TimeQuest Timing Analyzer report for BeInMotion
Wed Feb 06 19:37:24 2013
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK_FPGA_50M'
 13. Slow 1200mV 85C Model Setup: 'st_clk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'CLK_FPGA_50M'
 17. Slow 1200mV 85C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'st_clk'
 20. Slow 1200mV 85C Model Recovery: 'CLK_FPGA_50M'
 21. Slow 1200mV 85C Model Recovery: 'st_clk'
 22. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'st_clk'
 26. Slow 1200mV 85C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'CLK_FPGA_50M'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_FPGA_50M'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'st_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. MTBF Summary
 41. Synchronizer Summary
 42. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 66. Slow 1200mV 0C Model Fmax Summary
 67. Slow 1200mV 0C Model Setup Summary
 68. Slow 1200mV 0C Model Hold Summary
 69. Slow 1200mV 0C Model Recovery Summary
 70. Slow 1200mV 0C Model Removal Summary
 71. Slow 1200mV 0C Model Minimum Pulse Width Summary
 72. Slow 1200mV 0C Model Setup: 'CLK_FPGA_50M'
 73. Slow 1200mV 0C Model Setup: 'st_clk'
 74. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 75. Slow 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'
 76. Slow 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'
 77. Slow 1200mV 0C Model Hold: 'CLK_FPGA_50M'
 78. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 79. Slow 1200mV 0C Model Hold: 'st_clk'
 80. Slow 1200mV 0C Model Recovery: 'CLK_FPGA_50M'
 81. Slow 1200mV 0C Model Recovery: 'st_clk'
 82. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 83. Slow 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'
 84. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 85. Slow 1200mV 0C Model Removal: 'st_clk'
 86. Slow 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'
 87. Slow 1200mV 0C Model Removal: 'CLK_FPGA_50M'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'st_clk'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. MTBF Summary
101. Synchronizer Summary
102. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
126. Fast 1200mV 0C Model Setup Summary
127. Fast 1200mV 0C Model Hold Summary
128. Fast 1200mV 0C Model Recovery Summary
129. Fast 1200mV 0C Model Removal Summary
130. Fast 1200mV 0C Model Minimum Pulse Width Summary
131. Fast 1200mV 0C Model Setup: 'CLK_FPGA_50M'
132. Fast 1200mV 0C Model Setup: 'st_clk'
133. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
134. Fast 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'
135. Fast 1200mV 0C Model Hold: 'CLK_FPGA_50M'
136. Fast 1200mV 0C Model Hold: 'st_clk'
137. Fast 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'
138. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
139. Fast 1200mV 0C Model Recovery: 'CLK_FPGA_50M'
140. Fast 1200mV 0C Model Recovery: 'st_clk'
141. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
142. Fast 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'
143. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
144. Fast 1200mV 0C Model Removal: 'st_clk'
145. Fast 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'
146. Fast 1200mV 0C Model Removal: 'CLK_FPGA_50M'
147. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'
148. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'st_clk'
151. Setup Times
152. Hold Times
153. Clock to Output Times
154. Minimum Clock to Output Times
155. Output Enable Times
156. Minimum Output Enable Times
157. Output Disable Times
158. Minimum Output Disable Times
159. MTBF Summary
160. Synchronizer Summary
161. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
185. Multicorner Timing Analysis Summary
186. Setup Times
187. Hold Times
188. Clock to Output Times
189. Minimum Clock to Output Times
190. Board Trace Model Assignments
191. Input Transition Times
192. Signal Integrity Metrics (Slow 1200mv 0c Model)
193. Signal Integrity Metrics (Slow 1200mv 85c Model)
194. Signal Integrity Metrics (Fast 1200mv 0c Model)
195. Setup Transfers
196. Hold Transfers
197. Recovery Transfers
198. Removal Transfers
199. Report TCCS
200. Report RSKM
201. Unconstrained Paths
202. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BeInMotion                                                      ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE22F17C7                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; BeInMotion.sdc ; OK     ; Wed Feb 06 19:37:01 2013 ;
+----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                       ;
+------------------------------+-----------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------+----------------------------------------+
; Clock Name                   ; Type      ; Period      ; Frequency ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master       ; Source                         ; Targets                                ;
+------------------------------+-----------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------+----------------------------------------+
; altera_reserved_tck          ; Base      ; 100.000     ; 10.0 MHz  ; 0.000 ; 50.000     ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                ; { altera_reserved_tck }                ;
; b2v_inst|pll|sd1|pll7|clk[0] ; Generated ; 1000.000    ; 1.0 MHz   ; 0.000 ; 500.000    ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; CLK_FPGA_50M ; b2v_inst|pll|sd1|pll7|inclk[0] ; { b2v_inst|pll|sd1|pll7|clk[0] }       ;
; CLK_FPGA_50M                 ; Base      ; 20.000      ; 50.0 MHz  ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                ; { CLK_FPGA_50M }                       ;
; st_clk                       ; Generated ; 1000000.000 ; 0.0 MHz   ; 0.000 ; 500000.000 ;            ; 50000     ; 1           ;       ;        ;           ;            ; false    ; CLK_FPGA_50M ; CLK_FPGA_50M                   ; { b2v_inst|stpr_motor_cntrl|st_clk|q } ;
+------------------------------+-----------+-------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+--------------------------------+----------------------------------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                 ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 74.88 MHz  ; 74.88 MHz       ; CLK_FPGA_50M                 ;      ;
; 111.91 MHz ; 111.91 MHz      ; b2v_inst|pll|sd1|pll7|clk[0] ;      ;
; 126.65 MHz ; 126.65 MHz      ; altera_reserved_tck          ;      ;
; 181.72 MHz ; 181.72 MHz      ; st_clk                       ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 6.645   ; 0.000         ;
; st_clk                       ; 16.671  ; 0.000         ;
; altera_reserved_tck          ; 46.052  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 991.064 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                   ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CLK_FPGA_50M                 ; 0.352 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.395 ; 0.000         ;
; altera_reserved_tck          ; 0.412 ; 0.000         ;
; st_clk                       ; 0.413 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                 ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 15.360  ; 0.000         ;
; st_clk                       ; 18.289  ; 0.000         ;
; altera_reserved_tck          ; 48.313  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 996.149 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; altera_reserved_tck          ; 1.011 ; 0.000         ;
; st_clk                       ; 1.063 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 2.130 ; 0.000         ;
; CLK_FPGA_50M                 ; 2.304 ; 0.000         ;
+------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+------------------------------+------------+---------------+
; Clock                        ; Slack      ; End Point TNS ;
+------------------------------+------------+---------------+
; CLK_FPGA_50M                 ; 9.409      ; 0.000         ;
; altera_reserved_tck          ; 49.547     ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 499.711    ; 0.000         ;
; st_clk                       ; 499999.785 ; 0.000         ;
+------------------------------+------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_FPGA_50M'                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.645 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.285     ;
; 6.667 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.263     ;
; 6.667 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.263     ;
; 6.667 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.263     ;
; 6.667 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.263     ;
; 6.667 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.263     ;
; 6.667 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.263     ;
; 6.667 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.263     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 13.199     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 13.199     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 13.199     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 13.199     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 13.199     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 13.199     ;
; 6.724 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.075     ; 13.199     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.738 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.074     ; 13.186     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.860 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.070     ;
; 6.882 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.048     ;
; 6.882 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.048     ;
; 6.882 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.048     ;
; 6.882 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.048     ;
; 6.882 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.048     ;
; 6.882 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.048     ;
; 6.882 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.048     ;
; 6.901 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[30] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.072     ; 13.025     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.908 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.068     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
; 6.912 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.064     ; 13.022     ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'st_clk'                                                                                                                                                                                                                  ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.671     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.470      ; 5.797      ;
; 17.239     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.470      ; 5.229      ;
; 17.264     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.470      ; 5.204      ;
; 17.277     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.470      ; 5.191      ;
; 17.356     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.465      ; 5.107      ;
; 17.394     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.465      ; 5.069      ;
; 17.599     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.465      ; 4.864      ;
; 17.755     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.470      ; 4.713      ;
; 17.756     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.470      ; 4.712      ;
; 17.784     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.465      ; 4.679      ;
; 17.842     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.464      ; 4.620      ;
; 17.921     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.470      ; 4.547      ;
; 17.956     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.464      ; 4.506      ;
; 17.978     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.465      ; 4.485      ;
; 17.983     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.469      ; 4.484      ;
; 17.983     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.466      ; 4.481      ;
; 17.995     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.469      ; 4.472      ;
; 18.001     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.465      ; 4.462      ;
; 18.013     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.469      ; 4.454      ;
; 18.032     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.466      ; 4.432      ;
; 18.092     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.470      ; 4.376      ;
; 18.125     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.464      ; 4.337      ;
; 18.129     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.464      ; 4.333      ;
; 18.152     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.470      ; 4.316      ;
; 18.170     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.467      ; 4.295      ;
; 18.176     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.467      ; 4.289      ;
; 18.183     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.469      ; 4.284      ;
; 18.214     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.465      ; 4.249      ;
; 18.262     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.466      ; 4.202      ;
; 18.293     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.465      ; 4.170      ;
; 18.294     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.466      ; 4.170      ;
; 18.304     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.470      ; 4.164      ;
; 18.313     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.467      ; 4.152      ;
; 18.317     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.466      ; 4.147      ;
; 18.318     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.466      ; 4.146      ;
; 18.320     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.466      ; 4.144      ;
; 18.349     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.465      ; 4.114      ;
; 18.372     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.465      ; 4.091      ;
; 18.388     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.466      ; 4.076      ;
; 18.423     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.465      ; 4.040      ;
; 18.424     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.467      ; 4.041      ;
; 18.440     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.464      ; 4.022      ;
; 18.447     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.464      ; 4.015      ;
; 18.464     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.466      ; 4.000      ;
; 18.469     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.465      ; 3.994      ;
; 18.500     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.464      ; 3.962      ;
; 18.570     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.464      ; 3.892      ;
; 18.635     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.466      ; 3.829      ;
; 999994.497 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 5.419      ;
; 999994.606 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 5.311      ;
; 999994.893 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 5.023      ;
; 999994.945 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 4.971      ;
; 999994.960 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.957      ;
; 999995.203 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.714      ;
; 999995.215 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.702      ;
; 999995.228 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.689      ;
; 999995.235 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 4.681      ;
; 999995.244 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.673      ;
; 999995.311 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 4.605      ;
; 999995.340 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 4.576      ;
; 999995.344 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 4.572      ;
; 999995.470 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.447      ;
; 999995.487 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.072     ; 4.429      ;
; 999995.500 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.418      ;
; 999995.572 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.345      ;
; 999995.581 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.337      ;
; 999995.634 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.283      ;
; 999995.650 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.267      ;
; 999995.659 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.259      ;
; 999995.696 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.221      ;
; 999995.745 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.172      ;
; 999995.755 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.163      ;
; 999995.761 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.156      ;
; 999995.774 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.144      ;
; 999995.784 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.134      ;
; 999995.797 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.120      ;
; 999995.811 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.106      ;
; 999995.864 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.054      ;
; 999995.865 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.052      ;
; 999995.874 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 4.044      ;
; 999995.881 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.036      ;
; 999995.901 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 4.016      ;
; 999995.952 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.966      ;
; 999995.986 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.932      ;
; 999996.002 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.916      ;
; 999996.050 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.868      ;
; 999996.056 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 1000000.000  ; -0.071     ; 3.861      ;
; 999996.086 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.832      ;
; 999996.093 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.825      ;
; 999996.099 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.819      ;
; 999996.113 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.805      ;
; 999996.138 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.780      ;
; 999996.159 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.759      ;
; 999996.163 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.755      ;
; 999996.200 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.718      ;
; 999996.208 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.710      ;
; 999996.220 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.698      ;
; 999996.247 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.671      ;
; 999996.249 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.669      ;
; 999996.249 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.070     ; 3.669      ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.052 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 4.134      ;
; 46.077 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 4.109      ;
; 46.252 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 3.934      ;
; 46.699 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 3.481      ;
; 46.769 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 3.416      ;
; 47.051 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 3.121      ;
; 47.064 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 3.121      ;
; 47.140 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 3.040      ;
; 47.504 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.655      ;
; 47.515 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.669      ;
; 47.617 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 2.557      ;
; 47.966 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 2.207      ;
; 48.881 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 1.291      ;
; 48.990 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 1.181      ;
; 49.179 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 0.992      ;
; 49.301 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 0.870      ;
; 92.464 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.472      ;
; 93.555 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.365      ;
; 93.560 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.374      ;
; 93.560 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.374      ;
; 94.030 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.890      ;
; 94.067 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.849      ;
; 94.067 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.849      ;
; 94.067 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.849      ;
; 94.067 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.849      ;
; 94.067 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.849      ;
; 94.067 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.849      ;
; 94.082 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.837      ;
; 94.087 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.846      ;
; 94.087 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.846      ;
; 94.103 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.817      ;
; 94.139 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.781      ;
; 94.237 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.680      ;
; 94.237 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.680      ;
; 94.237 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.680      ;
; 94.237 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.680      ;
; 94.237 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.680      ;
; 94.237 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.680      ;
; 94.394 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.526      ;
; 94.425 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.492      ;
; 94.425 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.492      ;
; 94.486 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.432      ;
; 94.486 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.432      ;
; 94.486 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.432      ;
; 94.486 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.432      ;
; 94.486 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.432      ;
; 94.486 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.432      ;
; 94.489 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.431      ;
; 94.496 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.419      ;
; 94.496 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.419      ;
; 94.496 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.419      ;
; 94.496 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.419      ;
; 94.496 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.419      ;
; 94.496 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.419      ;
; 94.512 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.408      ;
; 94.544 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.371      ;
; 94.544 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.371      ;
; 94.544 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.371      ;
; 94.544 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.371      ;
; 94.544 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.371      ;
; 94.544 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.371      ;
; 94.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.323      ;
; 94.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.323      ;
; 94.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.323      ;
; 94.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.323      ;
; 94.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.323      ;
; 94.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.323      ;
; 94.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.323      ;
; 94.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.323      ;
; 94.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.323      ;
; 94.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.323      ;
; 94.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.323      ;
; 94.595 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.323      ;
; 94.599 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.320      ;
; 94.601 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.320      ;
; 94.616 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.319      ;
; 94.616 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.319      ;
; 94.634 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.285      ;
; 94.673 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.247      ;
; 94.697 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.222      ;
; 94.741 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.178      ;
; 94.779 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.141      ;
; 94.843 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.076      ;
; 94.851 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.068      ;
; 94.851 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.068      ;
; 94.851 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.068      ;
; 94.851 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.068      ;
; 94.851 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.068      ;
; 94.851 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.068      ;
; 94.851 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.068      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                   ; To Node                                                                                                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 991.064 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.867      ;
; 991.064 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.867      ;
; 991.064 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.867      ;
; 991.064 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.867      ;
; 991.064 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.867      ;
; 991.064 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.867      ;
; 991.064 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.867      ;
; 991.064 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.867      ;
; 991.064 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.867      ;
; 991.064 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.867      ;
; 991.064 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.867      ;
; 991.106 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.823      ;
; 991.106 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.823      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.525      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.525      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.525      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.525      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.525      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.525      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.525      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.525      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.525      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.525      ;
; 991.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 8.525      ;
; 991.433 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 8.495      ;
; 991.433 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 8.495      ;
; 991.484 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 8.026      ;
; 991.484 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 8.026      ;
; 991.484 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 8.026      ;
; 991.484 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 8.026      ;
; 991.484 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 8.026      ;
; 991.484 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 8.026      ;
; 991.484 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 8.026      ;
; 991.484 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 8.026      ;
; 991.484 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 8.026      ;
; 991.484 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 8.026      ;
; 991.484 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 8.026      ;
; 991.490 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 8.057      ;
; 991.490 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 8.057      ;
; 991.490 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 8.057      ;
; 991.526 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.490     ; 7.982      ;
; 991.526 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.490     ; 7.982      ;
; 991.732 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.068     ; 8.198      ;
; 991.732 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.068     ; 8.198      ;
; 991.732 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.068     ; 8.198      ;
; 991.732 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.068     ; 8.198      ;
; 991.732 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.068     ; 8.198      ;
; 991.732 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.068     ; 8.198      ;
; 991.733 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.196      ;
; 991.739 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 8.189      ;
; 991.742 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.070     ; 8.186      ;
; 991.755 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.460     ; 7.783      ;
; 991.789 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.065     ; 8.144      ;
; 991.789 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.065     ; 8.144      ;
; 991.789 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.065     ; 8.144      ;
; 991.817 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.460     ; 7.721      ;
; 991.817 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.460     ; 7.721      ;
; 991.826 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 7.684      ;
; 991.826 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 7.684      ;
; 991.826 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 7.684      ;
; 991.826 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 7.684      ;
; 991.826 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 7.684      ;
; 991.826 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 7.684      ;
; 991.826 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 7.684      ;
; 991.826 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 7.684      ;
; 991.826 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 7.684      ;
; 991.826 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 7.684      ;
; 991.826 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.488     ; 7.684      ;
; 991.853 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 7.654      ;
; 991.853 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.491     ; 7.654      ;
; 991.856 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.460     ; 7.682      ;
; 991.856 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.460     ; 7.682      ;
; 991.856 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.460     ; 7.682      ;
; 991.856 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.460     ; 7.682      ;
; 991.856 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.460     ; 7.682      ;
; 991.899 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.030      ;
; 991.899 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.030      ;
; 991.899 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.030      ;
; 991.899 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.030      ;
; 991.899 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.030      ;
; 991.899 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.030      ;
; 991.899 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.030      ;
; 991.899 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.030      ;
; 991.899 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.030      ;
; 991.899 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.030      ;
; 991.899 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.069     ; 8.030      ;
; 991.932 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 7.615      ;
; 991.932 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 7.615      ;
; 991.932 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 7.615      ;
; 991.932 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 7.615      ;
; 991.932 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 7.615      ;
; 991.932 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 7.615      ;
; 991.932 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 7.615      ;
; 991.932 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 7.615      ;
; 991.932 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 7.615      ;
; 991.932 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 7.615      ;
; 991.932 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 7.615      ;
; 991.932 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.451     ; 7.615      ;
; 991.941 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 7.986      ;
; 991.941 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.071     ; 7.986      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.352 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[1]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.013      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[24]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.440      ; 1.025      ;
; 0.367 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.427      ; 1.016      ;
; 0.367 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[10]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.027      ;
; 0.368 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[16]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.440      ; 1.030      ;
; 0.369 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.429      ; 1.020      ;
; 0.369 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[6]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.029      ;
; 0.370 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.429      ; 1.021      ;
; 0.370 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.429      ; 1.021      ;
; 0.372 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.429      ; 1.023      ;
; 0.373 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[9]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.034      ;
; 0.373 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[23]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.440      ; 1.035      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[21]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.035      ;
; 0.377 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[27]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.440      ; 1.039      ;
; 0.378 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[19]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.039      ;
; 0.379 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[26]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.440      ; 1.041      ;
; 0.381 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[18]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.440      ; 1.043      ;
; 0.382 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[26]                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.428      ; 1.032      ;
; 0.384 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[23]                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.428      ; 1.034      ;
; 0.384 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[7]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.044      ;
; 0.385 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[5]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.046      ;
; 0.387 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[2]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.047      ;
; 0.388 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[31]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.049      ;
; 0.389 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[15]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.050      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.420      ; 1.032      ;
; 0.391 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[22]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.052      ;
; 0.394 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.427      ; 1.043      ;
; 0.394 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[4]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.055      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[17]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.440      ; 1.057      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.087      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[7]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.433      ; 1.052      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[30]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.058      ;
; 0.398 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[22]                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.428      ; 1.048      ;
; 0.398 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[8]                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.438      ; 1.058      ;
; 0.401 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.427      ; 1.050      ;
; 0.401 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[28]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.062      ;
; 0.402 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.429      ; 1.053      ;
; 0.403 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[29]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.440      ; 1.065      ;
; 0.404 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[25]                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.439      ; 1.065      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                             ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.432      ; 1.065      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonWr                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonWr                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|probepresent                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonRd                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonRd                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetlatch                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.072      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                               ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM503                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM503                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM297                                                                                                                         ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM297                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted_OTERM309                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted_OTERM309                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted_OTERM303                                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted_OTERM303                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_gas_gauge_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_gas_gauge_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_en|data_out                                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_en|data_out                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led2|data_out                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led2|data_out                                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.071      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.395 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.396 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.397 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.398 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM493                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM493                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]_OTERM115                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]_OTERM115                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM497                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM497                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM489                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM489                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM75                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM75                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.414 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM501                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM501                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.414 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM67                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM67                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.421 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 0.695      ;
; 0.422 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.695      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.697      ;
; 0.425 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.697      ;
; 0.427 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.698      ;
; 0.437 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.694      ;
; 0.438 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.695      ;
; 0.439 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.711      ;
; 0.439 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.695      ;
; 0.439 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.711      ;
; 0.439 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM77                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM75                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.695      ;
; 0.439 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.696      ;
; 0.440 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|readdata[0]                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|av_readdata_pre[0]                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 0.696      ;
; 0.440 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.697      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.414 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.669      ;
; 0.417 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.674      ;
; 0.419 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.674      ;
; 0.432 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.688      ;
; 0.432 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.688      ;
; 0.432 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.689      ;
; 0.435 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.692      ;
; 0.437 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.694      ;
; 0.440 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.696      ;
; 0.443 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.699      ;
; 0.445 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.702      ;
; 0.446 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.702      ;
; 0.447 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.703      ;
; 0.447 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.703      ;
; 0.447 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.704      ;
; 0.447 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.703      ;
; 0.448 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.704      ;
; 0.448 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.704      ;
; 0.448 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.704      ;
; 0.456 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.712      ;
; 0.458 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.714      ;
; 0.460 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.717      ;
; 0.461 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.718      ;
; 0.461 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.717      ;
; 0.462 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.462 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.462 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.462 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.462 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.718      ;
; 0.464 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.720      ;
; 0.464 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.720      ;
; 0.485 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.741      ;
; 0.487 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.743      ;
; 0.493 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.749      ;
; 0.562 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.819      ;
; 0.563 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.819      ;
; 0.564 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.820      ;
; 0.565 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.821      ;
; 0.565 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.821      ;
; 0.572 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.828      ;
; 0.572 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.828      ;
; 0.585 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.841      ;
; 0.604 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.859      ;
; 0.615 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.870      ;
; 0.618 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.874      ;
; 0.618 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.874      ;
; 0.621 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.878      ;
; 0.625 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.881      ;
; 0.627 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.882      ;
; 0.628 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.884      ;
; 0.633 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.888      ;
; 0.639 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.895      ;
; 0.639 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.895      ;
; 0.641 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.896      ;
; 0.646 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.902      ;
; 0.646 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.903      ;
; 0.646 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.903      ;
; 0.647 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.903      ;
; 0.648 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.904      ;
; 0.648 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.905      ;
; 0.649 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.906      ;
; 0.650 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.906      ;
; 0.650 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.905      ;
; 0.650 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.907      ;
; 0.651 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.908      ;
; 0.651 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.907      ;
; 0.652 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.907      ;
; 0.652 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.909      ;
; 0.653 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.910      ;
; 0.653 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.908      ;
; 0.653 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.909      ;
; 0.653 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.909      ;
; 0.653 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.910      ;
; 0.654 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.909      ;
; 0.655 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.911      ;
; 0.655 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.910      ;
; 0.656 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.911      ;
; 0.656 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.912      ;
; 0.658 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.915      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'st_clk'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.413 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.669      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.674      ;
; 0.505 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.756      ; 3.467      ;
; 0.505 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.756      ; 3.467      ;
; 0.505 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.756      ; 3.467      ;
; 0.505 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.756      ; 3.467      ;
; 0.505 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.756      ; 3.467      ;
; 0.505 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.756      ; 3.467      ;
; 0.505 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.756      ; 3.467      ;
; 0.505 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.756      ; 3.467      ;
; 0.613 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.869      ;
; 0.679 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.935      ;
; 0.683 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.758      ; 3.647      ;
; 0.687 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.759      ; 3.652      ;
; 0.689 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.945      ;
; 0.690 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.946      ;
; 0.710 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.966      ;
; 0.714 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 0.970      ;
; 0.737 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.757      ; 3.700      ;
; 0.832 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.759      ; 3.797      ;
; 0.835 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.759      ; 3.800      ;
; 0.840 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.758      ; 3.804      ;
; 0.841 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.759      ; 3.806      ;
; 0.841 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.757      ; 3.804      ;
; 0.850 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.757      ; 3.813      ;
; 0.859 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.762      ; 3.827      ;
; 0.926 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.758      ; 3.890      ;
; 0.980 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.759      ; 3.945      ;
; 0.984 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.758      ; 3.948      ;
; 0.987 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.758      ; 3.951      ;
; 1.001 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.758      ; 3.965      ;
; 1.005 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.762      ; 3.973      ;
; 1.036 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.758      ; 4.000      ;
; 1.042 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.762      ; 4.010      ;
; 1.045 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.759      ; 4.010      ;
; 1.058 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.761      ; 4.025      ;
; 1.062 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.759      ; 4.027      ;
; 1.119 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.758      ; 4.083      ;
; 1.161 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.763      ; 4.130      ;
; 1.200 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.757      ; 4.163      ;
; 1.224 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.758      ; 4.188      ;
; 1.227 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.761      ; 4.194      ;
; 1.230 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.761      ; 4.197      ;
; 1.240 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.758      ; 4.204      ;
; 1.273 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.759      ; 4.238      ;
; 1.280 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.761      ; 4.247      ;
; 1.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.763      ; 4.331      ;
; 1.442 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.763      ; 4.411      ;
; 1.452 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.762      ; 4.420      ;
; 1.467 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.757      ; 4.430      ;
; 1.491 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.763      ; 4.460      ;
; 1.504 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.763      ; 4.473      ;
; 1.554 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.762      ; 4.522      ;
; 1.614 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.757      ; 4.577      ;
; 1.886 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.757      ; 4.849      ;
; 1.896 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.757      ; 4.859      ;
; 2.573 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 2.829      ;
; 2.636 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 2.892      ;
; 2.711 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 2.966      ;
; 2.711 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 2.966      ;
; 2.711 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 2.966      ;
; 2.711 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 2.966      ;
; 2.711 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 2.966      ;
; 2.711 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 2.966      ;
; 2.711 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 2.966      ;
; 2.711 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 2.966      ;
; 2.740 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 2.996      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.771 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.069      ; 3.026      ;
; 2.773 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.029      ;
; 2.785 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.041      ;
; 2.828 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.084      ;
; 2.833 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.089      ;
; 2.903 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.159      ;
; 2.906 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.162      ;
; 2.927 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.183      ;
; 2.930 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.186      ;
; 2.966 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.222      ;
; 2.995 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.251      ;
; 3.082 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.338      ;
; 3.083 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.339      ;
; 3.086 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.342      ;
; 3.097 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.353      ;
; 3.124 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.070      ; 3.380      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 15.360 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[27]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 4.572      ;
; 15.360 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[6]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 4.572      ;
; 15.717 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[11]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 4.188      ;
; 15.717 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[24]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 4.188      ;
; 15.717 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[28]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 4.188      ;
; 15.717 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[30]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 4.188      ;
; 15.717 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[31]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.183      ;
; 15.717 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[0]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 4.188      ;
; 15.717 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[5]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 4.188      ;
; 15.717 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[15]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 4.188      ;
; 15.717 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[5]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.183      ;
; 15.717 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.183      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|read_latency_shift_reg[0]                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 4.188      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[16]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.182      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[29]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 4.188      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[4]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 4.188      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 4.188      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[0]                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 4.188      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 4.188      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[2]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[2]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.182      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[19]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[22]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.099     ; 4.181      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[22]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.179      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[23]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.099     ; 4.181      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[3]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[3]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.182      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[4]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.182      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[4]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[16]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.099     ; 4.181      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[24]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.179      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[24]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.099     ; 4.181      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[25]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.179      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[25]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.099     ; 4.181      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[26]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.099     ; 4.181      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[26]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.179      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[27]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.179      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[27]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.099     ; 4.181      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[28]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.099     ; 4.181      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[28]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.179      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[29]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.099     ; 4.181      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[30]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.182      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[30]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.179      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[31]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.182      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[1]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[1]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.182      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 4.188      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[17]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.099     ; 4.181      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[0]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.182      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.IDLE                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.179      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|command_reg[0]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|command_reg[1]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.097     ; 4.183      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.WAVE                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.097     ; 4.183      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.097     ; 4.183      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.097     ; 4.183      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.MICRO                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.097     ; 4.183      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.HALF                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.097     ; 4.183      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.FULL                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.097     ; 4.183      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[28]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[30]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[29]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[31]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[24]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[25]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[26]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[27]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[18]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[19]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[20]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[21]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[16]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[17]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[23]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.718 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[22]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.178      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[25]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.181      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[26]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.098     ; 4.181      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[1]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.097     ; 4.182      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[20]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.177      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[14]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.177      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[19]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.177      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[21]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.178      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[21]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.177      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[23]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.178      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[16]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.178      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[18]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.178      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[18]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.178      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[15]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.178      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[15]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.178      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[17]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.178      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[20]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.101     ; 4.178      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[20]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.177      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[14]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.102     ; 4.177      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[31]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.103     ; 4.176      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[30]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.103     ; 4.176      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[29]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.103     ; 4.176      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[28]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.103     ; 4.176      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[25]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.103     ; 4.176      ;
; 15.719 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[24]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.103     ; 4.176      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'st_clk'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.474      ; 4.183      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.474      ; 4.183      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.474      ; 4.183      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.474      ; 4.183      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.474      ; 4.183      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.474      ; 4.183      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.474      ; 4.183      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.474      ; 4.183      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.474      ; 4.183      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.474      ; 4.183      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.474      ; 4.183      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.474      ; 4.183      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.182      ;
; 18.290 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.472      ; 4.180      ;
; 18.290 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.472      ; 4.180      ;
; 18.290 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.472      ; 4.180      ;
; 18.290 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.472      ; 4.180      ;
; 18.290 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.472      ; 4.180      ;
; 18.290 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.472      ; 4.180      ;
; 18.290 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.472      ; 4.180      ;
; 18.290 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.472      ; 4.180      ;
; 18.291 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.180      ;
; 18.291 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.180      ;
; 18.291 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.180      ;
; 18.291 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.473      ; 4.180      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.313 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 1.873      ;
; 48.313 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 1.873      ;
; 48.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 1.453      ;
; 97.759 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.180      ;
; 97.759 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.180      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.164      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.164      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.164      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.164      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.164      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.164      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.164      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.164      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.164      ;
; 97.790 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.164      ;
; 97.794 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.149      ;
; 97.794 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.149      ;
; 97.794 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.149      ;
; 97.794 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.149      ;
; 97.794 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.149      ;
; 97.794 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.149      ;
; 97.794 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.149      ;
; 97.794 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.149      ;
; 97.794 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.149      ;
; 97.855 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.089      ;
; 97.971 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.943      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.930      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.930      ;
; 98.055 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.872      ;
; 98.055 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.872      ;
; 98.055 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.872      ;
; 98.055 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.872      ;
; 98.055 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.872      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.119 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.811      ;
; 98.161 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.769      ;
; 98.161 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.769      ;
; 98.161 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.769      ;
; 98.161 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.769      ;
; 98.161 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.769      ;
; 98.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.662      ;
; 98.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.662      ;
; 98.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.662      ;
; 98.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.662      ;
; 98.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.662      ;
; 98.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.662      ;
; 98.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.662      ;
; 98.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.662      ;
; 98.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.662      ;
; 98.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.662      ;
; 98.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.662      ;
; 98.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.662      ;
; 98.317 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.612      ;
; 98.317 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.612      ;
; 98.317 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.612      ;
; 98.317 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.612      ;
; 98.317 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.612      ;
; 98.317 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.612      ;
; 98.317 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.612      ;
; 98.317 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.612      ;
; 98.521 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.407      ;
; 98.521 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.407      ;
; 98.521 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.407      ;
; 98.521 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.407      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                              ; To Node                                                                                                                                             ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 996.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.106     ; 3.743      ;
; 996.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.106     ; 3.743      ;
; 996.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.106     ; 3.743      ;
; 996.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.106     ; 3.743      ;
; 996.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.106     ; 3.743      ;
; 996.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.106     ; 3.743      ;
; 996.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.106     ; 3.743      ;
; 996.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.106     ; 3.743      ;
; 996.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.106     ; 3.743      ;
; 996.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.106     ; 3.743      ;
; 996.149 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.106     ; 3.743      ;
; 996.152 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.109     ; 3.737      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[31]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.717      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[17]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.717      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f5                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.713      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f6                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.713      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_latch_f1                                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.713      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f3                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.713      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f2                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.713      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f4                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.713      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[27]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.110     ; 3.707      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.110     ; 3.707      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|d1_data_in                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 3.714      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.110     ; 3.707      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 3.714      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.110     ; 3.707      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.110     ; 3.707      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.110     ; 3.707      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.110     ; 3.707      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.110     ; 3.707      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 3.714      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.110     ; 3.707      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM43          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.718      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM353 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.718      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM93         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.718      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[4]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.718      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45_OTERM363 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.718      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45_OTERM361 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.718      ;
; 996.181 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.717      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM125      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.108     ; 3.708      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM129      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.108     ; 3.708      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM127      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.108     ; 3.708      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[7]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.112     ; 3.704      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[19]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.112     ; 3.704      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[23]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.112     ; 3.704      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[25]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.716      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.112     ; 3.704      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[13]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[14]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.716      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.112     ; 3.704      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.112     ; 3.704      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.112     ; 3.704      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.112     ; 3.704      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.705      ;
; 996.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 3.713      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.738      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.738      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.738      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.738      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.738      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.738      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.738      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.738      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.738      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.738      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.738      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.738      ;
; 996.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.712      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[4]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.107     ; 3.703      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[16]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.699      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[21]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.699      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[1]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.107     ; 3.703      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[12]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.107     ; 3.703      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[31]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.699      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.107     ; 3.703      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.107     ; 3.703      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.107     ; 3.703      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.107     ; 3.703      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.107     ; 3.703      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.107     ; 3.703      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.107     ; 3.703      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.699      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.699      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.699      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.699      ;
; 996.188 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.111     ; 3.699      ;
; 996.201 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.723      ;
; 996.201 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.723      ;
; 996.201 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.074     ; 3.723      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.011  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.267      ;
; 1.011  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.267      ;
; 1.011  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.267      ;
; 1.011  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.267      ;
; 1.215  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.472      ;
; 1.215  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.472      ;
; 1.215  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.472      ;
; 1.215  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.472      ;
; 1.215  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.472      ;
; 1.215  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.472      ;
; 1.215  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.472      ;
; 1.215  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.472      ;
; 1.260  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.502      ;
; 1.260  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.502      ;
; 1.260  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.502      ;
; 1.260  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.502      ;
; 1.260  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.502      ;
; 1.260  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.502      ;
; 1.260  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.502      ;
; 1.260  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.502      ;
; 1.260  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.502      ;
; 1.260  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.502      ;
; 1.260  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.502      ;
; 1.260  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.502      ;
; 1.401  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.658      ;
; 1.401  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.658      ;
; 1.401  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.658      ;
; 1.401  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.658      ;
; 1.401  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.658      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.425  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.682      ;
; 1.474  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.729      ;
; 1.474  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.729      ;
; 1.474  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.729      ;
; 1.474  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.729      ;
; 1.474  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.729      ;
; 1.520  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.788      ;
; 1.520  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.788      ;
; 1.551  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.793      ;
; 1.696  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.968      ;
; 1.735  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.018      ;
; 1.735  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.018      ;
; 1.735  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.018      ;
; 1.735  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.018      ;
; 1.735  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.018      ;
; 1.735  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.018      ;
; 1.735  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.018      ;
; 1.735  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.018      ;
; 1.735  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.018      ;
; 1.735  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.018      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.007      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.007      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.007      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.007      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.007      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.007      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.007      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.007      ;
; 1.736  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.007      ;
; 1.762  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.029      ;
; 1.762  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.029      ;
; 1.762  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.029      ;
; 1.762  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.029      ;
; 1.762  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.029      ;
; 1.762  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.029      ;
; 1.762  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.029      ;
; 1.762  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.029      ;
; 1.762  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.029      ;
; 1.762  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.029      ;
; 50.771 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.316      ; 1.293      ;
; 51.207 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.331      ; 1.744      ;
; 51.207 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.331      ; 1.744      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'st_clk'                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.063 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.002      ;
; 1.063 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.002      ;
; 1.063 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.734      ; 4.003      ;
; 1.063 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.734      ; 4.003      ;
; 1.063 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.734      ; 4.003      ;
; 1.063 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.002      ;
; 1.063 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.002      ;
; 1.063 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.003      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.003      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.003      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.003      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.003      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.003      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.003      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.003      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.733      ; 4.003      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.731      ; 4.001      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.731      ; 4.001      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.731      ; 4.001      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.731      ; 4.001      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.731      ; 4.001      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.731      ; 4.001      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.731      ; 4.001      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.732      ; 4.002      ;
; 1.064 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.731      ; 4.001      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 2.130 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 2.817      ;
; 2.307 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM35                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.580      ;
; 2.307 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM33                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.580      ;
; 2.307 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM105                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.580      ;
; 2.307 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM87_OTERM357                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.580      ;
; 2.307 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM37_OTERM571                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 2.580      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.615      ;
; 2.346 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.615      ;
; 2.350 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 2.622      ;
; 2.350 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 2.622      ;
; 2.350 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 2.622      ;
; 2.378 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM489                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.648      ;
; 2.378 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM487                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.648      ;
; 2.378 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM53                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.648      ;
; 2.378 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.648      ;
; 2.433 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM49                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 3.130      ;
; 2.433 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 3.130      ;
; 2.433 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 3.130      ;
; 2.433 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM573                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 3.130      ;
; 2.433 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM13_OTERM329                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.511      ; 3.130      ;
; 2.440 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.127      ;
; 2.440 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.127      ;
; 2.440 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM87_OTERM355_OTERM579                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.127      ;
; 2.440 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM87_OTERM355_OTERM577                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.501      ; 3.127      ;
; 2.447 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[5]                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 3.148      ;
; 2.447 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[23]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 3.148      ;
; 2.447 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[12]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 3.148      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.132      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.132      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.132      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.132      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.132      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[11]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 3.131      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[2]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 3.131      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[5]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 3.131      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[12]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 3.131      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[13]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 3.131      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[19]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 3.131      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[20]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 3.131      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[24]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 3.131      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[4]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 3.131      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.130      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.130      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.130      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.130      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.130      ;
; 2.459 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.130      ;
; 2.460 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 3.130      ;
; 2.460 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 3.130      ;
; 2.460 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 3.130      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.135      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.135      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.135      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.135      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.135      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.135      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.135      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.135      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.135      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 3.135      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 3.130      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM69                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 3.130      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.122      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.122      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 3.130      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 3.130      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 3.130      ;
; 2.461 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 3.130      ;
; 2.462 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.135      ;
; 2.462 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.135      ;
; 2.462 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 3.135      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[22]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[28]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM63_OTERM375                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM131_OTERM559                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[8]                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[15]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.463 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 3.130      ;
; 2.465 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.129      ;
; 2.465 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.129      ;
; 2.465 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.129      ;
; 2.465 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.129      ;
; 2.465 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.129      ;
; 2.491 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 3.163      ;
; 2.491 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 3.163      ;
; 2.492 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.131      ;
; 2.498 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.134      ;
; 2.498 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.134      ;
; 2.498 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.134      ;
; 2.498 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.134      ;
; 2.498 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 3.134      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.304 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.522      ; 3.012      ;
; 2.304 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.522      ; 3.012      ;
; 2.591 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.537      ; 3.314      ;
; 2.591 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.537      ; 3.314      ;
; 2.591 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.537      ; 3.314      ;
; 2.591 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.537      ; 3.314      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.603 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.527      ; 3.316      ;
; 2.604 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.526      ; 3.316      ;
; 2.604 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.526      ; 3.316      ;
; 2.604 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.526      ; 3.316      ;
; 2.604 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.526      ; 3.316      ;
; 2.604 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.526      ; 3.316      ;
; 2.604 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.526      ; 3.316      ;
; 2.604 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.526      ; 3.316      ;
; 2.604 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.526      ; 3.316      ;
; 2.606 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.515      ; 3.307      ;
; 2.606 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.515      ; 3.307      ;
; 2.606 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.515      ; 3.307      ;
; 2.609 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[24]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.511      ; 3.306      ;
; 2.609 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.511      ; 3.306      ;
; 2.609 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m1_avalon_slave_0_translator|av_readdata_pre[30]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.511      ; 3.306      ;
; 2.609 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.511      ; 3.306      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM299                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.503      ; 3.309      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM301                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.503      ; 3.309      ;
; 2.620 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted_OTERM311_OTERM483                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.503      ; 3.309      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[27]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.292      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[28]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.292      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[29]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.292      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[30]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.292      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[31]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.292      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[22]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.292      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[23]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.292      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[24]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.292      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[17]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.292      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[21]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.292      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[18]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.292      ;
; 2.621 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.292      ;
; 2.625 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.502      ; 3.313      ;
; 2.625 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.502      ; 3.313      ;
; 2.626 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.502      ; 3.314      ;
; 2.627 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.496      ; 3.309      ;
; 2.627 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.496      ; 3.309      ;
; 2.634 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_writedata[4]                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.495      ; 3.315      ;
; 2.634 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[25]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.495      ; 3.315      ;
; 2.634 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.495      ; 3.315      ;
; 2.634 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.495      ; 3.315      ;
; 2.634 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.495      ; 3.315      ;
; 2.634 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.495      ; 3.315      ;
; 2.634 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.495      ; 3.315      ;
; 2.634 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.495      ; 3.315      ;
; 2.634 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.495      ; 3.315      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM273                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM319                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_valid_OTERM195_OTERM399_OTERM545_OTERM575_OTERM587                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_valid_OTERM195_OTERM399_OTERM545_OTERM575_OTERM585                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_valid_OTERM195_OTERM399_OTERM545_OTERM575_OTERM589                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[0]_OTERM279                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.635 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.498      ; 3.319      ;
; 2.637 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.496      ; 3.319      ;
; 2.637 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.496      ; 3.319      ;
; 2.637 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.496      ; 3.319      ;
; 2.637 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.496      ; 3.319      ;
; 2.637 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m1_avalon_slave_0_translator|av_readdata_pre[25]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.496      ; 3.319      ;
; 2.637 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[26]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.496      ; 3.319      ;
; 2.638 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.309      ;
; 2.638 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.485      ; 3.309      ;
; 2.645 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte2_data[2]                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.476      ; 3.307      ;
; 2.645 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.463      ; 3.294      ;
; 2.645 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.463      ; 3.294      ;
; 2.648 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.482      ; 3.316      ;
; 2.648 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[1]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.482      ; 3.316      ;
; 2.648 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.482      ; 3.316      ;
; 2.648 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.482      ; 3.316      ;
; 2.648 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.482      ; 3.316      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_FPGA_50M'                                                                                                              ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                           ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------+
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[0]                     ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[10]                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[11]                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[12]                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[13]                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[14]                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[15]                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[16]                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[17]                    ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[1]                     ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[2]                     ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[3]                     ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[4]                     ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[5]                     ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[6]                     ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[7]                     ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[8]                     ;
; 9.409 ; 9.760        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[9]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[0]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[10]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[11]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[12]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[13]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[14]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[15]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[16]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[17]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[18]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[19]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[1]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[20]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[21]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[22]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[23]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[24]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[25]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[26]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[27]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[28]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[29]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[2]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[30]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[31]                    ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[3]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[4]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[5]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[6]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[7]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[8]                     ;
; 9.410 ; 9.761        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[9]                     ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[0]~_Duplicate_1        ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[10]~_Duplicate_1       ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[11]~_Duplicate_1       ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[12]~_Duplicate_1       ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[13]~_Duplicate_1       ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[14]~_Duplicate_1       ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[15]~_Duplicate_1       ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[16]~_Duplicate_1       ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[17]~_Duplicate_1       ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[1]~_Duplicate_1        ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[2]~_Duplicate_1        ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[3]~_Duplicate_1        ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[4]~_Duplicate_1        ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[5]~_Duplicate_1        ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[6]~_Duplicate_1        ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[7]~_Duplicate_1        ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[8]~_Duplicate_1        ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[9]~_Duplicate_1        ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[0]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[10] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[11] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[12] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[13] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[14] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[15] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[16] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[17] ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[1]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[2]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[3]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[4]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[5]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[6]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[7]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[8]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Err[9]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]   ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[10]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[11]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[12]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[13]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[14]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[15]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[16]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[17]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[18]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[19]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[1]   ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[20]  ;
; 9.411 ; 9.762        ; 0.351          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[21]  ;
+-------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.547 ; 49.767       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                   ;
; 49.547 ; 49.767       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                  ;
; 49.548 ; 49.768       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                 ;
; 49.596 ; 49.784       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                  ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                 ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                 ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                 ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                 ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                 ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                 ;
; 49.599 ; 49.787       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[1]                                                   ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36]                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37]                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                      ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                    ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                    ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                  ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                 ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                                                  ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                  ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                  ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                  ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                                             ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                                             ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                             ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                             ;
; 49.605 ; 49.793       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                             ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[1]                                                       ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]                                                      ;
; 49.606 ; 49.794       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                              ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.711 ; 499.931      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                          ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM71_OTERM369                                                                                                 ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM71_OTERM371                                                                                                 ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                                                               ;
; 499.713 ; 499.933      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM99                                                                                                               ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                          ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                          ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                          ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                          ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                           ;
; 499.714 ; 499.934      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                          ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[23]                                                                                                                      ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[6]                                                                                                                       ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377                           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM63_OTERM375                           ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM87_OTERM357                          ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM105                                     ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM487                                     ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM489                                     ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM33                                     ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM35                                     ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM37_OTERM571                            ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[11]                                                                  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[13]                                                                  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[14]                                                                  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[15]                                                                  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[16]                                                                  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[1]                                                                   ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[22]                                                                  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[25]                                                                  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[28]                                                                  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[29]                                                                  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[2]                                                                   ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[7]                                                                   ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[15]                                                                  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM53                                                        ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f2                                                                                                                        ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f3                                                                                                                        ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f4                                                                                                                        ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f5                                                                                                                        ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f6                                                                                                                        ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_latch_f1                                                                                                                  ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|d2_data_in                                                                                                             ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                                                           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|readdata[0]                                                                                                            ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ;
; 499.720 ; 499.940      ; 0.220          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'st_clk'                                                                                                                    ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.785 ; 500000.005   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.786 ; 500000.006   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.786 ; 500000.006   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.786 ; 500000.006   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.786 ; 500000.006   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.786 ; 500000.006   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.786 ; 500000.006   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.786 ; 500000.006   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.786 ; 500000.006   ; 0.220          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.804 ; 499999.992   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.804 ; 499999.992   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.804 ; 499999.992   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.804 ; 499999.992   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.804 ; 499999.992   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.804 ; 499999.992   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.804 ; 499999.992   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.804 ; 499999.992   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.804 ; 499999.992   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.804 ; 499999.992   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.804 ; 499999.992   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.804 ; 499999.992   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.805 ; 499999.993   ; 0.188          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1|clk                          ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2|clk                          ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3|clk                          ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4|clk                          ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[0]|clk                                         ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[1]|clk                                         ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[2]|clk                                         ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[3]|clk                                         ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[0]|clk                               ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[1]|clk                               ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[2]|clk                               ;
; 499999.957 ; 499999.957   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[3]|clk                               ;
; 499999.958 ; 499999.958   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1|clk                            ;
; 499999.958 ; 499999.958   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2|clk                            ;
; 499999.958 ; 499999.958   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3|clk                            ;
; 499999.958 ; 499999.958   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4|clk                            ;
; 499999.958 ; 499999.958   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1|clk                            ;
; 499999.958 ; 499999.958   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2|clk                            ;
; 499999.958 ; 499999.958   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3|clk                            ;
; 499999.958 ; 499999.958   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4|clk                            ;
; 499999.958 ; 499999.958   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5|clk                            ;
; 499999.958 ; 499999.958   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6|clk                            ;
; 499999.958 ; 499999.958   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7|clk                            ;
; 499999.958 ; 499999.958   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8|clk                            ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 2.126  ; 2.568  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 2.064  ; 2.561  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 1.884  ; 2.292  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 2.164  ; 2.617  ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 2.832  ; 3.361  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 1.727  ; 2.184  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 1.690  ; 2.126  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 1.702  ; 2.139  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 1.706  ; 2.136  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 2.018  ; 2.442  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 2.073  ; 2.567  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 2.832  ; 3.361  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 2.653  ; 3.123  ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 2.496  ; 2.908  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.828  ; 2.289  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 1.825  ; 2.306  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 2.107  ; 2.560  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 1.989  ; 2.481  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 2.370  ; 2.899  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 2.166  ; 2.680  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 2.496  ; 2.908  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 2.184  ; 2.679  ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 2.959  ; 3.506  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; -0.455 ; -0.273 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 2.959  ; 3.506  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; -0.705 ; -0.526 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 2.265  ; 2.789  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; -0.525 ; -0.383 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 2.167  ; 2.681  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.613 ; -0.444 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 1.588  ; 1.964  ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 1.575  ; 1.956  ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 2.773  ; 3.302  ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.376  ; 2.455  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 8.207  ; 8.500  ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 4.540  ; 4.938  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 4.549  ; 4.941  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 5.687  ; 6.219  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -1.685 ; -2.097 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -1.543 ; -2.008 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -1.466 ; -1.862 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -1.721 ; -2.150 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -1.261 ; -1.679 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -1.296 ; -1.735 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -1.261 ; -1.679 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -1.273 ; -1.692 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -1.277 ; -1.689 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -1.577 ; -1.983 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -1.629 ; -2.103 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -2.332 ; -2.808 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -2.190 ; -2.635 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -1.391 ; -1.836 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -1.394 ; -1.836 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -1.391 ; -1.852 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -1.631 ; -2.060 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -1.563 ; -2.044 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -1.928 ; -2.446 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -1.719 ; -2.212 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -2.041 ; -2.430 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -1.733 ; -2.209 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 1.029  ; 0.859  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.787  ; 0.615  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -2.463 ; -2.970 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 1.029  ; 0.859  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -1.811 ; -2.315 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.856  ; 0.722  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -1.718 ; -2.211 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.941  ; 0.781  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -1.168 ; -1.523 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -1.155 ; -1.515 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -2.299 ; -2.801 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.480  ; 0.402  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -1.510 ; -1.705 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -3.741 ; -4.117 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -3.750 ; -4.121 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -3.873 ; -4.309 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 8.594  ; 8.254  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 8.594  ; 8.254  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 7.082  ; 6.998  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 7.127  ; 7.070  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 7.253  ; 7.192  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 7.038  ; 7.041  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 9.152  ; 8.725  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 6.893  ; 7.043  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 7.618  ; 7.653  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 8.864  ; 8.935  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 6.222  ; 6.144  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 6.515  ; 6.423  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 6.218  ; 6.135  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 6.216  ; 6.132  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.734  ; 6.607  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.792  ; 6.698  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 8.864  ; 8.935  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 7.447  ; 7.482  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 7.433  ; 7.305  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 10.589 ; 10.184 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 13.254 ; 13.435 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 9.796  ; 9.665  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 8.199  ; 8.146  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 8.265  ; 8.259  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 7.941  ; 7.928  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 9.461  ; 9.306  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 8.866  ; 8.963  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 9.796  ; 9.665  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.415  ; 7.478  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 7.600  ; 7.605  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 14.527 ; 14.503 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 9.339  ; 8.968  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.719  ; 7.729  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 13.806 ; 13.998 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 8.892  ; 8.773  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 6.197  ; 6.102  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 6.496  ; 6.586  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 6.484  ; 6.557  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 8.764  ; 8.672  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 7.452  ; 7.400  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 9.424  ; 9.266  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 10.564 ; 10.454 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 9.548  ; 9.435  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 10.564 ; 10.454 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 10.380 ; 10.336 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 10.499 ; 10.373 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 7.307  ; 7.278  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 6.552  ; 6.479  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 7.498  ; 7.525  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 7.241  ; 7.153  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 7.241  ; 7.153  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.601  ; 6.543  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 7.188  ; 7.092  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.795 ; 13.342 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 12.895 ; 12.747 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 11.469 ; 11.365 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 12.570 ; 12.469 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 12.389 ; 12.398 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 12.895 ; 12.747 ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 6.837  ; 6.752  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 8.365  ; 8.023  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 6.837  ; 6.752  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 6.879  ; 6.819  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 6.994  ; 6.932  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 6.782  ; 6.786  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 8.908  ; 8.481  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 6.651  ; 6.799  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 7.347  ; 7.384  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 6.005  ; 5.920  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 6.010  ; 5.932  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 6.292  ; 6.199  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 6.007  ; 5.923  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 6.005  ; 5.920  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.502  ; 6.376  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.557  ; 6.464  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 8.546  ; 8.611  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 7.187  ; 7.217  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 7.173  ; 7.047  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 10.286 ; 9.881  ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 7.298  ; 7.488  ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 7.150  ; 7.206  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 7.908  ; 7.853  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 7.972  ; 7.962  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 7.660  ; 7.644  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 9.119  ; 8.966  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 8.548  ; 8.637  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 9.441  ; 9.310  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.150  ; 7.206  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 7.333  ; 7.333  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 8.356  ; 8.360  ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 9.081  ; 8.709  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.447  ; 7.453  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 7.838  ; 8.022  ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 8.573  ; 8.455  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 5.986  ; 5.891  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 6.268  ; 6.359  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 6.259  ; 6.332  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 7.682  ; 7.504  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 7.206  ; 7.154  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 7.911  ; 7.811  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 8.322  ; 8.204  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 8.322  ; 8.204  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 9.330  ; 9.218  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 8.625  ; 8.573  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 8.949  ; 8.749  ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 7.052  ; 7.020  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 6.327  ; 6.253  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 7.231  ; 7.260  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 6.373  ; 6.313  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 6.988  ; 6.900  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.373  ; 6.313  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 6.937  ; 6.841  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.446 ; 10.994 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 9.829  ; 9.727  ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 9.829  ; 9.727  ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 10.800 ; 10.700 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 10.205 ; 10.155 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 10.673 ; 10.475 ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+---------------+--------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+--------------+--------+--------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.988  ; 8.512  ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.595  ; 6.442  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.628  ; 6.475  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.600  ; 6.447  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.595  ; 6.442  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.599  ; 6.446  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 7.106  ; 6.953  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 7.172  ; 7.019  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.396  ; 7.251  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 8.551  ; 8.406  ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 13.624 ; 13.471 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 13.624 ; 13.471 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 14.527 ; 14.374 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 14.537 ; 14.392 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 14.127 ; 13.974 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 14.557 ; 14.404 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 14.107 ; 13.954 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 14.088 ; 13.950 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 14.551 ; 14.398 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.723 ; 8.247 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.340 ; 6.187 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.371 ; 6.218 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.345 ; 6.192 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.340 ; 6.187 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.344 ; 6.191 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.831 ; 6.678 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.894 ; 6.741 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.143 ; 6.998 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 8.253 ; 8.108 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 7.461 ; 7.308 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 7.461 ; 7.308 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 8.328 ; 8.175 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 8.372 ; 8.227 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.944 ; 7.791 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 8.357 ; 8.204 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.925 ; 7.772 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.935 ; 7.797 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 8.351 ; 8.198 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.536     ; 9.012     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.461     ; 6.614     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.498     ; 6.651     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.468     ; 6.621     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.461     ; 6.614     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.467     ; 6.620     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.926     ; 7.079     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 7.031     ; 7.184     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.273     ; 7.418     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 8.359     ; 8.504     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 13.504    ; 13.657    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 13.504    ; 13.657    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 14.464    ; 14.617    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 14.514    ; 14.659    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 14.114    ; 14.267    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 14.485    ; 14.638    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 14.084    ; 14.237    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 14.079    ; 14.217    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 14.480    ; 14.633    ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.269     ; 8.745     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 6.206     ; 6.359     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 6.240     ; 6.393     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 6.212     ; 6.365     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 6.206     ; 6.359     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 6.211     ; 6.364     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.652     ; 6.805     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.753     ; 6.906     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 7.019     ; 7.164     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 8.063     ; 8.208     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 7.372     ; 7.525     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 7.372     ; 7.525     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 8.293     ; 8.446     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 8.375     ; 8.520     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.957     ; 8.110     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 8.313     ; 8.466     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.928     ; 8.081     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.953     ; 8.091     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 8.308     ; 8.461     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.281 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; uart_0_rxd                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.281                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.958       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.323       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.664                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.119       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.545       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.735                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.121       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.614       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.827                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.944       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.883       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.929                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.943       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.986       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 35.032                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.943       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.089       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.464                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.959       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.505       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.977                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.120       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.857       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_0_rxd                                                                                                                                                                ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                ; 37.824                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                         ;                        ;              ;                  ;              ;
;  uart_0_rxd                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.121       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.703       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.238                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.118       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.120       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.240                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.120       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.120       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 56.996                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 18.718       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.140       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.138       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.413                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.140       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.137       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.136       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                             ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 57.419                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                     ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.140       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.140       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.139       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                          ; 196.492                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 98.718       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.774       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 197.732                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.139       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.593       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.533               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.121      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.412      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.582               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.122      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 996.460      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.649               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.122      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.527      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.823               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.122      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 996.701      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.792               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.123      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 997.669      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 1996.941               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.721      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.220      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.083               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.719      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.364      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.284               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 998.693      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.591      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                  ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 82.72 MHz  ; 82.72 MHz       ; CLK_FPGA_50M                 ;      ;
; 121.36 MHz ; 121.36 MHz      ; b2v_inst|pll|sd1|pll7|clk[0] ;      ;
; 141.28 MHz ; 141.28 MHz      ; altera_reserved_tck          ;      ;
; 197.78 MHz ; 197.78 MHz      ; st_clk                       ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 7.911   ; 0.000         ;
; st_clk                       ; 16.935  ; 0.000         ;
; altera_reserved_tck          ; 46.461  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 991.760 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.347 ; 0.000         ;
; CLK_FPGA_50M                 ; 0.348 ; 0.000         ;
; altera_reserved_tck          ; 0.363 ; 0.000         ;
; st_clk                       ; 0.363 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                  ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 15.787  ; 0.000         ;
; st_clk                       ; 18.427  ; 0.000         ;
; altera_reserved_tck          ; 48.577  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 996.494 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; altera_reserved_tck          ; 0.915 ; 0.000         ;
; st_clk                       ; 0.931 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 1.895 ; 0.000         ;
; CLK_FPGA_50M                 ; 2.062 ; 0.000         ;
+------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+------------------------------+------------+---------------+
; Clock                        ; Slack      ; End Point TNS ;
+------------------------------+------------+---------------+
; CLK_FPGA_50M                 ; 9.434      ; 0.000         ;
; altera_reserved_tck          ; 49.480     ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 499.691    ; 0.000         ;
; st_clk                       ; 499999.775 ; 0.000         ;
+------------------------------+------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_FPGA_50M'                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.911 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.028     ;
; 7.933 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.006     ;
; 7.933 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.006     ;
; 7.933 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.006     ;
; 7.933 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.006     ;
; 7.933 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.006     ;
; 7.933 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.006     ;
; 7.933 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 12.006     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.067     ; 11.951     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.067     ; 11.951     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.067     ; 11.951     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.067     ; 11.951     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.067     ; 11.951     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.067     ; 11.951     ;
; 7.981 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.067     ; 11.951     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 7.993 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17] ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.066     ; 11.940     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.118 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.821     ;
; 8.140 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.799     ;
; 8.140 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.799     ;
; 8.140 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.799     ;
; 8.140 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.799     ;
; 8.140 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.799     ;
; 8.140 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.799     ;
; 8.140 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.799     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[3]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 11.780     ;
; 8.161 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[5]                    ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.060     ; 11.778     ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'st_clk'                                                                                                                                                                                                                   ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.935     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 5.287      ;
; 17.377     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 4.845      ;
; 17.386     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 4.836      ;
; 17.462     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 4.754      ;
; 17.465     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 4.757      ;
; 17.520     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 4.696      ;
; 17.721     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 4.495      ;
; 17.846     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 4.370      ;
; 17.852     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 4.370      ;
; 17.886     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 4.336      ;
; 17.969     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.216      ; 4.246      ;
; 18.030     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.216      ; 4.185      ;
; 18.035     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.222      ; 4.186      ;
; 18.054     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 4.162      ;
; 18.071     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 4.151      ;
; 18.073     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 4.143      ;
; 18.074     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 4.142      ;
; 18.091     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.222      ; 4.130      ;
; 18.107     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.222      ; 4.114      ;
; 18.154     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 4.068      ;
; 18.163     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.216      ; 4.052      ;
; 18.164     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.216      ; 4.051      ;
; 18.170     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 4.046      ;
; 18.253     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 3.963      ;
; 18.259     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.218      ; 3.958      ;
; 18.265     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.222      ; 3.956      ;
; 18.284     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 3.938      ;
; 18.290     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.218      ; 3.927      ;
; 18.336     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 3.880      ;
; 18.339     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.218      ; 3.878      ;
; 18.347     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.218      ; 3.870      ;
; 18.347     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.218      ; 3.870      ;
; 18.380     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 3.842      ;
; 18.385     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.218      ; 3.832      ;
; 18.402     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.218      ; 3.815      ;
; 18.407     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.218      ; 3.810      ;
; 18.431     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 3.785      ;
; 18.435     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 3.781      ;
; 18.442     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.218      ; 3.775      ;
; 18.472     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.216      ; 3.743      ;
; 18.477     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.216      ; 3.738      ;
; 18.494     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 3.722      ;
; 18.501     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.218      ; 3.716      ;
; 18.511     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.217      ; 3.705      ;
; 18.518     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.216      ; 3.697      ;
; 18.580     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.216      ; 3.635      ;
; 18.593     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.218      ; 3.624      ;
; 18.688     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.218      ; 3.529      ;
; 999994.944 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.981      ;
; 999995.155 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.770      ;
; 999995.261 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.664      ;
; 999995.430 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.495      ;
; 999995.432 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.493      ;
; 999995.558 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.367      ;
; 999995.647 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.278      ;
; 999995.654 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.271      ;
; 999995.665 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.260      ;
; 999995.683 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.242      ;
; 999995.700 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.225      ;
; 999995.727 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.198      ;
; 999995.728 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.197      ;
; 999995.818 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.107      ;
; 999995.826 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 4.099      ;
; 999995.861 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 4.065      ;
; 999995.937 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.989      ;
; 999995.937 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.988      ;
; 999995.938 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.987      ;
; 999995.962 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.963      ;
; 999995.976 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.949      ;
; 999996.023 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.903      ;
; 999996.045 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.880      ;
; 999996.047 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.878      ;
; 999996.082 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.845      ;
; 999996.087 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.838      ;
; 999996.096 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.831      ;
; 999996.108 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.818      ;
; 999996.157 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.770      ;
; 999996.157 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.768      ;
; 999996.182 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.064     ; 3.743      ;
; 999996.205 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.721      ;
; 999996.234 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.692      ;
; 999996.248 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.679      ;
; 999996.262 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.665      ;
; 999996.293 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.633      ;
; 999996.293 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.633      ;
; 999996.357 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.569      ;
; 999996.377 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.550      ;
; 999996.388 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.538      ;
; 999996.390 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.537      ;
; 999996.401 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.526      ;
; 999996.421 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.506      ;
; 999996.422 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.505      ;
; 999996.448 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.479      ;
; 999996.478 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.448      ;
; 999996.484 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.443      ;
; 999996.518 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.062     ; 3.409      ;
; 999996.519 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.407      ;
; 999996.528 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.398      ;
; 999996.531 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.395      ;
; 999996.551 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.063     ; 3.375      ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.461 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.802      ;
; 46.485 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.778      ;
; 46.636 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.627      ;
; 47.052 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.203      ;
; 47.153 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 3.109      ;
; 47.405 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.844      ;
; 47.414 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.848      ;
; 47.425 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.831      ;
; 47.805 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.430      ;
; 47.821 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.440      ;
; 47.889 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.362      ;
; 48.224 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.026      ;
; 49.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 1.160      ;
; 49.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.060      ;
; 49.358 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 0.890      ;
; 49.458 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 0.790      ;
; 93.088 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 6.857      ;
; 93.993 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.950      ;
; 93.993 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.950      ;
; 93.994 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.936      ;
; 94.474 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.468      ;
; 94.474 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 5.468      ;
; 94.475 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.454      ;
; 94.508 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.423      ;
; 94.526 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.401      ;
; 94.526 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.401      ;
; 94.526 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.401      ;
; 94.526 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.401      ;
; 94.526 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.401      ;
; 94.526 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.401      ;
; 94.568 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.363      ;
; 94.600 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.331      ;
; 94.742 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.186      ;
; 94.742 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.186      ;
; 94.742 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.186      ;
; 94.742 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.186      ;
; 94.742 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.186      ;
; 94.742 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.186      ;
; 94.808 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.123      ;
; 94.844 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.084      ;
; 94.844 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.084      ;
; 94.844 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.084      ;
; 94.844 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.084      ;
; 94.844 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.084      ;
; 94.844 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.084      ;
; 94.844 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.084      ;
; 94.844 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.084      ;
; 94.844 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.084      ;
; 94.844 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.084      ;
; 94.844 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.084      ;
; 94.844 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.084      ;
; 94.869 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.062      ;
; 94.902 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.029      ;
; 94.971 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.973      ;
; 94.971 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.973      ;
; 94.971 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.959      ;
; 94.972 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.959      ;
; 94.977 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.949      ;
; 94.977 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.949      ;
; 94.977 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.949      ;
; 94.977 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.949      ;
; 94.977 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.949      ;
; 94.977 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.949      ;
; 94.979 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.950      ;
; 94.979 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.950      ;
; 94.979 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.950      ;
; 94.979 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.950      ;
; 94.979 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.950      ;
; 94.979 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.950      ;
; 95.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.917      ;
; 95.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.917      ;
; 95.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.917      ;
; 95.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.917      ;
; 95.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.917      ;
; 95.009 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.917      ;
; 95.060 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.869      ;
; 95.060 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.869      ;
; 95.060 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.869      ;
; 95.060 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.869      ;
; 95.060 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.869      ;
; 95.060 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.869      ;
; 95.060 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.869      ;
; 95.060 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.869      ;
; 95.060 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.869      ;
; 95.060 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.869      ;
; 95.060 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.869      ;
; 95.060 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.869      ;
; 95.067 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.863      ;
; 95.120 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.811      ;
; 95.122 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.808      ;
; 95.140 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.791      ;
; 95.160 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.770      ;
; 95.270 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.660      ;
; 95.292 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.639      ;
; 95.295 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.632      ;
; 95.295 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.632      ;
; 95.295 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.632      ;
; 95.295 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.632      ;
; 95.295 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.632      ;
; 95.295 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.632      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                   ; To Node                                                                                                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 991.760 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 8.183      ;
; 991.760 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 8.183      ;
; 991.760 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 8.183      ;
; 991.760 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 8.183      ;
; 991.760 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 8.183      ;
; 991.760 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 8.183      ;
; 991.760 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 8.183      ;
; 991.760 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 8.183      ;
; 991.760 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 8.183      ;
; 991.760 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 8.183      ;
; 991.760 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 8.183      ;
; 991.794 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 8.143      ;
; 991.794 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 8.143      ;
; 992.082 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.860      ;
; 992.082 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.860      ;
; 992.082 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.860      ;
; 992.082 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.860      ;
; 992.082 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.860      ;
; 992.082 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.860      ;
; 992.082 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.860      ;
; 992.082 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.860      ;
; 992.082 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.860      ;
; 992.082 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.860      ;
; 992.082 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.860      ;
; 992.098 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.839      ;
; 992.098 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.839      ;
; 992.107 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.411     ; 7.481      ;
; 992.107 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.411     ; 7.481      ;
; 992.107 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.411     ; 7.481      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.448     ; 7.433      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.448     ; 7.433      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.448     ; 7.433      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.448     ; 7.433      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.448     ; 7.433      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.448     ; 7.433      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.448     ; 7.433      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.448     ; 7.433      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.448     ; 7.433      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.448     ; 7.433      ;
; 992.118 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.448     ; 7.433      ;
; 992.152 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 7.393      ;
; 992.152 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 7.393      ;
; 992.342 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.236      ;
; 992.384 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.558      ;
; 992.384 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.558      ;
; 992.384 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.558      ;
; 992.384 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.558      ;
; 992.384 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.558      ;
; 992.384 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.057     ; 7.558      ;
; 992.415 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 7.522      ;
; 992.423 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.063     ; 7.513      ;
; 992.424 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 7.515      ;
; 992.429 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.149      ;
; 992.429 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.149      ;
; 992.440 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.449     ; 7.110      ;
; 992.440 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.449     ; 7.110      ;
; 992.440 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.449     ; 7.110      ;
; 992.440 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.449     ; 7.110      ;
; 992.440 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.449     ; 7.110      ;
; 992.440 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.449     ; 7.110      ;
; 992.440 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.449     ; 7.110      ;
; 992.440 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.449     ; 7.110      ;
; 992.440 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.449     ; 7.110      ;
; 992.440 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.449     ; 7.110      ;
; 992.440 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.449     ; 7.110      ;
; 992.456 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 7.089      ;
; 992.456 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.454     ; 7.089      ;
; 992.475 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 7.468      ;
; 992.475 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 7.468      ;
; 992.475 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 7.468      ;
; 992.498 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 7.441      ;
; 992.498 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 7.441      ;
; 992.498 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 7.441      ;
; 992.498 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 7.441      ;
; 992.498 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 7.441      ;
; 992.498 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 7.441      ;
; 992.498 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 7.441      ;
; 992.498 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 7.441      ;
; 992.498 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 7.441      ;
; 992.498 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 7.441      ;
; 992.498 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 7.441      ;
; 992.521 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.057      ;
; 992.521 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.057      ;
; 992.521 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.057      ;
; 992.521 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.057      ;
; 992.521 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.057      ;
; 992.532 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.066     ; 7.401      ;
; 992.532 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.066     ; 7.401      ;
; 992.562 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.016      ;
; 992.562 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.016      ;
; 992.562 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.016      ;
; 992.562 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.016      ;
; 992.562 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.016      ;
; 992.562 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.016      ;
; 992.562 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.016      ;
; 992.562 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.016      ;
; 992.562 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.016      ;
; 992.562 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.421     ; 7.016      ;
; 992.603 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.400     ; 6.996      ;
; 992.603 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.400     ; 6.996      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.347 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.349 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.350 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM67                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM67                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]_OTERM115                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]_OTERM115                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM493                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM493                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM501                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM501                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM497                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM497                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM489                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM489                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM75                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM75                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.389 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.638      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.639      ;
; 0.391 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.640      ;
; 0.392 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.641      ;
; 0.394 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.641      ;
; 0.404 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.653      ;
; 0.404 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.653      ;
; 0.404 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.638      ;
; 0.404 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.638      ;
; 0.405 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.638      ;
; 0.405 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM77                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM75                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.638      ;
; 0.406 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|readdata[0]                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|av_readdata_pre[0]                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.639      ;
; 0.406 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM23                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 0.639      ;
; 0.406 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.640      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 0.597      ;
; 0.348 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.078      ; 0.597      ;
; 0.361 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[1]                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.392      ; 0.954      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|ack_out                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                               ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                   ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|readdata[0]                                                                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pid_con_m2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:proximity_ir_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM277                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM277                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|probepresent                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|probepresent                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.064      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_overrun                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|break_detect                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|al                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|al                                                                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|busy                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                       ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_task_logic:task_logic|pwm_out                                                                                                                                                ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_task_logic:task_logic|pwm_out                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm2|pwm_task_logic:task_logic|pwm_out                                                                                                                                                ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm2|pwm_task_logic:task_logic|pwm_out                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_test_bench:the_BeInMotion_qsys_cpu_test_bench|d_write                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM503                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_waiting_for_data_OTERM503                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM297                                                                                                                          ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM297                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted_OTERM309                                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted_OTERM309                                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted_OTERM303                                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|read_accepted_OTERM303                                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|transmitting                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|transmitting                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|tx_holding_primed                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_epcs:epcs|BeInMotion_qsys_epcs_sub:the_BeInMotion_qsys_epcs_sub|tx_holding_primed                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|irq_flag                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|i2c_master_top:bat_gas_gauge|irq_flag                                                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_pll:pll|pfdena_reg                                                                                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:st_current_sensor_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_gas_gauge_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_gas_gauge_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                               ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|ROE                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|ROE                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|TOE                                                                                                                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|TOE                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|RRDY                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|RRDY                                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_en|data_out                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_en|data_out                                                                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ps_led_on|data_out                                                                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led1|data_out                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led1|data_out                                                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led2|data_out                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led2|data_out                                                                                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_en_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_en_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_led_on_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|tx_holding_primed                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_st_current_sensor:st_current_sensor|tx_holding_primed                                                                                                                                                                                                                                                                                            ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm2|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.063      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.365 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.374 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.608      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.608      ;
; 0.375 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.375 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.390 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.624      ;
; 0.391 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.625      ;
; 0.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.625      ;
; 0.394 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.628      ;
; 0.396 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.630      ;
; 0.406 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.639      ;
; 0.409 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.642      ;
; 0.411 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.645      ;
; 0.411 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.645      ;
; 0.411 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.645      ;
; 0.412 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.646      ;
; 0.412 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.646      ;
; 0.412 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.646      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.646      ;
; 0.413 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.646      ;
; 0.414 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.648      ;
; 0.414 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.648      ;
; 0.422 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.656      ;
; 0.425 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.659      ;
; 0.425 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.659      ;
; 0.425 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.659      ;
; 0.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.659      ;
; 0.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.659      ;
; 0.426 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.659      ;
; 0.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.660      ;
; 0.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.660      ;
; 0.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.662      ;
; 0.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.661      ;
; 0.447 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.681      ;
; 0.449 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.683      ;
; 0.455 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.689      ;
; 0.516 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.750      ;
; 0.517 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.750      ;
; 0.518 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.751      ;
; 0.518 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.751      ;
; 0.519 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.752      ;
; 0.524 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.758      ;
; 0.525 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.758      ;
; 0.536 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.770      ;
; 0.556 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.789      ;
; 0.564 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.798      ;
; 0.564 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.798      ;
; 0.569 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.802      ;
; 0.570 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.802      ;
; 0.572 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.806      ;
; 0.580 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.812      ;
; 0.581 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.814      ;
; 0.582 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.815      ;
; 0.584 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.816      ;
; 0.591 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.825      ;
; 0.591 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.825      ;
; 0.592 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.824      ;
; 0.592 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.826      ;
; 0.592 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.825      ;
; 0.592 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.826      ;
; 0.593 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.826      ;
; 0.593 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.825      ;
; 0.594 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.827      ;
; 0.594 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.828      ;
; 0.595 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.828      ;
; 0.595 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.829      ;
; 0.596 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.829      ;
; 0.596 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.830      ;
; 0.596 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.829      ;
; 0.597 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.831      ;
; 0.597 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.831      ;
; 0.597 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.831      ;
; 0.598 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.832      ;
; 0.598 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.831      ;
; 0.598 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.831      ;
; 0.598 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.831      ;
; 0.599 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.831      ;
; 0.599 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.832      ;
; 0.599 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.833      ;
; 0.600 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.832      ;
; 0.603 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.837      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'st_clk'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.597      ;
; 0.363 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.597      ;
; 0.374 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.608      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.182      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.182      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.182      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.182      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.182      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.182      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.182      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.182      ;
; 0.568 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.802      ;
; 0.619 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.853      ;
; 0.631 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.865      ;
; 0.633 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.867      ;
; 0.643 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.311      ;
; 0.647 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.881      ;
; 0.651 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 0.885      ;
; 0.656 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.479      ; 3.326      ;
; 0.674 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.479      ; 3.344      ;
; 0.745 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.478      ; 3.414      ;
; 0.754 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.422      ;
; 0.769 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.480      ; 3.440      ;
; 0.769 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.437      ;
; 0.781 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.483      ; 3.455      ;
; 0.783 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.479      ; 3.453      ;
; 0.791 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.479      ; 3.461      ;
; 0.827 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.479      ; 3.497      ;
; 0.883 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.479      ; 3.553      ;
; 0.886 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.479      ; 3.556      ;
; 0.900 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.479      ; 3.570      ;
; 0.902 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.480      ; 3.573      ;
; 0.906 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.483      ; 3.580      ;
; 0.938 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.478      ; 3.607      ;
; 0.953 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.483      ; 3.627      ;
; 0.971 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.480      ; 3.642      ;
; 0.979 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.480      ; 3.650      ;
; 0.981 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.483      ; 3.655      ;
; 1.018 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.478      ; 3.687      ;
; 1.094 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.483      ; 3.768      ;
; 1.098 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.484      ; 3.773      ;
; 1.101 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.478      ; 3.770      ;
; 1.102 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.483      ; 3.776      ;
; 1.112 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.478      ; 3.781      ;
; 1.144 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.479      ; 3.814      ;
; 1.171 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.483      ; 3.845      ;
; 1.212 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.880      ;
; 1.262 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.484      ; 3.937      ;
; 1.299 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.484      ; 3.974      ;
; 1.302 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.483      ; 3.976      ;
; 1.303 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 3.971      ;
; 1.365 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.484      ; 4.040      ;
; 1.409 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.484      ; 4.084      ;
; 1.471 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.483      ; 4.145      ;
; 1.477 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 4.145      ;
; 1.702 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 4.370      ;
; 1.718 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.477      ; 4.386      ;
; 2.304 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.538      ;
; 2.389 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.623      ;
; 2.481 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.715      ;
; 2.497 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.731      ;
; 2.499 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.733      ;
; 2.507 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.740      ;
; 2.507 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.740      ;
; 2.507 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.740      ;
; 2.507 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.740      ;
; 2.507 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.740      ;
; 2.507 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.740      ;
; 2.507 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.740      ;
; 2.507 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.740      ;
; 2.540 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.774      ;
; 2.543 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.777      ;
; 2.562 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.795      ;
; 2.562 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.795      ;
; 2.562 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.795      ;
; 2.562 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.795      ;
; 2.562 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.795      ;
; 2.562 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.795      ;
; 2.562 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.795      ;
; 2.562 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.795      ;
; 2.570 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.803      ;
; 2.570 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.803      ;
; 2.570 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.803      ;
; 2.570 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.803      ;
; 2.570 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.803      ;
; 2.570 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.803      ;
; 2.570 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.803      ;
; 2.570 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.803      ;
; 2.595 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.828      ;
; 2.632 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.866      ;
; 2.634 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.867      ;
; 2.654 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 2.887      ;
; 2.693 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.927      ;
; 2.717 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 2.951      ;
; 2.774 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.008      ;
; 2.775 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 0.000        ; 0.062      ; 3.008      ;
; 2.781 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.015      ;
; 2.794 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.028      ;
; 2.806 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.063      ; 3.040      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 15.787 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[27]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 4.154      ;
; 15.787 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[6]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.058     ; 4.154      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|read_latency_shift_reg[0]                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 3.803      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[11]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.082     ; 3.802      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[24]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.082     ; 3.802      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[29]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 3.803      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[30]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.082     ; 3.802      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[31]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.087     ; 3.797      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[0]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.082     ; 3.802      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[4]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 3.803      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[15]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.082     ; 3.802      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[20]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[14]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 3.803      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[0]                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 3.803      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 3.803      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[2]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[19]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[22]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 3.793      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[3]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[4]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[24]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 3.793      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[25]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 3.793      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[26]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 3.793      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[27]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 3.793      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[28]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 3.793      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[30]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 3.793      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[1]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 3.803      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[5]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.087     ; 3.797      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.IDLE                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.091     ; 3.793      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|command_reg[0]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|command_reg[1]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[5]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[4]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[3]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[2]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.087     ; 3.797      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[14]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[15]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[8]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[9]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[10]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[11]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[12]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[13]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[6]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[7]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[0]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[1]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.791      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[28]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[30]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[29]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[31]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[24]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[25]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[26]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[27]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[18]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[19]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[20]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[21]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[16]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[17]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[23]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.115 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[22]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.792      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[16]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.087     ; 3.796      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[25]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.088     ; 3.795      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[26]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.088     ; 3.795      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[28]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 3.802      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[1]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.086     ; 3.797      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[5]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.081     ; 3.802      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[2]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.087     ; 3.796      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[19]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.790      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[21]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.791      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[21]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.093     ; 3.790      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[22]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 3.794      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[23]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.791      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[23]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 3.794      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[3]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.087     ; 3.796      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[4]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.087     ; 3.796      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[16]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 3.794      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[16]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.791      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[18]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.791      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[18]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.791      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[24]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 3.794      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[25]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 3.794      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[26]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 3.794      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[27]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 3.794      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[28]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 3.794      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[29]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 3.794      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[30]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.087     ; 3.796      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[31]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.087     ; 3.796      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[1]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.087     ; 3.796      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[15]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.791      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[15]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.791      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[17]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.791      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[17]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.089     ; 3.794      ;
; 16.116 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[20]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.092     ; 3.791      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.225      ; 3.797      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.225      ; 3.797      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.225      ; 3.797      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.225      ; 3.797      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.225      ; 3.797      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.225      ; 3.797      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.225      ; 3.797      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.225      ; 3.797      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.225      ; 3.797      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.225      ; 3.797      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.225      ; 3.797      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.225      ; 3.797      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.427 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.796      ;
; 18.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 3.794      ;
; 18.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.795      ;
; 18.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.795      ;
; 18.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.795      ;
; 18.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 3.794      ;
; 18.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 3.794      ;
; 18.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 3.794      ;
; 18.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 3.794      ;
; 18.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.224      ; 3.795      ;
; 18.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 3.794      ;
; 18.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 3.794      ;
; 18.428 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 2.223      ; 3.794      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.577 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.686      ;
; 48.577 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.686      ;
; 48.937 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 1.311      ;
; 97.994 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.954      ;
; 97.994 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.954      ;
; 97.994 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.954      ;
; 97.994 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.954      ;
; 97.994 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.954      ;
; 97.994 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.954      ;
; 97.994 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.954      ;
; 97.994 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.954      ;
; 97.994 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.954      ;
; 97.994 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.954      ;
; 98.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.944      ;
; 98.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.944      ;
; 98.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.944      ;
; 98.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.944      ;
; 98.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.944      ;
; 98.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.944      ;
; 98.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.944      ;
; 98.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.944      ;
; 98.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.944      ;
; 98.020 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.944      ;
; 98.021 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.021 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.021 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.021 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.021 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.021 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.021 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.021 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.021 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.931      ;
; 98.070 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.882      ;
; 98.165 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.759      ;
; 98.211 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.738      ;
; 98.211 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.738      ;
; 98.255 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.682      ;
; 98.255 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.682      ;
; 98.255 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.682      ;
; 98.255 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.682      ;
; 98.255 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.682      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.309 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.630      ;
; 98.346 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.594      ;
; 98.346 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.594      ;
; 98.346 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.594      ;
; 98.346 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.594      ;
; 98.346 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.594      ;
; 98.434 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.486      ;
; 98.434 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.486      ;
; 98.434 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.486      ;
; 98.434 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.486      ;
; 98.434 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.486      ;
; 98.434 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.486      ;
; 98.434 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.486      ;
; 98.434 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.486      ;
; 98.434 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.486      ;
; 98.434 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.486      ;
; 98.434 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.486      ;
; 98.434 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.486      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.448      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.448      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.448      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.448      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.448      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.448      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.448      ;
; 98.490 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.448      ;
; 98.665 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.272      ;
; 98.665 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.272      ;
; 98.665 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.272      ;
; 98.665 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.272      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                              ; To Node                                                                                                                                             ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 996.494 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.411      ;
; 996.494 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.411      ;
; 996.494 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.411      ;
; 996.494 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.411      ;
; 996.494 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.411      ;
; 996.494 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.411      ;
; 996.494 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.411      ;
; 996.494 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.411      ;
; 996.494 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.411      ;
; 996.494 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.411      ;
; 996.494 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.411      ;
; 996.497 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 3.404      ;
; 996.525 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM43          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.090     ; 3.384      ;
; 996.525 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM353 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.090     ; 3.384      ;
; 996.525 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM93         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.090     ; 3.384      ;
; 996.525 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[4]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.090     ; 3.384      ;
; 996.525 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45_OTERM363 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.090     ; 3.384      ;
; 996.525 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45_OTERM361 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.090     ; 3.384      ;
; 996.525 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.089     ; 3.385      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM125      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.373      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM129      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.373      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM127      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.373      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[7]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.369      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[19]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.369      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[23]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.369      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[31]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.381      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[25]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.381      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[14]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.381      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[17]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.092     ; 3.381      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.369      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.104     ; 3.369      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[27]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.374      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.374      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|d1_data_in                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.379      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.374      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.379      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.374      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.374      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.374      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.379      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.374      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.374      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.094     ; 3.379      ;
; 996.526 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.099     ; 3.374      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 3.369      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[13]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 3.369      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.103     ; 3.369      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f5                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.376      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f6                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.376      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_latch_f1                                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.376      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f3                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.376      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f2                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.376      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f4                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.096     ; 3.376      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.527 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.100     ; 3.372      ;
; 996.528 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.404      ;
; 996.528 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.404      ;
; 996.528 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.404      ;
; 996.528 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.404      ;
; 996.528 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.404      ;
; 996.528 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.404      ;
; 996.528 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.404      ;
; 996.528 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.404      ;
; 996.528 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.404      ;
; 996.528 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.404      ;
; 996.528 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.404      ;
; 996.528 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.404      ;
; 996.530 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.090     ; 3.379      ;
; 996.532 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[4]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.370      ;
; 996.532 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[1]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.370      ;
; 996.532 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.370      ;
; 996.532 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.370      ;
; 996.532 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.370      ;
; 996.532 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.370      ;
; 996.532 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.370      ;
; 996.532 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.097     ; 3.370      ;
; 996.533 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[16]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.101     ; 3.365      ;
; 996.533 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[21]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.101     ; 3.365      ;
; 996.533 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[12]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 3.368      ;
; 996.533 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[31]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.101     ; 3.365      ;
; 996.533 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.098     ; 3.368      ;
; 996.533 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.101     ; 3.365      ;
; 996.533 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.101     ; 3.365      ;
; 996.533 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.101     ; 3.365      ;
; 996.533 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.101     ; 3.365      ;
; 996.533 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.101     ; 3.365      ;
; 996.545 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.387      ;
; 996.545 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.387      ;
; 996.545 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.067     ; 3.387      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.915  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.148      ;
; 0.915  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.148      ;
; 0.915  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.148      ;
; 0.915  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.148      ;
; 1.110  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.344      ;
; 1.110  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.344      ;
; 1.110  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.344      ;
; 1.110  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.344      ;
; 1.110  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.344      ;
; 1.110  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.344      ;
; 1.110  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.344      ;
; 1.110  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.344      ;
; 1.161  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.379      ;
; 1.161  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.379      ;
; 1.161  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.379      ;
; 1.161  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.379      ;
; 1.161  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.379      ;
; 1.161  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.379      ;
; 1.161  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.379      ;
; 1.161  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.379      ;
; 1.161  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.379      ;
; 1.161  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.379      ;
; 1.161  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.379      ;
; 1.161  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.379      ;
; 1.281  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.281  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.517      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.304  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.539      ;
; 1.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.589      ;
; 1.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.589      ;
; 1.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.589      ;
; 1.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.589      ;
; 1.357  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.589      ;
; 1.390  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.635      ;
; 1.390  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.635      ;
; 1.423  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.643      ;
; 1.553  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.802      ;
; 1.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.594  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.855      ;
; 1.599  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.847      ;
; 1.599  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.847      ;
; 1.599  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.847      ;
; 1.599  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.847      ;
; 1.599  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.847      ;
; 1.599  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.847      ;
; 1.599  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.847      ;
; 1.599  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.847      ;
; 1.599  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.847      ;
; 1.623  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.867      ;
; 1.623  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.867      ;
; 1.623  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.867      ;
; 1.623  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.867      ;
; 1.623  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.867      ;
; 1.623  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.867      ;
; 1.623  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.867      ;
; 1.623  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.867      ;
; 1.623  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.867      ;
; 1.623  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.867      ;
; 50.599 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.381      ; 1.171      ;
; 51.012 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.395      ; 1.598      ;
; 51.012 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.395      ; 1.598      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.456      ; 3.578      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.457      ; 3.579      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.457      ; 3.579      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.457      ; 3.579      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.457      ; 3.579      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.456      ; 3.578      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.457      ; 3.579      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.457      ; 3.579      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.457      ; 3.579      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.457      ; 3.579      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.457      ; 3.579      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.457      ; 3.579      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.457      ; 3.579      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.457      ; 3.579      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.456      ; 3.578      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.456      ; 3.578      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.456      ; 3.578      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.456      ; 3.578      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.456      ; 3.578      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.456      ; 3.578      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.455      ; 3.577      ;
; 0.931 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 2.456      ; 3.578      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.895 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.458      ; 2.524      ;
; 2.066 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM35                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.313      ;
; 2.066 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM33                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.313      ;
; 2.066 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM105                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.313      ;
; 2.066 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM87_OTERM357                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.313      ;
; 2.066 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM37_OTERM571                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 2.313      ;
; 2.103 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.349      ;
; 2.103 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.349      ;
; 2.103 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.349      ;
; 2.112 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.354      ;
; 2.112 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.354      ;
; 2.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM489                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.379      ;
; 2.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM487                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.379      ;
; 2.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM53                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.379      ;
; 2.136 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.379      ;
; 2.148 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM49                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 2.791      ;
; 2.148 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 2.791      ;
; 2.148 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 2.791      ;
; 2.148 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM573                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 2.791      ;
; 2.148 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM13_OTERM329                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.472      ; 2.791      ;
; 2.164 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[5]                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.812      ;
; 2.164 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[23]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.812      ;
; 2.164 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[12]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 2.812      ;
; 2.171 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 2.806      ;
; 2.171 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 2.806      ;
; 2.171 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM87_OTERM355_OTERM579                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 2.806      ;
; 2.171 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM87_OTERM355_OTERM577                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.464      ; 2.806      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.798      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.798      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.798      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.798      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.798      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.798      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.798      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.798      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.798      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.798      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.794      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.794      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.794      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.794      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.794      ;
; 2.177 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.794      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.798      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.798      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.798      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.794      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.794      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.794      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[11]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.794      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[2]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.794      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[5]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.794      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[12]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.794      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[13]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.794      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[19]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.794      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[20]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.794      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[24]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.794      ;
; 2.178 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[4]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.794      ;
; 2.179 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.797      ;
; 2.179 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.797      ;
; 2.179 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.797      ;
; 2.179 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.797      ;
; 2.179 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.797      ;
; 2.180 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.443      ; 2.794      ;
; 2.180 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM69                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.443      ; 2.794      ;
; 2.180 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.443      ; 2.794      ;
; 2.180 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.443      ; 2.794      ;
; 2.180 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.443      ; 2.794      ;
; 2.180 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.443      ; 2.794      ;
; 2.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 2.788      ;
; 2.182 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.435      ; 2.788      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 2.795      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM63_OTERM375                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 2.795      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 2.795      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[15]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 2.795      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 2.795      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 2.795      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.794      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.794      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.794      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.794      ;
; 2.185 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.794      ;
; 2.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[22]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.795      ;
; 2.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[28]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.795      ;
; 2.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM131_OTERM559                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.795      ;
; 2.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[8]                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.795      ;
; 2.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.795      ;
; 2.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.795      ;
; 2.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.795      ;
; 2.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.795      ;
; 2.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.795      ;
; 2.186 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.795      ;
; 2.203 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.823      ;
; 2.203 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.823      ;
; 2.210 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.414      ; 2.795      ;
; 2.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[6]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 2.791      ;
; 2.213 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[23]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.407      ; 2.791      ;
; 2.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.798      ;
; 2.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.798      ;
; 2.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.411      ; 2.798      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.479      ; 2.712      ;
; 2.062 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.479      ; 2.712      ;
; 2.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.497      ; 2.983      ;
; 2.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.497      ; 2.983      ;
; 2.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.497      ; 2.983      ;
; 2.315 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.497      ; 2.983      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.326 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.490      ; 2.987      ;
; 2.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.474      ; 2.977      ;
; 2.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.474      ; 2.977      ;
; 2.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.474      ; 2.977      ;
; 2.336 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[24]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.470      ; 2.977      ;
; 2.336 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.470      ; 2.977      ;
; 2.336 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m1_avalon_slave_0_translator|av_readdata_pre[30]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.470      ; 2.977      ;
; 2.336 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.470      ; 2.977      ;
; 2.341 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[27]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.959      ;
; 2.341 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[28]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.959      ;
; 2.341 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[29]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.959      ;
; 2.341 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[30]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.959      ;
; 2.341 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[31]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.959      ;
; 2.341 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[22]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.959      ;
; 2.341 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[23]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.959      ;
; 2.341 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[24]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.959      ;
; 2.341 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[17]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.959      ;
; 2.341 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[21]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.959      ;
; 2.341 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[18]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.959      ;
; 2.341 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.959      ;
; 2.344 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM299                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.463      ; 2.978      ;
; 2.344 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM301                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.463      ; 2.978      ;
; 2.344 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted_OTERM311_OTERM483                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.463      ; 2.978      ;
; 2.349 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.463      ; 2.983      ;
; 2.350 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.462      ; 2.983      ;
; 2.350 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.462      ; 2.983      ;
; 2.352 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.455      ; 2.978      ;
; 2.352 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.455      ; 2.978      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_writedata[4]                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.459      ; 2.986      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[25]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.459      ; 2.986      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.459      ; 2.986      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.459      ; 2.986      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.459      ; 2.986      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.987      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.987      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.987      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.987      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.459      ; 2.986      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.459      ; 2.986      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.459      ; 2.986      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.459      ; 2.986      ;
; 2.356 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.987      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM273                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM319                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_valid_OTERM195_OTERM399_OTERM545_OTERM575_OTERM587                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_valid_OTERM195_OTERM399_OTERM545_OTERM575_OTERM585                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_valid_OTERM195_OTERM399_OTERM545_OTERM575_OTERM589                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[0]_OTERM279                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m1_avalon_slave_0_translator|av_readdata_pre[25]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[26]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.357 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.460      ; 2.988      ;
; 2.361 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.446      ; 2.978      ;
; 2.361 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.446      ; 2.978      ;
; 2.368 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.423      ; 2.962      ;
; 2.368 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.423      ; 2.962      ;
; 2.369 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.987      ;
; 2.369 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[1]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.987      ;
; 2.369 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.987      ;
; 2.369 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.987      ;
; 2.369 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.987      ;
; 2.369 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[5]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.447      ; 2.987      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'                                                                                                              ;
+-------+--------------+----------------+-----------------+--------------+------------+---------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                          ;
+-------+--------------+----------------+-----------------+--------------+------------+---------------------------------------------------------------------------------+
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[18]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[19]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[20]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[21]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[22]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[23]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[24]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[25]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[26]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[27]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[28]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[29]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[30]                   ;
; 9.434 ; 9.764        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[31]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[18]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[19]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[20]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[21]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[22]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[23]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[24]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[25]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[26]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[27]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[28]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[29]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[30]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|kd[31]                   ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[10] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[11] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[12] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[13] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[14] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[15] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[16] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[17] ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[1]  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[2]  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[3]  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[4]  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[5]  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[6]  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[7]  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[8]  ;
; 9.435 ; 9.765        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[9]  ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[0]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[10]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[11]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[12]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[13]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[14]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[15]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[16]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[17]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[1]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[2]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[3]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[4]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[5]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[6]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[7]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[8]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|kd[9]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[0]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[0]~_Duplicate_1       ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[10]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[10]~_Duplicate_1      ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[11]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[11]~_Duplicate_1      ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[12]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[12]~_Duplicate_1      ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[13]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[13]~_Duplicate_1      ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[14]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[14]~_Duplicate_1      ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[15]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[15]~_Duplicate_1      ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[16]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[16]~_Duplicate_1      ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[17]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[17]~_Duplicate_1      ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[18]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[19]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[1]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[1]~_Duplicate_1       ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[20]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[21]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[22]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[23]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[24]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[25]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[26]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[27]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[28]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[29]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[2]                    ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[2]~_Duplicate_1       ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[30]                   ;
; 9.436 ; 9.766        ; 0.330          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|ki[31]                   ;
+-------+--------------+----------------+-----------------+--------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.480 ; 49.698       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ;
; 49.480 ; 49.698       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                   ;
; 49.481 ; 49.699       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                  ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                       ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                 ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                  ;
; 49.524 ; 49.710       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                  ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ;
; 49.525 ; 49.711       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                               ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                          ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                          ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                          ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                                                                        ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ;
; 49.526 ; 49.712       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                               ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.691 ; 499.909      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[23]                                                                                                                      ;
; 499.691 ; 499.909      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[6]                                                                                                                       ;
; 499.694 ; 499.912      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                          ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                          ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                          ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                          ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                          ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                          ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                          ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                          ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                          ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                           ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                           ;
; 499.695 ; 499.913      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                           ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM71_OTERM369                                                                                                 ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM71_OTERM371                                                                                                 ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                                                               ;
; 499.696 ; 499.914      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM99                                                                                                               ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM13_OTERM329                                      ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM49                                                ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM573                                       ;
; 499.697 ; 499.915      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[12]                                                                  ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[23]                                                                  ;
; 499.699 ; 499.917      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[5]                                                                   ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377                           ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM63_OTERM375                           ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[15]                                                                  ;
; 499.700 ; 499.918      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM131_OTERM559                       ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                                                   ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[22]                                                                  ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[28]                                                                  ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[8]                                                                   ;
; 499.701 ; 499.919      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM69                                                                                                          ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ;
; 499.703 ; 499.921      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.706 ; 499.924      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                          ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                          ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                          ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                          ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                          ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                          ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379                           ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM87_OTERM355_OTERM577                 ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM87_OTERM355_OTERM579                 ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 499.707 ; 499.925      ; 0.218          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
+---------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'st_clk'                                                                                                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.775 ; 499999.993   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.776 ; 499999.994   ; 0.218          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.818 ; 500000.004   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.819 ; 500000.005   ; 0.186          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1|clk                            ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2|clk                            ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3|clk                            ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4|clk                            ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1|clk                            ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7|clk                            ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8|clk                            ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1|clk                          ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2|clk                          ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3|clk                          ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4|clk                          ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[0]|clk                               ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[1]|clk                               ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[2]|clk                               ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[3]|clk                               ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[0]|clk                                     ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[1]|clk                                     ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[2]|clk                                     ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[3]|clk                                     ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[0]|clk                                     ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[1]|clk                                     ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[2]|clk                                     ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[3]|clk                                     ;
; 499999.966 ; 499999.966   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|wave_output[0]|clk                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 1.861  ; 2.185  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 1.800  ; 2.178  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 1.632  ; 1.950  ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 1.904  ; 2.230  ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 2.517  ; 2.892  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 1.493  ; 1.842  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 1.456  ; 1.790  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 1.471  ; 1.799  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 1.470  ; 1.798  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 1.774  ; 2.068  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 1.813  ; 2.185  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 2.517  ; 2.892  ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 2.360  ; 2.692  ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 2.213  ; 2.498  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.581  ; 1.938  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 1.579  ; 1.958  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 1.844  ; 2.163  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 1.728  ; 2.128  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 2.089  ; 2.498  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 1.896  ; 2.289  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 2.213  ; 2.496  ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 1.913  ; 2.283  ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 2.627  ; 3.037  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; -0.389 ; -0.189 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 2.627  ; 3.037  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; -0.619 ; -0.418 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 1.985  ; 2.390  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; -0.451 ; -0.284 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 1.899  ; 2.286  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.530 ; -0.342 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 1.367  ; 1.639  ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 1.353  ; 1.634  ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 2.461  ; 2.837  ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.412  ; 2.514  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 8.017  ; 8.257  ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 3.973  ; 4.248  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 3.970  ; 4.251  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 5.016  ; 5.392  ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -1.467 ; -1.769 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -1.333 ; -1.685 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -1.262 ; -1.569 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -1.509 ; -1.816 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -1.075 ; -1.393 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -1.111 ; -1.444 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -1.075 ; -1.393 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -1.091 ; -1.403 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -1.090 ; -1.402 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -1.382 ; -1.662 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -1.420 ; -1.773 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -2.067 ; -2.405 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -1.944 ; -2.258 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -1.194 ; -1.536 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -1.195 ; -1.536 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -1.194 ; -1.555 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -1.420 ; -1.720 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -1.350 ; -1.740 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -1.697 ; -2.095 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -1.498 ; -1.872 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -1.806 ; -2.072 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -1.510 ; -1.866 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.912  ; 0.720  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.691  ; 0.498  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -2.186 ; -2.559 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.912  ; 0.720  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -1.583 ; -1.969 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.751  ; 0.591  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -1.499 ; -1.868 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.825  ; 0.646  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -0.993 ; -1.248 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -0.980 ; -1.244 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -2.039 ; -2.394 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.327  ; 0.175  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -1.665 ; -1.907 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -3.262 ; -3.520 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -3.260 ; -3.523 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -3.376 ; -3.690 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 7.732  ; 7.313  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 7.732  ; 7.313  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 6.417  ; 6.228  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 6.491  ; 6.353  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 6.618  ; 6.466  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 6.415  ; 6.323  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 8.248  ; 7.728  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 6.138  ; 6.358  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 6.782  ; 6.932  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 8.093  ; 7.979  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 5.631  ; 5.533  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 5.906  ; 5.783  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 5.628  ; 5.527  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 5.626  ; 5.524  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.107  ; 5.949  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.171  ; 6.028  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 8.093  ; 7.979  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 6.742  ; 6.662  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 6.725  ; 6.508  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 9.598  ; 9.047  ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 11.888 ; 12.278 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 9.016  ; 8.688  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 7.489  ; 7.323  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 7.546  ; 7.423  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 7.216  ; 7.062  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 8.688  ; 8.378  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 8.105  ; 8.065  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 9.016  ; 8.688  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 6.753  ; 6.731  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 6.938  ; 6.833  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 13.208 ; 13.206 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 8.448  ; 7.941  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.003  ; 6.885  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 12.438 ; 12.867 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 8.124  ; 7.825  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 5.574  ; 5.429  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 5.781  ; 5.935  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 5.771  ; 5.912  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 7.964  ; 7.731  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 6.730  ; 6.601  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 8.535  ; 8.315  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 9.602  ; 9.397  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 8.663  ; 8.472  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 9.602  ; 9.397  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 9.428  ; 9.356  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 9.591  ; 9.312  ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 6.614  ; 6.479  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 5.903  ; 5.763  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 6.745  ; 6.860  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 6.543  ; 6.388  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 6.543  ; 6.372  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 5.986  ; 5.896  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 6.540  ; 6.388  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.902 ; 12.364 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 11.781 ; 11.440 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 10.439 ; 10.253 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 11.457 ; 11.257 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 11.291 ; 11.125 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 11.781 ; 11.440 ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 6.179 ; 5.993  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 7.511 ; 7.092  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 6.179 ; 5.993  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 6.249 ; 6.112  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 6.369 ; 6.219  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 6.169 ; 6.081  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 8.009 ; 7.493  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 5.908 ; 6.124  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 6.526 ; 6.675  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 5.419 ; 5.317  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 5.424 ; 5.325  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 5.688 ; 5.566  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 5.421 ; 5.319  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 5.419 ; 5.317  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 5.881 ; 5.725  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 5.942 ; 5.801  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 7.789 ; 7.675  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 6.491 ; 6.410  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 6.475 ; 6.263  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 9.305 ; 8.759  ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 6.495 ; 6.740  ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 6.498 ; 6.474  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 7.207 ; 7.044  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 7.262 ; 7.140  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 6.946 ; 6.794  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 8.359 ; 8.057  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 7.799 ; 7.757  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 8.673 ; 8.355  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 6.498 ; 6.474  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 6.677 ; 6.573  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 7.618 ; 7.501  ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 8.199 ; 7.696  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 6.742 ; 6.624  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 7.037 ; 7.302  ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 7.819 ; 7.527  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 5.370 ; 5.227  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 5.564 ; 5.717  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 5.554 ; 5.695  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 6.926 ; 6.696  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 6.493 ; 6.367  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 7.164 ; 6.941  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 7.569 ; 7.414  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 7.569 ; 7.414  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 8.498 ; 8.332  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 7.837 ; 7.677  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 8.205 ; 7.874  ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 6.368 ; 6.234  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 5.686 ; 5.547  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 6.489 ; 6.603  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 5.764 ; 5.673  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 6.300 ; 6.132  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 5.764 ; 5.673  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 6.296 ; 6.145  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.590 ; 10.052 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 8.908 ; 8.726  ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 8.908 ; 8.726  ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 9.804 ; 9.609  ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 9.259 ; 9.105  ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 9.715 ; 9.390  ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+---------------+--------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+--------------+--------+--------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 8.072  ; 7.573  ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.956  ; 5.811  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 5.989  ; 5.844  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.964  ; 5.819  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 5.956  ; 5.811  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 5.960  ; 5.815  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.433  ; 6.288  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.500  ; 6.355  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.690  ; 6.525  ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 7.783  ; 7.618  ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 12.336 ; 12.191 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 12.336 ; 12.191 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 13.172 ; 13.027 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 13.141 ; 12.976 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 12.798 ; 12.653 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 13.214 ; 13.069 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 12.788 ; 12.643 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 12.762 ; 12.632 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 13.215 ; 13.070 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 7.823 ; 7.324 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.718 ; 5.573 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 5.749 ; 5.604 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.725 ; 5.580 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 5.718 ; 5.573 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 5.722 ; 5.577 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.176 ; 6.031 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.241 ; 6.096 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.460 ; 6.295 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 7.509 ; 7.344 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 6.763 ; 6.618 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 6.763 ; 6.618 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.565 ; 7.420 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.574 ; 7.409 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.207 ; 7.062 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.606 ; 7.461 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.197 ; 7.052 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.206 ; 7.076 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.607 ; 7.462 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 7.538     ; 8.037     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.794     ; 5.939     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 5.825     ; 5.970     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.802     ; 5.947     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 5.794     ; 5.939     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 5.796     ; 5.941     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 6.210     ; 6.355     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.306     ; 6.451     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.459     ; 6.624     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 7.420     ; 7.585     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 12.296    ; 12.441    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 12.296    ; 12.441    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 13.147    ; 13.292    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 13.139    ; 13.304    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 12.833    ; 12.978    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 13.164    ; 13.309    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 12.808    ; 12.953    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 12.811    ; 12.941    ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 13.159    ; 13.304    ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 7.291     ; 7.790     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 5.557     ; 5.702     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 5.586     ; 5.731     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 5.563     ; 5.708     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 5.557     ; 5.702     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 5.559     ; 5.704     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 5.956     ; 6.101     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 6.048     ; 6.193     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 6.232     ; 6.397     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 7.154     ; 7.319     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 6.608     ; 6.753     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 6.608     ; 6.753     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.425     ; 7.570     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.454     ; 7.619     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.123     ; 7.268     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.441     ; 7.586     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.099     ; 7.244     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.136     ; 7.266     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.437     ; 7.582     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.755 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; uart_0_rxd                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 34.755                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.051       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 15.704       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.100                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.208       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.892       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.151                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.210       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 15.941       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.268                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.038       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.230       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.343                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.037       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.306       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 35.457                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.037       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.420       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 35.869                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.052       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.817       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 36.312                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.209       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.103       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_0_rxd                                                                                                                                                                ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                ; 38.035                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                         ;                        ;              ;                  ;              ;
;  uart_0_rxd                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.209       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.826       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.416                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.207       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.209       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 38.418                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.209       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.209       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.289                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 18.835       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.228       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.226       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 57.674                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.227       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.224       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.223       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                             ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 57.684                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                     ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.229       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.228       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.227       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                          ; 196.812                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 98.836       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 97.976       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 197.951                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.227       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.724       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.902               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.209      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.693      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1995.945               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.210      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 996.735      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.011               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.211      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 996.800      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1996.169               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.210      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 996.959      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.082               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.212      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 997.870      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 1997.225               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.838      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.387      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.344               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 998.838      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.506      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.535               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 998.811      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.724      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 13.472  ; 0.000         ;
; st_clk                       ; 18.256  ; 0.000         ;
; altera_reserved_tck          ; 48.487  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 995.456 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CLK_FPGA_50M                 ; 0.143 ; 0.000         ;
; st_clk                       ; 0.179 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 0.180 ; 0.000         ;
; altera_reserved_tck          ; 0.186 ; 0.000         ;
+------------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                  ;
+------------------------------+---------+---------------+
; Clock                        ; Slack   ; End Point TNS ;
+------------------------------+---------+---------------+
; CLK_FPGA_50M                 ; 17.548  ; 0.000         ;
; st_clk                       ; 19.036  ; 0.000         ;
; altera_reserved_tck          ; 49.491  ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 997.980 ; 0.000         ;
+------------------------------+---------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; altera_reserved_tck          ; 0.493 ; 0.000         ;
; st_clk                       ; 0.513 ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 1.020 ; 0.000         ;
; CLK_FPGA_50M                 ; 1.184 ; 0.000         ;
+------------------------------+-------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+------------------------------+------------+---------------+
; Clock                        ; Slack      ; End Point TNS ;
+------------------------------+------------+---------------+
; CLK_FPGA_50M                 ; 9.203      ; 0.000         ;
; altera_reserved_tck          ; 49.311     ; 0.000         ;
; b2v_inst|pll|sd1|pll7|clk[0] ; 499.782    ; 0.000         ;
; st_clk                       ; 499999.781 ; 0.000         ;
+------------------------------+------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.472 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.482      ;
; 13.473 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[1]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.037     ; 6.477      ;
; 13.473 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[2]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.037     ; 6.477      ;
; 13.473 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[6]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.037     ; 6.477      ;
; 13.473 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[0]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.037     ; 6.477      ;
; 13.473 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[3]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.037     ; 6.477      ;
; 13.473 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[4]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.037     ; 6.477      ;
; 13.473 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[5]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.037     ; 6.477      ;
; 13.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.475      ;
; 13.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.475      ;
; 13.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.475      ;
; 13.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.475      ;
; 13.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.475      ;
; 13.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.475      ;
; 13.479 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[8]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.475      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[7]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[8]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[9]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[10]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[12]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[13]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[14]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[15]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[16]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[19]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[20]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[21]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[22]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[11]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[17]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.484 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[17]             ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ui[18]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.035     ; 6.468      ;
; 13.488 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[10]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a2~porta_we_reg  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.125      ; 6.646      ;
; 13.491 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[10]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.129      ; 6.647      ;
; 13.494 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[12]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a2~porta_we_reg  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.125      ; 6.640      ;
; 13.497 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[12]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.129      ; 6.641      ;
; 13.498 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[10]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a3~porta_we_reg  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.127      ; 6.638      ;
; 13.504 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[12]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a3~porta_we_reg  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.127      ; 6.632      ;
; 13.505 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[1]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[31]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.038     ; 6.444      ;
; 13.509 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[1]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[30]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.038     ; 6.440      ;
; 13.515 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[10]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a24~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.132      ; 6.626      ;
; 13.518 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[16]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a2~porta_we_reg  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.125      ; 6.616      ;
; 13.521 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[16]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.129      ; 6.617      ;
; 13.521 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[12]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a24~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.132      ; 6.620      ;
; 13.528 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[16]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a3~porta_we_reg  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.127      ; 6.608      ;
; 13.542 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[10]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a22~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.117      ; 6.584      ;
; 13.545 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[16]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a24~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.132      ; 6.596      ;
; 13.548 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[12]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a22~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.117      ; 6.578      ;
; 13.550 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[10]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a20~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.118      ; 6.577      ;
; 13.556 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[12]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a20~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.118      ; 6.571      ;
; 13.567 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[11]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a2~porta_we_reg  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.125      ; 6.567      ;
; 13.570 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[11]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.129      ; 6.568      ;
; 13.572 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[16]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a22~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.117      ; 6.554      ;
; 13.573 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[1]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[29]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.038     ; 6.376      ;
; 13.577 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[1]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[28]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.038     ; 6.372      ;
; 13.577 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[11]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a3~porta_we_reg  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.127      ; 6.559      ;
; 13.580 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[16]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a20~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.118      ; 6.547      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[16]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[19]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[7]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[8]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[9]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[11]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[12]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[13]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[15]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[18]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[20]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[21]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[22]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[10]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[14]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.588 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[17]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.366      ;
; 13.592 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[5]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ud[31]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 6.359      ;
; 13.593 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[31]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.038     ; 6.356      ;
; 13.594 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[11]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a24~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.132      ; 6.547      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[1]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.359      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[2]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.359      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[0]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.359      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[3]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.359      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[5]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.359      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[4]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.359      ;
; 13.595 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|ki[0]                                ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ui[6]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.033     ; 6.359      ;
; 13.596 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Up[5]              ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m1|pid_controller:p1|Ud[30]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.036     ; 6.355      ;
; 13.596 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_alu_result[10]                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_we_reg ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; 0.124      ; 6.537      ;
; 13.597 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Up[0]~_Duplicate_2 ; BeInMotion_qsys:b2v_inst|pid_controller_top:pid_con_m2|pid_controller:p1|Ud[30]                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.038     ; 6.352      ;
+--------+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'st_clk'                                                                                                                                                                                                                   ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack      ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.256     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.259      ; 2.990      ;
; 18.498     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.743      ;
; 18.505     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.742      ;
; 18.507     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.740      ;
; 18.512     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.729      ;
; 18.583     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.664      ;
; 18.625     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.616      ;
; 18.734     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.507      ;
; 18.767     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.480      ;
; 18.786     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.455      ;
; 18.794     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.259      ; 2.452      ;
; 18.850     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.391      ;
; 18.869     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.255      ; 2.373      ;
; 18.873     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.368      ;
; 18.895     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.255      ; 2.347      ;
; 18.908     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.333      ;
; 18.966     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.281      ;
; 18.970     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.256      ; 2.273      ;
; 18.972     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.269      ;
; 18.973     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.259      ; 2.273      ;
; 18.981     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.256      ; 2.262      ;
; 18.984     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.255      ; 2.258      ;
; 18.987     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.259      ; 2.259      ;
; 18.988     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.253      ;
; 18.998     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.259      ; 2.248      ;
; 19.012     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.256      ; 2.231      ;
; 19.013     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.255      ; 2.229      ;
; 19.024     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.259      ; 2.222      ;
; 19.035     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.256      ; 2.208      ;
; 19.039     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.256      ; 2.204      ;
; 19.040     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.256      ; 2.203      ;
; 19.050     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.191      ;
; 19.054     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.256      ; 2.189      ;
; 19.060     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.256      ; 2.183      ;
; 19.070     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.255      ; 2.172      ;
; 19.093     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.148      ;
; 19.096     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.256      ; 2.147      ;
; 19.099     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.259      ; 2.147      ;
; 19.114     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.127      ;
; 19.117     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.259      ; 2.129      ;
; 19.119     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.259      ; 2.127      ;
; 19.121     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.256      ; 2.122      ;
; 19.137     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.256      ; 2.106      ;
; 19.181     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.060      ;
; 19.187     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.054      ;
; 19.206     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 2.035      ;
; 19.221     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.256      ; 2.022      ;
; 19.261     ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.254      ; 1.980      ;
; 999997.124 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.038     ; 2.815      ;
; 999997.152 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.038     ; 2.787      ;
; 999997.305 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.635      ;
; 999997.311 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.038     ; 2.628      ;
; 999997.326 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.038     ; 2.613      ;
; 999997.479 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.461      ;
; 999997.486 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.454      ;
; 999997.488 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.452      ;
; 999997.494 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.038     ; 2.445      ;
; 999997.495 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.445      ;
; 999997.513 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.427      ;
; 999997.529 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.411      ;
; 999997.551 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.389      ;
; 999997.595 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.345      ;
; 999997.642 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.299      ;
; 999997.655 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.285      ;
; 999997.686 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.254      ;
; 999997.690 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.250      ;
; 999997.690 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.250      ;
; 999997.697 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.244      ;
; 999997.707 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.234      ;
; 999997.712 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.038     ; 2.227      ;
; 999997.751 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.189      ;
; 999997.765 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.175      ;
; 999997.777 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.038     ; 2.162      ;
; 999997.808 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.133      ;
; 999997.818 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.122      ;
; 999997.853 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.037     ; 2.087      ;
; 999997.854 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.087      ;
; 999997.856 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.085      ;
; 999997.872 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 2.070      ;
; 999997.879 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.062      ;
; 999997.883 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.058      ;
; 999997.889 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.052      ;
; 999997.891 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.050      ;
; 999997.895 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.046      ;
; 999997.911 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.030      ;
; 999997.915 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.026      ;
; 999997.924 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 2.017      ;
; 999997.973 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.968      ;
; 999997.989 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.952      ;
; 999998.007 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.934      ;
; 999998.011 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.930      ;
; 999998.044 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 1.898      ;
; 999998.047 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.035     ; 1.895      ;
; 999998.063 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.878      ;
; 999998.065 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.876      ;
; 999998.092 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.849      ;
; 999998.107 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.834      ;
; 999998.108 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.833      ;
; 999998.117 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.824      ;
; 999998.124 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 1000000.000  ; -0.036     ; 1.817      ;
+------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.487 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.950      ;
; 48.495 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.942      ;
; 48.580 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.857      ;
; 48.705 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.726      ;
; 48.833 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.603      ;
; 48.907 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.524      ;
; 48.927 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.501      ;
; 48.976 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.460      ;
; 49.090 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.331      ;
; 49.130 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.299      ;
; 49.131 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.305      ;
; 49.364 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.065      ;
; 49.801 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.627      ;
; 49.860 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.567      ;
; 49.945 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.481      ;
; 50.018 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.409      ;
; 95.954 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.005      ;
; 96.573 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.377      ;
; 96.594 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.364      ;
; 96.594 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.364      ;
; 96.847 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.101      ;
; 96.859 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.090      ;
; 96.863 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.085      ;
; 96.880 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.077      ;
; 96.880 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 3.077      ;
; 96.883 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.065      ;
; 96.947 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.998      ;
; 96.947 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.998      ;
; 96.947 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.998      ;
; 96.947 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.998      ;
; 96.947 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.998      ;
; 96.947 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.998      ;
; 96.982 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.966      ;
; 97.018 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.930      ;
; 97.027 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.921      ;
; 97.095 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.852      ;
; 97.099 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.851      ;
; 97.109 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.837      ;
; 97.109 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.837      ;
; 97.109 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.837      ;
; 97.109 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.837      ;
; 97.109 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.837      ;
; 97.109 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.837      ;
; 97.109 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.837      ;
; 97.109 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.837      ;
; 97.109 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.837      ;
; 97.109 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.837      ;
; 97.109 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.837      ;
; 97.109 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.837      ;
; 97.110 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.835      ;
; 97.110 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.835      ;
; 97.110 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.835      ;
; 97.110 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.835      ;
; 97.110 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.835      ;
; 97.110 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.835      ;
; 97.120 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.838      ;
; 97.120 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.838      ;
; 97.120 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.827      ;
; 97.127 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.819      ;
; 97.127 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.819      ;
; 97.127 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.819      ;
; 97.127 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.819      ;
; 97.127 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.819      ;
; 97.127 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.819      ;
; 97.159 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.789      ;
; 97.200 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.748      ;
; 97.207 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.740      ;
; 97.229 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.718      ;
; 97.236 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.712      ;
; 97.242 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.705      ;
; 97.250 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.694      ;
; 97.250 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.694      ;
; 97.250 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.694      ;
; 97.250 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.694      ;
; 97.250 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.694      ;
; 97.250 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.694      ;
; 97.277 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.670      ;
; 97.289 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.658      ;
; 97.289 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.658      ;
; 97.289 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.658      ;
; 97.289 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.658      ;
; 97.289 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.658      ;
; 97.289 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.658      ;
; 97.293 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[34]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.651      ;
; 97.293 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.651      ;
; 97.293 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.651      ;
; 97.293 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.651      ;
; 97.293 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[33]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.651      ;
; 97.293 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.651      ;
; 97.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.650      ;
; 97.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.650      ;
; 97.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.650      ;
; 97.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.650      ;
; 97.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.650      ;
; 97.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[30]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.650      ;
; 97.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[32]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.650      ;
; 97.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.650      ;
; 97.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.650      ;
; 97.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.650      ;
; 97.296 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.650      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                   ; To Node                                                                                                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 995.456 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.500      ;
; 995.456 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.500      ;
; 995.456 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.500      ;
; 995.456 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.500      ;
; 995.456 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.500      ;
; 995.456 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.500      ;
; 995.456 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.500      ;
; 995.456 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.500      ;
; 995.456 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.500      ;
; 995.456 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.500      ;
; 995.456 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.500      ;
; 995.521 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.432      ;
; 995.521 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.432      ;
; 995.552 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.215     ; 4.220      ;
; 995.552 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.215     ; 4.220      ;
; 995.552 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.215     ; 4.220      ;
; 995.612 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.146      ;
; 995.612 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.146      ;
; 995.612 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.146      ;
; 995.612 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.146      ;
; 995.612 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.146      ;
; 995.612 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.146      ;
; 995.612 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.146      ;
; 995.612 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.146      ;
; 995.612 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.146      ;
; 995.612 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.146      ;
; 995.612 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 4.146      ;
; 995.677 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.232     ; 4.078      ;
; 995.677 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.232     ; 4.078      ;
; 995.706 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.250      ;
; 995.706 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.250      ;
; 995.706 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.250      ;
; 995.706 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.250      ;
; 995.706 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.250      ;
; 995.706 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.250      ;
; 995.706 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.250      ;
; 995.706 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.250      ;
; 995.706 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.250      ;
; 995.706 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.250      ;
; 995.706 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.250      ;
; 995.720 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.233      ;
; 995.720 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.233      ;
; 995.728 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.221     ; 4.038      ;
; 995.751 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.221     ; 4.015      ;
; 995.751 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.221     ; 4.015      ;
; 995.819 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.134      ;
; 995.819 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.134      ;
; 995.819 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.134      ;
; 995.819 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.134      ;
; 995.819 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.134      ;
; 995.819 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.134      ;
; 995.819 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.134      ;
; 995.819 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.134      ;
; 995.819 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.134      ;
; 995.819 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.134      ;
; 995.819 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM365                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.034     ; 4.134      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.844 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.220     ; 3.923      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 3.896      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 3.896      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 3.896      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 3.896      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 3.896      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 3.896      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 3.896      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 3.896      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 3.896      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 3.896      ;
; 995.862 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.229     ; 3.896      ;
; 995.864 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.092      ;
; 995.864 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.092      ;
; 995.864 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.092      ;
; 995.864 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.092      ;
; 995.864 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.092      ;
; 995.864 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM89 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.031     ; 4.092      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.209     ; 3.903      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.209     ; 3.903      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.209     ; 3.903      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.209     ; 3.903      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.209     ; 3.903      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.209     ; 3.903      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.209     ; 3.903      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.209     ; 3.903      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.209     ; 3.903      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.209     ; 3.903      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.209     ; 3.903      ;
; 995.875 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|waitrequest_OTERM97                                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.209     ; 3.903      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.143 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.474      ;
; 0.150 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.481      ;
; 0.151 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.482      ;
; 0.152 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.483      ;
; 0.153 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.483      ;
; 0.154 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.484      ;
; 0.155 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.219      ; 0.479      ;
; 0.156 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.486      ;
; 0.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.488      ;
; 0.157 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.488      ;
; 0.158 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.489      ;
; 0.159 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.489      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.490      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.491      ;
; 0.160 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.491      ;
; 0.161 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.492      ;
; 0.162 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.493      ;
; 0.162 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.492      ;
; 0.163 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.494      ;
; 0.164 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.494      ;
; 0.165 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_datain_reg0  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.495      ;
; 0.166 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.497      ;
; 0.166 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.496      ;
; 0.167 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.227      ; 0.498      ;
; 0.169 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.218      ; 0.491      ;
; 0.169 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.499      ;
; 0.169 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_datain_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.499      ;
; 0.170 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.215      ; 0.489      ;
; 0.171 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.223      ; 0.498      ;
; 0.173 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.221      ; 0.498      ;
; 0.176 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_address_reg0 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.226      ; 0.506      ;
; 0.179 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.219      ; 0.503      ;
; 0.185 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|sync2_uir                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|cr[3]                                                                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|sync2_udr                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:user_io_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:bat_cc_al_n_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led2|data_out                                                                                                                                                                                                                                                                                                           ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ir_led1:ir_led2|data_out                                                                                                                                                                                                                                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc1_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_bat_cc_al_n:bat_cc_al_n|data_dir                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_bat_cc_al_n:bat_cc_al_n|data_dir                                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:dc2_pwm1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:pb_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:user_io_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:bat_cc_al_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_bat_cc_al_n:bat_cc_al_n|data_out                                                                                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_bat_cc_al_n:bat_cc_al_n|data_out                                                                                                                                                                                                                                                                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_avalon_reg:the_BeInMotion_qsys_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM277                                                                                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM277                                                                                                                                                                                                                                                                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                                  ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                          ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|i2c_master_top:proximity_ir|irq_flag                                                                                                                                                                                                                                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_tx:the_BeInMotion_qsys_uart_0_tx|tx_ready                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:lcd_intf_avalon_slave_translator|wait_latency_counter[2]                                                                                                                                                                                                                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|framing_error                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|rx_char_ready                                                                                                                                                                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc1_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                     ; BeInMotion_qsys:b2v_inst|pwm_avalon_interface:dc2_pwm1|pwm_register_file:memory_element|enable_register                                                                                                                                                                                                                                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_led2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:lcd_intf_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.036      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'st_clk'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.690      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.314      ;
; 0.208 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.719      ;
; 0.208 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.719      ;
; 0.208 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.719      ;
; 0.208 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.719      ;
; 0.208 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.719      ;
; 0.208 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.719      ;
; 0.208 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en             ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.719      ;
; 0.230 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.409      ; 1.743      ;
; 0.230 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.409      ; 1.743      ;
; 0.235 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.746      ;
; 0.250 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.412      ; 1.766      ;
; 0.271 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.390      ;
; 0.277 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.788      ;
; 0.284 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.409      ; 1.797      ;
; 0.285 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.408      ; 1.797      ;
; 0.290 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.801      ;
; 0.305 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.409      ; 1.818      ;
; 0.310 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.409      ; 1.823      ;
; 0.314 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.433      ;
; 0.323 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.442      ;
; 0.325 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.444      ;
; 0.331 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.450      ;
; 0.332 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.409      ; 1.845      ;
; 0.335 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 0.454      ;
; 0.347 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.412      ; 1.863      ;
; 0.361 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.409      ; 1.874      ;
; 0.362 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.409      ; 1.875      ;
; 0.364 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.412      ; 1.880      ;
; 0.365 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.409      ; 1.878      ;
; 0.373 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.409      ; 1.886      ;
; 0.376 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.412      ; 1.892      ;
; 0.380 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.408      ; 1.892      ;
; 0.385 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.409      ; 1.898      ;
; 0.401 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.409      ; 1.914      ;
; 0.407 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.412      ; 1.923      ;
; 0.422 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.408      ; 1.934      ;
; 0.436 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.412      ; 1.952      ;
; 0.464 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.408      ; 1.976      ;
; 0.467 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.413      ; 1.984      ;
; 0.478 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.989      ;
; 0.483 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.412      ; 1.999      ;
; 0.486 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 1.997      ;
; 0.498 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.408      ; 2.010      ;
; 0.568 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.413      ; 2.085      ;
; 0.585 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.412      ; 2.101      ;
; 0.609 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 2.120      ;
; 0.612 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.413      ; 2.129      ;
; 0.613 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.413      ; 2.130      ;
; 0.649 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.412      ; 2.165      ;
; 0.679 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 2.190      ;
; 0.700 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]            ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.413      ; 2.217      ;
; 0.804 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 2.315      ;
; 0.814 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en              ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.407      ; 2.325      ;
; 1.239 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.359      ;
; 1.254 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.374      ;
; 1.278 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.397      ;
; 1.278 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.397      ;
; 1.278 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.397      ;
; 1.278 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.397      ;
; 1.278 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.397      ;
; 1.278 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.397      ;
; 1.278 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.397      ;
; 1.278 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.397      ;
; 1.280 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.400      ;
; 1.306 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.425      ;
; 1.306 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.425      ;
; 1.306 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.425      ;
; 1.306 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.425      ;
; 1.306 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.425      ;
; 1.306 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.425      ;
; 1.306 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.425      ;
; 1.306 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.425      ;
; 1.307 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.426      ;
; 1.307 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.426      ;
; 1.307 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.426      ;
; 1.307 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.426      ;
; 1.307 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.426      ;
; 1.307 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.426      ;
; 1.307 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.426      ;
; 1.307 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.035      ; 1.426      ;
; 1.336 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.456      ;
; 1.337 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.457      ;
; 1.343 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.463      ;
; 1.350 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.470      ;
; 1.371 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.491      ;
; 1.372 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.492      ;
; 1.377 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.497      ;
; 1.379 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.499      ;
; 1.399 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.519      ;
; 1.401 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.521      ;
; 1.404 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.524      ;
; 1.434 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.554      ;
; 1.474 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.594      ;
; 1.492 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.612      ;
; 1.502 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; st_clk       ; st_clk      ; 0.000        ; 0.036      ; 1.622      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM493                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM493                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]_OTERM115                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]_OTERM115                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM497                                   ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM497                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM489                                     ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM489                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM75                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM75                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM15                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM501                                               ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM501                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM67                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM67                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.307      ;
; 0.190 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.194 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|readdata[0]                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|av_readdata_pre[0]                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.322      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.322      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ps_din_s1_translator|wait_latency_counter[1]_OTERM23                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM77                                                                                                          ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM75                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.195 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.197 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.317      ;
; 0.199 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
; 0.201 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.319      ;
; 0.202 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.206 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[9]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[14]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[11]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[3]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.326      ;
; 0.208 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[6]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.209 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.328      ;
; 0.213 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.332      ;
; 0.219 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.338      ;
; 0.222 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.341      ;
; 0.225 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.344      ;
; 0.254 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.373      ;
; 0.254 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.260 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.379      ;
; 0.260 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[5]                                                        ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.379      ;
; 0.264 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.382      ;
; 0.266 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.268 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.386      ;
; 0.273 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.391      ;
; 0.274 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.392      ;
; 0.276 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.393      ;
; 0.276 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.394      ;
; 0.278 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.396      ;
; 0.278 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[13]                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.397      ;
; 0.279 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.396      ;
; 0.282 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.401      ;
; 0.284 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.402      ;
; 0.288 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.405      ;
; 0.289 ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.407      ;
; 0.289 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                               ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.406      ;
; 0.295 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.417      ;
; 0.298 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.417      ;
; 0.299 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.417      ;
; 0.299 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.417      ;
; 0.300 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.418      ;
; 0.301 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                   ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.419      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 17.548 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[27]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.408      ;
; 17.548 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[6]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.031     ; 2.408      ;
; 17.724 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|read_latency_shift_reg[0]                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.216      ;
; 17.724 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[29]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.216      ;
; 17.724 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[4]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.216      ;
; 17.724 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.216      ;
; 17.724 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[0]                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.216      ;
; 17.724 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|wait_latency_counter[1]                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.216      ;
; 17.724 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:stpr_motor_cntrl_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.216      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[11]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.215      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[24]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.215      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[25]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 2.210      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[26]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 2.210      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[28]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.215      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[30]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.215      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[31]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 2.210      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[0]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.215      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[1]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.051     ; 2.211      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[5]                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.215      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[15]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.047     ; 2.215      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[20]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:stpr_motor_cntrl_avalon_slave_0_translator|av_readdata_pre[14]                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[2]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[2]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[19]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[19]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[21]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[22]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[22]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.054     ; 2.208      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[23]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[3]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[3]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[4]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[4]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[16]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[24]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.054     ; 2.208      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[24]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[25]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.054     ; 2.208      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[25]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[26]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[26]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.054     ; 2.208      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[27]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.054     ; 2.208      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[27]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[28]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[28]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.054     ; 2.208      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[29]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[30]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[30]                                                                        ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.054     ; 2.208      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[31]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[1]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[1]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[5]                                                                      ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.052     ; 2.210      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[17]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.053     ; 2.209      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[20]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count_reg[14]                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|control_reg[0]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.IDLE                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.054     ; 2.208      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|command_reg[0]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|command_reg[1]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[31]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[30]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[29]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[28]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[25]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[24]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[26]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[27]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[23]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[22]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[5]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[4]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[3]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[2]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|micro_mode_en                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.050     ; 2.212      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_mode_en                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.050     ; 2.212      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[20]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[21]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[14]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[15]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[16]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[17]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[19]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[18]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[8]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[9]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[10]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[11]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[12]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[13]                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[6]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[7]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[0]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|step_count[1]                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.056     ; 2.206      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.WAVE                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.050     ; 2.212      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_mode_en                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.050     ; 2.212      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_mode_en                                                                           ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.050     ; 2.212      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.MICRO                                                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.050     ; 2.212      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.HALF                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.050     ; 2.212      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|current_state.FULL                                                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.050     ; 2.212      ;
; 17.725 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|freq_counter[28]                                                                       ; CLK_FPGA_50M ; CLK_FPGA_50M ; 20.000       ; -0.055     ; 2.207      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.036 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.211      ;
; 19.036 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.211      ;
; 19.036 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.211      ;
; 19.036 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.211      ;
; 19.036 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.211      ;
; 19.036 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.211      ;
; 19.036 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.211      ;
; 19.036 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.211      ;
; 19.036 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.211      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.261      ; 2.211      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.262      ; 2.212      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.262      ; 2.212      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.262      ; 2.212      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.262      ; 2.212      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.261      ; 2.211      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.262      ; 2.212      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.262      ; 2.212      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.262      ; 2.212      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.262      ; 2.212      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.262      ; 2.212      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.262      ; 2.212      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.262      ; 2.212      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.262      ; 2.212      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.210      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.261      ; 2.211      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.261      ; 2.211      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.261      ; 2.211      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.210      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.210      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.210      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.210      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.261      ; 2.211      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.261      ; 2.211      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.210      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.210      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.261      ; 2.211      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.260      ; 2.210      ;
; 19.037 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 20.000       ; 1.261      ; 2.211      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.491 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 0.946      ;
; 49.491 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 0.946      ;
; 49.716 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.711      ;
; 98.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.849 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.110      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.110      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.110      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.110      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.110      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.110      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.110      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.110      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.110      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.110      ;
; 98.858 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.110      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.092      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.092      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.092      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.092      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.092      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.092      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.092      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.092      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.092      ;
; 98.901 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 1.062      ;
; 98.956 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.988      ;
; 98.986 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 0.974      ;
; 98.986 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 0.974      ;
; 99.014 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.938      ;
; 99.014 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.938      ;
; 99.014 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.938      ;
; 99.014 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.938      ;
; 99.014 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.938      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.046 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.908      ;
; 99.069 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.885      ;
; 99.069 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.885      ;
; 99.069 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.885      ;
; 99.069 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.885      ;
; 99.069 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.885      ;
; 99.107 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.837      ;
; 99.107 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.837      ;
; 99.107 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.837      ;
; 99.107 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.837      ;
; 99.107 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.837      ;
; 99.107 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.837      ;
; 99.107 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.837      ;
; 99.107 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.837      ;
; 99.107 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.837      ;
; 99.107 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.837      ;
; 99.107 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.837      ;
; 99.107 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.837      ;
; 99.154 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.799      ;
; 99.154 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.799      ;
; 99.154 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.799      ;
; 99.154 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.799      ;
; 99.154 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.799      ;
; 99.154 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.799      ;
; 99.154 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.799      ;
; 99.154 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 0.799      ;
; 99.266 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.686      ;
; 99.266 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.686      ;
; 99.266 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.686      ;
; 99.266 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.686      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                              ; To Node                                                                                                                                             ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 997.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.948      ;
; 997.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.948      ;
; 997.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.948      ;
; 997.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.948      ;
; 997.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.948      ;
; 997.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.948      ;
; 997.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.948      ;
; 997.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.948      ;
; 997.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.948      ;
; 997.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.948      ;
; 997.980 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.948      ;
; 997.986 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 1.939      ;
; 998.002 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|d1_data_in                                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.926      ;
; 998.002 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.926      ;
; 998.002 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.926      ;
; 998.003 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.059     ; 1.925      ;
; 998.005 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[25]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.926      ;
; 998.005 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[14]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.926      ;
; 998.005 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f5                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 1.922      ;
; 998.005 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f6                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 1.922      ;
; 998.005 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_latch_f1                                                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 1.922      ;
; 998.005 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f3                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 1.922      ;
; 998.005 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f2                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 1.922      ;
; 998.005 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|in_port_f4                                                                                              ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.060     ; 1.922      ;
; 998.005 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.056     ; 1.926      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM125      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 1.919      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM129      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 1.919      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM127      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.062     ; 1.919      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[7]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.065     ; 1.916      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[19]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.065     ; 1.916      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[23]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.065     ; 1.916      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[31]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.055     ; 1.926      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.065     ; 1.916      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[13]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[17]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.055     ; 1.926      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.065     ; 1.916      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.065     ; 1.916      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.065     ; 1.916      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.065     ; 1.916      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.917      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[27]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.920      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.920      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.920      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.920      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.920      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.920      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.920      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.920      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.920      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM43          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.055     ; 1.926      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM353 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.055     ; 1.926      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM93         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.055     ; 1.926      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[4]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.055     ; 1.926      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45_OTERM363 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.055     ; 1.926      ;
; 998.006 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45_OTERM361 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.055     ; 1.926      ;
; 998.007 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.941      ;
; 998.007 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.941      ;
; 998.007 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.941      ;
; 998.007 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.941      ;
; 998.007 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.941      ;
; 998.007 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.941      ;
; 998.007 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.941      ;
; 998.007 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.941      ;
; 998.007 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.941      ;
; 998.007 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.941      ;
; 998.007 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.941      ;
; 998.007 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.941      ;
; 998.012 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[4]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.914      ;
; 998.012 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[1]                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.914      ;
; 998.012 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.914      ;
; 998.012 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.914      ;
; 998.012 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.914      ;
; 998.012 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.914      ;
; 998.012 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.914      ;
; 998.012 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.914      ;
; 998.012 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.055     ; 1.920      ;
; 998.013 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[12]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.913      ;
; 998.013 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.061     ; 1.913      ;
; 998.014 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[16]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.909      ;
; 998.014 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[21]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.909      ;
; 998.014 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[31]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.909      ;
; 998.014 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.909      ;
; 998.014 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.909      ;
; 998.014 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.909      ;
; 998.014 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.909      ;
; 998.014 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.064     ; 1.909      ;
; 998.023 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.925      ;
; 998.023 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.925      ;
; 998.023 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 1000.000     ; -0.039     ; 1.925      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.493  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.612      ;
; 0.493  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.612      ;
; 0.493  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.612      ;
; 0.493  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.612      ;
; 0.585  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.704      ;
; 0.585  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.704      ;
; 0.585  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.704      ;
; 0.585  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.704      ;
; 0.585  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.704      ;
; 0.585  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.704      ;
; 0.585  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.704      ;
; 0.585  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.704      ;
; 0.600  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.710      ;
; 0.600  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.710      ;
; 0.600  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.710      ;
; 0.600  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.710      ;
; 0.600  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.710      ;
; 0.600  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.710      ;
; 0.600  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.710      ;
; 0.600  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.710      ;
; 0.600  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.710      ;
; 0.600  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.710      ;
; 0.600  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.710      ;
; 0.600  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.710      ;
; 0.670  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.791      ;
; 0.670  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.791      ;
; 0.670  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.791      ;
; 0.670  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.791      ;
; 0.670  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.791      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.680  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.800      ;
; 0.703  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.821      ;
; 0.703  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.821      ;
; 0.703  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.821      ;
; 0.703  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.821      ;
; 0.703  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.821      ;
; 0.726  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.853      ;
; 0.726  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.853      ;
; 0.736  ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.845      ;
; 0.807  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.937      ;
; 0.825  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.955      ;
; 0.825  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.955      ;
; 0.825  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.955      ;
; 0.825  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.955      ;
; 0.825  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.955      ;
; 0.825  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.955      ;
; 0.825  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.955      ;
; 0.825  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.955      ;
; 0.825  ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.955      ;
; 0.830  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.830  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.830  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.830  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.830  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.830  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.830  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.830  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.830  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.830  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.967      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.967      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.967      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.967      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.967      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.967      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.967      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.967      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.967      ;
; 0.841  ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.967      ;
; 50.007 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.516      ; 0.627      ;
; 50.205 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.526      ; 0.835      ;
; 50.205 ; sld_hub:auto_hub|clr_reg                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.526      ; 0.835      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'st_clk'                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.394      ; 2.011      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.395      ; 2.012      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.395      ; 2.012      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.395      ; 2.012      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.395      ; 2.012      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.394      ; 2.011      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.395      ; 2.012      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.395      ; 2.012      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.395      ; 2.012      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.395      ; 2.012      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.395      ; 2.012      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.395      ; 2.012      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.395      ; 2.012      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.395      ; 2.012      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.010      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.010      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.010      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.010      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.010      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.394      ; 2.011      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.010      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.010      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.394      ; 2.011      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.010      ;
; 0.513 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.394      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
; 0.514 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|resetrequest ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ; CLK_FPGA_50M ; st_clk      ; 0.000        ; 1.393      ; 2.011      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 1.020 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                             ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.238      ; 1.342      ;
; 1.084 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM35                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.213      ;
; 1.084 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM33                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.213      ;
; 1.084 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM105                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.213      ;
; 1.084 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM87_OTERM357                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.213      ;
; 1.084 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM37_OTERM571                            ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.213      ;
; 1.101 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.230      ;
; 1.101 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.230      ;
; 1.101 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 1.230      ;
; 1.122 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM55                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.247      ;
; 1.122 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.247      ;
; 1.132 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM489                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.258      ;
; 1.132 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM487                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.258      ;
; 1.132 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM53                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.258      ;
; 1.132 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.258      ;
; 1.167 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.491      ;
; 1.167 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.491      ;
; 1.167 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM87_OTERM355_OTERM579                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.491      ;
; 1.167 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM87_OTERM355_OTERM577                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.491      ;
; 1.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]_OTERM107                                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.342      ;
; 1.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM57_OTERM341_OTERM521                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.342      ;
; 1.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM57_OTERM341_OTERM519                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.342      ;
; 1.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.342      ;
; 1.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.342      ;
; 1.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]_OTERM103                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.342      ;
; 1.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM51                                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.342      ;
; 1.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM57_OTERM343                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.342      ;
; 1.216 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]_OTERM57_OTERM341_OTERM523                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.342      ;
; 1.243 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM49                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.563      ;
; 1.243 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM1                                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.563      ;
; 1.243 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.563      ;
; 1.243 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]_OTERM7_OTERM573                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.563      ;
; 1.243 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ps_din_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]_OTERM13_OTERM329                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.563      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.566      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.566      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.566      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.566      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.566      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.566      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.566      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.566      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.566      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.566      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[11]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.564      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[2]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.564      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[5]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.564      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[12]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.564      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[13]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.564      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[19]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.564      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[20]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.564      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[24]                                                                                                                      ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.564      ;
; 1.252 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|readdata[4]                                                                                                                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.564      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[5]                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.576      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[23]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.576      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|av_readdata_pre[12]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.576      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.566      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.566      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|edge_count_clear_OTERM79_OTERM367                                                                                                 ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.564      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.564      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM379                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 1.566      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.564      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.564      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                               ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.564      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 1.562      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 1.562      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 1.562      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.564      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.564      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.564      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.564      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.564      ;
; 1.253 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 1.564      ;
; 1.254 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx1_avalon_slave_0_translator|read_latency_shift_reg[0]_OTERM141                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.564      ;
; 1.254 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|edge_count_clear_OTERM69                                                                                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.564      ;
; 1.254 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.558      ;
; 1.254 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.558      ;
; 1.254 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.564      ;
; 1.254 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.564      ;
; 1.254 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.564      ;
; 1.254 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.564      ;
; 1.256 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[26]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.563      ;
; 1.256 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM63_OTERM375                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.563      ;
; 1.256 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM61_OTERM377                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.563      ;
; 1.256 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[15]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.563      ;
; 1.256 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.563      ;
; 1.256 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.563      ;
; 1.256 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 1.561      ;
; 1.256 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 1.561      ;
; 1.256 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 1.561      ;
; 1.256 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 1.561      ;
; 1.256 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 1.561      ;
; 1.257 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[22]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.563      ;
; 1.257 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[28]                                                                  ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.563      ;
; 1.257 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM131_OTERM559                       ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.563      ;
; 1.257 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:ir_rx2_avalon_slave_0_translator|av_readdata_pre[8]                                                                   ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.563      ;
; 1.257 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.563      ;
; 1.257 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.563      ;
; 1.257 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                           ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.563      ;
; 1.257 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.563      ;
; 1.257 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                          ; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 1.563      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.184 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.246      ; 1.514      ;
; 1.184 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.246      ; 1.514      ;
; 1.325 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.255      ; 1.664      ;
; 1.325 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.255      ; 1.664      ;
; 1.325 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.255      ; 1.664      ;
; 1.325 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.255      ; 1.664      ;
; 1.325 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.251      ; 1.660      ;
; 1.325 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.251      ; 1.660      ;
; 1.325 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.251      ; 1.660      ;
; 1.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[24]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.248      ; 1.659      ;
; 1.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.248      ; 1.659      ;
; 1.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m1_avalon_slave_0_translator|av_readdata_pre[30]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.248      ; 1.659      ;
; 1.327 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.248      ; 1.659      ;
; 1.331 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.250      ; 1.665      ;
; 1.331 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.250      ; 1.665      ;
; 1.331 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.250      ; 1.665      ;
; 1.331 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.250      ; 1.665      ;
; 1.331 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.250      ; 1.665      ;
; 1.331 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.250      ; 1.665      ;
; 1.331 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.250      ; 1.665      ;
; 1.331 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.250      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.332 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.249      ; 1.665      ;
; 1.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM299                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.243      ; 1.661      ;
; 1.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer_OTERM301                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.243      ; 1.661      ;
; 1.334 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_master_translator:cpu_data_master_translator|write_accepted_OTERM311_OTERM483                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.243      ; 1.661      ;
; 1.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[27]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.231      ; 1.650      ;
; 1.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[28]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.231      ; 1.650      ;
; 1.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[29]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.231      ; 1.650      ;
; 1.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[30]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.231      ; 1.650      ;
; 1.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[31]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.231      ; 1.650      ;
; 1.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[22]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.231      ; 1.650      ;
; 1.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[23]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.231      ; 1.650      ;
; 1.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[24]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.231      ; 1.650      ;
; 1.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[17]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.231      ; 1.650      ;
; 1.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[21]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.231      ; 1.650      ;
; 1.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[18]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.231      ; 1.650      ;
; 1.335 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.231      ; 1.650      ;
; 1.338 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.241      ; 1.663      ;
; 1.338 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.241      ; 1.663      ;
; 1.338 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.241      ; 1.663      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[1]_OTERM273                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_read_OTERM319                                                                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_valid_OTERM195_OTERM399_OTERM545_OTERM575_OTERM587                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_valid_OTERM195_OTERM399_OTERM545_OTERM575_OTERM585                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|W_valid_OTERM195_OTERM399_OTERM545_OTERM575_OTERM589                                                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_align_cycle[0]_OTERM279                                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]                                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9]                                                                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.240      ; 1.666      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.237      ; 1.663      ;
; 1.342 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.237      ; 1.663      ;
; 1.343 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.239      ; 1.666      ;
; 1.343 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.239      ; 1.666      ;
; 1.343 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                  ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.239      ; 1.666      ;
; 1.343 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.239      ; 1.666      ;
; 1.343 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m1_avalon_slave_0_translator|av_readdata_pre[25]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.239      ; 1.666      ;
; 1.343 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[26]                                                              ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.239      ; 1.666      ;
; 1.343 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|av_ld_byte2_data[2]                                                                                                          ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.233      ; 1.660      ;
; 1.344 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|d_writedata[4]                                                                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.237      ; 1.665      ;
; 1.344 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[25]                                                                 ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.237      ; 1.665      ;
; 1.344 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.237      ; 1.665      ;
; 1.344 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.237      ; 1.665      ;
; 1.344 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.237      ; 1.665      ;
; 1.344 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.237      ; 1.665      ;
; 1.344 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.237      ; 1.665      ;
; 1.344 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.237      ; 1.665      ;
; 1.344 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.237      ; 1.665      ;
; 1.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.223      ; 1.652      ;
; 1.345 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.223      ; 1.652      ;
; 1.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.232      ; 1.663      ;
; 1.347 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.232      ; 1.663      ;
; 1.349 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.233      ; 1.666      ;
; 1.349 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_merlin_slave_translator:pid_con_m2_avalon_slave_0_translator|av_readdata_pre[1]                                                               ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.233      ; 1.666      ;
; 1.349 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                     ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.233      ; 1.666      ;
; 1.349 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.233      ; 1.666      ;
; 1.349 ; BeInMotion_qsys:b2v_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                    ; CLK_FPGA_50M ; CLK_FPGA_50M ; 0.000        ; 0.233      ; 1.666      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_FPGA_50M'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a32~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a51~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a51~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.204 ; 9.434        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_address_reg0 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~portb_we_reg       ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_r:the_BeInMotion_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                           ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a18~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a27~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a31~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a32~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a40~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a60~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a60~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                                                                                                                                      ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~portb_we_reg        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~porta_bytena_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_a_module:BeInMotion_qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_41h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_register_bank_b_module:BeInMotion_qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_51h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|BeInMotion_qsys_jtag_uart_scfifo_w:the_BeInMotion_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a26~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a26~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a33~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a4~porta_bytena_reg0                                                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a51~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a51~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_bytena_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_1gd1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                                                                                           ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLK_FPGA_50M ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_ocimem:the_BeInMotion_qsys_cpu_nios2_ocimem|BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component_module:BeInMotion_qsys_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_hr82:auto_generated|ram_block1a0~porta_bytena_reg0   ;
+-------+--------------+----------------+-----------------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.311 ; 49.527       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                    ;
; 49.311 ; 49.527       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                   ;
; 49.311 ; 49.527       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                  ;
; 49.330 ; 49.514       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[15]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[35]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                      ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:BeInMotion_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                            ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                        ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                                  ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                                   ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                 ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                      ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                      ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                          ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                                                                                                                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[0]                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|sr[29]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'b2v_inst|pll|sd1|pll7|clk[0]'                                                                                                                                                                                         ;
+---------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]               ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]               ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]               ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]               ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]               ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]               ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]               ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]               ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]               ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                  ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM117          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM119          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM121          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]_OTERM123_OTERM563 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM43              ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45_OTERM361     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM45_OTERM363     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]_OTERM47_OTERM353     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM491_OTERM525    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM491_OTERM527    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]_OTERM493             ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM93             ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx1_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]_OTERM95_OTERM345    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                    ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; b2v_inst|pll|sd1|pll7|clk[0] ; Rise       ; BeInMotion_qsys:b2v_inst|altera_avalon_sc_fifo:ir_rx2_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                    ;
+---------+--------------+----------------+------------------+------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'st_clk'                                                                                                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                           ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.781 ; 499999.965   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.782 ; 499999.966   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.782 ; 499999.966   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.782 ; 499999.966   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.782 ; 499999.966   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.782 ; 499999.966   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.782 ; 499999.966   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.782 ; 499999.966   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.782 ; 499999.966   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.782 ; 499999.966   ; 0.184          ; Low Pulse Width  ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE2   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE3   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE4   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE5   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE6   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1 ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2 ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3 ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4 ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE1   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE2   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE3   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_WAVE_MODE.WAVE_MODE4   ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[0]                ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[1]                ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[2]                ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|count_a[3]                ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[0]      ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[1]      ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[2]      ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_micro_output[3]      ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[3]            ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[0]            ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[1]            ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[3]            ;
; 499999.815 ; 500000.031   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[0]            ;
; 499999.816 ; 500000.032   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1   ;
; 499999.816 ; 500000.032   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2   ;
; 499999.816 ; 500000.032   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3   ;
; 499999.816 ; 500000.032   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4   ;
; 499999.816 ; 500000.032   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[0]            ;
; 499999.816 ; 500000.032   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[1]            ;
; 499999.816 ; 500000.032   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|full_output[2]            ;
; 499999.816 ; 500000.032   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|half_output[2]            ;
; 499999.816 ; 500000.032   ; 0.216          ; High Pulse Width ; st_clk ; Rise       ; BeInMotion_qsys:b2v_inst|st_motor_top:stpr_motor_cntrl|wave_output[2]            ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE1|clk                            ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE2|clk                            ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE3|clk                            ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_FULL_MODE.FULL_MODE4|clk                            ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE1|clk                            ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE7|clk                            ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_HALF_MODE.HALF_MODE8|clk                            ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE1|clk                          ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE2|clk                          ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE3|clk                          ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|CS_MICRO_MODE.MICRO_MODE4|clk                          ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[0]|clk                                         ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[1]|clk                                         ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[2]|clk                                         ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|count_a[3]|clk                                         ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[0]|clk                               ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[1]|clk                               ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[2]|clk                               ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_micro_output[3]|clk                               ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[0]|clk                                     ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[1]|clk                                     ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[2]|clk                                     ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|full_output[3]|clk                                     ;
; 499999.961 ; 499999.961   ; 0.000          ; Low Pulse Width  ; st_clk ; Rise       ; b2v_inst|stpr_motor_cntrl|half_output[0]|clk                                     ;
+------------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 1.072  ; 1.856 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 1.037  ; 1.847 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 0.935  ; 1.678 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 1.102  ; 1.903 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 1.416  ; 2.284 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 0.883  ; 1.659 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 0.864  ; 1.632 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 0.866  ; 1.639 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 0.873  ; 1.639 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 1.000  ; 1.802 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 1.062  ; 1.878 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 1.416  ; 2.284 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 1.330  ; 2.173 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 1.257  ; 2.068 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 0.934  ; 1.724 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 0.953  ; 1.752 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 1.086  ; 1.911 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 1.025  ; 1.819 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 1.210  ; 2.039 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 1.112  ; 1.947 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 1.257  ; 2.068 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 1.106  ; 1.920 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 1.519  ; 2.409 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; -0.235 ; 0.248 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 1.519  ; 2.409 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; -0.370 ; 0.130 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 1.170  ; 2.020 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; -0.243 ; 0.220 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 1.118  ; 1.949 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.302 ; 0.179 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 0.778  ; 1.514 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 0.776  ; 1.511 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 1.412  ; 2.277 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.845  ; 1.291 ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 3.389  ; 3.925 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 2.363  ; 3.145 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 2.369  ; 3.148 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 2.923  ; 3.790 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -0.854 ; -1.621 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -0.786 ; -1.570 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -0.726 ; -1.462 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -0.881 ; -1.667 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -0.655 ; -1.408 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -0.673 ; -1.433 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -0.655 ; -1.408 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -0.657 ; -1.414 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -0.664 ; -1.414 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -0.786 ; -1.571 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -0.845 ; -1.644 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -1.169 ; -2.003 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -1.100 ; -1.926 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -0.723 ; -1.497 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -0.723 ; -1.497 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -0.741 ; -1.524 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -0.850 ; -1.659 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -0.815 ; -1.599 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -0.992 ; -1.810 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -0.894 ; -1.710 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -1.031 ; -1.827 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -0.887 ; -1.684 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 0.527  ; 0.031  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.397  ; -0.081 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -1.276 ; -2.138 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 0.527  ; 0.031  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -0.947 ; -1.779 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.405  ; -0.055 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -0.898 ; -1.711 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.462  ; -0.014 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -0.570 ; -1.293 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -0.568 ; -1.291 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -1.181 ; -2.024 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.464  ; 0.076  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -0.365 ; -0.783 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -1.951 ; -2.718 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -1.958 ; -2.723 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -2.039 ; -2.833 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 4.893 ; 4.719 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 4.893 ; 4.719 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 3.645 ; 3.689 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 3.689 ; 3.754 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 3.740 ; 3.824 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 3.568 ; 3.697 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 5.168 ; 4.975 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 3.626 ; 3.612 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 4.033 ; 3.943 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 4.622 ; 4.839 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 3.244 ; 3.245 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 3.380 ; 3.397 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 3.241 ; 3.241 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 3.240 ; 3.239 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 3.486 ; 3.502 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 3.521 ; 3.560 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 4.622 ; 4.839 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 3.861 ; 3.963 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 3.829 ; 3.874 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 5.882 ; 5.807 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 6.988 ; 6.755 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 5.005 ; 5.239 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 4.219 ; 4.372 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 4.261 ; 4.428 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 4.100 ; 4.222 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 4.850 ; 5.054 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 4.576 ; 4.776 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 5.005 ; 5.239 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 3.862 ; 4.000 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 3.942 ; 4.061 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 7.546 ; 7.449 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 5.241 ; 5.104 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 3.994 ; 4.112 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 7.312 ; 7.008 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 4.562 ; 4.713 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 3.212 ; 3.183 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 3.404 ; 3.401 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 3.400 ; 3.397 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 4.451 ; 4.622 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 3.857 ; 3.966 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 4.846 ; 4.830 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 5.421 ; 5.542 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 4.894 ; 4.946 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 5.421 ; 5.542 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 5.316 ; 5.409 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 5.315 ; 5.451 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 3.774 ; 3.842 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 3.391 ; 3.397 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 4.010 ; 3.904 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 3.742 ; 3.795 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 3.742 ; 3.795 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 3.441 ; 3.472 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 3.731 ; 3.784 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.836 ; 7.248 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 6.548 ; 6.684 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 5.891 ; 5.943 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 6.461 ; 6.582 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 6.355 ; 6.483 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 6.548 ; 6.684 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 3.523 ; 3.563 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 4.779 ; 4.602 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 3.523 ; 3.563 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 3.563 ; 3.623 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 3.612 ; 3.690 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 3.443 ; 3.567 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 5.042 ; 4.845 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 3.502 ; 3.492 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 3.893 ; 3.809 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 3.130 ; 3.127 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 3.134 ; 3.132 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 3.264 ; 3.279 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 3.131 ; 3.128 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 3.130 ; 3.127 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 3.366 ; 3.380 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 3.400 ; 3.435 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 4.461 ; 4.667 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 3.732 ; 3.827 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 3.700 ; 3.741 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 5.728 ; 5.644 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 3.826 ; 3.872 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 3.729 ; 3.859 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 4.071 ; 4.216 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 4.111 ; 4.269 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 3.960 ; 4.074 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 4.677 ; 4.870 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 4.414 ; 4.603 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 4.825 ; 5.048 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 3.729 ; 3.859 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 3.806 ; 3.917 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 4.273 ; 4.444 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 5.113 ; 4.971 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 3.859 ; 3.969 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 4.140 ; 4.111 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 4.404 ; 4.547 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 3.108 ; 3.078 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 3.289 ; 3.289 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 3.285 ; 3.285 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 3.968 ; 3.983 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 3.737 ; 3.841 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 4.046 ; 4.133 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 4.232 ; 4.271 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 4.232 ; 4.271 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 4.749 ; 4.858 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 4.383 ; 4.472 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 4.505 ; 4.597 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 3.647 ; 3.710 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 3.279 ; 3.282 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 3.868 ; 3.769 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 3.324 ; 3.352 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 3.617 ; 3.665 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 3.324 ; 3.352 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 3.603 ; 3.651 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.636 ; 6.049 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 5.054 ; 5.113 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 5.054 ; 5.113 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 5.554 ; 5.680 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 5.254 ; 5.347 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 5.431 ; 5.527 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 5.074 ; 4.758 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.406 ; 3.332 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.422 ; 3.348 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.409 ; 3.335 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.406 ; 3.332 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 3.407 ; 3.333 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.643 ; 3.569 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.689 ; 3.615 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 3.823 ; 3.730 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 4.357 ; 4.264 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 7.085 ; 7.011 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 7.085 ; 7.011 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.532 ; 7.458 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.575 ; 7.482 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.348 ; 7.274 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.538 ; 7.464 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.342 ; 7.268 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.337 ; 7.272 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.539 ; 7.465 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+---------------+--------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+--------------+-------+-------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 4.949 ; 4.633 ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.288 ; 3.214 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.304 ; 3.230 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.291 ; 3.217 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.288 ; 3.214 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 3.289 ; 3.215 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.516 ; 3.442 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.559 ; 3.485 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 3.698 ; 3.605 ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 4.212 ; 4.119 ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 3.828 ; 3.754 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 3.828 ; 3.754 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 4.258 ; 4.184 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 4.309 ; 4.216 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 4.081 ; 4.007 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 4.263 ; 4.189 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 4.075 ; 4.001 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 4.077 ; 4.012 ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 4.264 ; 4.190 ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 4.852     ; 5.168     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.406     ; 3.480     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.426     ; 3.500     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.412     ; 3.486     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.406     ; 3.480     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 3.409     ; 3.483     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.663     ; 3.737     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.726     ; 3.800     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 3.858     ; 3.951     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 4.452     ; 4.545     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 6.896     ; 6.970     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 6.896     ; 6.970     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 7.411     ; 7.485     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 7.452     ; 7.545     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 7.217     ; 7.291     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 7.422     ; 7.496     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 7.206     ; 7.280     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 7.229     ; 7.294     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 7.422     ; 7.496     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; Data Port     ; Clock Port   ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+---------------+--------------+-----------+-----------+------------+-----------------+
; gauge_cc_al_n ; CLK_FPGA_50M ; 4.724     ; 5.040     ; Rise       ; CLK_FPGA_50M    ;
; gpio[*]       ; CLK_FPGA_50M ; 3.285     ; 3.359     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[0]      ; CLK_FPGA_50M ; 3.304     ; 3.378     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[1]      ; CLK_FPGA_50M ; 3.291     ; 3.365     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[2]      ; CLK_FPGA_50M ; 3.285     ; 3.359     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[3]      ; CLK_FPGA_50M ; 3.288     ; 3.362     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[4]      ; CLK_FPGA_50M ; 3.531     ; 3.605     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[5]      ; CLK_FPGA_50M ; 3.592     ; 3.666     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[6]      ; CLK_FPGA_50M ; 3.729     ; 3.822     ; Rise       ; CLK_FPGA_50M    ;
;  gpio[7]      ; CLK_FPGA_50M ; 4.299     ; 4.392     ; Rise       ; CLK_FPGA_50M    ;
; lcd_d[*]      ; CLK_FPGA_50M ; 3.910     ; 3.984     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[0]     ; CLK_FPGA_50M ; 3.910     ; 3.984     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[1]     ; CLK_FPGA_50M ; 4.404     ; 4.478     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[2]     ; CLK_FPGA_50M ; 4.453     ; 4.546     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[3]     ; CLK_FPGA_50M ; 4.218     ; 4.292     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[4]     ; CLK_FPGA_50M ; 4.415     ; 4.489     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[5]     ; CLK_FPGA_50M ; 4.207     ; 4.281     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[6]     ; CLK_FPGA_50M ; 4.237     ; 4.302     ; Rise       ; CLK_FPGA_50M    ;
;  lcd_d[7]     ; CLK_FPGA_50M ; 4.415     ; 4.489     ; Rise       ; CLK_FPGA_50M    ;
+---------------+--------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 24
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.190 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                       ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                 ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; uart_0_rxd                                                                                                                                                                                                 ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                       ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                                                                            ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                                                                                        ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                            ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                          ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                   ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                      ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                               ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.190                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.512       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.678       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.374                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.571       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.803       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.382                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.571       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.811       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.469                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.504       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 17.965       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.516                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.506       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.010       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 37.610                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.504       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.106       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 37.866                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.514       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.352       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 38.033                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.568       ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.465       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; uart_0_rxd                                                                                                                                                                ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                ; 38.945                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                         ;                        ;              ;                  ;              ;
;  uart_0_rxd                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.570       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_uart_0:uart_0|BeInMotion_qsys_uart_0_rx:the_BeInMotion_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.375       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 39.136                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.568       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.568       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                     ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                        ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                         ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                 ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                 ; 39.139                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                    ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                         ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.570       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_sysclk:the_BeInMotion_qsys_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.569       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 58.538                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx1|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.381       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.580       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.577       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                 ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                          ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                          ; 58.729                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                             ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                         ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                                 ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|ir_receiver:ir_rx2|irq                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.578       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.576       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.575       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                             ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                             ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 58.738                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 0.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                     ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|edge_capture                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_ps_din:ps_din|irq_mask                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1  ;                        ;              ;                  ; 19.580       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0] ;                        ;              ;                  ; 19.579       ;
;  BeInMotion_qsys:b2v_inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1] ;                        ;              ;                  ; 19.579       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                              ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                 ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                  ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                          ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                          ; 198.306                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                             ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                  ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.380       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.926       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 198.918                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_nios2_oci_debug:the_BeInMotion_qsys_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.581       ;
;  BeInMotion_qsys:b2v_inst|BeInMotion_qsys_cpu:cpu|BeInMotion_qsys_cpu_nios2_oci:the_BeInMotion_qsys_cpu_nios2_oci|BeInMotion_qsys_cpu_jtag_debug_module_wrapper:the_BeInMotion_qsys_cpu_jtag_debug_module_wrapper|BeInMotion_qsys_cpu_jtag_debug_module_tck:the_BeInMotion_qsys_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.337       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.816               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.569      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.247      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.850               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.570      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.280      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.891               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.571      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.320      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1997.978               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.570      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 998.408      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.457               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.573      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 998.884      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 1998.520               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                              ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.382      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 999.138      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.588               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 999.381      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 999.207      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                   ; 1998.697               ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                      ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  CLK_FPGA_50M                                                                                                                                                                  ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                          ;                        ;              ;                  ;              ;
;  b2v_inst|pll|sd1|pll7|clk[0]                                                                                                                                                  ;                        ; 1000.000     ; 1.0 MHz          ;              ;
; Asynchronous Source                                                                                                                                                            ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                      ;                        ;              ;                  ;              ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 999.374      ;
;  BeInMotion_qsys:b2v_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 999.323      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+-------------------------------+---------+-------+----------+---------+---------------------+
; Clock                         ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack              ; 6.645   ; 0.143 ; 15.360   ; 0.493   ; 9.203               ;
;  CLK_FPGA_50M                 ; 6.645   ; 0.143 ; 15.360   ; 1.184   ; 9.203               ;
;  altera_reserved_tck          ; 46.052  ; 0.186 ; 48.313   ; 0.493   ; 49.311              ;
;  b2v_inst|pll|sd1|pll7|clk[0] ; 991.064 ; 0.180 ; 996.149  ; 1.020   ; 499.691             ;
;  st_clk                       ; 16.671  ; 0.179 ; 18.289   ; 0.513   ; 499999.775          ;
; Design-wide TNS               ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_FPGA_50M                 ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck          ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  b2v_inst|pll|sd1|pll7|clk[0] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  st_clk                       ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+-------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; 2.126  ; 2.568 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 2.064  ; 2.561 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; 1.884  ; 2.292 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; 2.164  ; 2.617 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; 2.832  ; 3.361 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; 1.727  ; 2.184 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; 1.690  ; 2.126 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; 1.702  ; 2.139 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; 1.706  ; 2.136 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; 2.018  ; 2.442 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; 2.073  ; 2.567 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; 2.832  ; 3.361 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; 2.653  ; 3.123 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 2.496  ; 2.908 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 1.828  ; 2.289 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 1.825  ; 2.306 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 2.107  ; 2.560 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 1.989  ; 2.481 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 2.370  ; 2.899 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 2.166  ; 2.680 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 2.496  ; 2.908 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 2.184  ; 2.679 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 2.959  ; 3.506 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; -0.235 ; 0.248 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; 2.959  ; 3.506 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; -0.370 ; 0.130 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; 2.265  ; 2.789 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; -0.243 ; 0.220 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; 2.167  ; 2.681 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; -0.302 ; 0.179 ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; 1.588  ; 1.964 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; 1.575  ; 1.956 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; 2.773  ; 3.302 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.412  ; 2.514 ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; 8.207  ; 8.500 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; 4.540  ; 4.938 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; 4.549  ; 4.941 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; 5.687  ; 6.219 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; data_0              ; CLK_FPGA_50M        ; -0.854 ; -1.621 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; -0.786 ; -1.570 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_scl           ; CLK_FPGA_50M        ; -0.726 ; -1.462 ; Rise       ; CLK_FPGA_50M                 ;
; gauge_sda           ; CLK_FPGA_50M        ; -0.881 ; -1.667 ; Rise       ; CLK_FPGA_50M                 ;
; gpio[*]             ; CLK_FPGA_50M        ; -0.655 ; -1.393 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[0]            ; CLK_FPGA_50M        ; -0.673 ; -1.433 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[1]            ; CLK_FPGA_50M        ; -0.655 ; -1.393 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[2]            ; CLK_FPGA_50M        ; -0.657 ; -1.403 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[3]            ; CLK_FPGA_50M        ; -0.664 ; -1.402 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[4]            ; CLK_FPGA_50M        ; -0.786 ; -1.571 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[5]            ; CLK_FPGA_50M        ; -0.845 ; -1.644 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[6]            ; CLK_FPGA_50M        ; -1.169 ; -2.003 ; Rise       ; CLK_FPGA_50M                 ;
;  gpio[7]            ; CLK_FPGA_50M        ; -1.100 ; -1.926 ; Rise       ; CLK_FPGA_50M                 ;
; lcd_d[*]            ; CLK_FPGA_50M        ; -0.723 ; -1.497 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; -0.723 ; -1.497 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; -0.741 ; -1.524 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; -0.850 ; -1.659 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; -0.815 ; -1.599 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; -0.992 ; -1.810 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; -0.894 ; -1.710 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; -1.031 ; -1.827 ; Rise       ; CLK_FPGA_50M                 ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; -0.887 ; -1.684 ; Rise       ; CLK_FPGA_50M                 ;
; pb[*]               ; CLK_FPGA_50M        ; 1.029  ; 0.859  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[0]              ; CLK_FPGA_50M        ; 0.787  ; 0.615  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[1]              ; CLK_FPGA_50M        ; -1.276 ; -2.138 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[2]              ; CLK_FPGA_50M        ; 1.029  ; 0.859  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[3]              ; CLK_FPGA_50M        ; -0.947 ; -1.779 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[4]              ; CLK_FPGA_50M        ; 0.856  ; 0.722  ; Rise       ; CLK_FPGA_50M                 ;
;  pb[5]              ; CLK_FPGA_50M        ; -0.898 ; -1.711 ; Rise       ; CLK_FPGA_50M                 ;
;  pb[6]              ; CLK_FPGA_50M        ; 0.941  ; 0.781  ; Rise       ; CLK_FPGA_50M                 ;
; ps_scl              ; CLK_FPGA_50M        ; -0.570 ; -1.248 ; Rise       ; CLK_FPGA_50M                 ;
; ps_sda              ; CLK_FPGA_50M        ; -0.568 ; -1.244 ; Rise       ; CLK_FPGA_50M                 ;
; stm_sdo             ; CLK_FPGA_50M        ; -1.181 ; -2.024 ; Rise       ; CLK_FPGA_50M                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.480  ; 0.402  ; Rise       ; altera_reserved_tck          ;
; altera_reserved_tms ; altera_reserved_tck ; -0.365 ; -0.783 ; Rise       ; altera_reserved_tck          ;
; ir_rx1              ; CLK_FPGA_50M        ; -1.951 ; -2.718 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ir_rx2              ; CLK_FPGA_50M        ; -1.958 ; -2.723 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
; ps_dout             ; CLK_FPGA_50M        ; -2.039 ; -2.833 ; Rise       ; b2v_inst|pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 8.594  ; 8.254  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 8.594  ; 8.254  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 7.082  ; 6.998  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 7.127  ; 7.070  ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 7.253  ; 7.192  ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 7.038  ; 7.041  ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 9.152  ; 8.725  ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 6.893  ; 7.043  ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 7.618  ; 7.653  ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 8.864  ; 8.935  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 6.222  ; 6.144  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 6.515  ; 6.423  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 6.218  ; 6.135  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 6.216  ; 6.132  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 6.734  ; 6.607  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 6.792  ; 6.698  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 8.864  ; 8.935  ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 7.447  ; 7.482  ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 7.433  ; 7.305  ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 10.589 ; 10.184 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 13.254 ; 13.435 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 9.796  ; 9.665  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 8.199  ; 8.146  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 8.265  ; 8.259  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 7.941  ; 7.928  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 9.461  ; 9.306  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 8.866  ; 8.963  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 9.796  ; 9.665  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 7.415  ; 7.478  ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 7.600  ; 7.605  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 14.527 ; 14.503 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 9.339  ; 8.968  ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 7.719  ; 7.729  ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 13.806 ; 13.998 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 8.892  ; 8.773  ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 6.197  ; 6.102  ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 6.496  ; 6.586  ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 6.484  ; 6.557  ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 8.764  ; 8.672  ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 7.452  ; 7.400  ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 9.424  ; 9.266  ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 10.564 ; 10.454 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 9.548  ; 9.435  ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 10.564 ; 10.454 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 10.380 ; 10.336 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 10.499 ; 10.373 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 7.307  ; 7.278  ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 6.552  ; 6.479  ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 7.498  ; 7.525  ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 7.241  ; 7.153  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 7.241  ; 7.153  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 6.601  ; 6.543  ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 7.188  ; 7.092  ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.795 ; 13.342 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 12.895 ; 12.747 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 11.469 ; 11.365 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 12.570 ; 12.469 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 12.389 ; 12.398 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 12.895 ; 12.747 ; Rise       ; st_clk              ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; dc_pwm[*]           ; CLK_FPGA_50M        ; 3.523 ; 3.563 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[0]          ; CLK_FPGA_50M        ; 4.779 ; 4.602 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[1]          ; CLK_FPGA_50M        ; 3.523 ; 3.563 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[2]          ; CLK_FPGA_50M        ; 3.563 ; 3.623 ; Rise       ; CLK_FPGA_50M        ;
;  dc_pwm[3]          ; CLK_FPGA_50M        ; 3.612 ; 3.690 ; Rise       ; CLK_FPGA_50M        ;
; dclk                ; CLK_FPGA_50M        ; 3.443 ; 3.567 ; Rise       ; CLK_FPGA_50M        ;
; gauge_cc_al_n       ; CLK_FPGA_50M        ; 5.042 ; 4.845 ; Rise       ; CLK_FPGA_50M        ;
; gauge_scl           ; CLK_FPGA_50M        ; 3.502 ; 3.492 ; Rise       ; CLK_FPGA_50M        ;
; gauge_sda           ; CLK_FPGA_50M        ; 3.893 ; 3.809 ; Rise       ; CLK_FPGA_50M        ;
; gpio[*]             ; CLK_FPGA_50M        ; 3.130 ; 3.127 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[0]            ; CLK_FPGA_50M        ; 3.134 ; 3.132 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[1]            ; CLK_FPGA_50M        ; 3.264 ; 3.279 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[2]            ; CLK_FPGA_50M        ; 3.131 ; 3.128 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[3]            ; CLK_FPGA_50M        ; 3.130 ; 3.127 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[4]            ; CLK_FPGA_50M        ; 3.366 ; 3.380 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[5]            ; CLK_FPGA_50M        ; 3.400 ; 3.435 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[6]            ; CLK_FPGA_50M        ; 4.461 ; 4.667 ; Rise       ; CLK_FPGA_50M        ;
;  gpio[7]            ; CLK_FPGA_50M        ; 3.732 ; 3.827 ; Rise       ; CLK_FPGA_50M        ;
; ir_led1             ; CLK_FPGA_50M        ; 3.700 ; 3.741 ; Rise       ; CLK_FPGA_50M        ;
; ir_led2             ; CLK_FPGA_50M        ; 5.728 ; 5.644 ; Rise       ; CLK_FPGA_50M        ;
; lcd_cs_n            ; CLK_FPGA_50M        ; 3.826 ; 3.872 ; Rise       ; CLK_FPGA_50M        ;
; lcd_d[*]            ; CLK_FPGA_50M        ; 3.729 ; 3.859 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[0]           ; CLK_FPGA_50M        ; 4.071 ; 4.216 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[1]           ; CLK_FPGA_50M        ; 4.111 ; 4.269 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[2]           ; CLK_FPGA_50M        ; 3.960 ; 4.074 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[3]           ; CLK_FPGA_50M        ; 4.677 ; 4.870 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[4]           ; CLK_FPGA_50M        ; 4.414 ; 4.603 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[5]           ; CLK_FPGA_50M        ; 4.825 ; 5.048 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[6]           ; CLK_FPGA_50M        ; 3.729 ; 3.859 ; Rise       ; CLK_FPGA_50M        ;
;  lcd_d[7]           ; CLK_FPGA_50M        ; 3.806 ; 3.917 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rd_n            ; CLK_FPGA_50M        ; 4.273 ; 4.444 ; Rise       ; CLK_FPGA_50M        ;
; lcd_reset_n         ; CLK_FPGA_50M        ; 5.113 ; 4.971 ; Rise       ; CLK_FPGA_50M        ;
; lcd_rs              ; CLK_FPGA_50M        ; 3.859 ; 3.969 ; Rise       ; CLK_FPGA_50M        ;
; lcd_wr_n            ; CLK_FPGA_50M        ; 4.140 ; 4.111 ; Rise       ; CLK_FPGA_50M        ;
; ps_enb              ; CLK_FPGA_50M        ; 4.404 ; 4.547 ; Rise       ; CLK_FPGA_50M        ;
; ps_led_on           ; CLK_FPGA_50M        ; 3.108 ; 3.078 ; Rise       ; CLK_FPGA_50M        ;
; ps_scl              ; CLK_FPGA_50M        ; 3.289 ; 3.289 ; Rise       ; CLK_FPGA_50M        ;
; ps_sda              ; CLK_FPGA_50M        ; 3.285 ; 3.285 ; Rise       ; CLK_FPGA_50M        ;
; sce                 ; CLK_FPGA_50M        ; 3.968 ; 3.983 ; Rise       ; CLK_FPGA_50M        ;
; sdo                 ; CLK_FPGA_50M        ; 3.737 ; 3.841 ; Rise       ; CLK_FPGA_50M        ;
; stm_cnv             ; CLK_FPGA_50M        ; 4.046 ; 4.133 ; Rise       ; CLK_FPGA_50M        ;
; stm_out[*]          ; CLK_FPGA_50M        ; 4.232 ; 4.271 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 4.232 ; 4.271 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 4.749 ; 4.858 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 4.383 ; 4.472 ; Rise       ; CLK_FPGA_50M        ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 4.505 ; 4.597 ; Rise       ; CLK_FPGA_50M        ;
; stm_sck             ; CLK_FPGA_50M        ; 3.647 ; 3.710 ; Rise       ; CLK_FPGA_50M        ;
; stm_sdi             ; CLK_FPGA_50M        ; 3.279 ; 3.282 ; Rise       ; CLK_FPGA_50M        ;
; uart_0_txd          ; CLK_FPGA_50M        ; 3.868 ; 3.769 ; Rise       ; CLK_FPGA_50M        ;
; user_led[*]         ; CLK_FPGA_50M        ; 3.324 ; 3.352 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[0]        ; CLK_FPGA_50M        ; 3.617 ; 3.665 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[1]        ; CLK_FPGA_50M        ; 3.324 ; 3.352 ; Rise       ; CLK_FPGA_50M        ;
;  user_led[2]        ; CLK_FPGA_50M        ; 3.603 ; 3.651 ; Rise       ; CLK_FPGA_50M        ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.636 ; 6.049 ; Fall       ; altera_reserved_tck ;
; stm_out[*]          ; CLK_FPGA_50M        ; 5.054 ; 5.113 ; Rise       ; st_clk              ;
;  stm_out[0]         ; CLK_FPGA_50M        ; 5.054 ; 5.113 ; Rise       ; st_clk              ;
;  stm_out[1]         ; CLK_FPGA_50M        ; 5.554 ; 5.680 ; Rise       ; st_clk              ;
;  stm_out[2]         ; CLK_FPGA_50M        ; 5.254 ; 5.347 ; Rise       ; st_clk              ;
;  stm_out[3]         ; CLK_FPGA_50M        ; 5.431 ; 5.527 ; Rise       ; st_clk              ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdo                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ir_led2             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ir_led1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_psave            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sce                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dclk                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_sck             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_enb              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_0_txd          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_sda              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps_scl              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; gauge_sda           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gauge_scl           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps_sda              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps_scl              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_FPGA_50M        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CPU_RST_N           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; pb[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps_dout             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_0              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; stm_sdo             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; uart_0_rxd          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ir_rx2              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ir_rx1              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdo                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.5e-08 V                    ; 3.09 V              ; -0.0236 V           ; 0.166 V                              ; 0.306 V                              ; 1.53e-09 s                  ; 1.35e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.5e-08 V                   ; 3.09 V             ; -0.0236 V          ; 0.166 V                             ; 0.306 V                             ; 1.53e-09 s                 ; 1.35e-09 s                 ; Yes                       ; Yes                       ;
; ir_led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ir_led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dc_psave            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; sce                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.5e-08 V                    ; 3.09 V              ; -0.0236 V           ; 0.166 V                              ; 0.306 V                              ; 1.53e-09 s                  ; 1.35e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.5e-08 V                   ; 3.09 V             ; -0.0236 V          ; 0.166 V                             ; 0.306 V                             ; 1.53e-09 s                 ; 1.35e-09 s                 ; Yes                       ; Yes                       ;
; dclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; stm_sck             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ps_enb              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; uart_0_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ps_sda              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ps_scl              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdo                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.89e-06 V                   ; 3.09 V              ; -0.012 V            ; 0.065 V                              ; 0.182 V                              ; 1.84e-09 s                  ; 1.73e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.89e-06 V                  ; 3.09 V             ; -0.012 V           ; 0.065 V                             ; 0.182 V                             ; 1.84e-09 s                 ; 1.73e-09 s                 ; Yes                       ; Yes                       ;
; ir_led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ir_led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dc_psave            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; sce                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.89e-06 V                   ; 3.09 V              ; -0.012 V            ; 0.065 V                              ; 0.182 V                              ; 1.84e-09 s                  ; 1.73e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.89e-06 V                  ; 3.09 V             ; -0.012 V           ; 0.065 V                             ; 0.182 V                             ; 1.84e-09 s                 ; 1.73e-09 s                 ; Yes                       ; Yes                       ;
; dclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; stm_sck             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ps_enb              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; uart_0_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ps_sda              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ps_scl              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdo                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; ir_led2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ir_led1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps_led_on           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dc_psave            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sce                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; dclk                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; stm_sdi             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; stm_sck             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; stm_cnv             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_reset_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lcd_wr_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; lcd_cs_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_rd_n            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ps_enb              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dc_pwm[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dc_pwm[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dc_pwm[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dc_pwm[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; user_led[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; user_led[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; stm_out[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; uart_0_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gauge_sda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gauge_scl           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps_sda              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ps_scl              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gauge_cc_al_n       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; gpio[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; gpio[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_d[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lcd_d[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lcd_d[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; lcd_d[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                             ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 1511       ; 0          ; 24       ; 3        ;
; CLK_FPGA_50M                 ; altera_reserved_tck          ; false path ; 0          ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 19695      ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 94         ; 0          ; 0        ; 0        ;
; altera_reserved_tck          ; CLK_FPGA_50M                 ; false path ; false path ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; CLK_FPGA_50M                 ; 92         ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 4782375    ; 0          ; 0        ; 0        ;
; st_clk                       ; CLK_FPGA_50M                 ; 84         ; 64         ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 60         ; 0          ; 0        ; 0        ;
; st_clk                       ; st_clk                       ; 102        ; 0          ; 0        ; 0        ;
+------------------------------+------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                              ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+------------+------------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 1511       ; 0          ; 24       ; 3        ;
; CLK_FPGA_50M                 ; altera_reserved_tck          ; false path ; 0          ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 19695      ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 94         ; 0          ; 0        ; 0        ;
; altera_reserved_tck          ; CLK_FPGA_50M                 ; false path ; false path ; 0        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; CLK_FPGA_50M                 ; 92         ; 0          ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 4782375    ; 0          ; 0        ; 0        ;
; st_clk                       ; CLK_FPGA_50M                 ; 84         ; 64         ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 60         ; 0          ; 0        ; 0        ;
; st_clk                       ; st_clk                       ; 102        ; 0          ; 0        ; 0        ;
+------------------------------+------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 81       ; 0        ; 3        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 688      ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 3690     ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 38       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; altera_reserved_tck          ; altera_reserved_tck          ; 81       ; 0        ; 3        ; 0        ;
; b2v_inst|pll|sd1|pll7|clk[0] ; b2v_inst|pll|sd1|pll7|clk[0] ; 688      ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; b2v_inst|pll|sd1|pll7|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; CLK_FPGA_50M                 ; 3690     ; 0        ; 0        ; 0        ;
; CLK_FPGA_50M                 ; st_clk                       ; 38       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 122   ; 122  ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 389   ; 389  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Feb 06 19:36:54 2013
Info: Command: quartus_sta BeInMotion -c BeInMotion
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'BeInMotion.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning (332174): Ignored filter at BeInMotion.sdc(118): *|alt_jtag_atlantic:*|read_write could not be matched with a register
Warning (332174): Ignored filter at BeInMotion.sdc(118): *|alt_jtag_atlantic:*|read_write1* could not be matched with a register
Warning (332049): Ignored set_false_path at BeInMotion.sdc(118): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}]
Warning (332049): Ignored set_false_path at BeInMotion.sdc(118): Argument <to> is an empty collection
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.645
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.645         0.000 CLK_FPGA_50M 
    Info (332119):    16.671         0.000 st_clk 
    Info (332119):    46.052         0.000 altera_reserved_tck 
    Info (332119):   991.064         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.352         0.000 CLK_FPGA_50M 
    Info (332119):     0.395         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.412         0.000 altera_reserved_tck 
    Info (332119):     0.413         0.000 st_clk 
Info (332146): Worst-case recovery slack is 15.360
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.360         0.000 CLK_FPGA_50M 
    Info (332119):    18.289         0.000 st_clk 
    Info (332119):    48.313         0.000 altera_reserved_tck 
    Info (332119):   996.149         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 1.011
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.011         0.000 altera_reserved_tck 
    Info (332119):     1.063         0.000 st_clk 
    Info (332119):     2.130         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     2.304         0.000 CLK_FPGA_50M 
Info (332146): Worst-case minimum pulse width slack is 9.409
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.409         0.000 CLK_FPGA_50M 
    Info (332119):    49.547         0.000 altera_reserved_tck 
    Info (332119):   499.711         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119): 499999.785         0.000 st_clk 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.281 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info (332146): Worst-case setup slack is 7.911
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.911         0.000 CLK_FPGA_50M 
    Info (332119):    16.935         0.000 st_clk 
    Info (332119):    46.461         0.000 altera_reserved_tck 
    Info (332119):   991.760         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.347
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.347         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.348         0.000 CLK_FPGA_50M 
    Info (332119):     0.363         0.000 altera_reserved_tck 
    Info (332119):     0.363         0.000 st_clk 
Info (332146): Worst-case recovery slack is 15.787
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.787         0.000 CLK_FPGA_50M 
    Info (332119):    18.427         0.000 st_clk 
    Info (332119):    48.577         0.000 altera_reserved_tck 
    Info (332119):   996.494         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.915
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.915         0.000 altera_reserved_tck 
    Info (332119):     0.931         0.000 st_clk 
    Info (332119):     1.895         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     2.062         0.000 CLK_FPGA_50M 
Info (332146): Worst-case minimum pulse width slack is 9.434
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.434         0.000 CLK_FPGA_50M 
    Info (332119):    49.480         0.000 altera_reserved_tck 
    Info (332119):   499.691         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119): 499999.775         0.000 st_clk 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.755 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {st_clk}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {st_clk}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {st_clk}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {st_clk}] -hold 0.020
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {CLK_FPGA_50M}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -setup 0.100
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {CLK_FPGA_50M}] -hold 0.070
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -rise_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -fall_to [get_clocks {b2v_inst|pll|sd1|pll7|clk[0]}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info (332123): Ignored: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info (332146): Worst-case setup slack is 13.472
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.472         0.000 CLK_FPGA_50M 
    Info (332119):    18.256         0.000 st_clk 
    Info (332119):    48.487         0.000 altera_reserved_tck 
    Info (332119):   995.456         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.143         0.000 CLK_FPGA_50M 
    Info (332119):     0.179         0.000 st_clk 
    Info (332119):     0.180         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     0.186         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.548
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.548         0.000 CLK_FPGA_50M 
    Info (332119):    19.036         0.000 st_clk 
    Info (332119):    49.491         0.000 altera_reserved_tck 
    Info (332119):   997.980         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 0.493
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.493         0.000 altera_reserved_tck 
    Info (332119):     0.513         0.000 st_clk 
    Info (332119):     1.020         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119):     1.184         0.000 CLK_FPGA_50M 
Info (332146): Worst-case minimum pulse width slack is 9.203
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.203         0.000 CLK_FPGA_50M 
    Info (332119):    49.311         0.000 altera_reserved_tck 
    Info (332119):   499.782         0.000 b2v_inst|pll|sd1|pll7|clk[0] 
    Info (332119): 499999.781         0.000 st_clk 
Info (332114): Report Metastability: Found 24 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 24
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.190 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 374 megabytes
    Info: Processing ended: Wed Feb 06 19:37:24 2013
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:26


