#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Feb  1 20:47:23 2025
# Process ID: 23220
# Current directory: D:/Github/tt10-SPI-8bit/SPI/spi_master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3056 D:\Github\tt10-SPI-8bit\SPI\spi_master\spi_master.xpr
# Log file: D:/Github/tt10-SPI-8bit/SPI/spi_master/vivado.log
# Journal file: D:/Github/tt10-SPI-8bit/SPI/spi_master\vivado.jou
# Running On        :GHOST
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :17041 MB
# Swap memory       :1073 MB
# Total Virtual     :18114 MB
# Available Virtual :6044 MB
#-----------------------------------------------------------
start_gui
open_project D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 1493.109 ; gain = 401.781
update_compile_order -fileset sources_1
add_files -norecurse {D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv}
WARNING: [filemgmt 56-12] File 'D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv' cannot be added to the project because it already exists in the project, skipping this file
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv
update_compile_order -fileset sim_1
set_property top tb_tt_um_spi [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
ERROR: [VRFC 10-3640] port 'input_reg_data' is not defined [D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv:23]
ERROR: [VRFC 10-3640] port 'output_reg_data' is not defined [D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv:30]
ERROR: [VRFC 10-8530] module 'spi_master_slave' is ignored due to previous errors [D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1545.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
WARNING: Simulation object /tb_project/clk was not found in the design.
WARNING: Simulation object /tb_project/sclk was not found in the design.
WARNING: Simulation object /tb_project/rst_n was not found in the design.
WARNING: Simulation object /tb_project/ui_in was not found in the design.
WARNING: Simulation object /tb_project/uo_out was not found in the design.
WARNING: Simulation object /tb_project/uio_in was not found in the design.
WARNING: Simulation object /tb_project/uio_out was not found in the design.
WARNING: Simulation object /tb_project/uio_oe was not found in the design.
WARNING: Simulation object /tb_project/test_data was not found in the design.
WARNING: Simulation object /tb_project/i was not found in the design.
WARNING: Simulation object /tb_project/CLK_PERIOD was not found in the design.
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1572.969 ; gain = 27.172
current_wave_config {tb_spi_master_ver1_behav.wcfg}
tb_spi_master_ver1_behav.wcfg
add_wave {{/tb_tt_um_spi}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
WARNING: Simulation object /tb_project/clk was not found in the design.
WARNING: Simulation object /tb_project/sclk was not found in the design.
WARNING: Simulation object /tb_project/rst_n was not found in the design.
WARNING: Simulation object /tb_project/ui_in was not found in the design.
WARNING: Simulation object /tb_project/uo_out was not found in the design.
WARNING: Simulation object /tb_project/uio_in was not found in the design.
WARNING: Simulation object /tb_project/uio_out was not found in the design.
WARNING: Simulation object /tb_project/uio_oe was not found in the design.
WARNING: Simulation object /tb_project/test_data was not found in the design.
WARNING: Simulation object /tb_project/i was not found in the design.
WARNING: Simulation object /tb_project/CLK_PERIOD was not found in the design.
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1595.270 ; gain = 0.000
current_wave_config {tb_spi_master_ver1_behav.wcfg}
tb_spi_master_ver1_behav.wcfg
add_wave {{/tb_tt_um_spi}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
run 5 us
run 5 us
run 5 us
current_wave_config {tb_spi_master_ver1_behav.wcfg}
tb_spi_master_ver1_behav.wcfg
add_wave {{/tb_tt_um_spi/uut}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
current_wave_config {tb_spi_master_ver1_behav.wcfg}
tb_spi_master_ver1_behav.wcfg
add_wave {{/tb_tt_um_spi/uut/spi_module}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
save_wave_config {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
ERROR: [VRFC 10-4982] syntax error near 'end' [D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv:65]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv:65]
ERROR: [VRFC 10-8530] module 'tb_tt_um_spi' is ignored due to previous errors [D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv:2]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.488 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2634.098 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2634.098 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
run 5 us
run 5 us
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
current_wave_config {tb_spi_master_ver1_behav.wcfg}
tb_spi_master_ver1_behav.wcfg
add_wave {{/tb_tt_um_spi/uut/spi_module}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
save_wave_config {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2639.559 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2639.559 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2639.559 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
set_property top spi_controller_tb_ver2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'spi_controller_tb_ver2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'spi_controller_tb_ver2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_controller_tb_ver2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj spi_controller_tb_ver2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sources_1/new/spi_controller_ver2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_controller_ver2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sim_1/new/spi_controller_tb_ver2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_controller_tb_ver2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_controller_tb_ver2_behav xil_defaultlib.spi_controller_tb_ver2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_controller_tb_ver2_behav xil_defaultlib.spi_controller_tb_ver2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'data' on this module [D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sources_1/new/spi_controller_ver2.sv:57]
ERROR: [VRFC 10-3180] cannot find port 'channel_id' on this module [D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sources_1/new/spi_controller_ver2.sv:56]
ERROR: [VRFC 10-3180] cannot find port 'din' on this module [D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sources_1/new/spi_controller_ver2.sv:55]
ERROR: [VRFC 10-3180] cannot find port 'adc_reg_data' on this module [D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sources_1/new/spi_controller_ver2.sv:51]
ERROR: [VRFC 10-3180] cannot find port 'tx_start' on this module [D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sources_1/new/spi_controller_ver2.sv:50]
ERROR: [VRFC 10-3180] cannot find port 'rx_start' on this module [D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sources_1/new/spi_controller_ver2.sv:49]
ERROR: [VRFC 10-8530] module 'spi_master_slave_ver2_default' is ignored due to previous errors [D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.srcs/sources_1/new/spi_master_slave_ver2.sv:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2643.766 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_spi_master_slave_ver2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_spi_master_slave_ver2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_master_slave_ver2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_spi_master_slave_ver2_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_master_slave_ver2_behav xil_defaultlib.tb_spi_master_slave_ver2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_spi_master_slave_ver2_behav xil_defaultlib.tb_spi_master_slave_ver2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_master_slave_ver2_behav -key {Behavioral:sim_1:Functional:tb_spi_master_slave_ver2} -tclbatch {tb_spi_master_slave_ver2.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/clk was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/reset was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/slave_rx_start was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/slave_tx_start was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/input_reg_data was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/dout_miso was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/cs_bar was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/sclk was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/din_mosi was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/output_reg_data was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/rx_valid was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/tx_done was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/state was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/rx_shift_reg was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/tx_shift_reg was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/rx_bit_cnt was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/tx_bit_cnt was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/sclk_en was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/tx_ena was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/rx_ena was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/rx_state_flag was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/tx_state_flag was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/wait_cnt was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/clk_div_cnt was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/CLK_DIV was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/CLK_DIV_BITS was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/WAIT_BITS was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/DATA_WIDTH was not found in the design.
WARNING: Simulation object /tb_tt_um_spi/uut/spi_module/DATA_WIDTH_BITS was not found in the design.
source tb_spi_master_slave_ver2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_master_slave_ver2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2656.906 ; gain = 13.141
run 5 us
restart
INFO: [Wavedata 42-604] Simulation restarted
current_wave_config {tb_spi_master_ver1_behav.wcfg}
tb_spi_master_ver1_behav.wcfg
add_wave {{/tb_spi_master_slave_ver2/uut}} 
run 5 us
run 5 us
set_property top tb_tt_um_spi [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2656.906 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
SPI transaction complete, rx_valid asserted.
SPI transmission successful.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2656.906 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
SPI transaction complete, rx_valid asserted.
SPI transmission successful.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'ui_in' [D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv:25]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2659.352 ; gain = 2.445
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
SPI transaction complete, rx_valid asserted.
SPI transmission successful.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2659.352 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
SPI transaction complete, rx_valid asserted.
SPI transmission successful.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2659.352 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
SPI transaction complete, rx_valid asserted.
SPI transmission successful.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_tt_um_spi'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/SOFTWARES/vivado2024/install/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tt_um_spi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_tt_um_spi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tt_um_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Github/tt10-SPI-8bit/src/tb_tt_um_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tt_um_spi
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_spi_behav xil_defaultlib.tb_tt_um_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/tt_um_spi.sv" Line 8. Module tt_um_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/tt10-SPI-8bit/src/spi_master_slave.sv" Line 1. Module spi_master_slave_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master_slave_default
Compiling module xil_defaultlib.tt_um_spi
Compiling module xil_defaultlib.tb_tt_um_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_spi_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Github/tt10-SPI-8bit/SPI/spi_master/spi_master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tt_um_spi_behav -key {Behavioral:sim_1:Functional:tb_tt_um_spi} -tclbatch {tb_tt_um_spi.tcl} -view {D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Github/tt10-SPI-8bit/SPI/spi_master/tb_spi_master_ver1_behav.wcfg
source tb_tt_um_spi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting SPI transaction...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tt_um_spi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2659.352 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5 us
Starting SPI transaction...
run 5 us
SPI transaction complete, rx_valid asserted.
SPI transmission successful.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb  1 22:58:44 2025...
