# Benchmark "control_merge" written by ABC on Sun Jul 13 14:42:18 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins[35] ins[36] ins[37] ins[38] ins[39] ins[40] ins[41] ins[42] ins[43] \
 ins[44] ins[45] ins[46] ins[47] ins[48] ins[49] ins[50] ins[51] ins[52] \
 ins[53] ins[54] ins[55] ins[56] ins[57] ins[58] ins[59] ins[60] ins[61] \
 ins[62] ins[63] ins[64] ins[65] ins[66] ins[67] ins[68] ins[69] \
 ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 ins_valid[5] ins_valid[6] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] \
 outs[6] outs[7] outs[8] outs[9] outs_valid index index_valid

.latch       n204 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n209 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n214 control.tehb.dataReg  0
.latch       n219 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n115
01 1
.names control.tehb.control.fullReg new_n115 ins_ready[1]
01 1
.names ins_valid[0] new_n115 new_n117
00 1
.names ins_valid[2] new_n117 new_n118
11 1
.names control.tehb.control.fullReg new_n118 ins_ready[2]
01 1
.names new_n117 new_n118 new_n120
00 1
.names new_n118 new_n120 new_n121
00 1
.names ins_valid[3] new_n121 new_n122
11 1
.names control.tehb.control.fullReg new_n122 ins_ready[3]
01 1
.names new_n121 new_n122 new_n124
00 1
.names new_n122 new_n124 new_n125
00 1
.names ins_valid[4] new_n125 new_n126
11 1
.names control.tehb.control.fullReg new_n126 ins_ready[4]
01 1
.names new_n125 new_n126 new_n128
00 1
.names new_n126 new_n128 new_n129
00 1
.names ins_valid[5] new_n129 new_n130
11 1
.names control.tehb.control.fullReg new_n130 ins_ready[5]
01 1
.names new_n129 new_n130 new_n132
00 1
.names new_n130 new_n132 new_n133
00 1
.names ins_valid[6] new_n133 new_n134
11 1
.names control.tehb.control.fullReg new_n134 ins_ready[6]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n136
11 1
.names new_n115 new_n122 new_n137
00 1
.names new_n126 new_n137 new_n138
00 1
.names new_n130 new_n138 new_n139
00 1
.names new_n134 new_n139 new_n140
00 1
.names control.tehb.control.fullReg new_n140 new_n141
01 1
.names new_n136 new_n141 index
00 0
.names ins[0] index new_n143
10 1
.names ins[10] index new_n144
11 1
.names new_n143 new_n144 outs[0]
00 0
.names ins[1] index new_n146
10 1
.names ins[11] index new_n147
11 1
.names new_n146 new_n147 outs[1]
00 0
.names ins[2] index new_n149
10 1
.names ins[12] index new_n150
11 1
.names new_n149 new_n150 outs[2]
00 0
.names ins[3] index new_n152
10 1
.names ins[13] index new_n153
11 1
.names new_n152 new_n153 outs[3]
00 0
.names ins[4] index new_n155
10 1
.names ins[14] index new_n156
11 1
.names new_n155 new_n156 outs[4]
00 0
.names ins[5] index new_n158
10 1
.names ins[15] index new_n159
11 1
.names new_n158 new_n159 outs[5]
00 0
.names ins[6] index new_n161
10 1
.names ins[16] index new_n162
11 1
.names new_n161 new_n162 outs[6]
00 0
.names ins[7] index new_n164
10 1
.names ins[17] index new_n165
11 1
.names new_n164 new_n165 outs[7]
00 0
.names ins[18] index new_n167
11 1
.names ins[8] index new_n168
10 1
.names new_n167 new_n168 outs[8]
00 0
.names ins[19] index new_n170
11 1
.names ins[9] index new_n171
10 1
.names new_n170 new_n171 outs[9]
00 0
.names new_n133 new_n134 new_n173
00 1
.names new_n134 new_n173 new_n174
00 1
.names control.tehb.control.fullReg new_n174 new_n175
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n175 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n175 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n178
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n179
01 1
.names new_n178 new_n179 new_n180
00 1
.names rst new_n180 new_n181
00 1
.names new_n175 new_n181 n219
01 1
.names new_n178 n219 n204
01 0
.names new_n179 n219 n209
01 0
.names control.tehb.control.fullReg new_n180 new_n185
00 1
.names new_n174 new_n185 new_n186
01 1
.names control.tehb.dataReg new_n186 new_n187
10 1
.names new_n140 new_n186 new_n188
11 1
.names new_n187 new_n188 new_n189
00 1
.names rst new_n189 n214
00 1
.end
