{"vcs1":{"timestamp_begin":1730186207.566625188, "rt":1.91, "ut":0.66, "st":0.28}}
{"vcselab":{"timestamp_begin":1730186209.565579788, "rt":1.63, "ut":0.29, "st":0.17}}
{"link":{"timestamp_begin":1730186211.276991209, "rt":0.36, "ut":0.12, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730186206.901463645}
{"VCS_COMP_START_TIME": 1730186206.901463645}
{"VCS_COMP_END_TIME": 1730186213.118412859}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333636}}
{"stitch_vcselab": {"peak_mem": 231580}}
