
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2.42

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.28 source latency divider_counter[1]$_DFF_PN0_/CLK ^
  -0.29 target latency state[3]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter_debug[1]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net54 (net)
                  0.06    0.00    0.72 ^ input17/A (sky130_fd_sc_hd__buf_4)
    11    0.05    0.16    0.20    0.92 ^ input17/X (sky130_fd_sc_hd__buf_4)
                                         net18 (net)
                  0.16    0.00    0.93 ^ bit_counter_debug[1]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.15    0.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.28 ^ bit_counter_debug[1]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    0.28   clock reconvergence pessimism
                          0.15    0.44   library removal time
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: write (input port clocked by core_clock)
Endpoint: cmd_write$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ write (in)
                                         write (net)
                  0.00    0.00    0.20 ^ input20/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input20/X (sky130_fd_sc_hd__clkbuf_1)
                                         net21 (net)
                  0.04    0.00    0.26 ^ _376_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.38 ^ _376_/X (sky130_fd_sc_hd__mux2_1)
                                         _014_ (net)
                  0.04    0.00    0.38 ^ cmd_write$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.16    0.28 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.07    0.00    0.29 ^ cmd_write$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.29   clock reconvergence pessimism
                         -0.03    0.26   library hold time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: divider_counter[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net54 (net)
                  0.06    0.00    0.72 ^ input17/A (sky130_fd_sc_hd__buf_4)
    11    0.05    0.16    0.20    0.92 ^ input17/X (sky130_fd_sc_hd__buf_4)
                                         net18 (net)
                  0.16    0.00    0.93 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    29    0.15    0.17    0.22    1.15 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.17    0.01    1.16 ^ divider_counter[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.16   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.15    5.28 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    5.28 ^ divider_counter[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.28   clock reconvergence pessimism
                          0.19    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  4.31   slack (MET)


Startpoint: divider_counter[5]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.15    0.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.28 ^ divider_counter[5]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
     2    0.01    0.04    0.37    0.66 v divider_counter[5]$_DFF_PN1_/Q (sky130_fd_sc_hd__dfstp_1)
                                         divider_counter[5] (net)
                  0.04    0.00    0.66 v _280_/A (sky130_fd_sc_hd__or4_2)
     4    0.02    0.15    0.74    1.39 v _280_/X (sky130_fd_sc_hd__or4_2)
                                         _040_ (net)
                  0.15    0.00    1.39 v _281_/D (sky130_fd_sc_hd__nor4_4)
     4    0.02    0.38    0.31    1.71 ^ _281_/Y (sky130_fd_sc_hd__nor4_4)
                                         _041_ (net)
                  0.38    0.00    1.71 ^ _308_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.14    0.19    1.90 v _308_/Y (sky130_fd_sc_hd__nand2_1)
                                         _061_ (net)
                  0.14    0.00    1.90 v _379_/A (sky130_fd_sc_hd__nor3_4)
     8    0.05    0.49    0.48    2.38 ^ _379_/Y (sky130_fd_sc_hd__nor3_4)
                                         _120_ (net)
                  0.49    0.00    2.38 ^ _385_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.75 v _385_/X (sky130_fd_sc_hd__mux2_1)
                                         _020_ (net)
                  0.06    0.00    2.75 v data_out[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.75   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    5.28 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.07    0.00    5.29 ^ data_out[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                         -0.11    5.17   library setup time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  2.42   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: divider_counter[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net54 (net)
                  0.06    0.00    0.72 ^ input17/A (sky130_fd_sc_hd__buf_4)
    11    0.05    0.16    0.20    0.92 ^ input17/X (sky130_fd_sc_hd__buf_4)
                                         net18 (net)
                  0.16    0.00    0.93 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    29    0.15    0.17    0.22    1.15 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.17    0.01    1.16 ^ divider_counter[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.16   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.15    5.28 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    5.28 ^ divider_counter[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.28   clock reconvergence pessimism
                          0.19    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  4.31   slack (MET)


Startpoint: divider_counter[5]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    0.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.03    0.07    0.15    0.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.07    0.00    0.28 ^ divider_counter[5]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
     2    0.01    0.04    0.37    0.66 v divider_counter[5]$_DFF_PN1_/Q (sky130_fd_sc_hd__dfstp_1)
                                         divider_counter[5] (net)
                  0.04    0.00    0.66 v _280_/A (sky130_fd_sc_hd__or4_2)
     4    0.02    0.15    0.74    1.39 v _280_/X (sky130_fd_sc_hd__or4_2)
                                         _040_ (net)
                  0.15    0.00    1.39 v _281_/D (sky130_fd_sc_hd__nor4_4)
     4    0.02    0.38    0.31    1.71 ^ _281_/Y (sky130_fd_sc_hd__nor4_4)
                                         _041_ (net)
                  0.38    0.00    1.71 ^ _308_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.14    0.19    1.90 v _308_/Y (sky130_fd_sc_hd__nand2_1)
                                         _061_ (net)
                  0.14    0.00    1.90 v _379_/A (sky130_fd_sc_hd__nor3_4)
     8    0.05    0.49    0.48    2.38 ^ _379_/Y (sky130_fd_sc_hd__nor3_4)
                                         _120_ (net)
                  0.49    0.00    2.38 ^ _385_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.37    2.75 v _385_/X (sky130_fd_sc_hd__mux2_1)
                                         _020_ (net)
                  0.06    0.00    2.75 v data_out[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.75   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.06    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.06    0.00    5.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.16    5.28 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.07    0.00    5.29 ^ data_out[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                         -0.11    5.17   library setup time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -2.75   data arrival time
-----------------------------------------------------------------------------
                                  2.42   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.0055925846099854

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4951449632644653

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6726

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.02529829926788807

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.031137999147176743

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8125

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: divider_counter[5]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.28 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ divider_counter[5]$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.37    0.66 v divider_counter[5]$_DFF_PN1_/Q (sky130_fd_sc_hd__dfstp_1)
   0.74    1.39 v _280_/X (sky130_fd_sc_hd__or4_2)
   0.31    1.71 ^ _281_/Y (sky130_fd_sc_hd__nor4_4)
   0.19    1.90 v _308_/Y (sky130_fd_sc_hd__nand2_1)
   0.48    2.38 ^ _379_/Y (sky130_fd_sc_hd__nor3_4)
   0.37    2.75 v _385_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.75 v data_out[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.75   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    5.28 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.29 ^ data_out[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.29   clock reconvergence pessimism
  -0.11    5.17   library setup time
           5.17   data required time
---------------------------------------------------------
           5.17   data required time
          -2.75   data arrival time
---------------------------------------------------------
           2.42   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: scl_internal$_DFFE_PN1N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: scl_internal$_DFFE_PN1N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.28 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ scl_internal$_DFFE_PN1N_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.37    0.65 v scl_internal$_DFFE_PN1N_/Q (sky130_fd_sc_hd__dfstp_1)
   0.05    0.70 ^ _535_/Y (sky130_fd_sc_hd__nand2_1)
   0.04    0.74 v _538_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    0.74 v scl_internal$_DFFE_PN1N_/D (sky130_fd_sc_hd__dfstp_1)
           0.74   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.15    0.28 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.28 ^ scl_internal$_DFFE_PN1N_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.00    0.28   clock reconvergence pessimism
   0.00    0.28   library hold time
           0.28   data required time
---------------------------------------------------------
           0.28   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2805

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2839

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.7540

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.4191

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
87.839506

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.15e-04   0.00e+00   4.67e-10   3.15e-04  58.7%
Combinational          9.34e-06   1.36e-05   8.42e-10   2.30e-05   4.3%
Clock                  9.51e-05   1.03e-04   4.03e-11   1.98e-04  37.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.20e-04   1.17e-04   1.35e-09   5.37e-04 100.0%
                          78.2%      21.8%       0.0%
