#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 31 13:36:58 2019
# Process ID: 2844
# Current directory: O:/engs31/finalproject/project_with_topshell_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8188 O:\engs31\finalproject\project_with_topshell_1\project_with_topshell_1.xpr
# Log file: O:/engs31/finalproject/project_with_topshell_1/vivado.log
# Journal file: O:/engs31/finalproject/project_with_topshell_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {1200} CONFIG.Read_Width_A {2} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {1200} CONFIG.Read_Width_A {2} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci]
generate_target all [get_files  o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1.xci]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {1200} CONFIG.Read_Width_A {2} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
generate_target all [get_files  o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control3.vhd w ]
add_files O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control3.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_project final_redo O:/engs31/finalproject/final_redo -part xc7a35tcpg236-3
set_property target_language VHDL [current_project]
current_project project_with_topshell_1
current_project final_redo
set_property simulator_language VHDL [current_project]
current_project project_with_topshell_1
current_project final_redo
file mkdir O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new
close [ open O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/topshell1.vhd w ]
add_files O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/topshell1.vhd
update_compile_order -fileset sources_1
close [ open O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/button_control.vhd w ]
add_files O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/button_control.vhd
current_project project_with_topshell_1
current_project final_redo
update_compile_order -fileset sources_1
close [ open O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/vga_working.vhd w ]
add_files O:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/new/vga_working.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir O:/engs31/finalproject/final_redo/final_redo.srcs/constrs_1
file mkdir O:/engs31/finalproject/final_redo/final_redo.srcs/constrs_1/new
close [ open O:/engs31/finalproject/final_redo/final_redo.srcs/constrs_1/new/finalworking_xdc.xdc w ]
add_files -fileset constrs_1 O:/engs31/finalproject/final_redo/final_redo.srcs/constrs_1/new/finalworking_xdc.xdc
current_project project_with_topshell_1
current_project final_redo
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {1200} CONFIG.Read_Width_A {2} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory O:/engs31/finalproject/final_redo/final_redo.ip_user_files/sim_scripts -ip_user_files_dir O:/engs31/finalproject/final_redo/final_redo.ip_user_files -ipstatic_source_dir O:/engs31/finalproject/final_redo/final_redo.ip_user_files/ipstatic -lib_map_path [list {modelsim=O:/engs31/finalproject/final_redo/final_redo.cache/compile_simlib/modelsim} {questa=O:/engs31/finalproject/final_redo/final_redo.cache/compile_simlib/questa} {riviera=O:/engs31/finalproject/final_redo/final_redo.cache/compile_simlib/riviera} {activehdl=O:/engs31/finalproject/final_redo/final_redo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project project_with_topshell_1
current_project final_redo
current_project project_with_topshell_1
current_project final_redo
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {1200} CONFIG.Read_Width_A {2} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
generate_target all [get_files  o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] o:/engs31/finalproject/final_redo/final_redo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
open_hw
update_compile_order -fileset sources_1
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/vga_driver_part4_2/vga_driver_part4_2.runs/impl_1/vga_driver_part3_1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/vga_test/vga_test.runs/impl_1/vga_driver1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {O:\engs31\finalproject\vga_test\vga_test.runs\impl_1\vga_driver1.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/vga_test/vga_test.runs/impl_1/vga_driver1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {O:\engs31\finalproject\vga_test\vga_test.runs\impl_1\vga_driver1.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/vga_test/vga_test.runs/impl_1/vga_driver1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
synth_design -rtl -name rtl_1
close_design
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_design
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
undo
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {O:/engs31/finalproject/final_redo/final_redo.runs/impl_1/game_topshell.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_project
