# system info sys on 2022.01.04.11:23:24
system_info:
name,value
DEVICE,10AX115S3F45E2SGE3
DEVICE_FAMILY,Arria 10
GENERATION_ID,0
#
#
# Files generated for sys on 2022.01.04.11:23:24
files:
filepath,kind,attributes,module,is_top
sim/sys.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,sys,true
altera_mm_interconnect_1920/sim/sys_altera_mm_interconnect_1920_5k4ctly.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,sys_altera_mm_interconnect_1920_5k4ctly,false
altera_irq_mapper_1920/sim/sys_altera_irq_mapper_1920_jj7diii.sv,SYSTEM_VERILOG,,sys_altera_irq_mapper_1920_jj7diii,false
altera_reset_controller_1921/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_axi_translator_1920/sim/sys_altera_merlin_axi_translator_1920_hvn5ezy.sv,SYSTEM_VERILOG,,sys_altera_merlin_axi_translator_1920_hvn5ezy,false
altera_merlin_slave_translator_191/sim/sys_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,sys_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_axi_master_ni_1931/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,sys_altera_merlin_axi_master_ni_1931_fofi6ka,false
altera_merlin_axi_master_ni_1931/sim/sys_altera_merlin_axi_master_ni_1931_fofi6ka.sv,SYSTEM_VERILOG,,sys_altera_merlin_axi_master_ni_1931_fofi6ka,false
altera_merlin_slave_agent_191/sim/sys_altera_merlin_slave_agent_191_ncfkfri.sv,SYSTEM_VERILOG,,sys_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,sys_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_router_1920/sim/sys_altera_merlin_router_1920_x3w7b7a.sv,SYSTEM_VERILOG,,sys_altera_merlin_router_1920_x3w7b7a,false
altera_merlin_router_1920/sim/sys_altera_merlin_router_1920_2436o5i.sv,SYSTEM_VERILOG,,sys_altera_merlin_router_1920_2436o5i,false
altera_merlin_router_1920/sim/sys_altera_merlin_router_1920_tvl2ohi.sv,SYSTEM_VERILOG,,sys_altera_merlin_router_1920_tvl2ohi,false
altera_merlin_router_1920/sim/sys_altera_merlin_router_1920_3qrggba.sv,SYSTEM_VERILOG,,sys_altera_merlin_router_1920_3qrggba,false
altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,sys_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,sys_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_traffic_limiter_191/sim/sys_altera_merlin_traffic_limiter_191_kcba44q.sv,SYSTEM_VERILOG,,sys_altera_merlin_traffic_limiter_191_kcba44q,false
altera_merlin_burst_adapter_1921/sim/sys_altera_merlin_burst_adapter_1921_zxdp55y.sv,SYSTEM_VERILOG,,sys_altera_merlin_burst_adapter_1921_zxdp55y,false
altera_merlin_burst_adapter_1921/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,sys_altera_merlin_burst_adapter_1921_zxdp55y,false
altera_merlin_burst_adapter_1921/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,sys_altera_merlin_burst_adapter_1921_zxdp55y,false
altera_merlin_burst_adapter_1921/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,sys_altera_merlin_burst_adapter_1921_zxdp55y,false
altera_merlin_burst_adapter_1921/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,sys_altera_merlin_burst_adapter_1921_zxdp55y,false
altera_merlin_burst_adapter_1921/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,sys_altera_merlin_burst_adapter_1921_zxdp55y,false
altera_merlin_burst_adapter_1921/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,sys_altera_merlin_burst_adapter_1921_zxdp55y,false
altera_merlin_burst_adapter_1921/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,sys_altera_merlin_burst_adapter_1921_zxdp55y,false
altera_merlin_demultiplexer_1921/sim/sys_altera_merlin_demultiplexer_1921_zi4ncjq.sv,SYSTEM_VERILOG,,sys_altera_merlin_demultiplexer_1921_zi4ncjq,false
altera_merlin_demultiplexer_1921/sim/sys_altera_merlin_demultiplexer_1921_uhj3cxy.sv,SYSTEM_VERILOG,,sys_altera_merlin_demultiplexer_1921_uhj3cxy,false
altera_merlin_multiplexer_1921/sim/sys_altera_merlin_multiplexer_1921_jngkzvq.sv,SYSTEM_VERILOG,,sys_altera_merlin_multiplexer_1921_jngkzvq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_altera_merlin_multiplexer_1921_jngkzvq,false
altera_merlin_multiplexer_1921/sim/sys_altera_merlin_multiplexer_1921_wu2ge4i.sv,SYSTEM_VERILOG,,sys_altera_merlin_multiplexer_1921_wu2ge4i,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_altera_merlin_multiplexer_1921_wu2ge4i,false
altera_merlin_demultiplexer_1921/sim/sys_altera_merlin_demultiplexer_1921_t67wuei.sv,SYSTEM_VERILOG,,sys_altera_merlin_demultiplexer_1921_t67wuei,false
altera_merlin_demultiplexer_1921/sim/sys_altera_merlin_demultiplexer_1921_4uzatya.sv,SYSTEM_VERILOG,,sys_altera_merlin_demultiplexer_1921_4uzatya,false
altera_merlin_multiplexer_1921/sim/sys_altera_merlin_multiplexer_1921_ue6isla.sv,SYSTEM_VERILOG,,sys_altera_merlin_multiplexer_1921_ue6isla,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_altera_merlin_multiplexer_1921_ue6isla,false
altera_merlin_multiplexer_1921/sim/sys_altera_merlin_multiplexer_1921_kzbeajq.sv,SYSTEM_VERILOG,,sys_altera_merlin_multiplexer_1921_kzbeajq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,sys_altera_merlin_multiplexer_1921_kzbeajq,false
altera_merlin_traffic_limiter_191/sim/sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_zonrf6q.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_zonrf6q,false
altera_avalon_sc_fifo_1930/sim/sys_altera_avalon_sc_fifo_1930_pqv24kq.v,VERILOG,,sys_altera_avalon_sc_fifo_1930_pqv24kq,false
altera_merlin_burst_adapter_1921/sim/sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_ilhn4ca.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_ilhn4ca,false
altera_avalon_st_pipeline_stage_1920/sim/sys_altera_avalon_st_pipeline_stage_1920_zterisq.sv,SYSTEM_VERILOG,,sys_altera_avalon_st_pipeline_stage_1920_zterisq,false
altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,sys_altera_avalon_st_pipeline_stage_1920_zterisq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sys.clock_in,sys_clock_in
sys.cpu,cpu
sys.data_instruction_ram,data_instruction_ram
sys.jtag_uart,jtag_uart
sys.pio_8bit,pio_8bit
sys.ram_32bit,ram_32bit
sys.reset_in,sys_reset_in
sys.mm_interconnect_0,sys_altera_mm_interconnect_1920_5k4ctly
sys.mm_interconnect_0.cpu_data_manager_translator,sys_altera_merlin_axi_translator_1920_hvn5ezy
sys.mm_interconnect_0.cpu_instruction_manager_translator,sys_altera_merlin_axi_translator_1920_hvn5ezy
sys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,sys_altera_merlin_slave_translator_191_x56fcki
sys.mm_interconnect_0.cpu_dm_agent_translator,sys_altera_merlin_slave_translator_191_x56fcki
sys.mm_interconnect_0.data_instruction_ram_s1_translator,sys_altera_merlin_slave_translator_191_x56fcki
sys.mm_interconnect_0.ram_32bit_s1_translator,sys_altera_merlin_slave_translator_191_x56fcki
sys.mm_interconnect_0.pio_8bit_s1_translator,sys_altera_merlin_slave_translator_191_x56fcki
sys.mm_interconnect_0.cpu_timer_sw_agent_translator,sys_altera_merlin_slave_translator_191_x56fcki
sys.mm_interconnect_0.cpu_data_manager_agent,sys_altera_merlin_axi_master_ni_1931_fofi6ka
sys.mm_interconnect_0.cpu_instruction_manager_agent,sys_altera_merlin_axi_master_ni_1931_fofi6ka
sys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,sys_altera_merlin_slave_agent_191_ncfkfri
sys.mm_interconnect_0.cpu_dm_agent_agent,sys_altera_merlin_slave_agent_191_ncfkfri
sys.mm_interconnect_0.data_instruction_ram_s1_agent,sys_altera_merlin_slave_agent_191_ncfkfri
sys.mm_interconnect_0.ram_32bit_s1_agent,sys_altera_merlin_slave_agent_191_ncfkfri
sys.mm_interconnect_0.pio_8bit_s1_agent,sys_altera_merlin_slave_agent_191_ncfkfri
sys.mm_interconnect_0.cpu_timer_sw_agent_agent,sys_altera_merlin_slave_agent_191_ncfkfri
sys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rdata_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.cpu_dm_agent_agent_rsp_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.cpu_dm_agent_agent_rdata_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.data_instruction_ram_s1_agent_rsp_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.data_instruction_ram_s1_agent_rdata_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.ram_32bit_s1_agent_rsp_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.ram_32bit_s1_agent_rdata_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.pio_8bit_s1_agent_rsp_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.pio_8bit_s1_agent_rdata_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.cpu_timer_sw_agent_agent_rsp_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.cpu_timer_sw_agent_agent_rdata_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.router,sys_altera_merlin_router_1920_x3w7b7a
sys.mm_interconnect_0.router_001,sys_altera_merlin_router_1920_x3w7b7a
sys.mm_interconnect_0.router_002,sys_altera_merlin_router_1920_2436o5i
sys.mm_interconnect_0.router_003,sys_altera_merlin_router_1920_2436o5i
sys.mm_interconnect_0.router_004,sys_altera_merlin_router_1920_tvl2ohi
sys.mm_interconnect_0.router_007,sys_altera_merlin_router_1920_tvl2ohi
sys.mm_interconnect_0.router_008,sys_altera_merlin_router_1920_tvl2ohi
sys.mm_interconnect_0.router_009,sys_altera_merlin_router_1920_tvl2ohi
sys.mm_interconnect_0.router_005,sys_altera_merlin_router_1920_3qrggba
sys.mm_interconnect_0.router_006,sys_altera_merlin_router_1920_3qrggba
sys.mm_interconnect_0.cpu_instruction_manager_wr_limiter,sys_altera_merlin_traffic_limiter_191_kcba44q
sys.mm_interconnect_0.cpu_instruction_manager_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_zonrf6q
sys.mm_interconnect_0.cpu_instruction_manager_wr_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.cpu_instruction_manager_rd_limiter,sys_altera_merlin_traffic_limiter_191_kcba44q
sys.mm_interconnect_0.cpu_instruction_manager_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_zonrf6q
sys.mm_interconnect_0.cpu_instruction_manager_rd_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,sys_altera_avalon_sc_fifo_1930_pqv24kq
sys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_burst_adapter,sys_altera_merlin_burst_adapter_1921_zxdp55y
sys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_burst_adapter.my_altera_avalon_st_pipeline_stage,sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_ilhn4ca
sys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,sys_altera_avalon_st_pipeline_stage_1920_zterisq
sys.mm_interconnect_0.cpu_dm_agent_burst_adapter,sys_altera_merlin_burst_adapter_1921_zxdp55y
sys.mm_interconnect_0.cpu_dm_agent_burst_adapter.my_altera_avalon_st_pipeline_stage,sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_ilhn4ca
sys.mm_interconnect_0.cpu_dm_agent_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,sys_altera_avalon_st_pipeline_stage_1920_zterisq
sys.mm_interconnect_0.data_instruction_ram_s1_burst_adapter,sys_altera_merlin_burst_adapter_1921_zxdp55y
sys.mm_interconnect_0.data_instruction_ram_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_ilhn4ca
sys.mm_interconnect_0.data_instruction_ram_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,sys_altera_avalon_st_pipeline_stage_1920_zterisq
sys.mm_interconnect_0.ram_32bit_s1_burst_adapter,sys_altera_merlin_burst_adapter_1921_zxdp55y
sys.mm_interconnect_0.ram_32bit_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_ilhn4ca
sys.mm_interconnect_0.ram_32bit_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,sys_altera_avalon_st_pipeline_stage_1920_zterisq
sys.mm_interconnect_0.pio_8bit_s1_burst_adapter,sys_altera_merlin_burst_adapter_1921_zxdp55y
sys.mm_interconnect_0.pio_8bit_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_ilhn4ca
sys.mm_interconnect_0.pio_8bit_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,sys_altera_avalon_st_pipeline_stage_1920_zterisq
sys.mm_interconnect_0.cpu_timer_sw_agent_burst_adapter,sys_altera_merlin_burst_adapter_1921_zxdp55y
sys.mm_interconnect_0.cpu_timer_sw_agent_burst_adapter.my_altera_avalon_st_pipeline_stage,sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_ilhn4ca
sys.mm_interconnect_0.cpu_timer_sw_agent_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,sys_altera_avalon_st_pipeline_stage_1920_zterisq
sys.mm_interconnect_0.cmd_demux,sys_altera_merlin_demultiplexer_1921_zi4ncjq
sys.mm_interconnect_0.cmd_demux_001,sys_altera_merlin_demultiplexer_1921_zi4ncjq
sys.mm_interconnect_0.cmd_demux_002,sys_altera_merlin_demultiplexer_1921_uhj3cxy
sys.mm_interconnect_0.cmd_demux_003,sys_altera_merlin_demultiplexer_1921_uhj3cxy
sys.mm_interconnect_0.cmd_mux,sys_altera_merlin_multiplexer_1921_jngkzvq
sys.mm_interconnect_0.cmd_mux_003,sys_altera_merlin_multiplexer_1921_jngkzvq
sys.mm_interconnect_0.cmd_mux_004,sys_altera_merlin_multiplexer_1921_jngkzvq
sys.mm_interconnect_0.cmd_mux_005,sys_altera_merlin_multiplexer_1921_jngkzvq
sys.mm_interconnect_0.cmd_mux_001,sys_altera_merlin_multiplexer_1921_wu2ge4i
sys.mm_interconnect_0.cmd_mux_002,sys_altera_merlin_multiplexer_1921_wu2ge4i
sys.mm_interconnect_0.rsp_demux,sys_altera_merlin_demultiplexer_1921_t67wuei
sys.mm_interconnect_0.rsp_demux_003,sys_altera_merlin_demultiplexer_1921_t67wuei
sys.mm_interconnect_0.rsp_demux_004,sys_altera_merlin_demultiplexer_1921_t67wuei
sys.mm_interconnect_0.rsp_demux_005,sys_altera_merlin_demultiplexer_1921_t67wuei
sys.mm_interconnect_0.rsp_demux_001,sys_altera_merlin_demultiplexer_1921_4uzatya
sys.mm_interconnect_0.rsp_demux_002,sys_altera_merlin_demultiplexer_1921_4uzatya
sys.mm_interconnect_0.rsp_mux,sys_altera_merlin_multiplexer_1921_ue6isla
sys.mm_interconnect_0.rsp_mux_001,sys_altera_merlin_multiplexer_1921_ue6isla
sys.mm_interconnect_0.rsp_mux_002,sys_altera_merlin_multiplexer_1921_kzbeajq
sys.mm_interconnect_0.rsp_mux_003,sys_altera_merlin_multiplexer_1921_kzbeajq
sys.irq_mapper,sys_altera_irq_mapper_1920_jj7diii
sys.rst_controller,altera_reset_controller
