/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Apr 24 03:08:54 2014
 *                 Full Compile MD5 Checksum 1af2c2cf28828ece5496e1312aac0166
 *                   (minus title and desc)  
 *                 MD5 Checksum              3203ffce85e3fc9a10f84123e54057b0
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_AVS_PVT_MNTR_CONFIG_H__
#define BCHP_AVS_PVT_MNTR_CONFIG_H__

/***************************************************************************
 *AVS_PVT_MNTR_CONFIG - AVS PVT Monitor Configuration Core
 ***************************************************************************/
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRL   0x004d2100 /* Control bits for PVT monitor */
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLE 0x004d2108 /* Enabling TP mode to use data from tp_in/out pins */
#define BCHP_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLE 0x004d2110 /* SW must set this bit to 1 to modify DAC_CODE, MIN_DAC_CODE and MAX_DAC_CODE */
#define BCHP_AVS_PVT_MNTR_CONFIG_DAC_CODE        0x004d2114 /* Represents the input code of the DAC */
#define BCHP_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODE    0x004d2118 /* SW may set this to a lower value to prevent the DAC from driving too high of a voltage */
#define BCHP_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODE    0x004d211c /* SW may set this to a higher value to prevent the DAC from driving too low of a voltage */
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETB 0x004d2120 /* SW controlled PVTMON_resetb */
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR 0x004d2124 /* Control register to drive control bits for analog SRAM indicator */

/***************************************************************************
 *PVT_MNTR_CTRL - Control bits for PVT monitor
 ***************************************************************************/
/* AVS_PVT_MNTR_CONFIG :: PVT_MNTR_CTRL :: reserved0 [31:19] */
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRL_reserved0_MASK      0xfff80000
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRL_reserved0_SHIFT     19

/* AVS_PVT_MNTR_CONFIG :: PVT_MNTR_CTRL :: pvtmon_ctrl [18:00] */
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRL_pvtmon_ctrl_MASK    0x0007ffff
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRL_pvtmon_ctrl_SHIFT   0
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRL_pvtmon_ctrl_DEFAULT 0x00000000

/***************************************************************************
 *PVT_MNTR_TP_MODE_ENABLE - Enabling TP mode to use data from tp_in/out pins
 ***************************************************************************/
/* AVS_PVT_MNTR_CONFIG :: PVT_MNTR_TP_MODE_ENABLE :: reserved0 [31:01] */
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLE_reserved0_SHIFT 1

/* AVS_PVT_MNTR_CONFIG :: PVT_MNTR_TP_MODE_ENABLE :: tp_mode_en [00:00] */
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLE_tp_mode_en_MASK 0x00000001
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLE_tp_mode_en_SHIFT 0
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLE_tp_mode_en_DEFAULT 0x00000000

/***************************************************************************
 *DAC_CODE_PROGRAMMING_ENABLE - SW must set this bit to 1 to modify DAC_CODE, MIN_DAC_CODE and MAX_DAC_CODE
 ***************************************************************************/
/* AVS_PVT_MNTR_CONFIG :: DAC_CODE_PROGRAMMING_ENABLE :: reserved0 [31:01] */
#define BCHP_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLE_reserved0_SHIFT 1

/* AVS_PVT_MNTR_CONFIG :: DAC_CODE_PROGRAMMING_ENABLE :: code_program_en [00:00] */
#define BCHP_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLE_code_program_en_MASK 0x00000001
#define BCHP_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLE_code_program_en_SHIFT 0
#define BCHP_AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLE_code_program_en_DEFAULT 0x00000000

/***************************************************************************
 *DAC_CODE - Represents the input code of the DAC
 ***************************************************************************/
/* AVS_PVT_MNTR_CONFIG :: DAC_CODE :: reserved0 [31:10] */
#define BCHP_AVS_PVT_MNTR_CONFIG_DAC_CODE_reserved0_MASK           0xfffffc00
#define BCHP_AVS_PVT_MNTR_CONFIG_DAC_CODE_reserved0_SHIFT          10

/* AVS_PVT_MNTR_CONFIG :: DAC_CODE :: dac_code [09:00] */
#define BCHP_AVS_PVT_MNTR_CONFIG_DAC_CODE_dac_code_MASK            0x000003ff
#define BCHP_AVS_PVT_MNTR_CONFIG_DAC_CODE_dac_code_SHIFT           0
#define BCHP_AVS_PVT_MNTR_CONFIG_DAC_CODE_dac_code_DEFAULT         0x00000000

/***************************************************************************
 *MIN_DAC_CODE - SW may set this to a lower value to prevent the DAC from driving too high of a voltage
 ***************************************************************************/
/* AVS_PVT_MNTR_CONFIG :: MIN_DAC_CODE :: reserved0 [31:10] */
#define BCHP_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODE_reserved0_MASK       0xfffffc00
#define BCHP_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODE_reserved0_SHIFT      10

/* AVS_PVT_MNTR_CONFIG :: MIN_DAC_CODE :: min_dac_code [09:00] */
#define BCHP_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODE_min_dac_code_MASK    0x000003ff
#define BCHP_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODE_min_dac_code_SHIFT   0
#define BCHP_AVS_PVT_MNTR_CONFIG_MIN_DAC_CODE_min_dac_code_DEFAULT 0x00000000

/***************************************************************************
 *MAX_DAC_CODE - SW may set this to a higher value to prevent the DAC from driving too low of a voltage
 ***************************************************************************/
/* AVS_PVT_MNTR_CONFIG :: MAX_DAC_CODE :: reserved0 [31:10] */
#define BCHP_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODE_reserved0_MASK       0xfffffc00
#define BCHP_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODE_reserved0_SHIFT      10

/* AVS_PVT_MNTR_CONFIG :: MAX_DAC_CODE :: max_dac_code [09:00] */
#define BCHP_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODE_max_dac_code_MASK    0x000003ff
#define BCHP_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODE_max_dac_code_SHIFT   0
#define BCHP_AVS_PVT_MNTR_CONFIG_MAX_DAC_CODE_max_dac_code_DEFAULT 0x000003ff

/***************************************************************************
 *PVT_MNTR_SW_RESETB - SW controlled PVTMON_resetb
 ***************************************************************************/
/* AVS_PVT_MNTR_CONFIG :: PVT_MNTR_SW_RESETB :: reserved0 [31:01] */
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETB_reserved0_MASK 0xfffffffe
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETB_reserved0_SHIFT 1

/* AVS_PVT_MNTR_CONFIG :: PVT_MNTR_SW_RESETB :: pvtmon_sw_resetb [00:00] */
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETB_pvtmon_sw_resetb_MASK 0x00000001
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETB_pvtmon_sw_resetb_SHIFT 0
#define BCHP_AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETB_pvtmon_sw_resetb_DEFAULT 0x00000001

/***************************************************************************
 *AVS_TOP_ANALOG_SRAM_INDICATOR - Control register to drive control bits for analog SRAM indicator
 ***************************************************************************/
/* AVS_PVT_MNTR_CONFIG :: AVS_TOP_ANALOG_SRAM_INDICATOR :: reserved0 [31:09] */
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_reserved0_MASK 0xfffffe00
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_reserved0_SHIFT 9

/* AVS_PVT_MNTR_CONFIG :: AVS_TOP_ANALOG_SRAM_INDICATOR :: enable [08:08] */
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_enable_MASK 0x00000100
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_enable_SHIFT 8
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_enable_DEFAULT 0x00000001

/* AVS_PVT_MNTR_CONFIG :: AVS_TOP_ANALOG_SRAM_INDICATOR :: reserved1 [07:05] */
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_reserved1_MASK 0x000000e0
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_reserved1_SHIFT 5

/* AVS_PVT_MNTR_CONFIG :: AVS_TOP_ANALOG_SRAM_INDICATOR :: over_drive [04:04] */
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_over_drive_MASK 0x00000010
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_over_drive_SHIFT 4
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_over_drive_DEFAULT 0x00000001

/* AVS_PVT_MNTR_CONFIG :: AVS_TOP_ANALOG_SRAM_INDICATOR :: reserved2 [03:02] */
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_reserved2_MASK 0x0000000c
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_reserved2_SHIFT 2

/* AVS_PVT_MNTR_CONFIG :: AVS_TOP_ANALOG_SRAM_INDICATOR :: type [01:01] */
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_type_MASK 0x00000002
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_type_SHIFT 1
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_type_DEFAULT 0x00000001

/* AVS_PVT_MNTR_CONFIG :: AVS_TOP_ANALOG_SRAM_INDICATOR :: process [00:00] */
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_process_MASK 0x00000001
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_process_SHIFT 0
#define BCHP_AVS_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATOR_process_DEFAULT 0x00000001

#endif /* #ifndef BCHP_AVS_PVT_MNTR_CONFIG_H__ */

/* End of File */
