0.6
2019.1
May 24 2019
14:51:52
/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sim_1/new/test_bench.v,1621940716,verilog,,,,test_bench,,,,,,,,
/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/RegFile.v,1621547661,verilog,,/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/alu_temp.v,,RegFile,,,,,,,,
/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/alu_temp.v,1621534782,verilog,,/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/cpu_pl.v,,alu_temp,,,,,,,,
/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/cpu_pl.v,1621945877,verilog,,/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/cpu_proj.v,,cpu_pl,,,,,,,,
/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/cpu_proj.v,1621941523,verilog,,/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/pdu_pl.v,,cpu_proj,,,,,,,,
/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/pdu_pl.v,1621534782,verilog,,/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sim_1/new/test_bench.v,,pdu_pl,,,,,,,,
/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1621940592,verilog,,/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/imports/new/RegFile.v,,dist_mem_gen_0,,,,,,,,
/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v,1621940626,verilog,,/home/ubuntu/riscv_cpu_pipeline/riscv_cpu_pipeline.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,,dist_mem_gen_1,,,,,,,,
