ISim log file
Running: /DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/fifo_asynch_test_isim_par.exe -intstyle ise -gui -sdfmax /uut/=netgen/par/FIFO_asynch_tl_timesim.sdf -sdfroot /uut -tclbatch isim.cmd -wdb /DIST/home/peters/cam_repo/System_V1/FIFO_ASYNCH_embedded/fifo_asynch_test_isim_par.wdb 
ISim O.87xd (signature 0x8ddf5b5d)
This is a Full version of ISim.
INFO: SDF backannotation was successful with SDF file netgen/par/FIFO_asynch_tl_timesim.sdf, for root module /uut/.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# exit 0
