#include "qemu/osdep.h"
#include "hw/sysbus.h"
#include "hw/arm/arm.h"
#include "hw/devices.h"
#include "hw/ptimer.h"
#include "qemu/main-loop.h"

#define TYPE_CTR9_PIT "ctr9-pit"
#define CTR9_PIT(obj) \
    OBJECT_CHECK(ctr9_pit_state, (obj), TYPE_CTR9_PIT)

#define BASE_FREQ (67027964ll)

static const uint32_t prescaler_table[] = 
{
	1, 64, 256, 1024
};

typedef struct ctr9_timer_state ctr9_timer_state;

typedef struct ctr9_timer_state
{
	ptimer_state *ptimer;
	uint32_t limit;
	uint32_t prescale;
	uint32_t irq_enable;
	uint32_t start;
	uint32_t counter; // counter mode
	uint16_t counter_val;
	qemu_irq irq;
	
	ctr9_timer_state* next;
} ctr9_timer_state;

static void ctr9_timer_trigger(void *opaque)
{
	ctr9_timer_state *s = opaque;
	
	if(s->irq_enable)
		qemu_irq_raise(s->irq);

	ctr9_timer_state* n = s->next;
	if(n && n->counter && n->start)
	{
		if(n->counter_val == 0xFFFF)
			ctr9_timer_trigger(n);

		n->counter_val++;
	}
}

static void ctr9_timer_init(SysBusDevice *dev, ctr9_timer_state *s, ctr9_timer_state *n, uint32_t prescale)
{
	QEMUBH *bh;

	sysbus_init_irq(dev, &s->irq);
	s->prescale = prescale;
	s->counter = 0;
	s->irq_enable = 0;
	s->start = 0;
	s->next = n;
	
	bh = qemu_bh_new(ctr9_timer_trigger, s);
	s->ptimer = ptimer_init(bh, PTIMER_POLICY_DEFAULT);
	ptimer_set_limit(s->ptimer, 0xFFFF, 1);
}

typedef struct ctr9_pit_state
{
	SysBusDevice parent_obj;
	MemoryRegion iomem;
	
	ctr9_timer_state timers[4];
} ctr9_pit_state;

static uint16_t ctr9_pit_read_cnt(ctr9_timer_state* t)
{
	return t->prescale | (t->counter << 2) | (t->irq_enable << 6) | (t->start << 7);
}

static uint64_t ctr9_pit_read(void* opaque, hwaddr offset, unsigned size)
{
	ctr9_pit_state* s = (ctr9_pit_state*)opaque;
	
	uint64_t res = 0;
	int timer_id = offset >> 2;

	ctr9_timer_state* t = &s->timers[timer_id];
	if(((offset & 2) == 2) && size <= 2)
	{
		res = ctr9_pit_read_cnt(t);
	}
	else
	{
		// REG_TIMER_VAL
		if(t->counter)
			res = t->counter_val;
		else
			res = 0xFFFF - ptimer_get_count(t->ptimer);
		
		if(size == 4)
			res |= ctr9_pit_read_cnt(t) << 16;
	}

	return res;
}

static void ctr9_pit_write_cnt(ctr9_timer_state* t, uint16_t value)
{
	// REG_TIMER_CNT
	t->prescale = value & 3;
	t->counter = (value >> 2) & 1;
	t->irq_enable = (value >> 6) & 1;
	
	if((value >> 7) & 1)
	{
		t->start = 1;
		
		if(t->counter)
		{
			ptimer_stop(t->ptimer);
		}
		else
		{
			ptimer_set_freq(t->ptimer, BASE_FREQ / prescaler_table[t->prescale]);
			ptimer_run(t->ptimer, 0);
		}
	}
	else
	{
		t->start = 0;
		ptimer_stop(t->ptimer);
	}
}

static void ctr9_pit_write(void *opaque, hwaddr offset, uint64_t value, unsigned size)
{
	ctr9_pit_state* s = (ctr9_pit_state*)opaque;
	
	int timer_id = offset >> 2;
	ctr9_timer_state* t = &s->timers[timer_id];
	if(((offset & 2) == 2) && size <= 2)
	{
		ctr9_pit_write_cnt(t, value);
	}
	else
	{
		// REG_TIMER_VAL
		t->counter_val = value & 0xFFFF;
		ptimer_set_count(t->ptimer, 0xFFFF - (value & 0xFFFF));
		
		if(size == 4)
			ctr9_pit_write_cnt(t, value >> 16);
	}
}

static void ctr9_pit_reset(DeviceState *d)
{
	ctr9_pit_state *s = CTR9_PIT(d);

	int i;
	for(i = 0; i < 4; i++)
	{
		ptimer_stop(s->timers[i].ptimer);
		s->timers[i].limit = 0;
	}
}

static const MemoryRegionOps ctr9_pit_ops =
{
	.read = ctr9_pit_read,
	.write = ctr9_pit_write,
	.endianness = DEVICE_NATIVE_ENDIAN,
};

static int ctr9_pit_init(SysBusDevice *sbd)
{
	DeviceState *dev = DEVICE(sbd);
	ctr9_pit_state *s = CTR9_PIT(dev);
	
	int i;
	for(i = 0; i < 4; i++)
	{
		ctr9_timer_init(sbd, &s->timers[i], &s->timers[(i + 1) % 4], 1);
	}

	memory_region_init_io(&s->iomem, OBJECT(s), &ctr9_pit_ops, s, "ctr9-pit", 0x10);
	sysbus_init_mmio(sbd, &s->iomem);

	return 0;
}

static const VMStateDescription ctr9_pit_vmsd = {
	.name = "ctr9-pit",
	.version_id = 1,
	.minimum_version_id = 1,
	.fields = (VMStateField[]) {
		VMSTATE_END_OF_LIST()
	}
};

static void ctr9_pit_class_init(ObjectClass *klass, void *data)
{
	DeviceClass *dc = DEVICE_CLASS(klass);
	SysBusDeviceClass *k = SYS_BUS_DEVICE_CLASS(klass);

	k->init = ctr9_pit_init;
	dc->reset = ctr9_pit_reset;
	dc->vmsd = &ctr9_pit_vmsd;
}

static const TypeInfo ctr9_pit_info = {
	.name          = TYPE_CTR9_PIT,
	.parent        = TYPE_SYS_BUS_DEVICE,
	.instance_size = sizeof(ctr9_pit_state),
	.class_init    = ctr9_pit_class_init,
};

static void ctr9_pit_register_types(void)
{
	type_register_static(&ctr9_pit_info);
}

type_init(ctr9_pit_register_types)
