INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/4 bit adder cum subtractor/4 bit adder cum subtractor.srcs/sources_1/new/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/4 bit adder cum subtractor/4 bit adder cum subtractor.srcs/sim_1/new/tb_acs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_acs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/4 bit adder cum subtractor/4 bit adder cum subtractor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
