# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/hdl/module.vhd" \
"../../../../project_1.srcs/sources_1/new/sevenseg.vhd" \
"../../../../project_1.srcs/sim_1/imports/hdl/tb_module.vhd" \

# Do not sort compile order
nosort
