{"name":"marlin-verilog-macro-builder","vers":"0.1.0","deps":[{"name":"marlin-verilator","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"1ae4d4e33fa2266b25b221e400f1a3415e5553a84c7b124d951cb5fc1767e98d","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-verilog-macro-builder","vers":"0.2.0","deps":[{"name":"marlin-verilator","req":"^0.2.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"c0cf2074abc673ee2d0ae76a8fe2555d164bb49e8abd02fc91eb22aeacc244ec","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-verilog-macro-builder","vers":"0.2.1","deps":[{"name":"marlin-verilator","req":"^0.2.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"01baaea963d60eb61977606e863e02170cb9eb9fb0afd5fbf8c70d6939fa3938","features":{},"yanked":false,"rust_version":"1.83"}
{"name":"marlin-verilog-macro-builder","vers":"0.3.0","deps":[{"name":"marlin-verilator","req":"^0.3.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"3ce340efe6e750888f15a1ed5ece57e929f36710bfd4ba74d5e02d34ee97ad04","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.3.1","deps":[{"name":"marlin-verilator","req":"^0.3.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"c4657413b14dd4652bb39cc5e15d2ffc2480c69efec97ac87134d923adb07c07","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.3.2","deps":[{"name":"marlin-verilator","req":"^0.3.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"ef8bc1b0a235de53517613b76f19972516547cf79684726e9be45b15d8666244","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.3.3","deps":[{"name":"marlin-verilator","req":"^0.3.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"eb6bf62ebab0053ed6f4518d9393edf6a36d565b32ca3ddc3a7eedc5916087c5","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.3.4","deps":[{"name":"marlin-verilator","req":"^0.3.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"b129ee29a2680389a352cc9c6568fb52333705848420603cc16fc574609a6278","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.4.0","deps":[{"name":"marlin-verilator","req":"^0.4.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"862ac9f482f46ade81a26c6d789f8456eeb988e4dd95736437dbc4f47f0730a0","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.5.0","deps":[{"name":"marlin-verilator","req":"^0.5.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"8243f5a65e279ca0dce3e1f9fabb580e130af25a0b28c5fb95857eb10db07857","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.6.0","deps":[{"name":"marlin-verilator","req":"^0.6.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"68adfc825470f6bc0289b8e7d2b87e2b3c5f7b487e511781915798dca9fa8aec","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.6.1","deps":[{"name":"marlin-verilator","req":"^0.6.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"b7c974264e89c9dd07a1f8fd847c4362a01666e9ed7f6a766b9e14d4730bc6aa","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.6.2","deps":[{"name":"marlin-verilator","req":"^0.6.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"318ad63e4795709e9138f62055730eb39a2d3c034c419f6c5a410f4b5ef2df1f","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.7.0","deps":[{"name":"marlin-verilator","req":"^0.7.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"6f8e83ab7d65e3a290e6bf3954037186a3d5f15121b9393c007b073e1f8d0d80","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.7.1","deps":[{"name":"marlin-verilator","req":"^0.7.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"af6a85c76415e200054d2cc465d8e23b10c44e3ebd55aab5e2fa62e86c3be56b","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.7.2","deps":[{"name":"marlin-verilator","req":"^0.7.2","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"5e04c34006a389222ee6f55747aac2f2b010bb97672f0069e434fc34e388c2ce","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.8.0","deps":[{"name":"marlin-verilator","req":"^0.8.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"26e1f29752ce24ceebb346e38deea8f3509df88ec0efdb452c5f2a440b9ecae7","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.9.0","deps":[{"name":"marlin-verilator","req":"^0.9.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"5960956293f0cf8fc91c71a77ba51cc8b0a9ada59a13a1014e3a39a5d3a29c71","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.9.1","deps":[{"name":"marlin-verilator","req":"^0.9.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"fbdac215ef214206c94abba56065f64d8cc2503732c46ca906bb68834ad1175a","features":{},"yanked":false,"rust_version":"1.85"}
{"name":"marlin-verilog-macro-builder","vers":"0.10.0","deps":[{"name":"marlin-verilator","req":"^0.10.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"proc-macro2","req":"^1.0.93","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"quote","req":"^1.0.38","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"sv-parser","req":"^0.13.3","features":[],"optional":false,"default_features":false,"target":null,"kind":"normal"},{"name":"syn","req":"^2.0.96","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"9262fb8685f09046dec89f0d2e1bf6a9dd32db63f36ee14d59c7905746f7a6b0","features":{},"yanked":false,"rust_version":"1.85"}
