---
title: "RISC-V CPU"
excerpt: "Course MS108, an emulated RISCV32I CPU written in verilog.<br/><img src='https://user-images.githubusercontent.com/53085155/191782299-1bdb1309-1f78-4d2c-a303-60b4611c00ad.png' width='60%'>"
date: 2020-12-01
type: "Programming Project"
collection: projects
---

Course MS108, an emulated RISCV32I CPU written in verilog. Our final code could be loaded into a FPGA board to run real RISC-V programs.

In this project, we implemented a 5-pipelined CPU according to our own design. The whole structure can be shown as following:

![](https://user-images.githubusercontent.com/53085155/191782299-1bdb1309-1f78-4d2c-a303-60b4611c00ad.png)

![](https://user-images.githubusercontent.com/53085155/191782450-e06c2f06-aedf-4b64-b64e-4f7769fda898.png)

The tutorial repo is [here](https://github.com/ACMClassCourses/RISCV-CPU). 
And my code is [here](https://github.com/aik2mlj/RISC-V-CPU).

