
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/pa.fromHdl.tcl
# create_project -name project_10 -dir "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {counter04.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {to_1_2_10_100_1000Hz.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sele_patten.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sele_mode_clock.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {seldisplay7seg.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {patten_02.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {patten_01.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {joyplay.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {debouning_01.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter09.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter08_project.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter010.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {buttom_sw.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCD_TO_7segment.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {main.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top main $srcset
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/to_1_2_10_100_1000Hz.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/sele_patten.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/sele_mode_clock.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/seldisplay7seg.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/patten_02.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/patten_01.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/joyplay.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/debouning_01.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/counter09.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/counter08_project.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/counter010.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/buttom_sw.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/BCD_TO_7segment.vf" into library work
Analyzing Verilog file "C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/main.vf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/main.ucf]
Finished Parsing UCF File [C:/Users/KIRTTIPHOOM/Desktop/labdigi/project_10/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 35ab9f84
open_rtl_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 596.996 ; gain = 109.000
update_compile_order -fileset sim_1
startgroup
set_property package_pin P24 [get_ports {Ain[8]}]
endgroup
startgroup
set_property package_pin P22 [get_ports {Ain[7]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {Ain[6]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {Ain[5]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {Ain[4]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {Ain[3]}]
endgroup
startgroup
set_property package_pin P8 [get_ports {Ain[2]}]
endgroup
startgroup
set_property package_pin P6 [get_ports {Ain[1]}]
endgroup
startgroup
set_property package_pin P23 [get_ports {Ain[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P21 [get_ports {Ain[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P1 [get_ports {Bin[8]}]
endgroup
startgroup
set_property package_pin P142 [get_ports {Bin[7]}]
endgroup
startgroup
set_property package_pin P140 [get_ports {Bin[6]}]
endgroup
startgroup
set_property package_pin P138 [get_ports {Bin[5]}]
endgroup
startgroup
set_property package_pin P134 [get_ports {Bin[4]}]
endgroup
startgroup
set_property package_pin P132 [get_ports {Bin[3]}]
endgroup
startgroup
set_property package_pin P127 [get_ports {Bin[2]}]
endgroup
startgroup
set_property package_pin P124 [get_ports {Bin[1]}]
endgroup
startgroup
set_property package_pin P131 [get_ports {Bin[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P121 [get_ports {LED[8]}]
endgroup
startgroup
set_property package_pin P120 [get_ports {LED[7]}]
endgroup
startgroup
set_property package_pin P119 [get_ports {LED[6]}]
endgroup
startgroup
set_property package_pin P118 [get_ports {LED[5]}]
endgroup
startgroup
set_property package_pin P117 [get_ports {LED[4]}]
endgroup
startgroup
set_property package_pin P116 [get_ports {LED[3]}]
endgroup
startgroup
set_property package_pin P115 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin P114 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin P111 [get_ports {LED[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P45 [get_ports regame]
endgroup
save_constraints
startgroup
set_property package_pin P123 [get_ports osc]
endgroup
save_constraints
set_property package_pin "" [get_ports [list  Gout]]
startgroup
set_property package_pin P112 [get_ports {LED[0]}]
endgroup
startgroup
set_property package_pin P111 [get_ports Gout]
endgroup
save_constraints
startgroup
set_property package_pin P62 [get_ports sw1]
endgroup
startgroup
set_property package_pin P66 [get_ports sw0]
endgroup
startgroup
set_property package_pin P23 [get_ports Vout]
endgroup
save_constraints
startgroup
set_property package_pin P41 [get_ports a]
endgroup
startgroup
set_property package_pin P40 [get_ports b]
endgroup
startgroup
set_property package_pin P35 [get_ports c]
endgroup
startgroup
set_property package_pin P44 [get_ports com0]
endgroup
startgroup
set_property package_pin P43 [get_ports com1]
endgroup
startgroup
set_property package_pin P33 [get_ports com2]
endgroup
startgroup
set_property package_pin P30 [get_ports com3]
endgroup
startgroup
set_property package_pin P34 [get_ports d]
endgroup
startgroup
set_property package_pin P32 [get_ports e]
endgroup
startgroup
set_property package_pin P29 [get_ports f]
endgroup
startgroup
set_property package_pin P27 [get_ports g]
endgroup
startgroup
set_property package_pin P26 [get_ports Gout]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Dec 14 23:31:58 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
