;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP @-0, -5
	DAT <250, #-11
	DAT <250, #-11
	SPL -207, @-120
	ADD 30, 9
	SPL 0, <402
	CMP 300, 120
	CMP @121, 105
	CMP -7, <-122
	JMP -0, 900
	SUB -7, <-522
	ADD 30, 9
	CMP 300, 120
	CMP #720, <17
	SPL 0, <402
	SLT #270, 1
	SUB @-0, -5
	SPL 0, <402
	DJN 0, <402
	DJN 0, <402
	SPL 0, <402
	SPL 0, <402
	DJN 0, <402
	ADD 3, 21
	DJN 0, <402
	SUB @-127, 100
	DJN 0, <402
	ADD 3, 21
	JMZ -205, @-170
	SPL 70, #-12
	ADD #270, 1
	SLT @3, 0
	SUB #270, 1
	DAT #30, #9
	SPL 37, 99
	SUB -207, <-120
	SPL @300, 90
	DJN 0, <402
	ADD 210, 50
	MOV -1, <-20
	ADD 3, 21
	MOV -4, <-20
	SPL @300, 91
	SPL 70, #-12
	ADD 3, 21
	ADD 3, 21
	MOV -4, <-20
	MOV -4, <-20
	DAT <250, #-11
	SPL -207, @-120
	ADD 30, 509
	SPL 0, <402
	CMP 300, 120
