<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>'linalg' Dialect - MLIR</title><meta name=description content="Multi-Level IR Compiler Framework"><meta name=generator content="Hugo 0.80.0"><link href=https://mlir.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://mlir.llvm.org/docs/Dialects/Linalg/><link rel=stylesheet href=https://mlir.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script><link rel=stylesheet href=https://mlir.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script><script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script><script src=https://mlir.llvm.org/js/bundle.js></script><script type=text/javascript src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script><script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><link rel=apple-touch-icon sizes=180x180 href="/apple-touch-icon.png?v=1"><link rel=icon type=image/png sizes=32x32 href="/favicon-32x32.png?v=1"><link rel=icon type=image/png sizes=16x16 href="/favicon-16x16.png?v=1"><link rel=manifest href="/site.webmanifest?v=1"><link rel=mask-icon href="/safari-pinned-tab.svg?v=1" color=#3775e0><link rel="shortcut icon" href="/favicon.ico?v=1"><meta name=msapplication-TileColor content="#2d89ef"><meta name=theme-color content="#ffffff"><link rel=icon href=/favicon.svg type=image/svg+xml sizes=any><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://mlir.llvm.org//mlir-logo.png width=40px align=absmiddle>
MLIR</div></h1><p class=description>Multi-Level IR Compiler Framework</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/mlir/31>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li><a href=/getting_started/Debugging/>Debugging Tips</a></li><li><a href=/getting_started/Faq/>FAQ</a></li><li class=parent><a href=https://github.com/llvm/llvm-project/tree/main/mlir>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/llvm-project/tree/main/mlir>GitHub</a></li></ul></li><li><a href="https://bugs.llvm.org/buglist.cgi?bug_status=__open__&list_id=177877&order=changeddate%20DESC%2Cpriority%2Cbug_severity&product=MLIR&query_format=specific">Bugs</a></li><li><a href=https://github.com/llvm/mlir-www/tree/main/website/static/LogoAssets>Logo Assets</a></li><li><a href=https://www.youtube.com/MLIRCompiler>Youtube Channel</a></li></ul></nav></div><div class=content-container><main><h1>'linalg' Dialect</h1><p><nav id=TableOfContents><ul><li><a href=#rationale>Rationale</a></li><li><a href=#set-of-key-transformationsa-namekey_transformationsa>Set of Key Transformations<a name=key_transformations></a></a></li><li><a href=#high-level-description-of-linalg-opsa-namelinalg_opsa>High-Level Description of Linalg Ops<a name=linalg_ops></a></a><ul><li><a href=#payload-carrying-opsa-namepayload_opsa>Payload-Carrying Ops<a name=payload_ops></a></a></li><li><a href=#data-representation-viewsa-nameviewsa>Data Representation: Views<a name=views></a></a></li><li><a href=#metadata-opsa-namemetadata_opsa>Metadata Ops<a name=metadata_ops></a></a></li><li><a href=#named-payload-carrying-opsa-namenamed_opsa>Named Payload-Carrying Ops<a name=named_ops></a></a></li><li><a href=#named-payload-ops-specification>Named Payload Ops Specification</a></li><li><a href=#yaml-based-named-structured-opsa-nameyaml-gena>YAML Based Named Structured Ops<a name=yaml-gen></a></a></li></ul></li><li><a href=#open-issues-and-design-alternativesa-nameopen_issuesa>Open Issues and Design Alternatives<a name=open_issues></a></a></li><li><a href=#operations>Operations</a><ul><li><a href=#linalgbatch_matmul-mlirlinalgbatchmatmulop><code>linalg.batch_matmul</code> (::mlir::linalg::BatchMatmulOp)</a></li><li><a href=#linalgbatch_matvec-mlirlinalgbatchmatvecop><code>linalg.batch_matvec</code> (::mlir::linalg::BatchMatvecOp)</a></li><li><a href=#linalgconv_1d_nwc_wcf-mlirlinalgconv1dnwcwcfop><code>linalg.conv_1d_nwc_wcf</code> (::mlir::linalg::Conv1DNwcWcfOp)</a></li><li><a href=#linalgconv_1d-mlirlinalgconv1dop><code>linalg.conv_1d</code> (::mlir::linalg::Conv1DOp)</a></li><li><a href=#linalgconv_2d_nchw_fchw-mlirlinalgconv2dnchwfchwop><code>linalg.conv_2d_nchw_fchw</code> (::mlir::linalg::Conv2DNchwFchwOp)</a></li><li><a href=#linalgconv_2d_nhwc_hwcf-mlirlinalgconv2dnhwchwcfop><code>linalg.conv_2d_nhwc_hwcf</code> (::mlir::linalg::Conv2DNhwcHwcfOp)</a></li><li><a href=#linalgconv_2d_nhwc_hwcf_q-mlirlinalgconv2dnhwchwcfqop><code>linalg.conv_2d_nhwc_hwcf_q</code> (::mlir::linalg::Conv2DNhwcHwcfQOp)</a></li><li><a href=#linalgconv_2d-mlirlinalgconv2dop><code>linalg.conv_2d</code> (::mlir::linalg::Conv2DOp)</a></li><li><a href=#linalgconv_3d_ndhwc_dhwcf-mlirlinalgconv3dndhwcdhwcfop><code>linalg.conv_3d_ndhwc_dhwcf</code> (::mlir::linalg::Conv3DNdhwcDhwcfOp)</a></li><li><a href=#linalgconv_3d-mlirlinalgconv3dop><code>linalg.conv_3d</code> (::mlir::linalg::Conv3DOp)</a></li><li><a href=#linalgcopy-mlirlinalgcopyop><code>linalg.copy</code> (::mlir::linalg::CopyOp)</a></li><li><a href=#linalgdepthwise_conv_1d_nwc_wc-mlirlinalgdepthwiseconv1dnwcwcop><code>linalg.depthwise_conv_1d_nwc_wc</code> (::mlir::linalg::DepthwiseConv1DNwcWcOp)</a></li><li><a href=#linalgdepthwise_conv_2d_nhwc_hwc-mlirlinalgdepthwiseconv2dnhwchwcop><code>linalg.depthwise_conv_2d_nhwc_hwc</code> (::mlir::linalg::DepthwiseConv2DNhwcHwcOp)</a></li><li><a href=#linalgdepthwise_conv_2d_nhwc_hwc_q-mlirlinalgdepthwiseconv2dnhwchwcqop><code>linalg.depthwise_conv_2d_nhwc_hwc_q</code> (::mlir::linalg::DepthwiseConv2DNhwcHwcQOp)</a></li><li><a href=#linalgdepthwise_conv_2d_nhwc_hwcm-mlirlinalgdepthwiseconv2dnhwchwcmop><code>linalg.depthwise_conv_2d_nhwc_hwcm</code> (::mlir::linalg::DepthwiseConv2DNhwcHwcmOp)</a></li><li><a href=#linalgdepthwise_conv_2d_nhwc_hwcm_q-mlirlinalgdepthwiseconv2dnhwchwcmqop><code>linalg.depthwise_conv_2d_nhwc_hwcm_q</code> (::mlir::linalg::DepthwiseConv2DNhwcHwcmQOp)</a></li><li><a href=#linalgdot-mlirlinalgdotop><code>linalg.dot</code> (::mlir::linalg::DotOp)</a></li><li><a href=#linalgelemwise_binary-mlirlinalgelemwisebinaryop><code>linalg.elemwise_binary</code> (::mlir::linalg::ElemwiseBinaryOp)</a></li><li><a href=#linalgelemwise_unary-mlirlinalgelemwiseunaryop><code>linalg.elemwise_unary</code> (::mlir::linalg::ElemwiseUnaryOp)</a></li><li><a href=#linalgfill-mlirlinalgfillop><code>linalg.fill</code> (::mlir::linalg::FillOp)</a></li><li><a href=#linalgfill_rng_2d-mlirlinalgfillrng2dop><code>linalg.fill_rng_2d</code> (::mlir::linalg::FillRng2DOp)</a></li><li><a href=#linalggeneric-mlirlinalggenericop><code>linalg.generic</code> (::mlir::linalg::GenericOp)</a></li><li><a href=#linalgindex-mlirlinalgindexop><code>linalg.index</code> (::mlir::linalg::IndexOp)</a></li><li><a href=#linalginit_tensor-mlirlinalginittensorop><code>linalg.init_tensor</code> (::mlir::linalg::InitTensorOp)</a></li><li><a href=#linalgyield-mlirlinalgyieldop><code>linalg.yield</code> (::mlir::linalg::YieldOp)</a></li><li><a href=#linalgmatmul-mlirlinalgmatmulop><code>linalg.matmul</code> (::mlir::linalg::MatmulOp)</a></li><li><a href=#linalgmatmul_unsigned-mlirlinalgmatmulunsignedop><code>linalg.matmul_unsigned</code> (::mlir::linalg::MatmulUnsignedOp)</a></li><li><a href=#linalgmatvec-mlirlinalgmatvecop><code>linalg.matvec</code> (::mlir::linalg::MatvecOp)</a></li><li><a href=#linalgmmt4d-mlirlinalgmmt4dop><code>linalg.mmt4d</code> (::mlir::linalg::Mmt4DOp)</a></li><li><a href=#linalgpooling_nchw_max-mlirlinalgpoolingnchwmaxop><code>linalg.pooling_nchw_max</code> (::mlir::linalg::PoolingNchwMaxOp)</a></li><li><a href=#linalgpooling_nchw_sum-mlirlinalgpoolingnchwsumop><code>linalg.pooling_nchw_sum</code> (::mlir::linalg::PoolingNchwSumOp)</a></li><li><a href=#linalgpooling_ndhwc_max-mlirlinalgpoolingndhwcmaxop><code>linalg.pooling_ndhwc_max</code> (::mlir::linalg::PoolingNdhwcMaxOp)</a></li><li><a href=#linalgpooling_ndhwc_min-mlirlinalgpoolingndhwcminop><code>linalg.pooling_ndhwc_min</code> (::mlir::linalg::PoolingNdhwcMinOp)</a></li><li><a href=#linalgpooling_ndhwc_sum-mlirlinalgpoolingndhwcsumop><code>linalg.pooling_ndhwc_sum</code> (::mlir::linalg::PoolingNdhwcSumOp)</a></li><li><a href=#linalgpooling_nhwc_max-mlirlinalgpoolingnhwcmaxop><code>linalg.pooling_nhwc_max</code> (::mlir::linalg::PoolingNhwcMaxOp)</a></li><li><a href=#linalgpooling_nhwc_max_unsigned-mlirlinalgpoolingnhwcmaxunsignedop><code>linalg.pooling_nhwc_max_unsigned</code> (::mlir::linalg::PoolingNhwcMaxUnsignedOp)</a></li><li><a href=#linalgpooling_nhwc_min-mlirlinalgpoolingnhwcminop><code>linalg.pooling_nhwc_min</code> (::mlir::linalg::PoolingNhwcMinOp)</a></li><li><a href=#linalgpooling_nhwc_min_unsigned-mlirlinalgpoolingnhwcminunsignedop><code>linalg.pooling_nhwc_min_unsigned</code> (::mlir::linalg::PoolingNhwcMinUnsignedOp)</a></li><li><a href=#linalgpooling_nhwc_sum-mlirlinalgpoolingnhwcsumop><code>linalg.pooling_nhwc_sum</code> (::mlir::linalg::PoolingNhwcSumOp)</a></li><li><a href=#linalgquantized_batch_matmul-mlirlinalgquantizedbatchmatmulop><code>linalg.quantized_batch_matmul</code> (::mlir::linalg::QuantizedBatchMatmulOp)</a></li><li><a href=#linalgquantized_matmul-mlirlinalgquantizedmatmulop><code>linalg.quantized_matmul</code> (::mlir::linalg::QuantizedMatmulOp)</a></li><li><a href=#linalgvecmat-mlirlinalgvecmatop><code>linalg.vecmat</code> (::mlir::linalg::VecmatOp)</a></li></ul></li></ul></nav><h2 id=rationale>Rationale</h2><img width=90 align=left alt="MLIR Codegen Flow" src=https://user-images.githubusercontent.com/10148468/73613629-c5586580-45c5-11ea-94b7-074aeea94c7b.png><p>Linalg is designed to solve the High-level Hierarchical Optimization (HHO box)
in MLIR and to interoperate nicely within a <em>Mixture Of Expert Compilers</em>
environment (i.e. the <em>CGSel</em> box).</p><p>The
<a href=/docs/Rationale/RationaleLinalgDialect/>Rationale Document</a> goes into
significantly more design and architectural decision details.</p><h2 id=set-of-key-transformationsa-namekey_transformationsa>Set of Key Transformations<a name=key_transformations></a></h2><p>The following key transformations have been central to driving the design of
Linalg. They are all implemented in terms of the properties of the
<code>linalg.generic</code> OpInterface and avoid the pitfall of relying on hardcoded
one-off op knowledge.</p><p>The textual form description of these transformations is left for future work.
Still, it is useful to list the key transformations that are performed on the
Linalg IR and that have influenced its design:</p><ol><li>Progressive Buffer Allocation.</li><li>Parametric Tiling.</li><li>Promotion to Temporary Buffer in Fast Memory.</li><li>Tiled Producer-Consumer Fusion with Parametric Tile-And-Fuse.</li><li>Map to Parallel and Reduction Loops and Hardware.</li><li>Vectorization: Rewrite in Vector Form.</li><li>Lower to Loops (Affine, Generic, and Parallel).</li><li>Lower to Library Calls or Special Instructions, Intrinsics or ISA.</li><li>Partially Lower to Iterations Over a Finer-Grained Linalg Op.</li></ol><h2 id=high-level-description-of-linalg-opsa-namelinalg_opsa>High-Level Description of Linalg Ops<a name=linalg_ops></a></h2><p>Linalg takes at least some inspiration from all previously
<a href=/docs/Rationale/RationaleLinalgDialect/#prior-art>listed prior art</a>. The
design enables the definition of <em><strong>CustomOps</strong></em> with generic properties that
enable
<a href=#key_transformations>key transformations</a>, including lowering to scalar
load/store and other operations or to external library calls and intrinsics.</p><p>These ops can have <em><strong>either tensor or buffer</strong></em> as both input and output
operands. Output tensors operands serve the purpose of providing a unifying
abstraction and give a shape to the results. Output tensors can come in 2
flavors and are always associated with a corresponding op result:</p><ol><li><p>an &ldquo;init tensor&rdquo; output value which provides an initial value for a tensor
that is created by iteratively updating the result (also called &ldquo;destructive
updates&rdquo;). Such tensor is always materialized in some form. If enough fusion
occurs it may end up being materialized only as a register-level SSA value.
It is expected (but not required) that the destructive update pattern can be
rewritten as an inplace update on buffers.</p></li><li><p>a &ldquo;shape-only&rdquo; tensor output value whose underlying elements are not used in
the payload computation and only serves the purpose of carrying shape
information to lower levels of abstraction. In the future this will be
replaced by an appropriate shape type when it is available as a builtin type
(see the discourse discussion
<a href=https://llvm.discourse.group/t/linalg-and-shapes/2421>Linalg and Shapes</a>
for more details).</p></li></ol><h3 id=payload-carrying-opsa-namepayload_opsa>Payload-Carrying Ops<a name=payload_ops></a></h3><p>Linalg defines a payload carrying operation that implements the
<a href="https://docs.google.com/presentation/d/1P-j1GrH6Q5gLBjao0afQ-GfvcAeF-QU4GXXeSy0eJ9I/edit#slide=id.p">structured op</a>
abstraction on tensors and buffers. This <code>linalg.generic</code> operation can express
custom operations that optionally have <em>indexing semantics</em> (by accessing the
iteration indices using the <code>linalg.index</code> operation). The properties of
<code>linalg.generic</code> are the result of applying the guiding principles described in
the
<a href=/docs/Rationale/RationaleLinalgDialect/>Rationale Document</a>. They are
listed next, with a brief example and discussion for each.</p><h4 id=property-1-input-and-output-operands-define-the-iteration-spacea-nameprop1a>Property 1: Input and Output Operands Define The Iteration Space<a name=prop1></a></h4><p>A <code>linalg.generic</code> op fully <em>derives</em> the specification of its iteration space
from its operands. The property enforces that a localized IR element (the op)
<em>has</em> all the information needed to synthesize the control-flow required to
iterate over its operands, according to their type. This notion of IR
localization bears some resemblance to
<a href=http://icps.u-strasbg.fr/~bastoul/research/papers/GVBCPST06-IJPP.pdf>URUK</a>.</p><p>Consider the following fully specified <code>linalg.generic</code> example. Here, the first
operand is a <code>memref</code> of <code>f32</code> scalar elements that has an ordinary identity
layout, and the second one is a <code>memref</code> of 4-element vectors with a 2-strided,
1-offset layout.</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// File name: example1.mlir
</span><span class=c></span><span class=nv>#accesses</span> <span class=p>=</span> <span class=p>[</span>
  affine_map<span class=p>&lt;(</span>m<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>m<span class=p>)&gt;,</span>
  affine_map<span class=p>&lt;(</span>m<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>m<span class=p>)&gt;</span>
<span class=p>]</span>

<span class=nv>#attrs</span> <span class=p>=</span> <span class=p>{</span>
  <span class=nl>indexing_maps =</span> <span class=nv>#accesses</span><span class=p>,</span>
  <span class=nl>iterator_types =</span> <span class=p>[</span><span class=s>&#34;parallel&#34;</span><span class=p>]</span>
<span class=p>}</span>

<span class=c>// memory layouts
</span><span class=c></span><span class=nv>#identity</span> <span class=p>=</span> affine_map<span class=p>&lt;(</span>d0<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>d0<span class=p>)&gt;</span>

<span class=kt>func</span><span class=p>.</span><span class=kt>func</span> <span class=nf>@example</span><span class=p>(</span><span class=nv>%A</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#identity</span><span class=p>&gt;,</span>
              <span class=nv>%B</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;,</span> offset<span class=p>:</span> <span class=m>1</span><span class=p>,</span> strides<span class=p>:</span> <span class=p>[</span><span class=m>2</span><span class=p>]&gt;)</span> <span class=p>{</span>
  linalg<span class=p>.</span>generic <span class=nv>#attrs</span>
  ins<span class=p>(</span><span class=nv>%A</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#identity</span><span class=p>&gt;)</span>
  outs<span class=p>(</span><span class=nv>%B</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;,</span> offset<span class=p>:</span> <span class=m>1</span><span class=p>,</span> strides<span class=p>:</span> <span class=p>[</span><span class=m>2</span><span class=p>]&gt;)</span> <span class=p>{</span>
  <span class=nl>^bb0</span><span class=p>(</span><span class=nv>%a</span><span class=p>:</span> <span class=k>f32</span><span class=p>,</span> <span class=nv>%b</span><span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;):</span>
    <span class=nv>%c</span> <span class=p>=</span> <span class=s>&#34;some_compute&#34;</span><span class=p>(</span><span class=nv>%a</span><span class=p>,</span> <span class=nv>%b</span><span class=p>):</span> <span class=p>(</span><span class=k>f32</span><span class=p>,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;)</span>
    linalg<span class=p>.</span>yield <span class=nv>%c</span><span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
  <span class=p>}</span>
  <span class=kt>return</span>
<span class=p>}</span>
</code></pre></div><p>The property &ldquo;<em>Input and Output Operands Define The Iteration Space</em>&rdquo; is
materialized by a lowering into a form that will resemble:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Run: mlir-opt example1.mlir -allow-unregistered-dialect -convert-linalg-to-loops
</span><span class=c>// This converted representation is in the `scf` dialect.
</span><span class=c>// It&#39;s syntax can be found here: https://mlir.llvm.org/docs/Dialects/SCFDialect/
</span><span class=c></span><span class=nv>#map0</span> <span class=p>=</span> affine_map<span class=p>&lt;(</span>d0<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>d0 <span class=p>*</span> <span class=m>2</span> <span class=err>+</span> <span class=m>1</span><span class=p>)&gt;</span>

<span class=kt>func</span><span class=p>.</span><span class=kt>func</span> <span class=nf>@example</span><span class=p>(</span><span class=nv>%arg0</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=nv>%arg1</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=nv>#map0</span><span class=p>&gt;)</span> <span class=p>{</span>
  <span class=nv>%c0</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>0</span> <span class=p>:</span> <span class=k>index</span>
  <span class=nv>%c1</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>1</span> <span class=p>:</span> <span class=k>index</span>
  <span class=nv>%0</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>dim <span class=nv>%arg0</span><span class=p>,</span> <span class=nv>%c0</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=k>f32</span><span class=p>&gt;</span>
  scf<span class=p>.</span>for <span class=nv>%arg2</span> <span class=p>=</span> <span class=nv>%c0</span> to <span class=nv>%0</span> step <span class=nv>%c1</span> <span class=p>{</span>
    <span class=nv>%1</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>load <span class=nv>%arg0</span><span class=p>[</span><span class=nv>%arg2</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=k>f32</span><span class=p>&gt;</span>
    <span class=nv>%2</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>load <span class=nv>%arg1</span><span class=p>[</span><span class=nv>%arg2</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=nv>#map0</span><span class=p>&gt;</span>
    <span class=nv>%3</span> <span class=p>=</span> <span class=s>&#34;some_compute&#34;</span><span class=p>(</span><span class=nv>%1</span><span class=p>,</span> <span class=nv>%2</span><span class=p>)</span> <span class=p>:</span> <span class=p>(</span><span class=k>f32</span><span class=p>,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;)</span> <span class=p>-&gt;</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
    <span class=kt>memref</span><span class=p>.</span>store <span class=nv>%3</span><span class=p>,</span> <span class=nv>%arg1</span><span class=p>[</span><span class=nv>%arg2</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=nv>#map0</span><span class=p>&gt;</span>
  <span class=p>}</span>
  <span class=kt>return</span>
<span class=p>}</span>
</code></pre></div><p>The property participates in simplifying analyses and transformations. For
instance, it guarantees no out-of bounds access can occur by construction
(assuming dynamic operand dimensions agree with each other, which is the purpose
of the <code>assert</code> runtime check).</p><p>Before lowering to loop form, loop induction variables and iterators are
implicit (i.e. <em>not yet materialized</em>).</p><p>The main implications are that:</p><ol><li><p>The semantics of the ops are <em>restricted to operate on structured data
types</em>, on which we can define an iterator.</p></li><li><p>This does not model arbitrary code with side-effects.</p></li></ol><p>We do not think these are serious limitations in practice because MLIR is all
about mixing different levels of abstractions in the same IR. As long as Linalg
can progressively lower to the next level of abstraction, it can also be just
bypassed for things that do not fit.</p><p>At the same time, conditioning op semantics on structured data types is a very
promising path towards extensibility to non-dense tensors as experience with
LIFT abstractions for
<a href=https://www.lift-project.org/publications/2016/harries16sparse.pdf>sparse</a> and
<a href=https://www.lift-project.org/publications/2019/pizzuti19positiondependentarrays.pdf>position-dependent arrays</a>,
as well as
<a href=http://tensor-compiler.org/>TACO</a>, has shown.</p><h4 id=property-2-reversible-mappings-between-control-and-data-structuresa-nameprop2a>Property 2: Reversible Mappings Between Control and Data Structures<a name=prop2></a></h4><p>A <code>linalg.generic</code> <em>defines</em> the mapping between the iteration space (i.e. the
loops) and the data.</p><p>Consider the following fully specified <code>linalg.generic</code> example. Here, the first
<code>memref</code> is a 2-strided one on both of its dimensions, and the second <code>memref</code>
uses an identity layout.</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// File name: example2.mlir
</span><span class=c></span><span class=nv>#indexing_maps</span> <span class=p>=</span> <span class=p>[</span>
  affine_map<span class=p>&lt;(</span>i<span class=p>,</span> j<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>j<span class=p>,</span> i<span class=p>)&gt;,</span>
  affine_map<span class=p>&lt;(</span>i<span class=p>,</span> j<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>j<span class=p>)&gt;</span>
<span class=p>]</span>

<span class=nv>#attrs</span> <span class=p>=</span> <span class=p>{</span>
  <span class=nl>indexing_maps =</span> <span class=nv>#indexing_maps</span><span class=p>,</span>
  <span class=nl>iterator_types =</span> <span class=p>[</span><span class=s>&#34;parallel&#34;</span><span class=p>,</span> <span class=s>&#34;parallel&#34;</span><span class=p>]</span>
<span class=p>}</span>

<span class=kt>func</span><span class=p>.</span><span class=kt>func</span> <span class=nf>@example</span><span class=p>(</span><span class=nv>%A</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>8x?x</span><span class=k>f32</span><span class=p>,</span> offset<span class=p>:</span> <span class=m>0</span><span class=p>,</span> strides<span class=p>:</span> <span class=p>[</span><span class=m>2</span><span class=p>,</span> <span class=m>2</span><span class=p>]&gt;,</span>
              <span class=nv>%B</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;&gt;)</span> <span class=p>{</span>
  linalg<span class=p>.</span>generic <span class=nv>#attrs</span>
  ins<span class=p>(</span><span class=nv>%A</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>8x?x</span><span class=k>f32</span><span class=p>,</span> offset<span class=p>:</span> <span class=m>0</span><span class=p>,</span> strides<span class=p>:</span> <span class=p>[</span><span class=m>2</span><span class=p>,</span> <span class=m>2</span><span class=p>]&gt;)</span>
  outs<span class=p>(</span><span class=nv>%B</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;&gt;)</span> <span class=p>{</span>
  <span class=nl>^bb0</span><span class=p>(</span><span class=nv>%a</span><span class=p>:</span> <span class=k>f32</span><span class=p>,</span> <span class=nv>%b</span><span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;):</span>
    <span class=nv>%c</span> <span class=p>=</span> <span class=s>&#34;some_compute&#34;</span><span class=p>(</span><span class=nv>%a</span><span class=p>,</span> <span class=nv>%b</span><span class=p>):</span> <span class=p>(</span><span class=k>f32</span><span class=p>,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;)</span> <span class=p>-&gt;</span> <span class=p>(</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;)</span>
    linalg<span class=p>.</span>yield <span class=nv>%c</span><span class=p>:</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
  <span class=p>}</span>
  <span class=kt>return</span>
<span class=p>}</span>
</code></pre></div><p>The property &ldquo;<em>Reversible Mappings Between Control and Data Structures</em>&rdquo; is
materialized by a lowering into a form that will resemble:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Run: mlir-opt example2.mlir -allow-unregistered-dialect -convert-linalg-to-loops
</span><span class=c></span><span class=nv>#map0</span> <span class=p>=</span> affine_map<span class=p>&lt;(</span>d0<span class=p>,</span> d1<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>d0 <span class=p>*</span> <span class=m>2</span> <span class=err>+</span> d1 <span class=p>*</span> <span class=m>2</span><span class=p>)&gt;</span>

<span class=kt>func</span><span class=p>.</span><span class=kt>func</span> <span class=nf>@example</span><span class=p>(</span><span class=nv>%arg0</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>8x?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#map0</span><span class=p>&gt;,</span> <span class=nv>%arg1</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;&gt;)</span> <span class=p>{</span>
  <span class=nv>%c8</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>8</span> <span class=p>:</span> <span class=k>index</span>
  <span class=nv>%c0</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>0</span> <span class=p>:</span> <span class=k>index</span>
  <span class=nv>%c1</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>1</span> <span class=p>:</span> <span class=k>index</span>
  <span class=nv>%0</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>dim <span class=nv>%arg0</span><span class=p>,</span> <span class=nv>%c1</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>8x?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#map0</span><span class=p>&gt;</span>
  scf<span class=p>.</span>for <span class=nv>%arg2</span> <span class=p>=</span> <span class=nv>%c0</span> to <span class=nv>%0</span> step <span class=nv>%c1</span> <span class=p>{</span>
    scf<span class=p>.</span>for <span class=nv>%arg3</span> <span class=p>=</span> <span class=nv>%c0</span> to <span class=nv>%c8</span> step <span class=nv>%c1</span> <span class=p>{</span>
      <span class=nv>%1</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>load <span class=nv>%arg0</span><span class=p>[</span><span class=nv>%arg3</span><span class=p>,</span> <span class=nv>%arg2</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>8x?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#map0</span><span class=p>&gt;</span>
      <span class=nv>%2</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>load <span class=nv>%arg1</span><span class=p>[</span><span class=nv>%arg3</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;&gt;</span>
      <span class=nv>%3</span> <span class=p>=</span> <span class=s>&#34;some_compute&#34;</span><span class=p>(</span><span class=nv>%1</span><span class=p>,</span> <span class=nv>%2</span><span class=p>)</span> <span class=p>:</span> <span class=p>(</span><span class=k>f32</span><span class=p>,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;)</span> <span class=p>-&gt;</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;</span>
      <span class=kt>memref</span><span class=p>.</span>store <span class=nv>%3</span><span class=p>,</span> <span class=nv>%arg1</span><span class=p>[</span><span class=nv>%arg3</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>4x</span><span class=k>f32</span><span class=p>&gt;&gt;</span>
    <span class=p>}</span>
  <span class=p>}</span>
  <span class=kt>return</span>
<span class=p>}</span>
</code></pre></div><p>This mapping needs to be reversible because we want to be able to go back and
forth between the two and answer questions such as:</p><ul><li>Given a subset of the iteration space, what subset of data does it read and
write?</li><li>Given a subset of data read or written, what subset of the iteration space
is responsible for this read or write?</li></ul><p>Answering these <code>2</code> questions is one of the main analyses that Linalg uses to
implement transformations such as tiling, tiled producer-consumer fusion, and
promotion to temporary buffers in fast memory.</p><p>In the current implementation, <code>linalg.generic</code> uses a list of
<a href=https://mlir.llvm.org/docs/LangRef/#affinemap-attribute>AffineMaps</a> (see the
<code>#indexing_maps</code> attribute in the previous examples). This is a pragmatic
short-term solution, but in the longer term note that this property could be
even evaluated dynamically, similarly to inspector-executor algorithms.</p><h4 id=property-3-the-type-of-iterators-is-defined-explicitlya-nameprop3a>Property 3: The Type Of Iterators is Defined Explicitly<a name=prop3></a></h4><p>A <code>linalg.generic</code> op fully <em>declares</em> the type of its iterators. This
information is used in transformations.</p><p>These properties are derived from established practice in the field and mirror
the properties from Ken Kennedy&rsquo;s
<a href=https://www.elsevier.com/books/optimizing-compilers-for-modern-architectures/allen/978-0-08-051324-9>Optimizing Compilers for Modern Architectures</a>.
The key idea of legality of loop transformations expressed by Kennedy is that
<em><strong>the lexicographic order of all dependence vectors must be preserved</strong></em>.</p><p>This can be better captured directly at the loop level thanks to specific
iterator types, among which: <em>parallel</em>, <em>reduction</em>, <em>partition</em>,
<em>permutable/monotonic</em>, <em>sequential</em>, <em>dependence distance</em>, &mldr;</p><p>These types are traditionally the result of complex dependence analyses and have
been referred to as &ldquo;<em>bands</em>&rdquo; in the polyhedral community (e.g. <em>parallel
bands</em>, <em>permutable bands</em>, etc, in
<a href=https://en.wikipedia.org/wiki/Integer_set_library>ISL</a> schedule tree
parlance).</p><p>Specifying the information declaratively in a <code>linalg.generic</code> allows conveying
properties that may be hard (or even impossible) to derive from lower-level
information. These properties can be brought all the way to the moment when they
are useful for transformations, used and then discarded.</p><p>Additionally, these properties may also be viewed as a contract that the
frontend/user guarantees and that the compiler may take advantage of. The common
example is the use of data-dependent reduction semantics for specifying
histogram computations. If the frontend has additional knowledge that proper
atomic operations are available, it may be better to specify parallel semantics
and use the special atomic in the computation region.</p><p>At this time, Linalg only has an explicit use for <em>parallel</em> and <em>reduction</em>
loops but previous experience shows that the abstraction generalizes.</p><h4 id=property-4-the-compute-payload-is-specified-with-a-regiona-nameprop4a>Property 4: The Compute Payload is Specified With a Region<a name=prop4></a></h4><p>A <code>linalg.generic</code> op has a compute payload that is fully generic thanks to the
use of
<a href=https://github.com/llvm/llvm-project/blob/58265ad42a90ae8905be6a447cb42e53529a54a0/mlir/docs/LangRef.md#regions>Regions</a>.</p><p>The region takes as arguments the scalar elemental types of the tensor or buffer
operands of the <code>linalg.generic</code>. For flexibility and ability to match library
calls, additional special values may be passed. For instance, a <code>linalg.fill</code>
operation takes a buffer and an additional scalar value.</p><p>At this time there are no additional restrictions to the region semantics. This
is meant to allow the exploration of various design tradeoffs at the
intersection of regions and iterator types. In particular, the frontend is
responsible for the semantics of iterator types to correspond to the operations
inside the region: the region can capture buffers arbitrarily and write into
them. If this conflicts with some parallel iterator requirement, this is
undefined behavior.</p><p>Previous examples already elaborate compute payloads with an unregistered
function <code>"some_compute"</code>. The following code snippet shows what the result will
be when using a concrete operation <code>addf</code>:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// File name: example3.mlir
</span><span class=c></span><span class=nv>#map</span> <span class=p>=</span> affine_map<span class=p>&lt;(</span>i<span class=p>,</span> j<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>i<span class=p>,</span> j<span class=p>)&gt;</span>

<span class=nv>#attrs</span> <span class=p>=</span> <span class=p>{</span>
  <span class=nl>indexing_maps =</span> <span class=p>[</span><span class=nv>#map</span><span class=p>,</span> <span class=nv>#map</span><span class=p>,</span> <span class=nv>#map</span><span class=p>],</span>
  <span class=nl>iterator_types =</span> <span class=p>[</span><span class=s>&#34;parallel&#34;</span><span class=p>,</span> <span class=s>&#34;parallel&#34;</span><span class=p>]</span>
<span class=p>}</span>

<span class=kt>func</span><span class=p>.</span><span class=kt>func</span> <span class=nf>@example</span><span class=p>(</span><span class=nv>%A</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=nv>%B</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=nv>%C</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;)</span> <span class=p>{</span>
  linalg<span class=p>.</span>generic <span class=nv>#attrs</span>
  ins<span class=p>(</span><span class=nv>%A</span><span class=p>,</span> <span class=nv>%B</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;)</span>
  outs<span class=p>(</span><span class=nv>%C</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;)</span> <span class=p>{</span>
    <span class=nl>^bb0</span><span class=p>(</span><span class=nv>%a</span><span class=p>:</span> <span class=k>f32</span><span class=p>,</span> <span class=nv>%b</span><span class=p>:</span> <span class=k>f32</span><span class=p>,</span> <span class=nv>%c</span><span class=p>:</span> <span class=k>f32</span><span class=p>):</span>
      <span class=nv>%d</span> <span class=p>=</span> arith<span class=p>.</span>addf <span class=nv>%a</span><span class=p>,</span> <span class=nv>%b</span> <span class=p>:</span> <span class=k>f32</span>
      linalg<span class=p>.</span>yield <span class=nv>%d</span> <span class=p>:</span> <span class=k>f32</span>
  <span class=p>}</span>

  <span class=kt>return</span>
<span class=p>}</span>
</code></pre></div><p>This function basically element-wise adds up two matrices (<code>%A</code> and <code>%B</code>) and
stores the result into another one (<code>%C</code>).</p><p>The property &ldquo;<em>The Compute Payload is Specified With a Region</em>&rdquo; is materialized
by a lowering into a form that will resemble:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=kt>func</span><span class=p>.</span><span class=kt>func</span> <span class=nf>@example</span><span class=p>(</span><span class=nv>%arg0</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=nv>%arg1</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=nv>%arg2</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;)</span> <span class=p>{</span>
  <span class=nv>%c0</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>0</span> <span class=p>:</span> <span class=k>index</span>
  <span class=nv>%c1</span> <span class=p>=</span> arith<span class=p>.</span><span class=kt>constant</span> <span class=m>1</span> <span class=p>:</span> <span class=k>index</span>
  <span class=nv>%0</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>dim <span class=nv>%arg0</span><span class=p>,</span> <span class=nv>%c0</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;</span>
  <span class=nv>%1</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>dim <span class=nv>%arg0</span><span class=p>,</span> <span class=nv>%c1</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;</span>
  scf<span class=p>.</span>for <span class=nv>%arg3</span> <span class=p>=</span> <span class=nv>%c0</span> to <span class=nv>%0</span> step <span class=nv>%c1</span> <span class=p>{</span>
    scf<span class=p>.</span>for <span class=nv>%arg4</span> <span class=p>=</span> <span class=nv>%c0</span> to <span class=nv>%1</span> step <span class=nv>%c1</span> <span class=p>{</span>
      <span class=nv>%2</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>load <span class=nv>%arg0</span><span class=p>[</span><span class=nv>%arg3</span><span class=p>,</span> <span class=nv>%arg4</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;</span>
      <span class=nv>%3</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>load <span class=nv>%arg1</span><span class=p>[</span><span class=nv>%arg3</span><span class=p>,</span> <span class=nv>%arg4</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;</span>
      <span class=nv>%4</span> <span class=p>=</span> arith<span class=p>.</span>addf <span class=nv>%2</span><span class=p>,</span> <span class=nv>%3</span> <span class=p>:</span> <span class=k>f32</span>
      <span class=kt>memref</span><span class=p>.</span>store <span class=nv>%4</span><span class=p>,</span> <span class=nv>%arg2</span><span class=p>[</span><span class=nv>%arg3</span><span class=p>,</span> <span class=nv>%arg4</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;</span>
    <span class=p>}</span>
  <span class=p>}</span>
  <span class=kt>return</span>
<span class=p>}</span>
</code></pre></div><p>In the process of lowering to loops and lower-level constructs, similar
requirements are encountered, as are discussed in the
<a href=https://llvm.discourse.group/t/introduce-std-inlined-call-op-proposal/282/2>inlined call op proposal</a>.
We expect to be able to reuse the common lower-level infrastructure provided it
evolves to support both region arguments and captures.</p><h4 id=property-5-may-map-to-an-external-library-calla-nameprop5a>Property 5: May Map To an External Library Call<a name=prop5></a></h4><p>A <code>linalg.generic</code> op may map to an external library call by specifying a
<code>SymbolAttr</code>. At this level of abstraction, the important glue is the ability to
perform transformations that preserve the structure necessary to <em><strong>call the
external library after different transformations have been applied</strong></em>.</p><p>This involves considerations related to preservation of op semantics and
integration at the ABI level. Regardless of whether one wants to use external
library calls or a custom ISA, the problem for codegen is similar: preservation
of a fixed granularity.</p><p>Consider the following example that adds an additional attribute
<code>library_call="pointwise_add"</code> that specifies the name of an external library
call we intend to use:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// File name: example4.mlir
</span><span class=c></span><span class=nv>#indexing_maps</span> <span class=p>=</span> <span class=p>[</span>
  affine_map<span class=p>&lt;(</span>i<span class=p>,</span> j<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>i<span class=p>,</span> j<span class=p>)&gt;,</span>
  affine_map<span class=p>&lt;(</span>i<span class=p>,</span> j<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>i<span class=p>,</span> j<span class=p>)&gt;,</span>
  affine_map<span class=p>&lt;(</span>i<span class=p>,</span> j<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>i<span class=p>,</span> j<span class=p>)&gt;</span>
<span class=p>]</span>

<span class=nv>#attrs</span> <span class=p>=</span> <span class=p>{</span>
  <span class=nl>indexing_maps =</span> <span class=nv>#indexing_maps</span><span class=p>,</span>
  <span class=nl>iterator_types =</span> <span class=p>[</span><span class=s>&#34;parallel&#34;</span><span class=p>,</span> <span class=s>&#34;parallel&#34;</span><span class=p>],</span>
  <span class=nl>library_call =</span> <span class=s>&#34;pointwise_add&#34;</span>
<span class=p>}</span>

<span class=kt>func</span><span class=p>.</span><span class=kt>func</span> <span class=nf>@example</span><span class=p>(</span><span class=nv>%A</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=nv>%B</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=nv>%C</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;)</span> <span class=p>{</span>
  linalg<span class=p>.</span>generic <span class=nv>#attrs</span>
  ins<span class=p>(</span><span class=nv>%A</span><span class=p>,</span> <span class=nv>%B</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;)</span>
  outs<span class=p>(</span><span class=nv>%C</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;)</span> <span class=p>{</span>
  <span class=nl>^bb0</span><span class=p>(</span><span class=nv>%a</span><span class=p>:</span> <span class=k>f32</span><span class=p>,</span> <span class=nv>%b</span><span class=p>:</span> <span class=k>f32</span><span class=p>,</span> <span class=nv>%c</span><span class=p>:</span> <span class=k>f32</span><span class=p>):</span>
    <span class=nv>%d</span> <span class=p>=</span> arith<span class=p>.</span>addf <span class=nv>%a</span><span class=p>,</span> <span class=nv>%b</span> <span class=p>:</span> <span class=k>f32</span>
    linalg<span class=p>.</span>yield <span class=nv>%d</span> <span class=p>:</span> <span class=k>f32</span>
  <span class=p>}</span>
  <span class=kt>return</span>
<span class=p>}</span>
</code></pre></div><p>The property &ldquo;<em>Map To an External Library Call</em>&rdquo; is materialized by a lowering
into a form that will resemble:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Run: mlir-opt example4.mlir -convert-linalg-to-std
</span><span class=c></span>
<span class=nv>#map0</span> <span class=p>=</span> affine_map<span class=p>&lt;(</span>d0<span class=p>,</span> d1<span class=p>)[</span>s0<span class=p>,</span> s1<span class=p>,</span> s2<span class=p>]</span> <span class=p>-&gt;</span> <span class=p>(</span>d0 <span class=p>*</span> s1 <span class=err>+</span> s0 <span class=err>+</span> d1 <span class=p>*</span> s2<span class=p>)&gt;</span>

<span class=kt>func</span><span class=p>.</span><span class=kt>func</span> <span class=nf>@example</span><span class=p>(</span><span class=nv>%arg0</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=nv>%arg1</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=nv>%arg2</span><span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;)</span> <span class=p>{</span>
  <span class=nv>%0</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>cast <span class=nv>%arg0</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;</span> to <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#map0</span><span class=p>&gt;</span>
  <span class=nv>%1</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>cast <span class=nv>%arg1</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;</span> to <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#map0</span><span class=p>&gt;</span>
  <span class=nv>%2</span> <span class=p>=</span> <span class=kt>memref</span><span class=p>.</span>cast <span class=nv>%arg2</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;</span> to <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#map0</span><span class=p>&gt;</span>
  call <span class=nf>@pointwise_add</span><span class=p>(</span><span class=nv>%0</span><span class=p>,</span> <span class=nv>%1</span><span class=p>,</span> <span class=nv>%2</span><span class=p>)</span> <span class=p>:</span> <span class=p>(</span><span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#map0</span><span class=p>&gt;,</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#map0</span><span class=p>&gt;,</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#map0</span><span class=p>&gt;)</span> <span class=p>-&gt;</span> <span class=p>()</span>
  <span class=kt>return</span>
<span class=p>}</span>
<span class=kt>func</span><span class=p>.</span><span class=kt>func</span> <span class=nf>@pointwise_add</span><span class=p>(</span><span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#map0</span><span class=p>&gt;,</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#map0</span><span class=p>&gt;,</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> <span class=nv>#map0</span><span class=p>&gt;)</span> attributes <span class=p>{</span>llvm<span class=p>.</span>emit_c_interface<span class=p>}</span>
</code></pre></div><p>Which, after lowering to LLVM resembles:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=c>// Run: mlir-opt example4.mlir -convert-linalg-to-std | mlir-opt -convert-func-to-llvm
</span><span class=c>// Some generated code are omitted here.
</span><span class=c></span><span class=kt>func</span><span class=p>.</span><span class=kt>func</span> <span class=nf>@example</span><span class=p>(</span><span class=nv>%arg0</span><span class=p>:</span> <span class=p>!</span>llvm<span class=p>&lt;</span><span class=s>&#34;float*&#34;</span><span class=p>&gt;,</span> <span class=p>...)</span> <span class=p>{</span>
  <span class=p>...</span>
  llvm<span class=p>.</span>call <span class=nf>@pointwise_add</span><span class=p>(...)</span> <span class=p>:</span> <span class=p>(!</span>llvm<span class=p>&lt;</span><span class=s>&#34;float*&#34;</span><span class=p>&gt;,</span> <span class=p>...)</span> <span class=p>-&gt;</span> <span class=p>()</span>
  <span class=kt>return</span>
<span class=p>}</span>

llvm<span class=p>.</span><span class=kt>func</span> <span class=nf>@pointwise_add</span><span class=p>(</span><span class=nv>%arg0</span><span class=p>:</span> <span class=p>!</span>llvm<span class=p>&lt;</span><span class=s>&#34;float*&#34;</span><span class=p>&gt;,</span> <span class=p>...)</span> attributes <span class=p>{</span>llvm<span class=p>.</span>emit_c_interface<span class=p>}</span> <span class=p>{</span>
  <span class=p>...</span>
  llvm<span class=p>.</span>call <span class=nf>@_mlir_ciface_pointwise_add</span><span class=p>(</span><span class=nv>%9</span><span class=p>,</span> <span class=nv>%19</span><span class=p>,</span> <span class=nv>%29</span><span class=p>)</span> <span class=p>:</span> <span class=p>(!</span>llvm<span class=p>.</span><span class=s>&#34;{ float*, float*, i64, [2 x i64], [2 x i64] }*&#34;</span><span class=p>&gt;,</span> <span class=p>!</span>llvm<span class=p>&lt;</span><span class=s>&#34;{ f32*, f32*, i64, [2 x i64], [2 x i64] }*&#34;</span><span class=p>&gt;,</span> <span class=p>!</span>llvm<span class=p>&lt;</span><span class=s>&#34;{ float*, float*, i64, [2 x i64], [2 x i64] }
</span><span class=s>*&#34;</span><span class=p>&gt;)</span> <span class=p>-&gt;</span> <span class=p>()</span>
  llvm<span class=p>.</span><span class=kt>return</span>
<span class=p>}</span>
llvm<span class=p>.</span><span class=kt>func</span> <span class=nf>@_mlir_ciface_pointwise_add</span><span class=p>(!</span>llvm<span class=p>.</span><span class=s>&#34;{ float*, float*, i64, [2 x i64], [2 x i64] }*&#34;</span><span class=p>&gt;,</span> <span class=p>!</span>llvm<span class=p>&lt;</span><span class=s>&#34;{ f32*, f32*, i64, [2 x i64], [2 x i64] }*&#34;</span><span class=p>&gt;,</span> <span class=p>!</span>llvm<span class=p>&lt;</span><span class=s>&#34;{ f32*, f32*, i64, [2 x i64], [2 x i64] }*&#34;</span><span class=p>&gt;)</span> attributes <span class=p>{</span>llvm<span class=p>.</span>emit_c_interface<span class=p>}</span>
</code></pre></div><h5 id=convention-for-external-library-interoperability>Convention For External Library Interoperability</h5><p>The <code>linalg</code> dialect adopts a convention that is similar to <code>BLAS</code> when
offloading operations to fast library implementations: pass a non-owning pointer
to input and output data with additional metadata. This convention is also found
in libraries such as <code>MKL</code>, <code>OpenBLAS</code>, <code>BLIS</code>, <code>cuBLAS</code>, <code>cuDNN</code>, etc.. and
more generally at interface points across language boundaries (e.g. C++ /
Python).</p><p>Generally, <code>linalg</code> passes non-owning pointers to View data structures to
pre-compiled library calls linked externally.</p><p>There is an
<a href=https://llvm.discourse.group/t/lowering-optional-attributes-in-linalg-structuredops-to-standard-dialect/333/3>ongoing discussion</a>
on the topic of extending interoperability in the presence of key attributes.</p><h4 id=property-6-perfectly-nested-writes-to-the-whole-output-operandsa-nameprop6a>Property 6: Perfectly Nested Writes To The Whole Output Operands<a name=prop6></a></h4><p>Perfectly nested loops form a particularly important class of structure that
enables key loop transformations such as tiling and mapping to library calls.
Unfortunately, this type of structure is easily broken by transformations such
as partial loop fusion. Tiling and mapping to library calls become more
challenging, or even infeasible. Linalg ops adopt perfect-nestedness as a
first-class property: the structure cannot be broken and is transported in the
IR by construction.</p><p>A <code>linalg.generic</code> op represents a perfectly nested loop nest that writes the
entire memory region. This is a structural constraint across regions and loops
that has proven to be key in simplifying transformations.</p><p>One particular point to mention is that converting imperfectly nested code into
perfectly nested code can often be done with enough loop distribution and
embedding of conditionals down to the innermost loop level.</p><p>Previous experience with Tensor Comprehensions gave us the intuition that
forcing innermost control-flow nesting is a lot like writing data-parallel code
with arrays of boolean values and predication. This type of trick has also been
used before in polyhedral compilers to convert non-affine control into affine
compute dependencies.</p><p>While it may be possible to automate such rewrites from generic IR,
<code>linalg.generic</code> just forces the semantics for now.</p><p>The key implication is that this conversion to deep predication needs to be
undone once we are done with Linalg transformations. After iterators and
induction variables are materialized (i.e. after lowering out of
<code>linalg.generic</code> occurred), the overall performance will be greatly influenced
by the quality of canonicalizations, foldings and <em>Loop Independent Code Motion</em>
(LICM).</p><p>In the grander scheme, the reliance on late LICM was deemed a necessary risk.</p><h4 id=putting-it-togethera-namesummarya>Putting it Together<a name=summary></a></h4><p>As it stands, the six properties above define the semantics of a
<code>linalg.generic</code> op. It is an open question whether all of these semantics are
strictly necessary in practice and whether some should or could be derived
automatically while still maintaining the
<a href=/docs/Rationale/RationaleLinalgDialect/#core-guiding-principlesa-nameguiding_principlesa>core guiding principles</a>.</p><p>For the time being, we have settled on the combination of these properties
because of empirical evidence building and working on multiple high-level
compilers. As we lay those down and engage more with the community, we expect
multiple rounds of discussions and design changes to the original architecture.</p><h3 id=data-representation-viewsa-nameviewsa>Data Representation: Views<a name=views></a></h3><p>The current implementation uses the
<a href=https://groups.google.com/a/tensorflow.org/forum/#!topic/mlir/MaL8m2nXuio>Strided MemRef (a.k.a View)</a>
abstraction. The name <em>View</em> is used interchangeably in <code>linalg</code> to signify
<em>Strided MemRef</em>. In the future we expect to use other structured data types and
support ragged, mixed-sparse and other types. We expect to draw on the
experience from existing LIFT abstractions for
<a href=https://www.lift-project.org/publications/2016/harries16sparse.pdf>sparse</a> and
<a href=https://www.lift-project.org/publications/2019/pizzuti19positiondependentarrays.pdf>position-dependent arrays</a>.</p><h3 id=metadata-opsa-namemetadata_opsa>Metadata Ops<a name=metadata_ops></a></h3><p>A set of ops that manipulate metadata but do not move memory. These ops take
<code>view</code> operands + extra attributes and return new <code>view</code>s. The returned <code>view</code>s
generally alias the operand <code>view</code>. At the moment the existing ops are:</p><pre><code>* `memref.view`,
* `memref.subview`,
* `memref.transpose`.
* `linalg.slice`,
* `linalg.reshape`,
</code></pre><p>Future ops are added on a per-need basis but should include:</p><pre><code>* `linalg.tile`,
* `linalg.intersection`,
* `linalg.convex_union`,
* `linalg.difference` (would need to work on a list of views).
</code></pre><p>These additional operations correspond to abstractions that have been known to
work in the field of large-scale distributed stencil computations.</p><p>In a longer-term future, the abstractions from
<a href=https://legion.stanford.edu/overview/>Legion data-centric programming model</a>
seem generally appealing.</p><h3 id=named-payload-carrying-opsa-namenamed_opsa>Named Payload-Carrying Ops<a name=named_ops></a></h3><p>Additionally, <code>linalg</code> provides a small subset of commonly named operations:</p><pre><code>* `linalg.fill`,
* `linalg.dot`,
* `linalg.matmul`,
* `linalg.conv`.
</code></pre><p>These named operations adhere to the <code>linalg.generic</code> op interface. Work is in
progress to define declarative mechanisms to automatically generate named ops
from a description in terms of only the generic op interface.</p><p>This is the main reason there are only a small number of ops today: we expect
them to be auto-generated from Tablegen soon.</p><h3 id=named-payload-ops-specification>Named Payload Ops Specification</h3><p>Linalg provides a declarative specification and a generation tool
(<code>mlir-linalg-ods-gen</code>) to automatically produce named ops from a notation that
is inspired by Einstein notation.</p><p>The syntax and semantics used in <code>mlir-linalg-ods-gen</code> are very much in flight
and borrow from Tensor Comprehensions (TC) but differ in a few dimensions, to
better adapt to Linalg:</p><ol><li>The input and output tensor parameters are specified as <code>id : type(symbolic-affine-expression-list)</code> (e.g. <code>A : f32(M, N + M)</code>) and each
new symbol is discovered eagerly. TC on the other hand does not allow
general symbolic affine expressions.</li><li>The output shapes are specified explicitly, in TC they are always derived
from the input shapes.</li><li>The operations used to specify computations use EDSC intrinsics so that they
can easily be parsed and emitted into a simple region builder without
resorting to more general MLIR parsing.</li><li>Reduction dimensions are specified with angle bracket notation on the
operation they apply to (e.g. <code>std_add&lt;k></code> specifies that <code>k</code> is a reduction
dimension). In TC, the reduction dimensions are inferred. If one of the
operand is not used in any expressions, it will be considered a shape-only
operand, and the result of the indexing_map will be reduction dimensions.</li><li>The parallel and reduction dimension are ordered by the textual program
order. For instance, in the comprehension <code>O(i, j) = std_add&lt;k, l>(...)</code>,
<code>i</code> (resp. <code>j</code>) is a parallel iterator encoded by affine dimension of
position <code>0</code> (resp. <code>1</code>); <code>k</code> (resp. <code>l</code>) is a reduction iterator encoded by
an affine dimension of position <code>2</code> (resp. <code>3</code>).</li><li>A list of attributes can be defined for the op with the format of <code>attr( strides: 2xi32)</code> and referenced in comprehension like <code>strides[0]</code>. These
attribute uses will be parsed as affine symbols to generate op definition
and implementation. For a concrete op instance, the runtime constant values
from the attributes will be used to replace the affine symbols and simplify
the indexing maps.</li></ol><p>These decisions and syntax are subject to evolution and change. In particular,
op-specific attributes, dynamic ranks, some form of templating, shape
calculation function specification, etc. may be added in the future.</p><p>At this time, the following restrictions are imposed on the syntax and
semantics:</p><ol><li>Each def may only contain a single comprehension but each comprehension may
perform multiple updates.</li><li>Each tensor may only be used with a single indexing expression.</li></ol><p>A <code>"""</code>-wrapped doc string can be attached to the named op. It should contain a
oneliner for summary first, followed by lengthy description.</p><p>The following specification may be used to define a named <code>batchmatmul</code> op:</p><pre><code>def batchmatmul(A: f32(Batch, M, K), B: f32(K, N)) -&gt; (C: f32(Batch, M, N))
&quot;&quot;&quot;Batch matrix-multiply operation.

This operation performs batch matrix-multiply over ...
&quot;&quot;&quot;
{
  C(b, m, n) = std_addf&lt;k&gt;(std_mulf(A(b, m, k), B(k, n)));
}
</code></pre><p>When <code>mlir-linalg-ods-gen -gen-ods-decl=1</code> is called, the following ODS is
produced:</p><pre><code>def batchmatmulOp : LinalgNamedStructured_Op&lt;&quot;batchmatmul&quot;, [
  NInputs&lt;2&gt;,
  NOutputs&lt;1&gt;,
  NamedStructuredOpTrait]&gt; { ... }
</code></pre><p>When <code>mlir-linalg-ods-gen -gen-impl=1</code> is called, the following C++ is produced:</p><pre><code>llvm::Optional&lt;SmallVector&lt;StringRef, 8&gt;&gt; batchmatmul::referenceIterators() {
  return SmallVector&lt;StringRef, 8&gt;{
    getParallelIteratorTypeName(),
    getParallelIteratorTypeName(),
    getParallelIteratorTypeName(),
    getReductionIteratorTypeName() };
}
llvm::Optional&lt;SmallVector&lt;AffineMap, 8&gt;&gt; batchmatmul::referenceIndexingMaps() {
  MLIRContext *context = getContext();
  AffineExpr d0, d1, d2, d3;
  bindDims(context, d0, d1, d2, d3);
  return SmallVector&lt;AffineMap, 8&gt;{
      AffineMap::get(4, 0, {d0, d1, d3}),
      AffineMap::get(4, 0, {d3, d2}),
      AffineMap::get(4, 0, {d0, d1, d2}) };
}
void batchmatmul::regionBuilder(ArrayRef&lt;BlockArgument&gt; args) {
  using namespace edsc;
  using namespace intrinsics;
  Value _0(args[0]), _1(args[1]), _2(args[2]);
  Value _4 = std_mulf(_0, _1);
  Value _5 = std_addf(_2, _4);
  (linalg_yield(ValueRange{ _5 }));
}
</code></pre><h3 id=yaml-based-named-structured-opsa-nameyaml-gena>YAML Based Named Structured Ops<a name=yaml-gen></a></h3><p>Linalg provides a declarative generation tool (<code>mlir-linalg-ods-yaml-gen</code>) to
automatically produce named ops from a YAML-based op description format intended
to capture the structure of the named ops. The YAML-based op descriptions are
generated from a higher level
<a href=/docs/Dialects/Linalg/OpDSL/>DSL</a> and are not meant to be edited
directly.</p><p>This facility is currently in flight and is intended to subsume the above when
ready. See the C++ class to YAML mapping traits in
<code>mlir-mlinalg-ods-yaml-gen.cpp</code> as the source of truth for the schema.</p><p>Most of the above documentation roughly applies to this path and will be ported
as migration continues.</p><h2 id=open-issues-and-design-alternativesa-nameopen_issuesa>Open Issues and Design Alternatives<a name=open_issues></a></h2><p>Multiple open issues and design alternatives are in flight and it is time to lay
them out for the community to discuss and pick apart:</p><ol><li>Should <code>linalg.generic</code> support nesting?</li><li>Should <code>linalg.generic</code> regions take views or only scalars?</li><li>Should we try to solve automatic differentiation at this level of
abstraction?</li><li>Are all the six properties really necessary?</li><li>Is this relying too much on declarative specification and would we be better
off relying more on analyses?</li><li>Is this general enough for the community&rsquo;s needs? If not how should this be
extended, if at all? &mldr;</li></ol><p>These key questions (and much more) should be really thought of in the general
context of MLIR in which different levels of IR interoperate seamlessly. In
practice, it is not necessary (or beneficial) to try and solve all problems in
the same IR.</p><h2 id=operations>Operations</h2><h3 id=linalgbatch_matmul-mlirlinalgbatchmatmulop><code>linalg.batch_matmul</code> (::mlir::linalg::BatchMatmulOp)</h3><p>Performs a batched matrix multiplication of two 3D inputs.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgContractionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgbatch_matvec-mlirlinalgbatchmatvecop><code>linalg.batch_matvec</code> (::mlir::linalg::BatchMatvecOp)</h3><p>Performs a batched matrix-vector multiplication.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgContractionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-1>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-1>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgconv_1d_nwc_wcf-mlirlinalgconv1dnwcwcfop><code>linalg.conv_1d_nwc_wcf</code> (::mlir::linalg::Conv1DNwcWcfOp)</h3><p>Performs 1-D convolution.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [1]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [1]</td></tr></tbody></table><h4 id=operands-2>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-2>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgconv_1d-mlirlinalgconv1dop><code>linalg.conv_1d</code> (::mlir::linalg::Conv1DOp)</h3><p>Performs 1-D convolution with no channels.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-3>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-3>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgconv_2d_nchw_fchw-mlirlinalgconv2dnchwfchwop><code>linalg.conv_2d_nchw_fchw</code> (::mlir::linalg::Conv2DNchwFchwOp)</h3><p>Performs 2-D convolution.</p><pre><code>Layout:
</code></pre><ul><li>Input: NCHW.</li><li>Kernel: FCHW.</li></ul><p>Numeric casting is performed on the operands to the inner multiply, promoting
them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-1>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-4>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-4>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgconv_2d_nhwc_hwcf-mlirlinalgconv2dnhwchwcfop><code>linalg.conv_2d_nhwc_hwcf</code> (::mlir::linalg::Conv2DNhwcHwcfOp)</h3><p>Performs 2-D convolution.</p><pre><code>Layout:
</code></pre><ul><li>Input: NHWC.</li><li>Kernel: HWCF.</li></ul><p>Numeric casting is performed on the operands to the inner multiply, promoting
them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-2>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-5>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-5>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgconv_2d_nhwc_hwcf_q-mlirlinalgconv2dnhwchwcfqop><code>linalg.conv_2d_nhwc_hwcf_q</code> (::mlir::linalg::Conv2DNhwcHwcfQOp)</h3><p>Performs 2-D convolution with zero point offsets.</p><pre><code>Layout:
</code></pre><ul><li>Input: NHWC.</li><li>Kernel: HWCF.</li></ul><p>Numeric casting is performed on the operands to the inner multiply, promoting
them to the same data type as the accumulator/output. This includes the zero
point offsets common to quantized operations.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-3>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-6>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-6>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgconv_2d-mlirlinalgconv2dop><code>linalg.conv_2d</code> (::mlir::linalg::Conv2DOp)</h3><p>Performs 2-D convolution with no channels.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-7>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-7>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgconv_3d_ndhwc_dhwcf-mlirlinalgconv3dndhwcdhwcfop><code>linalg.conv_3d_ndhwc_dhwcf</code> (::mlir::linalg::Conv3DNdhwcDhwcfOp)</h3><p>Performs 3-D convolution.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-4>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [3]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [3]</td></tr></tbody></table><h4 id=operands-8>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-8>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgconv_3d-mlirlinalgconv3dop><code>linalg.conv_3d</code> (::mlir::linalg::Conv3DOp)</h3><p>Performs 3-D convolution with no channels.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-9>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-9>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgcopy-mlirlinalgcopyop><code>linalg.copy</code> (::mlir::linalg::CopyOp)</h3><p>Copies the tensor elementwise.</p><pre><code>Numeric casting is performed on the input operand, promoting it to the same
</code></pre><p>data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-5>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>cast</code></td><td style=text-align:center>::mlir::linalg::TypeFnAttr</td><td>allowed 32-bit signless integer cases: 0, 1</td></tr></tbody></table><h4 id=operands-10>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-10>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgdepthwise_conv_1d_nwc_wc-mlirlinalgdepthwiseconv1dnwcwcop><code>linalg.depthwise_conv_1d_nwc_wc</code> (::mlir::linalg::DepthwiseConv1DNwcWcOp)</h3><p>Performs depth-wise 1-D convolution.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output. Multiplier is set to 1
which is a special case for most depthwise convolutions.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-6>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [1]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [1]</td></tr></tbody></table><h4 id=operands-11>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-11>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgdepthwise_conv_2d_nhwc_hwc-mlirlinalgdepthwiseconv2dnhwchwcop><code>linalg.depthwise_conv_2d_nhwc_hwc</code> (::mlir::linalg::DepthwiseConv2DNhwcHwcOp)</h3><p>Performs depth-wise 2-D convolution.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output. Multiplier is set to 1
which is a special case for most depthwise convolutions.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-7>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-12>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-12>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgdepthwise_conv_2d_nhwc_hwc_q-mlirlinalgdepthwiseconv2dnhwchwcqop><code>linalg.depthwise_conv_2d_nhwc_hwc_q</code> (::mlir::linalg::DepthwiseConv2DNhwcHwcQOp)</h3><p>Performs depth-wise 2-D convolution.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-8>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-13>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-13>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgdepthwise_conv_2d_nhwc_hwcm-mlirlinalgdepthwiseconv2dnhwchwcmop><code>linalg.depthwise_conv_2d_nhwc_hwcm</code> (::mlir::linalg::DepthwiseConv2DNhwcHwcmOp)</h3><p>Performs depth-wise 2-D convolution.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-9>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-14>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-14>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgdepthwise_conv_2d_nhwc_hwcm_q-mlirlinalgdepthwiseconv2dnhwchwcmqop><code>linalg.depthwise_conv_2d_nhwc_hwcm_q</code> (::mlir::linalg::DepthwiseConv2DNhwcHwcmQOp)</h3><p>Performs depth-wise 2-D convolution.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-10>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-15>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-15>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgdot-mlirlinalgdotop><code>linalg.dot</code> (::mlir::linalg::DotOp)</h3><p>Performs a dot product of two vectors to a scalar result.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgContractionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-16>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-16>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgelemwise_binary-mlirlinalgelemwisebinaryop><code>linalg.elemwise_binary</code> (::mlir::linalg::ElemwiseBinaryOp)</h3><p>Applies the binary function fun elementwise.</p><pre><code>Numeric casting is performed on the input operand, promoting it to the same
</code></pre><p>data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-11>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>fun</code></td><td style=text-align:center>::mlir::linalg::BinaryFnAttr</td><td>allowed 32-bit signless integer cases: 0, 1, 2, 3, 4, 5, 6</td></tr><tr><td style=text-align:center><code>cast</code></td><td style=text-align:center>::mlir::linalg::TypeFnAttr</td><td>allowed 32-bit signless integer cases: 0, 1</td></tr></tbody></table><h4 id=operands-17>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-17>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgelemwise_unary-mlirlinalgelemwiseunaryop><code>linalg.elemwise_unary</code> (::mlir::linalg::ElemwiseUnaryOp)</h3><p>Applies the unary function fun elementwise.</p><pre><code>Numeric casting is performed on the input operand, promoting it to the same
</code></pre><p>data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-12>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>fun</code></td><td style=text-align:center>::mlir::linalg::UnaryFnAttr</td><td>allowed 32-bit signless integer cases: 0, 1, 2, 3, 4, 5</td></tr><tr><td style=text-align:center><code>cast</code></td><td style=text-align:center>::mlir::linalg::TypeFnAttr</td><td>allowed 32-bit signless integer cases: 0, 1</td></tr></tbody></table><h4 id=operands-18>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-18>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgfill-mlirlinalgfillop><code>linalg.fill</code> (::mlir::linalg::FillOp)</h3><p>Fills the output tensor with the given value.</p><pre><code>Works for arbitrary ranked output tensors since the operation performs scalar
</code></pre><p>accesses only and is thus rank polymorphic. Numeric casting is performed on
the value operand, promoting it to the same data type as the output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgFillOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-19>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-19>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgfill_rng_2d-mlirlinalgfillrng2dop><code>linalg.fill_rng_2d</code> (::mlir::linalg::FillRng2DOp)</h3><p>Fills the output tensor with pseudo random numbers.</p><pre><code>The operation generations pseudo random numbers using a linear congruential
</code></pre><p>generator. It provides no guarantees regarding the distribution of the
generated random numbers. Instead of generating the random numbers
sequentially, it instantiates one random number generator per data element
and runs them in parallel. The seed operand and the indices of the data
element seed the random number generation. The min and max operands limit
the range of the generated random numbers.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-20>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-20>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalggeneric-mlirlinalggenericop><code>linalg.generic</code> (::mlir::linalg::GenericOp)</h3><p>Generic Linalg op form where the key properties of the computation are
specified as attributes. In pretty form, a <code>linalg.generic</code> op is written
as:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>linalg<span class=p>.</span>generic <span class=nv>#trait_attribute</span>
    ins<span class=p>(</span><span class=nv>%A</span><span class=p>,</span> <span class=nv>%B</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;,</span>
                 <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;)</span>
    outs<span class=p>(</span><span class=nv>%C</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;)</span>
    <span class=nl>attrs =</span> <span class=p>{</span>other<span class=err>-</span>optional<span class=err>-</span>attributes<span class=p>}</span>
    <span class=p>{</span>region<span class=p>}</span>
</code></pre></div><p>Where #trait_attributes is an alias of a dictionary attribute containing:</p><ul><li>doc [optional]: a documentation string</li><li>indexing_maps: a list of AffineMapAttr, one AffineMapAttr per each input
and output view. Such AffineMapAttr specifies the mapping between the
loops and the indexing within each view.</li><li>library_call [optional]: a StringAttr containing the name of an
external library function that the linalg.generic operation maps to.
The external library is assumed to be dynamically linked and no strong
compile-time guarantees are provided. In the absence of such a library
call, linalg.generic will always lower to loops.</li><li>iterator_types: an ArrayAttr specifying the type of the enclosing loops.
Each element of the list represents and iterator of one of the following
types:
parallel, reduction, window</li></ul><p>Example:
Defining a #matmul_trait attribute in MLIR can be done as follows:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>#matmul_accesses</span> <span class=p>=</span> <span class=p>[</span>
  <span class=p>(</span>m<span class=p>,</span> n<span class=p>,</span> k<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>m<span class=p>,</span> k<span class=p>),</span>
  <span class=p>(</span>m<span class=p>,</span> n<span class=p>,</span> k<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>k<span class=p>,</span> n<span class=p>),</span>
  <span class=p>(</span>m<span class=p>,</span> n<span class=p>,</span> k<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>m<span class=p>,</span> n<span class=p>)</span>
<span class=p>]</span>
<span class=nv>#matmul_trait</span> <span class=p>=</span> <span class=p>{</span>
  <span class=nl>doc =</span> <span class=s>&#34;C(m, n) += A(m, k) * B(k, n)&#34;</span><span class=p>,</span>
  <span class=nl>indexing_maps =</span> <span class=nv>#matmul_accesses</span><span class=p>,</span>
  <span class=nl>library_call =</span> <span class=s>&#34;linalg_matmul&#34;</span><span class=p>,</span>
  <span class=nl>iterator_types =</span> <span class=p>[</span><span class=s>&#34;parallel&#34;</span><span class=p>,</span> <span class=s>&#34;parallel&#34;</span><span class=p>,</span> <span class=s>&#34;reduction&#34;</span><span class=p>]</span>
<span class=p>}</span>
</code></pre></div><p>And can be reused in multiple places as:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>linalg<span class=p>.</span>generic <span class=nv>#matmul_trait</span>
  ins<span class=p>(</span><span class=nv>%A</span><span class=p>,</span> <span class=nv>%B</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;,</span>
               <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;)</span>
  outs<span class=p>(</span><span class=nv>%C</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;)</span>
  <span class=p>{</span>other<span class=err>-</span>optional<span class=err>-</span>attributes<span class=p>}</span> <span class=p>{</span>
  <span class=nl>^bb0</span><span class=p>(</span><span class=nv>%a</span><span class=p>:</span> <span class=k>f32</span><span class=p>,</span> <span class=nv>%b</span><span class=p>:</span> <span class=k>f32</span><span class=p>,</span> <span class=nv>%c</span><span class=p>:</span> <span class=k>f32</span><span class=p>)</span> <span class=p>:</span>
    <span class=nv>%d</span> <span class=p>=</span> arith<span class=p>.</span>mulf <span class=nv>%a</span><span class=p>,</span> <span class=nv>%b</span><span class=p>:</span> <span class=k>f32</span>
    <span class=nv>%e</span> <span class=p>=</span> arith<span class=p>.</span>addf <span class=nv>%c</span><span class=p>,</span> <span class=nv>%d</span><span class=p>:</span> <span class=k>f32</span>
    linalg<span class=p>.</span>yield <span class=nv>%e</span> <span class=p>:</span> <span class=k>f32</span>
<span class=p>}</span>
</code></pre></div><p>This may lower to either:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>call <span class=nf>@linalg_matmul</span><span class=p>(</span><span class=nv>%A</span><span class=p>,</span> <span class=nv>%B</span><span class=p>,</span> <span class=nv>%C</span><span class=p>)</span> <span class=p>:</span>
  <span class=p>(</span><span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;,</span>
   <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;,</span>
   <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;)</span>
  <span class=p>-&gt;</span> <span class=p>()</span>
</code></pre></div><p>or IR resembling:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>scf<span class=p>.</span>for <span class=nv>%m</span> <span class=p>=</span> <span class=nv>%c0</span> to <span class=nv>%M</span> step <span class=nv>%c1</span> <span class=p>{</span>
  scf<span class=p>.</span>for <span class=nv>%n</span> <span class=p>=</span> <span class=nv>%c0</span> to <span class=nv>%N</span> step <span class=nv>%c1</span> <span class=p>{</span>
    scf<span class=p>.</span>for <span class=nv>%k</span> <span class=p>=</span> <span class=nv>%c0</span> to <span class=nv>%K</span> step <span class=nv>%c1</span> <span class=p>{</span>
      <span class=nv>%a</span> <span class=p>=</span> load <span class=nv>%A</span><span class=p>[</span><span class=nv>%m</span><span class=p>,</span> <span class=nv>%k</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;</span>
      <span class=nv>%b</span> <span class=p>=</span> load <span class=nv>%B</span><span class=p>[</span><span class=nv>%k</span><span class=p>,</span> <span class=nv>%n</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;</span>
      <span class=nv>%c</span> <span class=p>=</span> load <span class=nv>%C</span><span class=p>[</span><span class=nv>%m</span><span class=p>,</span> <span class=nv>%n</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;</span>
      <span class=nv>%d</span> <span class=p>=</span> arith<span class=p>.</span>mulf <span class=nv>%a</span><span class=p>,</span> <span class=nv>%b</span><span class=p>:</span> <span class=k>f32</span>
      <span class=nv>%e</span> <span class=p>=</span> arith<span class=p>.</span>addf <span class=nv>%c</span><span class=p>,</span> <span class=nv>%d</span><span class=p>:</span> <span class=k>f32</span>
      store <span class=nv>%e</span><span class=p>,</span> <span class=nv>%C</span><span class=p>[</span><span class=nv>%m</span><span class=p>,</span> <span class=nv>%n</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;</span>
    <span class=p>}</span>
  <span class=p>}</span>
<span class=p>}</span>
</code></pre></div><p>To allow progressive lowering from the value world (a.k.a tensor values) to
the buffer world (a.k.a memref values), a <code>linalg.generic</code> op allows mixing
tensors and buffers operands and tensor results.</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%C</span> <span class=p>=</span> linalg<span class=p>.</span>generic <span class=nv>#trait_attribute</span>
  ins<span class=p>(</span><span class=nv>%A</span><span class=p>,</span> <span class=nv>%B</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;,</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>,</span> stride_specification<span class=p>&gt;)</span>
  outs<span class=p>(</span><span class=nv>%C</span> <span class=p>:</span> <span class=kt>tensor</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;)</span>
  <span class=p>{</span>other<span class=err>-</span>optional<span class=err>-</span>attributes<span class=p>}</span>
  <span class=p>{</span>region<span class=p>}</span>
  <span class=p>-&gt;</span> <span class=p>(</span><span class=kt>tensor</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>f32</span><span class=p>&gt;)</span>
</code></pre></div><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-13>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>indexing_maps</code></td><td style=text-align:center>::mlir::ArrayAttr</td><td>AffineMap array attribute</td></tr><tr><td style=text-align:center><code>iterator_types</code></td><td style=text-align:center>::mlir::ArrayAttr</td><td>array attribute</td></tr><tr><td style=text-align:center><code>doc</code></td><td style=text-align:center>::mlir::StringAttr</td><td>string attribute</td></tr><tr><td style=text-align:center><code>library_call</code></td><td style=text-align:center>::mlir::StringAttr</td><td>string attribute</td></tr></tbody></table><h4 id=operands-21>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-21>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgindex-mlirlinalgindexop><code>linalg.index</code> (::mlir::linalg::IndexOp)</h3><p>linalg index operation</p><p>Syntax:</p><pre><code>operation ::= `linalg.index` $dim attr-dict `:` type($result)
</code></pre><p>The <code>linalg.index</code> operation returns the iteration index of the immediately
enclosing linalg structured operation for the iteration dimension <code>dim</code>. The
<code>dim</code> attribute specifies the position of the accessed dimension in the
indexing map domain.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>#map</span> <span class=p>=</span> affine_map<span class=p>&lt;(</span>i<span class=p>,</span> j<span class=p>)</span> <span class=p>-&gt;</span> <span class=p>(</span>i<span class=p>,</span> j<span class=p>)&gt;</span>
linalg<span class=p>.</span>generic <span class=p>{</span><span class=nl>indexing_maps =</span> <span class=p>[</span><span class=nv>#map</span><span class=p>,</span> <span class=nv>#map</span><span class=p>],</span>
                <span class=nl>iterator_types =</span> <span class=p>[</span><span class=s>&#34;parallel&#34;</span><span class=p>,</span> <span class=s>&#34;parallel&#34;</span><span class=p>]}</span>
  outs<span class=p>(</span><span class=nv>%I</span><span class=p>,</span> <span class=nv>%J</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>index</span><span class=p>&gt;,</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>index</span><span class=p>&gt;)</span> <span class=p>{</span>
  <span class=nl>^bb0</span><span class=p>(</span><span class=nv>%arg0</span> <span class=p>:</span> <span class=k>index</span><span class=p>,</span> <span class=nv>%arg1</span> <span class=p>:</span> <span class=k>index</span><span class=p>):</span>
  <span class=c>// Access the outer iteration dimension i
</span><span class=c></span>  <span class=nv>%i</span> <span class=p>=</span> linalg<span class=p>.</span><span class=k>index</span> <span class=m>0</span> <span class=p>:</span> <span class=k>index</span>
  <span class=c>// Access the inner iteration dimension j
</span><span class=c></span>  <span class=nv>%j</span> <span class=p>=</span> linalg<span class=p>.</span><span class=k>index</span> <span class=m>1</span> <span class=p>:</span> <span class=k>index</span>
  linalg<span class=p>.</span>yield <span class=nv>%i</span><span class=p>,</span> <span class=nv>%j</span> <span class=p>:</span> <span class=k>index</span><span class=p>,</span> <span class=k>index</span>
<span class=p>}</span>
</code></pre></div><p>This may lower to IR resembling:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir><span class=nv>%0</span> <span class=p>=</span> dim <span class=nv>%I</span><span class=p>,</span> <span class=nv>%c0</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>index</span><span class=p>&gt;</span>
<span class=nv>%1</span> <span class=p>=</span> dim <span class=nv>%I</span><span class=p>,</span> <span class=nv>%c1</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>index</span><span class=p>&gt;</span>
scf<span class=p>.</span>for <span class=nv>%i</span> <span class=p>=</span> <span class=nv>%c0</span> to <span class=nv>%0</span> step <span class=nv>%c1</span> <span class=p>{</span>
  scf<span class=p>.</span>for <span class=nv>%j</span> <span class=p>=</span> <span class=nv>%c0</span> to <span class=nv>%1</span> step <span class=nv>%c1</span> <span class=p>{</span>
    store <span class=nv>%i</span><span class=p>,</span> <span class=nv>%I</span><span class=p>[</span><span class=nv>%i</span><span class=p>,</span> <span class=nv>%j</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>index</span><span class=p>&gt;</span>
    store <span class=nv>%j</span><span class=p>,</span> <span class=nv>%J</span><span class=p>[</span><span class=nv>%i</span><span class=p>,</span> <span class=nv>%j</span><span class=p>]</span> <span class=p>:</span> <span class=kt>memref</span><span class=p>&lt;</span><span class=m>?x?x</span><span class=k>index</span><span class=p>&gt;</span>
  <span class=p>}</span>
<span class=p>}</span>
</code></pre></div><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-14>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>dim</code></td><td style=text-align:center>::mlir::IntegerAttr</td><td>64-bit signless integer attribute whose minimum value is 0</td></tr></tbody></table><h4 id=results-22>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>index</td></tr></tbody></table><h3 id=linalginit_tensor-mlirlinalginittensorop><code>linalg.init_tensor</code> (::mlir::linalg::InitTensorOp)</h3><p>operation to define a tensor of particular value</p><p>Syntax:</p><pre><code>operation ::= `linalg.init_tensor` custom&lt;OperandsOrIntegersSizesList&gt;($sizes, $static_sizes) attr-dict
              `:` type($result)
</code></pre><p><code>linalg.init_tensor</code> is an operation that materializes a tensor of
a given shape. The shape could be dynamic or static.</p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface), ReifyRankedShapedTypeOpInterface</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-15>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>static_sizes</code></td><td style=text-align:center>::mlir::ArrayAttr</td><td>64-bit integer array attribute</td></tr></tbody></table><h4 id=operands-22>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>sizes</code></td><td>index</td></tr></tbody></table><h4 id=results-23>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>tensor of any type values</td></tr></tbody></table><h3 id=linalgyield-mlirlinalgyieldop><code>linalg.yield</code> (::mlir::linalg::YieldOp)</h3><p>Linalg yield operation</p><p><code>linalg.yield</code> is a special terminator operation for blocks inside regions
in <code>linalg</code> generic ops. It returns values to the immediately enclosing
<code>linalg</code> generic op.</p><p>Example:</p><div class=highlight><pre class=chroma><code class=language-mlir data-lang=mlir>linalg<span class=p>.</span>yield <span class=nv>%f0</span><span class=p>,</span> <span class=nv>%f1</span> <span class=p>:</span> <span class=k>f32</span><span class=p>,</span> <span class=k>f32</span>
</code></pre></div><p>Traits: ReturnLike, Terminator</p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-23>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>values</code></td><td>any type</td></tr></tbody></table><h3 id=linalgmatmul-mlirlinalgmatmulop><code>linalg.matmul</code> (::mlir::linalg::MatmulOp)</h3><p>Performs a matrix multiplication of two 2D inputs.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgContractionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-16>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>cast</code></td><td style=text-align:center>::mlir::linalg::TypeFnAttr</td><td>allowed 32-bit signless integer cases: 0, 1</td></tr></tbody></table><h4 id=operands-24>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-24>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgmatmul_unsigned-mlirlinalgmatmulunsignedop><code>linalg.matmul_unsigned</code> (::mlir::linalg::MatmulUnsignedOp)</h3><p>Performs an unsigned matrix multiplication of two 2D inputs.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgContractionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-25>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-25>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgmatvec-mlirlinalgmatvecop><code>linalg.matvec</code> (::mlir::linalg::MatvecOp)</h3><p>Performs a matrix-vector multiplication.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgContractionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-26>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-26>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgmmt4d-mlirlinalgmmt4dop><code>linalg.mmt4d</code> (::mlir::linalg::Mmt4DOp)</h3><p>Performs a matrix-matrix-transpose multiplication of two 4D inputs.</p><pre><code>Differences from linalg.matmul:
</code></pre><ul><li>The right hand side is transposed, whence the &rsquo;t' in &lsquo;mmt&rsquo;.</li><li>The input and output tensors have a 4D shape instead of a 2D shape. They
are interpreted as 2D matrices with one level of 2D tile subdivision,
whence the 2+2=4 dimensions. The inner tile dimensions are identified with
&lsquo;0&rsquo; suffixes below, for instance the LHS matrix shape (M, K, M0, K0) reads
as: MxK tiles, each of shape M0xK0.</li></ul><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgContractionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-27>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-27>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgpooling_nchw_max-mlirlinalgpoolingnchwmaxop><code>linalg.pooling_nchw_max</code> (::mlir::linalg::PoolingNchwMaxOp)</h3><p>Performs max pooling.</p><pre><code>Numeric casting is performed on the input operand, promoting it to the same
</code></pre><p>data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-17>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-28>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-28>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgpooling_nchw_sum-mlirlinalgpoolingnchwsumop><code>linalg.pooling_nchw_sum</code> (::mlir::linalg::PoolingNchwSumOp)</h3><p>Performs sum pooling.</p><pre><code>Layout:
</code></pre><ul><li>Input: NCHW.</li><li>Kernel: HW.</li></ul><p>Numeric casting is performed on the input operand, promoting it to the same
data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-18>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-29>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-29>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgpooling_ndhwc_max-mlirlinalgpoolingndhwcmaxop><code>linalg.pooling_ndhwc_max</code> (::mlir::linalg::PoolingNdhwcMaxOp)</h3><p>Performs 3D max pooling.</p><pre><code>Numeric casting is performed on the input operand, promoting it to the same
</code></pre><p>data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-19>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [3]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [3]</td></tr></tbody></table><h4 id=operands-30>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-30>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgpooling_ndhwc_min-mlirlinalgpoolingndhwcminop><code>linalg.pooling_ndhwc_min</code> (::mlir::linalg::PoolingNdhwcMinOp)</h3><p>Performs 3D min pooling.</p><pre><code>Numeric casting is performed on the input operand, promoting it to the same
</code></pre><p>data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-20>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [3]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [3]</td></tr></tbody></table><h4 id=operands-31>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-31>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgpooling_ndhwc_sum-mlirlinalgpoolingndhwcsumop><code>linalg.pooling_ndhwc_sum</code> (::mlir::linalg::PoolingNdhwcSumOp)</h3><p>Performs 3D sum pooling.</p><pre><code>Numeric casting is performed on the input operand, promoting it to the same
</code></pre><p>data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-21>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [3]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [3]</td></tr></tbody></table><h4 id=operands-32>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-32>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgpooling_nhwc_max-mlirlinalgpoolingnhwcmaxop><code>linalg.pooling_nhwc_max</code> (::mlir::linalg::PoolingNhwcMaxOp)</h3><p>Performs max pooling.</p><pre><code>Numeric casting is performed on the input operand, promoting it to the same
</code></pre><p>data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-22>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-33>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-33>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgpooling_nhwc_max_unsigned-mlirlinalgpoolingnhwcmaxunsignedop><code>linalg.pooling_nhwc_max_unsigned</code> (::mlir::linalg::PoolingNhwcMaxUnsignedOp)</h3><p>Performs unsigned max pooling.</p><pre><code>Numeric casting is performed on the input operand, promoting it to the same
</code></pre><p>data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-23>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-34>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-34>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgpooling_nhwc_min-mlirlinalgpoolingnhwcminop><code>linalg.pooling_nhwc_min</code> (::mlir::linalg::PoolingNhwcMinOp)</h3><p>Performs min pooling.</p><pre><code>Numeric casting is performed on the input operand, promoting it to the same
</code></pre><p>data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-24>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-35>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-35>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgpooling_nhwc_min_unsigned-mlirlinalgpoolingnhwcminunsignedop><code>linalg.pooling_nhwc_min_unsigned</code> (::mlir::linalg::PoolingNhwcMinUnsignedOp)</h3><p>Performs unsigned min pooling.</p><pre><code>Numeric casting is performed on the input operand, promoting it to the same
</code></pre><p>data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-25>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-36>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-36>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgpooling_nhwc_sum-mlirlinalgpoolingnhwcsumop><code>linalg.pooling_nhwc_sum</code> (::mlir::linalg::PoolingNhwcSumOp)</h3><p>Performs sum pooling.</p><pre><code>Layout:
</code></pre><ul><li>Input: NHWC.</li><li>Kernel: HW.</li></ul><p>Numeric casting is performed on the input operand, promoting it to the same
data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgConvolutionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=attributes-26>Attributes:</h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>strides</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr><tr><td style=text-align:center><code>dilations</code></td><td style=text-align:center>::mlir::DenseIntElementsAttr</td><td>64-bit signless int elements attribute of shape [2]</td></tr></tbody></table><h4 id=operands-37>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-37>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgquantized_batch_matmul-mlirlinalgquantizedbatchmatmulop><code>linalg.quantized_batch_matmul</code> (::mlir::linalg::QuantizedBatchMatmulOp)</h3><p>Performs a batched matrix multiplication of two 3D inputs.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output. The quantized variant
includes zero-point adjustments for the left and right operands of the
matmul.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-38>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-38>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgquantized_matmul-mlirlinalgquantizedmatmulop><code>linalg.quantized_matmul</code> (::mlir::linalg::QuantizedMatmulOp)</h3><p>Performs a matrix multiplication of two 2D inputs.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output. The quantized variant
includes zero-point adjustments for the left and right operands of the
matmul.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-39>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-39>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h3 id=linalgvecmat-mlirlinalgvecmatop><code>linalg.vecmat</code> (::mlir::linalg::VecmatOp)</h3><p>Performs a vector-matrix multiplication.</p><pre><code>Numeric casting is performed on the operands to the inner multiply, promoting
</code></pre><p>them to the same data type as the accumulator/output.</p><p>Traits: AttrSizedOperandSegments, SingleBlockImplicitTerminator<yieldop></p><p>Interfaces: LinalgContractionOpInterface, LinalgStructuredInterface, MemoryEffectOpInterface, RegionBranchOpInterface, ReifyRankedShapedTypeOpInterface</p><h4 id=operands-40>Operands:</h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inputs</code></td><td>any type</td></tr><tr><td style=text-align:center><code>outputs</code></td><td>shaped of any type values</td></tr></tbody></table><h4 id=results-40>Results:</h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result_tensors</code></td><td>ranked tensor of any type values</td></tr></tbody></table><h2>'linalg' Dialect Docs</h2><ul><li><a href=https://mlir.llvm.org/docs/Dialects/Linalg/OpDSL/>Linalg OpDSL</a></li></ul><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=/docs/Dialects/GPU/ title="'gpu' Dialect"><i class="fas fa-arrow-left" aria-hidden=true></i>Prev - 'gpu' Dialect</a>
<a class="nav nav-next" href=/docs/Dialects/Linalg/OpDSL/ title="Linalg OpDSL">Next - Linalg OpDSL <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://mlir.llvm.org/>Home</a></li><li><a href=/pubs/>MLIR Related Publications</a></li><li><a href=/talks/>Talks</a></li><li><a href=/users/>Users of MLIR</a></li><li class=has-sub-menu><a href=/getting_started/>Getting Started<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/getting_started/Debugging/>Debugging Tips</a></li><li><a href=/getting_started/Faq/>FAQ</a></li><li><a href=/getting_started/Contributing/>How to Contribute</a></li><li><a href=/getting_started/DeveloperGuide/>Developer Guide</a></li><li><a href=/getting_started/openprojects/>Open Projects</a></li><li><a href=/getting_started/Glossary/>Glossary</a></li><li><a href=/getting_started/TestingGuide/>Testing Guide</a></li></ul></li><li class="parent has-sub-menu"><a href=/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=/docs/Bindings/>Bindings<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Bindings/Python/>MLIR Python Bindings</a></li></ul></li><li class=has-sub-menu><a href=/docs/Tools/>Tools<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tools/MLIRLSP/>MLIR : Language Server Protocol</a></li><li><a href=/docs/Tools/mlir-reduce/>MLIR Reduce</a></li></ul></li><li><a href=/docs/BufferDeallocationInternals/>Buffer Deallocation - Internals</a></li><li><a href=/docs/Bufferization/>Bufferization</a></li><li><a href=/docs/DataLayout/>Data Layout Modeling</a></li><li><a href=/docs/DebugActions/>Debug Actions</a></li><li><a href=/docs/AttributesAndTypes/>Defining Dialect Attributes and Types</a></li><li><a href=/docs/DefiningDialects/>Defining Dialects</a></li><li><a href=/docs/Diagnostics/>Diagnostic Infrastructure</a></li><li><a href=/docs/DialectConversion/>Dialect Conversion</a></li><li class="parent has-sub-menu"><a href=/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=/docs/Dialects/OpenACCDialect/>'acc' Dialect</a></li><li><a href=/docs/Dialects/Affine/>'affine' Dialect</a></li><li><a href=/docs/Dialects/AMX/>'amx' Dialect</a></li><li><a href=/docs/Dialects/ArithmeticOps/>'arith' Dialect</a></li><li><a href=/docs/Dialects/ArmNeon/>'arm_neon' Dialect</a></li><li><a href=/docs/Dialects/ArmSVE/>'arm_sve' Dialect</a></li><li><a href=/docs/Dialects/AsyncDialect/>'async' Dialect</a></li><li><a href=/docs/Dialects/BufferizationOps/>'bufferization' Dialect</a></li><li><a href=/docs/Dialects/ControlFlowDialect/>'cf' Dialect</a></li><li><a href=/docs/Dialects/ComplexOps/>'complex' Dialect</a></li><li><a href=/docs/Dialects/DLTIDialect/>'dlti' Dialect</a></li><li><a href=/docs/Dialects/EmitC/>'emitc' Dialect</a></li><li><a href=/docs/Dialects/Func/>'func' Dialect</a></li><li><a href=/docs/Dialects/GPU/>'gpu' Dialect</a></li><li class="parent active has-sub-menu"><a href=/docs/Dialects/Linalg/>'linalg' Dialect<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=/docs/Dialects/Linalg/OpDSL/>Linalg OpDSL</a></li></ul></li><li><a href=/docs/Dialects/LLVM/>'llvm' Dialect</a></li><li><a href=/docs/Dialects/MathOps/>'math' Dialect</a></li><li><a href=/docs/Dialects/MemRef/>'memref' Dialect</a></li><li><a href=/docs/Dialects/MLProgramOps/>'ml_program' Dialect</a></li><li><a href=/docs/Dialects/NVGPU/>'nvgpu' Dialect</a></li><li><a href=/docs/Dialects/NVVMDialect/>'nvvm' Dialect</a></li><li><a href=/docs/Dialects/OpenMPDialect/>'omp' Dialect</a></li><li><a href=/docs/Dialects/PDLOps/>'pdl' Dialect</a></li><li><a href=/docs/Dialects/PDLInterpOps/>'pdl_interp' Dialect</a></li><li><a href=/docs/Dialects/QuantDialect/>'quant' Dialect</a></li><li><a href=/docs/Dialects/ROCDLDialect/>'rocdl' Dialect</a></li><li><a href=/docs/Dialects/SCFDialect/>'scf' Dialect</a></li><li><a href=/docs/Dialects/ShapeDialect/>'shape' Dialect</a></li><li><a href=/docs/Dialects/SparseTensorOps/>'sparse_tensor' Dialect</a></li><li><a href=/docs/Dialects/SPIR-V/>'spv' Dialect</a></li><li><a href=/docs/Dialects/TensorOps/>'tensor' Dialect</a></li><li><a href=/docs/Dialects/Vector/>'vector' Dialect</a></li><li><a href=/docs/Dialects/X86Vector/>'x86vector' Dialect</a></li><li><a href=/docs/Dialects/Builtin/>Builtin Dialect</a></li><li><a href=/docs/Dialects/TOSA/>Tensor Operator Set Architecture (TOSA) Dialect</a></li><li><a href=/docs/Dialects/Transform/>Transform Dialect</a></li></ul></li><li><a href=/docs/ExtensibleDialects/>Extensible dialects</a></li><li><a href=/docs/Interfaces/>Interfaces</a></li><li><a href=/docs/TargetLLVMIR/>LLVM IR Target</a></li><li><a href=/docs/CAPI/>MLIR C API</a></li><li><a href=/docs/LangRef/>MLIR Language Reference</a></li><li><a href=/docs/Canonicalization/>Operation Canonicalization</a></li><li><a href=/docs/OpDefinitions/>Operation Definition Specification (ODS)</a></li><li><a href=/docs/PassManagement/>Pass Infrastructure</a></li><li><a href=/docs/Passes/>Passes</a></li><li><a href=/docs/PatternRewriter/>Pattern Rewriting : Generic DAG-to-DAG Rewriting</a></li><li><a href=/docs/PDLL/>PDLL - PDL Language</a></li><li><a href=/docs/Quantization/>Quantization</a></li><li class=has-sub-menu><a href=/docs/Rationale/>Rationale<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Rationale/RationaleGenericDAGRewriter/>Generic DAG Rewriter Infrastructure Rationale</a></li><li><a href=/docs/Rationale/RationaleLinalgDialect/>Linalg Dialect Rationale: The Case For Compiler-Friendly Custom Operations</a></li><li><a href=/docs/Rationale/Rationale/>MLIR Rationale</a></li><li><a href=/docs/Rationale/MLIRForGraphAlgorithms/>MLIR: Incremental Application to Graph Algorithms in ML Frameworks</a></li><li><a href=/docs/Rationale/RationaleSimplifiedPolyhedralForm/>MLIR: The case for a simplified polyhedral form</a></li><li><a href=/docs/Rationale/UsageOfConst/>Usage of 'const' in MLIR, for core IR types</a></li></ul></li><li><a href=/docs/ShapeInference/>Shape Inference</a></li><li><a href=/docs/SPIRVToLLVMDialectConversion/>SPIR-V Dialect to LLVM Dialect conversion manual</a></li><li><a href=/docs/SymbolsAndSymbolTables/>Symbols and Symbol Tables</a></li><li><a href=/docs/DeclarativeRewrites/>Table-driven Declarative Rewrite Rule (DRR)</a></li><li><a href=/docs/Traits/>Traits</a></li><li class=has-sub-menu><a href=/docs/Tutorials/>Tutorials<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tutorials/CreatingADialect/>Creating a Dialect</a></li><li><a href=/docs/Tutorials/QuickstartRewrites/>Quickstart tutorial to adding MLIR graph rewrite</a></li><li class=has-sub-menu><a href=/docs/Tutorials/Toy/>Toy Tutorial<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=/docs/Tutorials/Toy/Ch-1/>Chapter 1: Toy Language and AST</a></li><li><a href=/docs/Tutorials/Toy/Ch-2/>Chapter 2: Emitting Basic MLIR</a></li><li><a href=/docs/Tutorials/Toy/Ch-3/>Chapter 3: High-level Language-Specific Analysis and Transformation</a></li><li><a href=/docs/Tutorials/Toy/Ch-4/>Chapter 4: Enabling Generic Transformation with Interfaces</a></li><li><a href=/docs/Tutorials/Toy/Ch-5/>Chapter 5: Partial Lowering to Lower-Level Dialects for Optimization</a></li><li><a href=/docs/Tutorials/Toy/Ch-6/>Chapter 6: Lowering to LLVM and CodeGeneration</a></li><li><a href=/docs/Tutorials/Toy/Ch-7/>Chapter 7: Adding a Composite Type to Toy</a></li></ul></li><li><a href=/docs/Tutorials/UnderstandingTheIRStructure/>Understanding the IR Structure</a></li><li><a href=/docs/Tutorials/DataFlowAnalysis/>Writing DataFlow Analyses in MLIR</a></li></ul></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i><i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>