// This program was cloned from: https://github.com/binary-logic/vj-uart
// License: GNU General Public License v3.0

//=======================================================
//  Module description
//=======================================================
`include "system_include.v"

module XXXX(

	//////////// CLOCK //////////
	input XXX,

	//  Only included if we're running with ModelSim
	`ifdef UNDER_TEST
		// Async reset
		input YYY,
	`endif
	
	//////////// LED //////////
	output ZZZ
);

//=======================================================
//  REG/WIRE declarations
//=======================================================

//=======================================================
//  Outputs
//=======================================================

//=======================================================
//  Structural coding
//=======================================================

//=======================================================
//  Procedural coding
//=======================================================
	
endmodule
