#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec  5 00:13:12 2023
# Process ID: 12332
# Current directory: C:/COMPE475_Project/bursttool/bursttool.runs/synth_1
# Command line: vivado.exe -log Burst_Tool.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Burst_Tool.tcl
# Log file: C:/COMPE475_Project/bursttool/bursttool.runs/synth_1/Burst_Tool.vds
# Journal file: C:/COMPE475_Project/bursttool/bursttool.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/rojo_/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source Burst_Tool.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:/Users/rojo_/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store' does not exist, it will not be used to search board files.
Command: synth_design -top Burst_Tool -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18760
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1035.168 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Burst_Tool' [C:/COMPE475_Project/bursttool/bursttool.srcs/sources_1/new/Burst_Tool.v:3]
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator' [C:/COMPE475_Project/bursttool/bursttool.srcs/sources_1/new/PWM_Generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'pulse_generator' [C:/COMPE475_Project/bursttool/bursttool.srcs/sources_1/new/pulse_generator.v:3]
	Parameter DEFAULT_BITWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/COMPE475_Project/bursttool/bursttool.srcs/sources_1/new/clk_divider.v:3]
	Parameter BITWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/COMPE475_Project/bursttool/bursttool.srcs/sources_1/new/clk_divider.v:3]
INFO: [Synth 8-226] default block is never used [C:/COMPE475_Project/bursttool/bursttool.srcs/sources_1/new/pulse_generator.v:65]
WARNING: [Synth 8-567] referenced signal 'sw_rst' should be on the sensitivity list [C:/COMPE475_Project/bursttool/bursttool.srcs/sources_1/new/pulse_generator.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pulse_generator' (2#1) [C:/COMPE475_Project/bursttool/bursttool.srcs/sources_1/new/pulse_generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator' (3#1) [C:/COMPE475_Project/bursttool/bursttool.srcs/sources_1/new/PWM_Generator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Burst_Tool' (4#1) [C:/COMPE475_Project/bursttool/bursttool.srcs/sources_1/new/Burst_Tool.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1035.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.168 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1035.168 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1035.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/COMPE475_Project/bursttool/bursttool.srcs/constrs_1/new/basys3cons.xdc]
Finished Parsing XDC File [C:/COMPE475_Project/bursttool/bursttool.srcs/constrs_1/new/basys3cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/COMPE475_Project/bursttool/bursttool.srcs/constrs_1/new/basys3cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Burst_Tool_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Burst_Tool_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1061.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1061.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.102 ; gain = 25.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.102 ; gain = 25.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.102 ; gain = 25.934
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'sw_rst_reg' [C:/COMPE475_Project/bursttool/bursttool.srcs/sources_1/new/pulse_generator.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'width_reg' [C:/COMPE475_Project/bursttool/bursttool.srcs/sources_1/new/pulse_generator.v:66]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.102 ; gain = 25.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.102 ; gain = 25.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1061.102 ; gain = 25.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1063.070 ; gain = 27.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1064.191 ; gain = 29.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.969 ; gain = 33.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.969 ; gain = 33.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.969 ; gain = 33.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.969 ; gain = 33.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.969 ; gain = 33.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.969 ; gain = 33.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    15|
|3     |LUT1   |    11|
|4     |LUT2   |    27|
|5     |LUT3   |    23|
|6     |LUT4   |    17|
|7     |LUT5   |     2|
|8     |LUT6   |     3|
|9     |FDPE   |     1|
|10    |FDRE   |    41|
|11    |LD     |    10|
|12    |LDC    |     1|
|13    |IBUF   |     6|
|14    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.969 ; gain = 33.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1068.969 ; gain = 7.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1068.969 ; gain = 33.801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1081.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1085.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE (inverted pins: G): 10 instances
  LDC => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1085.195 ; gain = 50.027
INFO: [Common 17-1381] The checkpoint 'C:/COMPE475_Project/bursttool/bursttool.runs/synth_1/Burst_Tool.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Burst_Tool_utilization_synth.rpt -pb Burst_Tool_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  5 00:13:44 2023...
