Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jul 29 18:39:13 2018
| Host         : ME-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Motherboard_control_sets_placed.rpt
| Design       : Motherboard
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             192 |           53 |
| No           | No                    | Yes                    |             156 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              82 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------+----------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal       |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------+---------------------------+----------------------+------------------+----------------+
|  cpu_clk_BUFG        |                           | QuadDecoder/U1/AR[0] |                1 |              4 |
|  cpu_clk_BUFG        | mips/alu/E[0]             | rst_IBUF             |                2 |             16 |
|  n_1_3380_BUFG       |                           |                      |               21 |             64 |
|  clk100Mhz_IBUF_BUFG |                           | rst_IBUF             |                7 |             66 |
|  cpu_clk_BUFG        | QuadDecoder/U0/E[0]       | QuadDecoder/U1/AR[0] |                9 |             66 |
|  cpu_clk_BUFG        |                           | rst_IBUF             |               19 |             86 |
|  n_0_3379_BUFG       |                           |                      |               32 |            128 |
|  cpu_clk_BUFG        | mips/pc_register/RegWrite |                      |               12 |            192 |
+----------------------+---------------------------+----------------------+------------------+----------------+


