
---------- Begin Simulation Statistics ----------
final_tick                                26895268000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51239                       # Simulator instruction rate (inst/s)
host_mem_usage                                 844216                       # Number of bytes of host memory used
host_op_rate                                    97482                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   585.49                       # Real time elapsed on the host
host_tick_rate                               45936394                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      57074776                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026895                       # Number of seconds simulated
sim_ticks                                 26895268000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  34766583                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 21926577                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      57074776                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.793018                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.793018                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2503513                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2002497                       # number of floating regfile writes
system.cpu.idleCycles                         4827550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               661201                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7355341                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.414264                       # Inst execution rate
system.cpu.iew.exec_refs                     18423852                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7491055                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3439373                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              11730462                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               6380                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             44657                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              8099976                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            82141752                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              10932797                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            972448                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              76073999                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17814                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1392200                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 628503                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1405366                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          13885                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       487647                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         173554                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  79631680                       # num instructions consuming a value
system.cpu.iew.wb_count                      74672458                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.648449                       # average fanout of values written-back
system.cpu.iew.wb_producers                  51637070                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.388208                       # insts written-back per cycle
system.cpu.iew.wb_sent                       75731998                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                109362986                       # number of integer regfile reads
system.cpu.int_regfile_writes                57154417                       # number of integer regfile writes
system.cpu.ipc                               0.557719                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.557719                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1856174      2.41%      2.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              56093856     72.81%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                48932      0.06%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11237      0.01%     75.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               45049      0.06%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6582      0.01%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                70737      0.09%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                37022      0.05%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              130014      0.17%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4506      0.01%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             100      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             560      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              58      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            156      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9416800     12.22%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5648104      7.33%     95.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1722792      2.24%     97.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1953564      2.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               77046453                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4502084                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8519743                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3941473                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7290920                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1608443                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020876                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  737534     45.85%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     16      0.00%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     45.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2326      0.14%     46.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     46.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    431      0.03%     46.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   204      0.01%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   46      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 107302      6.67%     52.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                273924     17.03%     69.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            415234     25.82%     95.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            71412      4.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               72296638                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          196244488                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     70730985                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          99931047                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   82118707                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  77046453                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               23045                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        25066942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             99901                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          14164                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     21619597                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      48962987                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.573565                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.243468                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            27777240     56.73%     56.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3869555      7.90%     64.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3635603      7.43%     72.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3387458      6.92%     78.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3303217      6.75%     85.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2461781      5.03%     90.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2316410      4.73%     95.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1370699      2.80%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              841024      1.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        48962987                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.432342                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            570370                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           792748                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             11730462                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8099976                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                35220603                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         53790537                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          429510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   228                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        89985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        188160                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1252911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1049                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2508048                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1049                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 9539106                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7239910                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            666995                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4122802                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3695048                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             89.624678                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  532432                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1165                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          551453                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             163591                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           387862                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       104732                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        23792628                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            547189                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     45529782                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.253570                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.271766                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        29569537     64.95%     64.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4475008      9.83%     74.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2278475      5.00%     79.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3317894      7.29%     87.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1349648      2.96%     90.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          711825      1.56%     91.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          522835      1.15%     92.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          442071      0.97%     93.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2862489      6.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     45529782                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               57074776                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11951795                       # Number of memory references committed
system.cpu.commit.loads                       7407322                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        5668                       # Number of memory barriers committed
system.cpu.commit.branches                    6256848                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     942648                       # Number of committed floating point instructions.
system.cpu.commit.integer                    56281248                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                384261                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       542628      0.95%      0.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     44264783     77.56%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        47135      0.08%     78.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        10742      0.02%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        35556      0.06%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5216      0.01%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        57941      0.10%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        33024      0.06%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       123394      0.22%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1757      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           76      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          403      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           31      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           91      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7196387     12.61%     91.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4107835      7.20%     98.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       210935      0.37%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       436638      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     57074776                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2862489                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     13904118                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13904118                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14301161                       # number of overall hits
system.cpu.dcache.overall_hits::total        14301161                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       427595                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         427595                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       433722                       # number of overall misses
system.cpu.dcache.overall_misses::total        433722                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10900383483                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10900383483                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10900383483                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10900383483                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14331713                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14331713                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     14734883                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14734883                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029836                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029836                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029435                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029435                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25492.308102                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25492.308102                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25132.189474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25132.189474                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        61390                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          269                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2263                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.127707                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       209114                       # number of writebacks
system.cpu.dcache.writebacks::total            209114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       132787                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       132787                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       132787                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       132787                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       294808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       294808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       298914                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       298914                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7337085486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7337085486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7439734486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7439734486                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020570                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020570                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020286                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020286                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24887.674303                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24887.674303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24889.213908                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24889.213908                       # average overall mshr miss latency
system.cpu.dcache.replacements                 297735                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      9437419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9437419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       348921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        348921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7335658000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7335658000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9786340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9786340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21023.836341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21023.836341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       129827                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       129827                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       219094                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       219094                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3906551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3906551500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17830.481437                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17830.481437                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4466699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4466699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        78674                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        78674                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3564725483                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3564725483                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017309                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017309                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45310.083166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45310.083166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2960                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2960                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        75714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        75714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3430533986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3430533986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016657                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45309.110416                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45309.110416                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       397043                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        397043                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6127                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6127                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       403170                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       403170                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015197                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015197                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4106                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4106                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    102649000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    102649000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010184                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010184                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24999.756454                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24999.756454                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.363829                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14600669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            298247                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.954957                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.363829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29768013                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29768013                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 23885346                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              10843354                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  12904547                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                701237                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 628503                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3627919                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                124908                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               87435675                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                550075                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    10941019                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7492840                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         57896                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         33841                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           25371789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       47730016                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9539106                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4391071                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      22804589                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1503136                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         31                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4106                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         30192                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           30                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          682                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   7388697                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                374529                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           48962987                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.903447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.140120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 33959768     69.36%     69.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   660794      1.35%     70.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1105107      2.26%     72.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   958667      1.96%     74.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1121713      2.29%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1143762      2.34%     79.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   995583      2.03%     81.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   868476      1.77%     83.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  8149117     16.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             48962987                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.177338                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.887331                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      6373976                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6373976                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6373976                       # number of overall hits
system.cpu.icache.overall_hits::total         6373976                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1014711                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1014711                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1014711                       # number of overall misses
system.cpu.icache.overall_misses::total       1014711                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15627707478                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15627707478                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15627707478                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15627707478                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7388687                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7388687                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7388687                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7388687                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.137333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.137333                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.137333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.137333                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15401.141289                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15401.141289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15401.141289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15401.141289                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12003                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               514                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.352140                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       955129                       # number of writebacks
system.cpu.icache.writebacks::total            955129                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        58441                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        58441                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        58441                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        58441                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       956270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       956270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       956270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       956270                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13901241983                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13901241983                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13901241983                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13901241983                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.129424                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.129424                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.129424                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.129424                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14536.942478                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14536.942478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14536.942478                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14536.942478                       # average overall mshr miss latency
system.cpu.icache.replacements                 955129                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6373976                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6373976                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1014711                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1014711                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15627707478                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15627707478                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7388687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7388687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.137333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.137333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15401.141289                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15401.141289                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        58441                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        58441                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       956270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       956270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13901241983                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13901241983                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.129424                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.129424                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14536.942478                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14536.942478                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.067808                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7330246                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            956270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.665456                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.067808                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15733644                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15733644                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7395232                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        104241                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      703850                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4323139                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4134                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               13885                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3555495                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                24171                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1671                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  26895268000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 628503                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 24392293                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5564933                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5556                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  12980393                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5391309                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               85165776                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 47375                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 399595                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  62409                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4820681                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            91665668                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   209615050                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                125475948                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2681477                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63900066                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 27765559                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     123                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  93                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3221467                       # count of insts added to the skid buffer
system.cpu.rob.reads                        122631535                       # The number of ROB reads
system.cpu.rob.writes                       165182425                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   57074776                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               919155                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               236476                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1155631                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              919155                       # number of overall hits
system.l2.overall_hits::.cpu.data              236476                       # number of overall hits
system.l2.overall_hits::total                 1155631                       # number of overall hits
system.l2.demand_misses::.cpu.inst              36407                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              61771                       # number of demand (read+write) misses
system.l2.demand_misses::total                  98178                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             36407                       # number of overall misses
system.l2.overall_misses::.cpu.data             61771                       # number of overall misses
system.l2.overall_misses::total                 98178                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2726129500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4466689000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7192818500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2726129500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4466689000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7192818500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           955562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           298247                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1253809                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          955562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          298247                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1253809                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.038100                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.207114                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078304                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.038100                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.207114                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078304                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74879.267723                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72310.453125                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73263.037544                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74879.267723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72310.453125                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73263.037544                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45793                       # number of writebacks
system.l2.writebacks::total                     45793                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         36407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         61771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98178                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        36407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        61771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            98178                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2354915750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3836218250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6191134000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2354915750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3836218250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6191134000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.038100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.207114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078304                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.038100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.207114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078304                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64683.048590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62103.871558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63060.298641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64683.048590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62103.871558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63060.298641                       # average overall mshr miss latency
system.l2.replacements                          90761                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       209114                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           209114                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       209114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       209114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       954824                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           954824                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       954824                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       954824                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          112                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           112                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              667                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  667                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          667                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              667                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             32604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32604                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42547                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42547                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2963502000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2963502000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.566153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.566153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69652.431429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69652.431429                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42547                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42547                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2528513500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2528513500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.566153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.566153                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59428.714128                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59428.714128                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         919155                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             919155                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        36407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            36407                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2726129500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2726129500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       955562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         955562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.038100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.038100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74879.267723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74879.267723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        36407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        36407                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2354915750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2354915750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.038100                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.038100                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64683.048590                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64683.048590                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        203872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            203872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1503187000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1503187000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       223096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        223096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.086169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78193.248023                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78193.248023                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19224                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1307704750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1307704750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.086169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68024.591656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68024.591656                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8112.068189                       # Cycle average of tags in use
system.l2.tags.total_refs                     2506805                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     98953                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.333290                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      99.196088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3717.166678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4295.705423                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.453756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.524378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990243                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2021                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20154289                       # Number of tag accesses
system.l2.tags.data_accesses                 20154289                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     45793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     36407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     61637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001074792500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2730                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2730                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              244976                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43075                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       98178                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45793                       # Number of write requests accepted
system.mem_ctrls.readBursts                     98178                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45793                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    134                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 98178                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45793                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   84467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.909890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.878844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.480575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2727     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2730                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.764469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.734767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1707     62.53%     62.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      1.28%     63.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              919     33.66%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               64      2.34%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2730                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    8576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6283392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2930752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    233.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   26894536500                       # Total gap between requests
system.mem_ctrls.avgGap                     186805.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2330048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3944768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2929088                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 86634124.634861424565                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 146671451.647181957960                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 108907187.688183665276                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        36407                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        61771                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        45793                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1153463250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1799016250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 641364767500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31682.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29123.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14005738.16                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2330048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3953344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6283392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2330048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2330048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2930752                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2930752                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        36407                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        61771                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          98178                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        45793                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         45793                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     86634125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    146990318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        233624443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     86634125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     86634125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    108969057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       108969057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    108969057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     86634125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    146990318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       342593500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                98044                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               45767                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         7850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2986                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2849                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1114154500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             490220000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2952479500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11363.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30113.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               70407                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27706                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        45697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   201.400355                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   129.589080                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.077618                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22198     48.58%     48.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12575     27.52%     76.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4163      9.11%     85.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1947      4.26%     89.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1189      2.60%     92.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          734      1.61%     93.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          539      1.18%     94.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          383      0.84%     95.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1969      4.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        45697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6274816                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2929088                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              233.305576                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              108.907188                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       166419120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        88453860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      359013480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     120425400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2122966560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8028662610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3566804160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   14452745190                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.371302                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9187938750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    898040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16809289250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       159864600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        84966255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      341020680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     118478340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2122966560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7987978290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3601064640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   14416339365                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.017688                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9277353750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    898040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16719874250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              55631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45793                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44189                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42547                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42547                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         55631                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       286338                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       286338                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 286338                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9214144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9214144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9214144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             98178                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   98178    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               98178                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            92833000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          122722500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1179366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       254907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       955129                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             667                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75151                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75151                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        956270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       223096                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2866961                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       895563                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3762524                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    122284224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32471104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              154755328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           91469                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2976064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1345945                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003336                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057661                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1341455     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4490      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1345945                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  26895268000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2418267000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1434744819                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         447895616                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
