<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2542</identifier><datestamp>2011-12-15T09:12:14Z</datestamp><dc:title>A study of NBTI in HfSiON/TiN p-MOSFETs using ultra-fast on-the-fly (UF-OTF) I(DLIN) technique</dc:title><dc:creator>DEORA, S</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:subject>degradation</dc:subject><dc:subject>silicon</dc:subject><dc:description>Negative Bias Temperature Instability (NBTI) is studied in HfSiON/TiN p-MOSFETs having thin (2nm) and thick (3nm) HfSiON layer on top of 1nm SiO(2) interfacial layer. By using ultra fast on the fly I(DLIN) technique, the impact of stress temperature (T) and oxide field (E(ox)) on NBTI time evolution is studied. The thickness of the HfSiON layer is shown to have negligible impact on time, T and Eox dependence of NBTI. The impact of time-zero (t(0)) delay on power law time exponent (n), E(ox) acceleration (Gamma) of degradation and E(ox) acceleration (beta) of time to fail (tt(F)) is also studied. The t(0) does not impact Gamma but strongly impacts n, beta and hence extracted safe operating voltage (V(GSAFE)).</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-26T00:05:43Z</dc:date><dc:date>2011-12-15T09:12:14Z</dc:date><dc:date>2011-10-26T00:05:43Z</dc:date><dc:date>2011-12-15T09:12:14Z</dc:date><dc:date>2008</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL &amp; FAILURE ANALYSIS OF INTEGRATED CIRCUITS,264-267</dc:identifier><dc:identifier>978-1-4244-2039-1</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15853</dc:identifier><dc:identifier>http://hdl.handle.net/100/2542</dc:identifier><dc:source>15th International Symposium on the Physical and Failure Analysis of Integrated Circuits,Singapore, SINGAPORE,JUL 07-11, 2008</dc:source><dc:language>English</dc:language></oai_dc:dc>