Quartus Prime Archive log --	C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/DE1_SoC_Computer.qarlog

Archive:	C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/DE1_SoC_Computer.qar
Date:		Mon Feb 22 09:42:35 2016
Quartus Prime		15.1.0 Build 185 10/21/2015 SJ Lite Edition

	=========== Files Selected: ===========
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System.qsys
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System.sopcinfo
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/Computer_System.cmp
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/Computer_System.debuginfo
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/Computer_System.qip
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/Computer_System.regmap
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/Computer_System.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/Computer_System_ARM_A9_HPS_hps.svd
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_ADC.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.qip
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_LEDs.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.ocp
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_bht_ram.mif
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_ic_tag_ram.mif
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_mult_cell.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_ociram_default_contents.mif
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_a.mif
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_rf_ram_b.mif
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.ocp
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_bht_ram.mif
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_ic_tag_ram.mif
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_ociram_default_contents.mif
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_rf_ram_a.mif
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_rf_ram_b.mif
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.hex
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM_test_component.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_SysID.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.qip
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.qip
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_023.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_023_error_adapter_0.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_025.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_025_error_adapter_0.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_007.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_008.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_010.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_011.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_016.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_018.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_023.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_025.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_026.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_028.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_031.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_029.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_035.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_044.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_045.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_048.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_049.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_016.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_018.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_023.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_025.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_026.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_028.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_004.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_008.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_011.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_address_span_extender.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_customins_master_translator.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_reset_controller.sdc
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_clock_edge.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_irda_counters.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_char_mode_rom_128.mif
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.mif
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_fb_color_rom.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/fpoint_wrapper.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps.pre.xml
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_AC_ROM.hex
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_inst_ROM.hex
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.ppf
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_parameters.tcl
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing.tcl
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_timing.tcl
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/sequencer/alt_types.pre.h
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/sequencer/emif.pre.xml
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/sequencer/sdram_io.pre.h
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/sequencer/sequencer.pre.c
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/sequencer/sequencer.pre.h
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/sequencer/sequencer_auto.pre.h
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/sequencer/sequencer_defines.pre.h
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/sequencer/system.pre.h
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/sequencer/tclrpt.pre.c
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/Computer_System/synthesis/submodules/sequencer/tclrpt.pre.h
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/DE1_SoC_Computer.qpf
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/DE1_SoC_Computer.qsf
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/DE1_SoC_Computer.sdc
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/DE1_SoC_Computer.v
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/DE1_SoC_Computer_assignment_defaults.qdf
C:/Users/brl4/Documents/DE1_SOC/DE1-SoC_Computer_15_local/verilog/alt_sld_fab_wrapper_hw.tcl
	======= Total: 314 files to archive =======

	================ Status: ===============
All files archived successfully.
