
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-TOAOPO9

Implementation : impl_1

# Written on Mon Oct  2 17:36:26 2023

##### DESIGN INFO #######################################################

Top View:                "main"
Constraint File(s):      "C:\Users\timot\Documents\Programming\fpga-accelerator\Software\Lattice_Project_1\impl_1\Lattice_Project_1_impl_1_cpe.ldc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 47 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                    Ending                                                      |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      System                                                      |     5.000            |     No paths         |     No paths         |     No paths                         
System                                                      main|DDR_MEM_1_sync_clk_i_inferred_clock                    |     5.000            |     No paths         |     No paths         |     No paths                         
PLL_1_ipgen_lscc_pll_Z26_layer0|clkop_o_inferred_clock      PLL_1_ipgen_lscc_pll_Z26_layer0|clkop_o_inferred_clock      |     5.000            |     No paths         |     No paths         |     No paths                         
DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock     System                                                      |     5.000            |     No paths         |     No paths         |     No paths                         
DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock     DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock     |     5.000            |     No paths         |     No paths         |     No paths                         
main|MIPI_DPHY_2_sync_clk_i_inferred_clock                  System                                                      |     5.000            |     No paths         |     No paths         |     No paths                         
main|MIPI_DPHY_2_sync_clk_i_inferred_clock                  main|MIPI_DPHY_2_sync_clk_i_inferred_clock                  |     5.000            |     No paths         |     No paths         |     No paths                         
main|MIPI_DPHY_1_sync_clk_i_inferred_clock                  System                                                      |     5.000            |     No paths         |     No paths         |     No paths                         
main|MIPI_DPHY_1_sync_clk_i_inferred_clock                  main|MIPI_DPHY_1_sync_clk_i_inferred_clock                  |     5.000            |     No paths         |     No paths         |     No paths                         
main|DDR_MEM_1_sync_clk_i_inferred_clock                    System                                                      |     5.000            |     No paths         |     No paths         |     No paths                         
main|DDR_MEM_1_sync_clk_i_inferred_clock                    DDR_MEM_1_ipgen_common_logic_2s_2|sclk_o_inferred_clock     |     Diff grp         |     No paths         |     No paths         |     No paths                         
main|DDR_MEM_1_sync_clk_i_inferred_clock                    main|DDR_MEM_1_sync_clk_i_inferred_clock                    |     5.000            |     No paths         |     No paths         |     No paths                         
===================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:DDR_MEM_1_addr_o[0]
p:DDR_MEM_1_addr_o[1]
p:DDR_MEM_1_addr_o[2]
p:DDR_MEM_1_addr_o[3]
p:DDR_MEM_1_addr_o[4]
p:DDR_MEM_1_addr_o[5]
p:DDR_MEM_1_addr_o[6]
p:DDR_MEM_1_addr_o[7]
p:DDR_MEM_1_addr_o[8]
p:DDR_MEM_1_addr_o[9]
p:DDR_MEM_1_addr_o[10]
p:DDR_MEM_1_addr_o[11]
p:DDR_MEM_1_addr_o[12]
p:DDR_MEM_1_ba_o[0]
p:DDR_MEM_1_ba_o[1]
p:DDR_MEM_1_ba_o[2]
p:DDR_MEM_1_casn_o
p:DDR_MEM_1_ck_o[0]
p:DDR_MEM_1_cke_o[0]
p:DDR_MEM_1_csn_o[0]
p:DDR_MEM_1_odt_o[0]
p:DDR_MEM_1_rasn_o
p:DDR_MEM_1_wen_o
p:I2C_DPHY_1_scl_io (bidir end point)
p:I2C_DPHY_1_scl_io (bidir start point)
p:I2C_DPHY_1_sda_io (bidir end point)
p:I2C_DPHY_1_sda_io (bidir start point)
p:I2C_DPHY_2_scl_io (bidir end point)
p:I2C_DPHY_2_scl_io (bidir start point)
p:I2C_DPHY_2_sda_io (bidir end point)
p:I2C_DPHY_2_sda_io (bidir start point)
p:MIPI_DPHY_1_clk_n_io (bidir end point)
p:MIPI_DPHY_1_clk_n_io (bidir start point)
p:MIPI_DPHY_1_clk_p_io (bidir end point)
p:MIPI_DPHY_1_clk_p_io (bidir start point)
p:MIPI_DPHY_1_data_n_io[0] (bidir end point)
p:MIPI_DPHY_1_data_n_io[0] (bidir start point)
p:MIPI_DPHY_1_data_n_io[1] (bidir end point)
p:MIPI_DPHY_1_data_n_io[1] (bidir start point)
p:MIPI_DPHY_1_data_n_io[2] (bidir end point)
p:MIPI_DPHY_1_data_n_io[2] (bidir start point)
p:MIPI_DPHY_1_data_n_io[3] (bidir end point)
p:MIPI_DPHY_1_data_n_io[3] (bidir start point)
p:MIPI_DPHY_1_data_p_io[0] (bidir end point)
p:MIPI_DPHY_1_data_p_io[0] (bidir start point)
p:MIPI_DPHY_1_data_p_io[1] (bidir end point)
p:MIPI_DPHY_1_data_p_io[1] (bidir start point)
p:MIPI_DPHY_1_data_p_io[2] (bidir end point)
p:MIPI_DPHY_1_data_p_io[2] (bidir start point)
p:MIPI_DPHY_1_data_p_io[3] (bidir end point)
p:MIPI_DPHY_1_data_p_io[3] (bidir start point)
p:MIPI_DPHY_2_clk_n_io (bidir end point)
p:MIPI_DPHY_2_clk_n_io (bidir start point)
p:MIPI_DPHY_2_clk_p_io (bidir end point)
p:MIPI_DPHY_2_clk_p_io (bidir start point)
p:MIPI_DPHY_2_data_n_io[0] (bidir end point)
p:MIPI_DPHY_2_data_n_io[0] (bidir start point)
p:MIPI_DPHY_2_data_n_io[1] (bidir end point)
p:MIPI_DPHY_2_data_n_io[1] (bidir start point)
p:MIPI_DPHY_2_data_n_io[2] (bidir end point)
p:MIPI_DPHY_2_data_n_io[2] (bidir start point)
p:MIPI_DPHY_2_data_n_io[3] (bidir end point)
p:MIPI_DPHY_2_data_n_io[3] (bidir start point)
p:MIPI_DPHY_2_data_p_io[0] (bidir end point)
p:MIPI_DPHY_2_data_p_io[0] (bidir start point)
p:MIPI_DPHY_2_data_p_io[1] (bidir end point)
p:MIPI_DPHY_2_data_p_io[1] (bidir start point)
p:MIPI_DPHY_2_data_p_io[2] (bidir end point)
p:MIPI_DPHY_2_data_p_io[2] (bidir start point)
p:MIPI_DPHY_2_data_p_io[3] (bidir end point)
p:MIPI_DPHY_2_data_p_io[3] (bidir start point)
p:PLL_1_clki_i
p:dq_dqs0_io[0] (bidir end point)
p:dq_dqs0_io[0] (bidir start point)
p:dq_dqs0_io[1] (bidir end point)
p:dq_dqs0_io[1] (bidir start point)
p:dq_dqs0_io[2] (bidir end point)
p:dq_dqs0_io[2] (bidir start point)
p:dq_dqs0_io[3] (bidir end point)
p:dq_dqs0_io[3] (bidir start point)
p:dq_dqs0_io[4] (bidir end point)
p:dq_dqs0_io[4] (bidir start point)
p:dq_dqs0_io[5] (bidir end point)
p:dq_dqs0_io[5] (bidir start point)
p:dq_dqs0_io[6] (bidir end point)
p:dq_dqs0_io[6] (bidir start point)
p:dq_dqs0_io[7] (bidir end point)
p:dq_dqs0_io[7] (bidir start point)
p:dq_dqs1_io[0] (bidir end point)
p:dq_dqs1_io[0] (bidir start point)
p:dq_dqs1_io[1] (bidir end point)
p:dq_dqs1_io[1] (bidir start point)
p:dq_dqs1_io[2] (bidir end point)
p:dq_dqs1_io[2] (bidir start point)
p:dq_dqs1_io[3] (bidir end point)
p:dq_dqs1_io[3] (bidir start point)
p:dq_dqs1_io[4] (bidir end point)
p:dq_dqs1_io[4] (bidir start point)
p:dq_dqs1_io[5] (bidir end point)
p:dq_dqs1_io[5] (bidir start point)
p:dq_dqs1_io[6] (bidir end point)
p:dq_dqs1_io[6] (bidir start point)
p:dq_dqs1_io[7] (bidir end point)
p:dq_dqs1_io[7] (bidir start point)
p:dqs0_io (bidir end point)
p:dqs0_io (bidir start point)
p:dqs1_io (bidir end point)
p:dqs1_io (bidir start point)


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
