 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Sep 16 15:15:22 2020
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                    13
    Feedthrough (LINT-29)                                           7

Cells                                                              14
    Connected to power or ground (LINT-32)                         11
    Nets connected to multiple pins on same cell (LINT-33)          3
--------------------------------------------------------------------------------

Warning: In design 'mult_DW02_mult_0', port 'TC' is not connected to any nets. (LINT-28)
Warning: In design 'PathSegment_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'PathSegment_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'A[13]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[6]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[5]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[4]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[3]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[2]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[1]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'mult_DW01_add_2', input port 'A[6]' is connected directly to output port 'SUM[6]'. (LINT-29)
Warning: In design 'mult_DW01_add_2', input port 'A[5]' is connected directly to output port 'SUM[5]'. (LINT-29)
Warning: In design 'mult_DW01_add_2', input port 'A[4]' is connected directly to output port 'SUM[4]'. (LINT-29)
Warning: In design 'mult_DW01_add_2', input port 'A[3]' is connected directly to output port 'SUM[3]'. (LINT-29)
Warning: In design 'mult_DW01_add_2', input port 'A[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'mult_DW01_add_2', input port 'A[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'mult_DW01_add_2', input port 'A[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'PathSegment', a pin on submodule 'add_36' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mult', a pin on submodule 'U100' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'TC' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[6]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[5]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[4]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[3]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[2]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[1]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', a pin on submodule 'FS_1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mult_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n97' is connected to pins 'A[13]', 'B[6]''.
Warning: In design 'mult_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net 'n98' is connected to pins 'B[5]', 'B[4]'', 'B[3]', 'B[2]', 'B[1]'.
Warning: In design 'mult_DW02_mult_0', the same net is connected to more than one pin on submodule 'FS_1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'B[0]', 'CI''.
1
 
****************************************
Report : area
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:22 2020
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    lsi_10k (File: /home/ectl/Software/synopsys/syn2015.06/libraries/syn/lsi_10k.db)

Number of ports:                          243
Number of nets:                           866
Number of cells:                          621
Number of combinational cells:            564
Number of sequential cells:                53
Number of macros/black boxes:               0
Number of buf/inv:                         93
Number of references:                      10

Combinational area:               1349.000000
Buf/Inv area:                      107.000000
Noncombinational area:             351.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1700.000000
Total area:                 undefined
1
 
****************************************
Report : design
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:22 2020
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    lsi_10k (File: /home/ectl/Software/synopsys/syn2015.06/libraries/syn/lsi_10k.db)

Local Link Library:

    {lsi_10k.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : WCCOM
    Library : lsi_10k
    Process :   1.50
    Temperature :  70.00
    Voltage :   4.75
    Interconnect Model : worst_case_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:22 2020
****************************************

Attributes:
   BO - reference allows boundary optimization
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
ADATA_reg[0]              FD1P            lsi_10k         8.000000  n
ADATA_reg[1]              FD1P            lsi_10k         8.000000  n
ADATA_reg[2]              FD1P            lsi_10k         8.000000  n
ADATA_reg[3]              FD1P            lsi_10k         8.000000  n
ADATA_reg[4]              FD1P            lsi_10k         8.000000  n
ADATA_reg[5]              FD1             lsi_10k         7.000000  n
ADATA_reg[6]              FD1P            lsi_10k         8.000000  n
ADATA_reg[7]              FD1P            lsi_10k         8.000000  n
ADATA_reg[8]              FD1             lsi_10k         7.000000  n
ADATA_reg[9]              FD1             lsi_10k         7.000000  n
ADATA_reg[10]             FD1             lsi_10k         7.000000  n
ADATA_reg[11]             FD1             lsi_10k         7.000000  n
ADATA_reg[12]             FD1             lsi_10k         7.000000  n
ADATA_reg[13]             FD1             lsi_10k         7.000000  n
ADATA_reg[14]             FD1             lsi_10k         7.000000  n
ADATA_reg[15]             FD1             lsi_10k         7.000000  n
BDATA_reg[0]              FD1P            lsi_10k         8.000000  n
BDATA_reg[1]              FD1P            lsi_10k         8.000000  n
BDATA_reg[2]              FD1P            lsi_10k         8.000000  n
BDATA_reg[3]              FD1P            lsi_10k         8.000000  n
BDATA_reg[4]              FD1P            lsi_10k         8.000000  n
BDATA_reg[5]              FD1P            lsi_10k         8.000000  n
BDATA_reg[6]              FD1P            lsi_10k         8.000000  n
BDATA_reg[7]              FD1P            lsi_10k         8.000000  n
BDATA_reg[8]              FD1             lsi_10k         7.000000  n
BDATA_reg[9]              FD1             lsi_10k         7.000000  n
BDATA_reg[10]             FD1             lsi_10k         7.000000  n
BDATA_reg[11]             FD1             lsi_10k         7.000000  n
BDATA_reg[12]             FD1             lsi_10k         7.000000  n
BDATA_reg[13]             FD1             lsi_10k         7.000000  n
BDATA_reg[14]             FD1             lsi_10k         7.000000  n
BDATA_reg[15]             FD1             lsi_10k         7.000000  n
REGOUT_reg[0]             FD1             lsi_10k         7.000000  n
REGOUT_reg[1]             FD1             lsi_10k         7.000000  n
REGOUT_reg[2]             FD1             lsi_10k         7.000000  n
REGOUT_reg[3]             FD1             lsi_10k         7.000000  n
REGOUT_reg[4]             FD1             lsi_10k         7.000000  n
REGOUT_reg[5]             FD1             lsi_10k         7.000000  n
REGOUT_reg[6]             FD1             lsi_10k         7.000000  n
REGOUT_reg[7]             FD1             lsi_10k         7.000000  n
REGOUT_reg[8]             FD1             lsi_10k         7.000000  n
REGOUT_reg[9]             FD1             lsi_10k         7.000000  n
REGOUT_reg[10]            FD1             lsi_10k         7.000000  n
REGOUT_reg[11]            FD1             lsi_10k         7.000000  n
REGOUT_reg[12]            FD1             lsi_10k         7.000000  n
REGOUT_reg[13]            FD1             lsi_10k         7.000000  n
REGOUT_reg[14]            FD1             lsi_10k         7.000000  n
REGOUT_reg[15]            FD1             lsi_10k         7.000000  n
U103                      B5I             lsi_10k         2.000000  
U104                      MUX21LP         lsi_10k         4.000000  
U105                      B5I             lsi_10k         2.000000  
U106                      MUX21LP         lsi_10k         4.000000  
U107                      IVP             lsi_10k         1.000000  
U108                      B5I             lsi_10k         2.000000  
U109                      MUX21LP         lsi_10k         4.000000  
U110                      MUX21LP         lsi_10k         4.000000  
U111                      B5I             lsi_10k         2.000000  
U112                      MUX21LP         lsi_10k         4.000000  
U113                      B5I             lsi_10k         2.000000  
U114                      MUX21LP         lsi_10k         4.000000  
U115                      B5I             lsi_10k         2.000000  
U116                      IVP             lsi_10k         1.000000  
U117                      IVA             lsi_10k         1.000000  
U118                      IVDA            lsi_10k         1.000000  
U119                      IVDA            lsi_10k         1.000000  
U120                      IVP             lsi_10k         1.000000  
U121                      IVP             lsi_10k         1.000000  
U122                      IVP             lsi_10k         1.000000  
U123                      MUX21H          lsi_10k         4.000000  
U124                      MUX21H          lsi_10k         4.000000  
U125                      MUX21H          lsi_10k         4.000000  
U126                      MUX21H          lsi_10k         4.000000  
U127                      MUX21H          lsi_10k         4.000000  
U128                      MUX21H          lsi_10k         4.000000  
U129                      MUX21H          lsi_10k         4.000000  
U130                      MUX21H          lsi_10k         4.000000  
U131                      MUX21H          lsi_10k         4.000000  
U132                      MUX21H          lsi_10k         4.000000  
U133                      MUX21H          lsi_10k         4.000000  
U134                      MUX21H          lsi_10k         4.000000  
U135                      MUX21H          lsi_10k         4.000000  
U136                      MUX21H          lsi_10k         4.000000  
U137                      MUX21H          lsi_10k         4.000000  
U138                      MUX21H          lsi_10k         4.000000  
U139                      MUX21H          lsi_10k         4.000000  
U140                      MUX21H          lsi_10k         4.000000  
U141                      MUX21H          lsi_10k         4.000000  
U142                      MUX21H          lsi_10k         4.000000  
U143                      MUX21H          lsi_10k         4.000000  
U144                      MUX21H          lsi_10k         4.000000  
U145                      MUX21H          lsi_10k         4.000000  
U146                      MUX21H          lsi_10k         4.000000  
U147                      MUX21H          lsi_10k         4.000000  
U148                      MUX21H          lsi_10k         4.000000  
U149                      MUX21H          lsi_10k         4.000000  
U150                      MUX21H          lsi_10k         4.000000  
U151                      MUX21H          lsi_10k         4.000000  
U152                      MUX21H          lsi_10k         4.000000  
U153                      MUX21H          lsi_10k         4.000000  
U154                      MUX21H          lsi_10k         4.000000  
U155                      MUX21H          lsi_10k         4.000000  
U156                      MUX21H          lsi_10k         4.000000  
U157                      MUX21H          lsi_10k         4.000000  
U158                      MUX21H          lsi_10k         4.000000  
U159                      MUX21H          lsi_10k         4.000000  
U160                      MUX21H          lsi_10k         4.000000  
U161                      MUX21H          lsi_10k         4.000000  
U162                      MUX21H          lsi_10k         4.000000  
U163                      MUX21H          lsi_10k         4.000000  
U164                      MUX21H          lsi_10k         4.000000  
add_36                    PathSegment_DW01_add_1          278.000000
                                                                    BO, h
mult                      mult                            859.000000
                                                                    h
--------------------------------------------------------------------------------
Total 112 cells                                           1700.000000
1
 
****************************************
Report : reference
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:22 2020
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
B5I                lsi_10k        2.000000       6     12.000000  
FD1                lsi_10k        7.000000      33    231.000000  n
FD1P               lsi_10k        8.000000      15    120.000000  n
IVA                lsi_10k        1.000000       1      1.000000  
IVDA               lsi_10k        1.000000       2      2.000000  
IVP                lsi_10k        1.000000       5      5.000000  
MUX21H             lsi_10k        4.000000      42    168.000000  
MUX21LP            lsi_10k        4.000000       6     24.000000  
PathSegment_DW01_add_1          278.000000       1    278.000000  h
mult                            859.000000       1    859.000000  h
-----------------------------------------------------------------------------
Total 10 references                                  1700.000000
1
 
****************************************
Report : port
        -verbose
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:22 2020
****************************************


                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
OP             in      0.0000   0.0000   --      --      --         
R1[0]          in      4.0000   0.0000   --      --      --         
R1[1]          in      4.0000   0.0000   --      --      --         
R1[2]          in      4.0000   0.0000   --      --      --         
R1[3]          in      4.0000   0.0000   --      --      --         
R1[4]          in      4.0000   0.0000   --      --      --         
R1[5]          in      4.0000   0.0000   --      --      --         
R1[6]          in      4.0000   0.0000   --      --      --         
R1[7]          in      4.0000   0.0000   --      --      --         
R1[8]          in      4.0000   0.0000   --      --      --         
R1[9]          in      4.0000   0.0000   --      --      --         
R1[10]         in      4.0000   0.0000   --      --      --         
R1[11]         in      3.0000   0.0000   --      --      --         
R1[12]         in     18.0000   0.0000   --      --      --         
R1[13]         in     18.0000   0.0000   --      --      --         
R1[14]         in     18.0000   0.0000   --      --      --         
R1[15]         in     18.0000   0.0000   --      --      --         
R2[0]          in      6.0000   0.0000   --      --      --         
R2[1]          in      6.0000   0.0000   --      --      --         
R2[2]          in      6.0000   0.0000   --      --      --         
R2[3]          in      6.0000   0.0000   --      --      --         
R2[4]          in      6.0000   0.0000   --      --      --         
R2[5]          in      6.0000   0.0000   --      --      --         
R2[6]          in      4.0000   0.0000   --      --      --         
R2[7]          in      4.0000   0.0000   --      --      --         
R2[8]          in      4.0000   0.0000   --      --      --         
R2[9]          in      4.0000   0.0000   --      --      --         
R2[10]         in      4.0000   0.0000   --      --      --         
R2[11]         in      6.0000   0.0000   --      --      --         
R2[12]         in      4.0000   0.0000   --      --      --         
R2[13]         in      4.0000   0.0000   --      --      --         
R2[14]         in      6.0000   0.0000   --      --      --         
R2[15]         in      4.0000   0.0000   --      --      --         
R3[0]          in      0.0000   0.0000   --      --      --         
R3[1]          in      0.0000   0.0000   --      --      --         
R3[2]          in      0.0000   0.0000   --      --      --         
R3[3]          in      0.0000   0.0000   --      --      --         
R3[4]          in      0.0000   0.0000   --      --      --         
R3[5]          in      0.0000   0.0000   --      --      --         
R3[6]          in      0.0000   0.0000   --      --      --         
R3[7]          in      0.0000   0.0000   --      --      --         
R3[8]          in      0.0000   0.0000   --      --      --         
R3[9]          in      0.0000   0.0000   --      --      --         
R3[10]         in      0.0000   0.0000   --      --      --         
R3[11]         in      0.0000   0.0000   --      --      --         
R3[12]         in      0.0000   0.0000   --      --      --         
R3[13]         in      0.0000   0.0000   --      --      --         
R3[14]         in      0.0000   0.0000   --      --      --         
R3[15]         in      0.0000   0.0000   --      --      --         
R4[0]          in      0.0000   0.0000   --      --      --         
R4[1]          in      0.0000   0.0000   --      --      --         
R4[2]          in      0.0000   0.0000   --      --      --         
R4[3]          in      0.0000   0.0000   --      --      --         
R4[4]          in      0.0000   0.0000   --      --      --         
R4[5]          in      0.0000   0.0000   --      --      --         
R4[6]          in      0.0000   0.0000   --      --      --         
R4[7]          in      0.0000   0.0000   --      --      --         
R4[8]          in      0.0000   0.0000   --      --      --         
R4[9]          in      0.0000   0.0000   --      --      --         
R4[10]         in      0.0000   0.0000   --      --      --         
R4[11]         in      0.0000   0.0000   --      --      --         
R4[12]         in      0.0000   0.0000   --      --      --         
R4[13]         in      0.0000   0.0000   --      --      --         
R4[14]         in      0.0000   0.0000   --      --      --         
R4[15]         in      0.0000   0.0000   --      --      --         
S1             in      0.0000   0.0000   --      --      --         
S2             in      0.0000   0.0000   --      --      --         
clk            in    166.0000   0.0000   --      --      --         
REGOUT[0]      out     1.5000   0.0000   --      --      --         
REGOUT[1]      out     1.5000   0.0000   --      --      --         
REGOUT[2]      out     1.5000   0.0000   --      --      --         
REGOUT[3]      out     1.5000   0.0000   --      --      --         
REGOUT[4]      out     1.5000   0.0000   --      --      --         
REGOUT[5]      out     1.5000   0.0000   --      --      --         
REGOUT[6]      out     1.5000   0.0000   --      --      --         
REGOUT[7]      out     1.5000   0.0000   --      --      --         
REGOUT[8]      out     1.5000   0.0000   --      --      --         
REGOUT[9]      out     1.5000   0.0000   --      --      --         
REGOUT[10]     out     1.5000   0.0000   --      --      --         
REGOUT[11]     out     1.5000   0.0000   --      --      --         
REGOUT[12]     out     1.5000   0.0000   --      --      --         
REGOUT[13]     out     1.5000   0.0000   --      --      --         
REGOUT[14]     out     1.5000   0.0000   --      --      --         
REGOUT[15]     out     1.5000   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
OP                 1      --              --              --        -- 
R1[0]              4      --              --              --        -- 
R1[1]              4      --              --              --        -- 
R1[2]              4      --              --              --        -- 
R1[3]              4      --              --              --        -- 
R1[4]              4      --              --              --        -- 
R1[5]              4      --              --              --        -- 
R1[6]              4      --              --              --        -- 
R1[7]              4      --              --              --        -- 
R1[8]              4      --              --              --        -- 
R1[9]              4      --              --              --        -- 
R1[10]             4      --              --              --        -- 
R1[11]             4      --              --              --        -- 
R1[12]            19      --              --              --        -- 
R1[13]            19      --              --              --        -- 
R1[14]            19      --              --              --        -- 
R1[15]            19      --              --              --        -- 
R2[0]              4      --              --              --        -- 
R2[1]              4      --              --              --        -- 
R2[2]              4      --              --              --        -- 
R2[3]              4      --              --              --        -- 
R2[4]              4      --              --              --        -- 
R2[5]              4      --              --              --        -- 
R2[6]              4      --              --              --        -- 
R2[7]              4      --              --              --        -- 
R2[8]              4      --              --              --        -- 
R2[9]              4      --              --              --        -- 
R2[10]             4      --              --              --        -- 
R2[11]             4      --              --              --        -- 
R2[12]             4      --              --              --        -- 
R2[13]             4      --              --              --        -- 
R2[14]             4      --              --              --        -- 
R2[15]             4      --              --              --        -- 
R3[0]              1      --              --              --        -- 
R3[1]              1      --              --              --        -- 
R3[2]              1      --              --              --        -- 
R3[3]              1      --              --              --        -- 
R3[4]              1      --              --              --        -- 
R3[5]              1      --              --              --        -- 
R3[6]              1      --              --              --        -- 
R3[7]              1      --              --              --        -- 
R3[8]              1      --              --              --        -- 
R3[9]              1      --              --              --        -- 
R3[10]             1      --              --              --        -- 
R3[11]             1      --              --              --        -- 
R3[12]             1      --              --              --        -- 
R3[13]             1      --              --              --        -- 
R3[14]             1      --              --              --        -- 
R3[15]             1      --              --              --        -- 
R4[0]              1      --              --              --        -- 
R4[1]              1      --              --              --        -- 
R4[2]              1      --              --              --        -- 
R4[3]              1      --              --              --        -- 
R4[4]              1      --              --              --        -- 
R4[5]              1      --              --              --        -- 
R4[6]              1      --              --              --        -- 
R4[7]              1      --              --              --        -- 
R4[8]              1      --              --              --        -- 
R4[9]              1      --              --              --        -- 
R4[10]             1      --              --              --        -- 
R4[11]             1      --              --              --        -- 
R4[12]             1      --              --              --        -- 
R4[13]             1      --              --              --        -- 
R4[14]             1      --              --              --        -- 
R4[15]             1      --              --              --        -- 
S1                 1      --              --              --        -- 
S2                 1      --              --              --        -- 
clk              167      --              --              --        -- 
REGOUT[0]          1      --              --              --        -- 
REGOUT[1]          1      --              --              --        -- 
REGOUT[2]          1      --              --              --        -- 
REGOUT[3]          1      --              --              --        -- 
REGOUT[4]          1      --              --              --        -- 
REGOUT[5]          1      --              --              --        -- 
REGOUT[6]          1      --              --              --        -- 
REGOUT[7]          1      --              --              --        -- 
REGOUT[8]          1      --              --              --        -- 
REGOUT[9]          1      --              --              --        -- 
REGOUT[10]         1      --              --              --        -- 
REGOUT[11]         1      --              --              --        -- 
REGOUT[12]         1      --              --              --        -- 
REGOUT[13]         1      --              --              --        -- 
REGOUT[14]         1      --              --              --        -- 
REGOUT[15]         1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
OP            1.20    1.20    1.20    1.20  clk       --    
R1[0]         1.20    1.20    1.20    1.20  clk       --    
R1[1]         1.20    1.20    1.20    1.20  clk       --    
R1[2]         1.20    1.20    1.20    1.20  clk       --    
R1[3]         1.20    1.20    1.20    1.20  clk       --    
R1[4]         1.20    1.20    1.20    1.20  clk       --    
R1[5]         1.20    1.20    1.20    1.20  clk       --    
R1[6]         1.20    1.20    1.20    1.20  clk       --    
R1[7]         1.20    1.20    1.20    1.20  clk       --    
R1[8]         1.20    1.20    1.20    1.20  clk       --    
R1[9]         1.20    1.20    1.20    1.20  clk       --    
R1[10]        1.20    1.20    1.20    1.20  clk       --    
R1[11]        1.20    1.20    1.20    1.20  clk       --    
R1[12]        1.20    1.20    1.20    1.20  clk       --    
R1[13]        1.20    1.20    1.20    1.20  clk       --    
R1[14]        1.20    1.20    1.20    1.20  clk       --    
R1[15]        1.20    1.20    1.20    1.20  clk       --    
R2[0]         1.20    1.20    1.20    1.20  clk       --    
R2[1]         1.20    1.20    1.20    1.20  clk       --    
R2[2]         1.20    1.20    1.20    1.20  clk       --    
R2[3]         1.20    1.20    1.20    1.20  clk       --    
R2[4]         1.20    1.20    1.20    1.20  clk       --    
R2[5]         1.20    1.20    1.20    1.20  clk       --    
R2[6]         1.20    1.20    1.20    1.20  clk       --    
R2[7]         1.20    1.20    1.20    1.20  clk       --    
R2[8]         1.20    1.20    1.20    1.20  clk       --    
R2[9]         1.20    1.20    1.20    1.20  clk       --    
R2[10]        1.20    1.20    1.20    1.20  clk       --    
R2[11]        1.20    1.20    1.20    1.20  clk       --    
R2[12]        1.20    1.20    1.20    1.20  clk       --    
R2[13]        1.20    1.20    1.20    1.20  clk       --    
R2[14]        1.20    1.20    1.20    1.20  clk       --    
R2[15]        1.20    1.20    1.20    1.20  clk       --    
R3[0]         1.20    1.20    1.20    1.20  clk       --    
R3[1]         1.20    1.20    1.20    1.20  clk       --    
R3[2]         1.20    1.20    1.20    1.20  clk       --    
R3[3]         1.20    1.20    1.20    1.20  clk       --    
R3[4]         1.20    1.20    1.20    1.20  clk       --    
R3[5]         1.20    1.20    1.20    1.20  clk       --    
R3[6]         1.20    1.20    1.20    1.20  clk       --    
R3[7]         1.20    1.20    1.20    1.20  clk       --    
R3[8]         1.20    1.20    1.20    1.20  clk       --    
R3[9]         1.20    1.20    1.20    1.20  clk       --    
R3[10]        1.20    1.20    1.20    1.20  clk       --    
R3[11]        1.20    1.20    1.20    1.20  clk       --    
R3[12]        1.20    1.20    1.20    1.20  clk       --    
R3[13]        1.20    1.20    1.20    1.20  clk       --    
R3[14]        1.20    1.20    1.20    1.20  clk       --    
R3[15]        1.20    1.20    1.20    1.20  clk       --    
R4[0]         1.20    1.20    1.20    1.20  clk       --    
R4[1]         1.20    1.20    1.20    1.20  clk       --    
R4[2]         1.20    1.20    1.20    1.20  clk       --    
R4[3]         1.20    1.20    1.20    1.20  clk       --    
R4[4]         1.20    1.20    1.20    1.20  clk       --    
R4[5]         1.20    1.20    1.20    1.20  clk       --    
R4[6]         1.20    1.20    1.20    1.20  clk       --    
R4[7]         1.20    1.20    1.20    1.20  clk       --    
R4[8]         1.20    1.20    1.20    1.20  clk       --    
R4[9]         1.20    1.20    1.20    1.20  clk       --    
R4[10]        1.20    1.20    1.20    1.20  clk       --    
R4[11]        1.20    1.20    1.20    1.20  clk       --    
R4[12]        1.20    1.20    1.20    1.20  clk       --    
R4[13]        1.20    1.20    1.20    1.20  clk       --    
R4[14]        1.20    1.20    1.20    1.20  clk       --    
R4[15]        1.20    1.20    1.20    1.20  clk       --    
S1            1.20    1.20    1.20    1.20  clk       6.00  
S2            1.20    1.20    1.20    1.20  clk       6.00  
clk           1.20    --      1.20    --    clk       --    
              --      1.20    --      1.20  clk(f)          


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
OP           IV                 IV                   -- /  --     n,N
R1[0]        IV                 IV                   -- /  --     n,N
R1[1]        IV                 IV                   -- /  --     n,N
R1[2]        IV                 IV                   -- /  --     n,N
R1[3]        IV                 IV                   -- /  --     n,N
R1[4]        IV                 IV                   -- /  --     n,N
R1[5]        IV                 IV                   -- /  --     n,N
R1[6]        IV                 IV                   -- /  --     n,N
R1[7]        IV                 IV                   -- /  --     n,N
R1[8]        IV                 IV                   -- /  --     n,N
R1[9]        IV                 IV                   -- /  --     n,N
R1[10]       IV                 IV                   -- /  --     n,N
R1[11]       IV                 IV                   -- /  --     n,N
R1[12]       IV                 IV                   -- /  --     n,N
R1[13]       IV                 IV                   -- /  --     n,N
R1[14]       IV                 IV                   -- /  --     n,N
R1[15]       IV                 IV                   -- /  --     n,N
R2[0]        IV                 IV                   -- /  --     n,N
R2[1]        IV                 IV                   -- /  --     n,N
R2[2]        IV                 IV                   -- /  --     n,N
R2[3]        IV                 IV                   -- /  --     n,N
R2[4]        IV                 IV                   -- /  --     n,N
R2[5]        IV                 IV                   -- /  --     n,N
R2[6]        IV                 IV                   -- /  --     n,N
R2[7]        IV                 IV                   -- /  --     n,N
R2[8]        IV                 IV                   -- /  --     n,N
R2[9]        IV                 IV                   -- /  --     n,N
R2[10]       IV                 IV                   -- /  --     n,N
R2[11]       IV                 IV                   -- /  --     n,N
R2[12]       IV                 IV                   -- /  --     n,N
R2[13]       IV                 IV                   -- /  --     n,N
R2[14]       IV                 IV                   -- /  --     n,N
R2[15]       IV                 IV                   -- /  --     n,N
R3[0]        IV                 IV                   -- /  --     n,N
R3[1]        IV                 IV                   -- /  --     n,N
R3[2]        IV                 IV                   -- /  --     n,N
R3[3]        IV                 IV                   -- /  --     n,N
R3[4]        IV                 IV                   -- /  --     n,N
R3[5]        IV                 IV                   -- /  --     n,N
R3[6]        IV                 IV                   -- /  --     n,N
R3[7]        IV                 IV                   -- /  --     n,N
R3[8]        IV                 IV                   -- /  --     n,N
R3[9]        IV                 IV                   -- /  --     n,N
R3[10]       IV                 IV                   -- /  --     n,N
R3[11]       IV                 IV                   -- /  --     n,N
R3[12]       IV                 IV                   -- /  --     n,N
R3[13]       IV                 IV                   -- /  --     n,N
R3[14]       IV                 IV                   -- /  --     n,N
R3[15]       IV                 IV                   -- /  --     n,N
R4[0]        IV                 IV                   -- /  --     n,N
R4[1]        IV                 IV                   -- /  --     n,N
R4[2]        IV                 IV                   -- /  --     n,N
R4[3]        IV                 IV                   -- /  --     n,N
R4[4]        IV                 IV                   -- /  --     n,N
R4[5]        IV                 IV                   -- /  --     n,N
R4[6]        IV                 IV                   -- /  --     n,N
R4[7]        IV                 IV                   -- /  --     n,N
R4[8]        IV                 IV                   -- /  --     n,N
R4[9]        IV                 IV                   -- /  --     n,N
R4[10]       IV                 IV                   -- /  --     n,N
R4[11]       IV                 IV                   -- /  --     n,N
R4[12]       IV                 IV                   -- /  --     n,N
R4[13]       IV                 IV                   -- /  --     n,N
R4[14]       IV                 IV                   -- /  --     n,N
R4[15]       IV                 IV                   -- /  --     n,N
S1           IV                 IV                   -- /  --     n,N
S2           IV                 IV                   -- /  --     n,N
clk          IV/  --            IV/  --              -- /  --     n,N


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
OP            --      --     --      --     --      --     --     --        -- 
R1[0]         --      --     --      --     --      --     --     --        -- 
R1[1]         --      --     --      --     --      --     --     --        -- 
R1[2]         --      --     --      --     --      --     --     --        -- 
R1[3]         --      --     --      --     --      --     --     --        -- 
R1[4]         --      --     --      --     --      --     --     --        -- 
R1[5]         --      --     --      --     --      --     --     --        -- 
R1[6]         --      --     --      --     --      --     --     --        -- 
R1[7]         --      --     --      --     --      --     --     --        -- 
R1[8]         --      --     --      --     --      --     --     --        -- 
R1[9]         --      --     --      --     --      --     --     --        -- 
R1[10]        --      --     --      --     --      --     --     --        -- 
R1[11]        --      --     --      --     --      --     --     --        -- 
R1[12]        --      --     --      --     --      --     --     --        -- 
R1[13]        --      --     --      --     --      --     --     --        -- 
R1[14]        --      --     --      --     --      --     --     --        -- 
R1[15]        --      --     --      --     --      --     --     --        -- 
R2[0]         --      --     --      --     --      --     --     --        -- 
R2[1]         --      --     --      --     --      --     --     --        -- 
R2[2]         --      --     --      --     --      --     --     --        -- 
R2[3]         --      --     --      --     --      --     --     --        -- 
R2[4]         --      --     --      --     --      --     --     --        -- 
R2[5]         --      --     --      --     --      --     --     --        -- 
R2[6]         --      --     --      --     --      --     --     --        -- 
R2[7]         --      --     --      --     --      --     --     --        -- 
R2[8]         --      --     --      --     --      --     --     --        -- 
R2[9]         --      --     --      --     --      --     --     --        -- 
R2[10]        --      --     --      --     --      --     --     --        -- 
R2[11]        --      --     --      --     --      --     --     --        -- 
R2[12]        --      --     --      --     --      --     --     --        -- 
R2[13]        --      --     --      --     --      --     --     --        -- 
R2[14]        --      --     --      --     --      --     --     --        -- 
R2[15]        --      --     --      --     --      --     --     --        -- 
R3[0]         --      --     --      --     --      --     --     --        -- 
R3[1]         --      --     --      --     --      --     --     --        -- 
R3[2]         --      --     --      --     --      --     --     --        -- 
R3[3]         --      --     --      --     --      --     --     --        -- 
R3[4]         --      --     --      --     --      --     --     --        -- 
R3[5]         --      --     --      --     --      --     --     --        -- 
R3[6]         --      --     --      --     --      --     --     --        -- 
R3[7]         --      --     --      --     --      --     --     --        -- 
R3[8]         --      --     --      --     --      --     --     --        -- 
R3[9]         --      --     --      --     --      --     --     --        -- 
R3[10]        --      --     --      --     --      --     --     --        -- 
R3[11]        --      --     --      --     --      --     --     --        -- 
R3[12]        --      --     --      --     --      --     --     --        -- 
R3[13]        --      --     --      --     --      --     --     --        -- 
R3[14]        --      --     --      --     --      --     --     --        -- 
R3[15]        --      --     --      --     --      --     --     --        -- 
R4[0]         --      --     --      --     --      --     --     --        -- 
R4[1]         --      --     --      --     --      --     --     --        -- 
R4[2]         --      --     --      --     --      --     --     --        -- 
R4[3]         --      --     --      --     --      --     --     --        -- 
R4[4]         --      --     --      --     --      --     --     --        -- 
R4[5]         --      --     --      --     --      --     --     --        -- 
R4[6]         --      --     --      --     --      --     --     --        -- 
R4[7]         --      --     --      --     --      --     --     --        -- 
R4[8]         --      --     --      --     --      --     --     --        -- 
R4[9]         --      --     --      --     --      --     --     --        -- 
R4[10]        --      --     --      --     --      --     --     --        -- 
R4[11]        --      --     --      --     --      --     --     --        -- 
R4[12]        --      --     --      --     --      --     --     --        -- 
R4[13]        --      --     --      --     --      --     --     --        -- 
R4[14]        --      --     --      --     --      --     --     --        -- 
R4[15]        --      --     --      --     --      --     --     --        -- 
S1            --      --     --      --     --      --     --     --        -- 
S2            --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
OP            --      --      --      -- 
R1[0]         --      --      --      -- 
R1[1]         --      --      --      -- 
R1[2]         --      --      --      -- 
R1[3]         --      --      --      -- 
R1[4]         --      --      --      -- 
R1[5]         --      --      --      -- 
R1[6]         --      --      --      -- 
R1[7]         --      --      --      -- 
R1[8]         --      --      --      -- 
R1[9]         --      --      --      -- 
R1[10]        --      --      --      -- 
R1[11]        --      --      --      -- 
R1[12]        --      --      --      -- 
R1[13]        --      --      --      -- 
R1[14]        --      --      --      -- 
R1[15]        --      --      --      -- 
R2[0]         --      --      --      -- 
R2[1]         --      --      --      -- 
R2[2]         --      --      --      -- 
R2[3]         --      --      --      -- 
R2[4]         --      --      --      -- 
R2[5]         --      --      --      -- 
R2[6]         --      --      --      -- 
R2[7]         --      --      --      -- 
R2[8]         --      --      --      -- 
R2[9]         --      --      --      -- 
R2[10]        --      --      --      -- 
R2[11]        --      --      --      -- 
R2[12]        --      --      --      -- 
R2[13]        --      --      --      -- 
R2[14]        --      --      --      -- 
R2[15]        --      --      --      -- 
R3[0]         --      --      --      -- 
R3[1]         --      --      --      -- 
R3[2]         --      --      --      -- 
R3[3]         --      --      --      -- 
R3[4]         --      --      --      -- 
R3[5]         --      --      --      -- 
R3[6]         --      --      --      -- 
R3[7]         --      --      --      -- 
R3[8]         --      --      --      -- 
R3[9]         --      --      --      -- 
R3[10]        --      --      --      -- 
R3[11]        --      --      --      -- 
R3[12]        --      --      --      -- 
R3[13]        --      --      --      -- 
R3[14]        --      --      --      -- 
R3[15]        --      --      --      -- 
R4[0]         --      --      --      -- 
R4[1]         --      --      --      -- 
R4[2]         --      --      --      -- 
R4[3]         --      --      --      -- 
R4[4]         --      --      --      -- 
R4[5]         --      --      --      -- 
R4[6]         --      --      --      -- 
R4[7]         --      --      --      -- 
R4[8]         --      --      --      -- 
R4[9]         --      --      --      -- 
R4[10]        --      --      --      -- 
R4[11]        --      --      --      -- 
R4[12]        --      --      --      -- 
R4[13]        --      --      --      -- 
R4[14]        --      --      --      -- 
R4[15]        --      --      --      -- 
S1            --      --      --      -- 
S2            --      --      --      -- 
clk           --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
REGOUT[0]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[1]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[2]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[3]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[4]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[5]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[6]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[7]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[8]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[9]     1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[10]    1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[11]    1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[12]    1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[13]    1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[14]    1.50    1.50    1.50    1.50  clk       0.00  
REGOUT[15]    1.50    1.50    1.50    1.50  clk       0.00  

1
 
****************************************
Report : net
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:22 2020
****************************************


Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top


Attributes:
   dr - drc disabled

Net                 Fanout     Fanin      Load   Resistance    Pins   Attributes
--------------------------------------------------------------------------------
ADATA[0]                 8         1      8.00         0.00       9   
ADATA[1]                 6         1      7.00         0.00       7   
ADATA[2]                11         1     11.00         0.00      12   
ADATA[3]                11         1     11.00         0.00      12   
ADATA[4]                11         1     11.00         0.00      12   
ADATA[5]                11         1     11.00         0.00      12   
ADATA[6]                10         1     10.00         0.00      11   
ADATA[7]                10         1     10.00         0.00      11   
ADATA[8]                 4         1      4.00         0.00       5   
ADATA[9]                 5         1      5.00         0.00       6   
ADATA[10]                5         1      5.00         0.00       6   
ADATA[11]                2         1      3.00         0.00       3   
ADATA[12]                2         1      3.00         0.00       3   
ADATA[13]                2         1      3.00         0.00       3   
ADATA[14]                2         1      3.00         0.00       3   
ADATA[15]                1         1      2.00         0.00       2   
BDATA[0]                10         1     10.00         0.00      11   
BDATA[1]                11         1     11.00         0.00      12   
BDATA[2]                11         1     11.00         0.00      12   
BDATA[3]                11         1     11.00         0.00      12   
BDATA[4]                 7         1      7.00         0.00       8   
BDATA[5]                 7         1      7.00         0.00       8   
BDATA[6]                 7         1      7.00         0.00       8   
BDATA[7]                 7         1      7.00         0.00       8   
BDATA[8]                 4         1      4.00         0.00       5   
BDATA[9]                 5         1      5.00         0.00       6   
BDATA[10]                5         1      5.00         0.00       6   
BDATA[11]                2         1      3.00         0.00       3   
BDATA[12]                2         1      3.00         0.00       3   
BDATA[13]                2         1      3.00         0.00       3   
BDATA[14]                2         1      3.00         0.00       3   
BDATA[15]                1         1      1.00         0.00       2   
N40                      1         1      1.00         0.00       2   
N41                      1         1      1.00         0.00       2   
N42                      1         1      1.00         0.00       2   
N43                      1         1      1.00         0.00       2   
N44                      1         1      1.00         0.00       2   
N45                      1         1      1.00         0.00       2   
N46                      1         1      1.00         0.00       2   
N47                      1         1      1.00         0.00       2   
N48                      1         1      1.00         0.00       2   
N49                      1         1      1.00         0.00       2   
N50                      1         1      2.00         0.00       2   
N51                      1         1      2.00         0.00       2   
N52                      1         1      2.00         0.00       2   
N53                      1         1      2.00         0.00       2   
N54                      1         1      2.00         0.00       2   
N55                      1         1      2.00         0.00       2   
OP                      16         1     32.00         0.00      17   
R1[0]                    1         1      5.00         0.00       2   
R1[1]                    1         1      5.00         0.00       2   
R1[2]                    1         1      5.00         0.00       2   
R1[3]                    1         1      5.00         0.00       2   
R1[4]                    1         1      5.00         0.00       2   
R1[5]                    1         1      5.00         0.00       2   
R1[6]                    1         1      5.00         0.00       2   
R1[7]                    1         1      5.00         0.00       2   
R1[8]                    1         1      5.00         0.00       2   
R1[9]                    1         1      5.00         0.00       2   
R1[10]                   1         1      5.00         0.00       2   
R1[11]                   1         1      4.00         0.00       2   
R1[12]                   1         1     19.00         0.00       2   
R1[13]                   1         1     19.00         0.00       2   
R1[14]                   1         1     19.00         0.00       2   
R1[15]                   1         1     19.00         0.00       2   
R2[0]                    1         1      7.00         0.00       2   
R2[1]                    1         1      7.00         0.00       2   
R2[2]                    1         1      7.00         0.00       2   
R2[3]                    1         1      7.00         0.00       2   
R2[4]                    1         1      7.00         0.00       2   
R2[5]                    1         1      7.00         0.00       2   
R2[6]                    1         1      5.00         0.00       2   
R2[7]                    1         1      5.00         0.00       2   
R2[8]                    1         1      5.00         0.00       2   
R2[9]                    1         1      5.00         0.00       2   
R2[10]                   1         1      5.00         0.00       2   
R2[11]                   1         1      7.00         0.00       2   
R2[12]                   1         1      5.00         0.00       2   
R2[13]                   1         1      5.00         0.00       2   
R2[14]                   1         1      7.00         0.00       2   
R2[15]                   1         1      5.00         0.00       2   
R3[0]                    1         1      1.00         0.00       2   
R3[1]                    1         1      1.00         0.00       2   
R3[2]                    1         1      1.00         0.00       2   
R3[3]                    1         1      1.00         0.00       2   
R3[4]                    1         1      1.00         0.00       2   
R3[5]                    1         1      1.00         0.00       2   
R3[6]                    1         1      1.00         0.00       2   
R3[7]                    1         1      1.00         0.00       2   
R3[8]                    1         1      1.00         0.00       2   
R3[9]                    1         1      1.00         0.00       2   
R3[10]                   1         1      1.00         0.00       2   
R3[11]                   1         1      1.00         0.00       2   
R3[12]                   1         1      1.00         0.00       2   
R3[13]                   1         1      1.00         0.00       2   
R3[14]                   1         1      1.00         0.00       2   
R3[15]                   1         1      1.00         0.00       2   
R4[0]                    1         1      1.00         0.00       2   
R4[1]                    1         1      1.00         0.00       2   
R4[2]                    1         1      1.00         0.00       2   
R4[3]                    1         1      1.00         0.00       2   
R4[4]                    1         1      1.00         0.00       2   
R4[5]                    1         1      1.00         0.00       2   
R4[6]                    1         1      1.00         0.00       2   
R4[7]                    1         1      1.00         0.00       2   
R4[8]                    1         1      1.00         0.00       2   
R4[9]                    1         1      1.00         0.00       2   
R4[10]                   1         1      1.00         0.00       2   
R4[11]                   1         1      1.00         0.00       2   
R4[12]                   1         1      1.00         0.00       2   
R4[13]                   1         1      1.00         0.00       2   
R4[14]                   1         1      1.00         0.00       2   
R4[15]                   1         1      1.00         0.00       2   
REGOUT[0]                1         1      1.50         0.00       2   
REGOUT[1]                1         1      1.50         0.00       2   
REGOUT[2]                1         1      1.50         0.00       2   
REGOUT[3]                1         1      1.50         0.00       2   
REGOUT[4]                1         1      1.50         0.00       2   
REGOUT[5]                1         1      1.50         0.00       2   
REGOUT[6]                1         1      1.50         0.00       2   
REGOUT[7]                1         1      1.50         0.00       2   
REGOUT[8]                1         1      1.50         0.00       2   
REGOUT[9]                1         1      1.50         0.00       2   
REGOUT[10]               1         1      1.50         0.00       2   
REGOUT[11]               1         1      1.50         0.00       2   
REGOUT[12]               1         1      1.50         0.00       2   
REGOUT[13]               1         1      1.50         0.00       2   
REGOUT[14]               1         1      1.50         0.00       2   
REGOUT[15]               1         1      1.50         0.00       2   
S1                       6         1     11.00         0.00       7   
S2                       6         1     11.00         0.00       7   
clk                     48         1    214.00         0.00      49   dr
n1                       0         1      0.00         0.00       1   dr
n102                     1         1      3.00         0.00       2   
n103                     1         1      3.00         0.00       2   
n104                     1         1      2.00         0.00       2   
n105                     2         1      2.00         0.00       3   
n106                     1         1      3.00         0.00       2   
n107                     1         1      3.00         0.00       2   
n108                     1         1      3.00         0.00       2   
n109                     1         1      3.00         0.00       2   
n110                     1         1      2.00         0.00       2   
n111                     3         1      3.00         0.00       4   
n112                     1         1      2.00         0.00       2   
n113                     2         1      2.00         0.00       3   
n114                     1         1      2.00         0.00       2   
n115                     2         1      2.00         0.00       3   
n116                     1         1      2.00         0.00       2   
n117                     3         1      3.00         0.00       4   
n118                     1         1      1.50         0.00       2   
n119                     3         1      3.00         0.00       4   
n120                    11         1     22.00         0.00      12   
n121                    11         1     22.00         0.00      12   
n122                     1         1      1.00         0.00       2   
n123                     1         1      1.00         0.00       2   
n124                     1         1      1.00         0.00       2   
n125                     1         1      1.00         0.00       2   
n126                     1         1      1.00         0.00       2   
n127                     1         1      1.00         0.00       2   
n128                     1         1      1.00         0.00       2   
n129                     1         1      1.00         0.00       2   
n130                     1         1      1.00         0.00       2   
n131                     1         1      1.00         0.00       2   
n132                     1         1      1.00         0.00       2   
n133                     1         1      1.00         0.00       2   
n134                     1         1      1.00         0.00       2   
n135                     1         1      1.00         0.00       2   
n136                     1         1      1.00         0.00       2   
n137                     1         1      1.00         0.00       2   
n138                     1         1      1.00         0.00       2   
n139                     1         1      1.00         0.00       2   
n140                     1         1      1.00         0.00       2   
n141                     1         1      1.00         0.00       2   
n142                     1         1      1.00         0.00       2   
n143                     1         1      1.00         0.00       2   
n144                     1         1      1.00         0.00       2   
n145                     1         1      1.00         0.00       2   
n146                     1         1      1.00         0.00       2   
n147                     1         1      1.00         0.00       2   
n148                     1         1      1.00         0.00       2   
n149                     1         1      1.00         0.00       2   
n150                     1         1      1.00         0.00       2   
n151                     1         1      1.00         0.00       2   
n152                     1         1      1.00         0.00       2   
n153                     1         1      1.00         0.00       2   
n154                     1         1      1.00         0.00       2   
n155                     1         1      1.00         0.00       2   
n156                     1         1      1.00         0.00       2   
n157                     1         1      1.00         0.00       2   
n158                     1         1      1.00         0.00       2   
n159                     1         1      1.00         0.00       2   
n160                     1         1      1.00         0.00       2   
n161                     1         1      1.00         0.00       2   
n162                     1         1      1.00         0.00       2   
n163                     1         1      1.00         0.00       2   
n164                     1         1      1.00         0.00       2   
n165                     1         1      1.00         0.00       2   
n166                     1         1      1.00         0.00       2   
n167                     1         1      1.00         0.00       2   
n168                     1         1      1.00         0.00       2   
n169                     1         1      1.00         0.00       2   
product[0]               1         1      1.00         0.00       2   
product[1]               1         1      1.00         0.00       2   
product[2]               1         1      1.00         0.00       2   
product[3]               1         1      1.00         0.00       2   
product[4]               1         1      1.00         0.00       2   
product[5]               1         1      1.00         0.00       2   
product[6]               1         1      1.00         0.00       2   
product[7]               1         1      1.00         0.00       2   
product[8]               1         1      1.00         0.00       2   
product[9]               1         1      1.00         0.00       2   
product[10]              1         1      2.00         0.00       2   
product[11]              1         1      2.00         0.00       2   
product[12]              1         1      2.00         0.00       2   
product[13]              1         1      2.00         0.00       2   
product[14]              1         1      2.00         0.00       2   
product[15]              1         1      2.00         0.00       2   
--------------------------------------------------------------------------------
Total 217 nets         480       217    940.50         0.00     697
Maximum                 48         1    214.00         0.00      49
Average               2.21      1.00      4.33         0.00    3.21
1
 
****************************************
Report : compile_options
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:22 2020
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
PathSegment                              flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         isolate_port           disabled

mult                                     flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

mult_DW02_mult_0                         flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

mult_DW01_add_2                          flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true

PathSegment_DW01_add_1                   flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:22 2020
****************************************


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                    3.14       3.14 f
  mult/U100/U177/Z (AN2)                   1.63       4.77 f
  mult/U100/U82/Z (AN2)                    1.73       6.49 f
  mult/U100/S2_2_5/S (FA1P)                3.94      10.43 f
  mult/U100/S2_3_4/CO (FA1P)               2.93      13.36 f
  mult/U100/U103/Z (EOP)                   2.11      15.47 f
  mult/U100/U121/Z (EOP)                   2.42      17.89 f
  mult/U100/U41/Z (ND2P)                   1.28      19.17 r
  mult/U100/U40/Z (ND3)                    0.90      20.07 f
  mult/U100/U46/Z (EO3)                    3.89      23.96 f
  mult/U100/U76/Z (ND2)                    1.44      25.41 r
  mult/U100/U63/Z (ND3P)                   1.07      26.47 f
  mult/U100/U162/Z (EOP)                   2.23      28.71 r
  mult/U100/FS_1/U37/Z (IVAP)              0.52      29.23 f
  mult/U100/FS_1/U31/Z (ND2P)              1.16      30.39 r
  mult/U100/FS_1/U32/Z (ND4P)              1.19      31.59 f
  mult/U100/FS_1/U29/Z (IVAP)              0.61      32.19 r
  mult/U100/FS_1/U57/Z (ND2P)              0.47      32.66 f
  mult/U100/FS_1/U56/Z (AO7P)              1.18      33.84 r
  mult/U100/FS_1/U67/Z (ENP)               1.83      35.67 r
  U114/Z (MUX21LP)                         0.86      36.53 f
  U115/Z (B5I)                             0.76      37.29 r
  REGOUT_reg[14]/D (FD1)                   0.00      37.29 r
  data arrival time                                  37.29

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[14]/CP (FD1)                  0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -37.29
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.54


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                    3.14       3.14 f
  mult/U100/U81/Z (AN2)                    1.73       4.86 f
  mult/U100/U16/Z (AN2)                    1.73       6.59 f
  mult/U100/S2_2_4/S (FA1P)                3.86      10.45 f
  mult/U100/U94/Z (ND2)                    1.44      11.90 r
  mult/U100/U97/Z (ND3P)                   1.17      13.07 f
  mult/U100/U99/Z (EOP)                    2.11      15.18 f
  mult/U100/U100/Z (EOP)                   2.26      17.44 f
  mult/U100/S2_5_2/CO (FA1P)               2.93      20.37 f
  mult/U100/U119/Z (ND2)                   1.44      21.82 r
  mult/U100/U30/Z (ND3)                    0.90      22.72 f
  mult/U100/U73/Z (EOP)                    2.11      24.83 f
  mult/U100/U74/Z (EOP)                    2.19      27.02 f
  mult/U100/U165/Z (AN2P)                  1.89      28.90 f
  mult/U100/FS_1/U72/Z (ND2P)              1.63      30.53 r
  mult/U100/FS_1/U40/Z (ND4P)              1.06      31.59 f
  mult/U100/FS_1/U39/Z (ND4P)              1.29      32.88 r
  mult/U100/FS_1/U14/Z (AO3)               0.94      33.82 f
  mult/U100/FS_1/U65/Z (EOP)               1.83      35.65 r
  U110/Z (MUX21LP)                         0.86      36.51 f
  U111/Z (B5I)                             0.76      37.27 r
  REGOUT_reg[15]/D (FD1)                   0.00      37.27 r
  data arrival time                                  37.27

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[15]/CP (FD1)                  0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -37.27
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.52


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                    3.14       3.14 f
  mult/U100/U18/Z (AN2)                    1.73       4.86 f
  mult/U100/U170/Z (EOP)                   2.26       7.13 f
  mult/U100/S2_2_5/CO (FA1P)               3.11      10.24 f
  mult/U100/U83/Z (EO3)                    3.89      14.12 f
  mult/U100/U123/Z (ND2)                   1.44      15.57 r
  mult/U100/U34/Z (ND3)                    1.12      16.69 f
  mult/U100/U65/Z (ND2P)                   1.16      17.85 r
  mult/U100/U43/Z (AO3P)                   1.09      18.94 f
  mult/U100/S2_6_4/CO (FA1)                2.63      21.58 f
  mult/U100/S4_4/CO (FA1AP)                4.35      25.92 f
  mult/U100/U157/Z (EOP)                   2.34      28.26 f
  mult/U100/FS_1/U11/Z (B5I)               1.11      29.37 r
  mult/U100/FS_1/U20/Z (ND2)               0.56      29.93 f
  mult/U100/FS_1/U48/Z (AN2)               1.63      31.56 f
  mult/U100/FS_1/U59/Z (ND2)               1.19      32.75 r
  mult/U100/FS_1/U49/Z (AO3)               0.94      33.69 f
  mult/U100/FS_1/U23/Z (ENP)               1.83      35.52 r
  U112/Z (MUX21LP)                         0.86      36.38 f
  U113/Z (B5I)                             0.76      37.14 r
  REGOUT_reg[13]/D (FD1)                   0.00      37.14 r
  data arrival time                                  37.14

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[13]/CP (FD1)                  0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -37.14
  -----------------------------------------------------------
  slack (VIOLATED)                                  -18.39


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                    3.14       3.14 f
  mult/U100/U81/Z (AN2)                    1.73       4.86 f
  mult/U100/U91/Z (EOP)                    2.19       7.05 f
  mult/U100/S2_2_3/CO (FA1P)               2.93       9.98 f
  mult/U100/U92/Z (EOP)                    2.11      12.09 f
  mult/U100/U93/Z (EOP)                    2.26      14.35 f
  mult/U100/S2_4_2/CO (FA1P)               2.93      17.29 f
  mult/U100/S2_5_2/S (FA1P)                4.20      21.49 r
  mult/U100/U47/Z (EO3P)                   4.23      25.71 f
  mult/U100/U54/Z (ND2P)                   1.16      26.88 r
  mult/U100/U56/Z (ND3P)                   0.97      27.84 f
  mult/U100/U160/Z (AN2P)                  1.82      29.67 f
  mult/U100/FS_1/U18/Z (ND2P)              1.40      31.06 r
  mult/U100/FS_1/U4/Z (AN2P)               1.14      32.20 r
  mult/U100/FS_1/U19/Z (AO7)               0.84      33.05 f
  mult/U100/FS_1/U70/Z (ENP)               1.83      34.88 r
  U109/Z (MUX21LP)                         0.86      35.74 f
  U108/Z (B5I)                             0.76      36.50 r
  REGOUT_reg[12]/D (FD1)                   0.00      36.50 r
  data arrival time                                  36.50

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[12]/CP (FD1)                  0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -36.50
  -----------------------------------------------------------
  slack (VIOLATED)                                  -17.75


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                    3.14       3.14 f
  mult/U100/U81/Z (AN2)                    1.73       4.86 f
  mult/U100/U16/Z (AN2)                    1.73       6.59 f
  mult/U100/S2_2_4/S (FA1P)                3.86      10.45 f
  mult/U100/U94/Z (ND2)                    1.44      11.90 r
  mult/U100/U97/Z (ND3P)                   1.17      13.07 f
  mult/U100/U99/Z (EOP)                    2.11      15.18 f
  mult/U100/U100/Z (EOP)                   2.26      17.44 f
  mult/U100/S2_5_2/CO (FA1P)               2.93      20.37 f
  mult/U100/U119/Z (ND2)                   1.44      21.82 r
  mult/U100/U30/Z (ND3)                    0.90      22.72 f
  mult/U100/U73/Z (EOP)                    2.11      24.83 f
  mult/U100/U74/Z (EOP)                    2.19      27.02 f
  mult/U100/U165/Z (AN2P)                  1.89      28.90 f
  mult/U100/FS_1/U72/Z (ND2P)              1.63      30.53 r
  mult/U100/FS_1/U2/Z (IVDA)               1.16      31.70 r
  mult/U100/FS_1/U3/Z (AO7)                0.84      32.54 f
  mult/U100/FS_1/U16/Z (ENP)               1.83      34.37 r
  U106/Z (MUX21LP)                         0.86      35.23 f
  U105/Z (B5I)                             0.76      35.99 r
  REGOUT_reg[11]/D (FD1)                   0.00      35.99 r
  data arrival time                                  35.99

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[11]/CP (FD1)                  0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -35.99
  -----------------------------------------------------------
  slack (VIOLATED)                                  -17.24


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                    3.14       3.14 f
  mult/U100/U81/Z (AN2)                    1.73       4.86 f
  mult/U100/U16/Z (AN2)                    1.73       6.59 f
  mult/U100/S2_2_4/S (FA1P)                3.86      10.45 f
  mult/U100/U94/Z (ND2)                    1.44      11.90 r
  mult/U100/U97/Z (ND3P)                   1.17      13.07 f
  mult/U100/U99/Z (EOP)                    2.11      15.18 f
  mult/U100/U100/Z (EOP)                   2.26      17.44 f
  mult/U100/S2_5_2/CO (FA1P)               2.93      20.37 f
  mult/U100/U119/Z (ND2)                   1.44      21.82 r
  mult/U100/U30/Z (ND3)                    0.90      22.72 f
  mult/U100/U73/Z (EOP)                    2.11      24.83 f
  mult/U100/U74/Z (EOP)                    2.19      27.02 f
  mult/U100/U165/Z (AN2P)                  1.89      28.90 f
  mult/U100/FS_1/U7/Z (IVAP)               0.73      29.64 r
  mult/U100/FS_1/U34/Z (ND2)               0.56      30.20 f
  mult/U100/FS_1/U58/Z (ND2)               1.44      31.64 r
  mult/U100/FS_1/U30/Z (ENP)               1.83      33.47 r
  U104/Z (MUX21LP)                         0.86      34.33 f
  U103/Z (B5I)                             0.76      35.09 r
  REGOUT_reg[10]/D (FD1)                   0.00      35.09 r
  data arrival time                                  35.09

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[10]/CP (FD1)                  0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -35.09
  -----------------------------------------------------------
  slack (VIOLATED)                                  -16.34


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                    3.14       3.14 f
  mult/U100/U81/Z (AN2)                    1.73       4.86 f
  mult/U100/U91/Z (EOP)                    2.19       7.05 f
  mult/U100/S2_2_3/CO (FA1P)               2.93       9.98 f
  mult/U100/U92/Z (EOP)                    2.11      12.09 f
  mult/U100/U93/Z (EOP)                    2.26      14.35 f
  mult/U100/S2_4_2/CO (FA1P)               2.93      17.29 f
  mult/U100/S2_5_2/S (FA1P)                4.20      21.49 r
  mult/U100/U47/Z (EO3P)                   4.23      25.71 f
  mult/U100/U54/Z (ND2P)                   1.16      26.88 r
  mult/U100/U56/Z (ND3P)                   0.97      27.84 f
  mult/U100/U160/Z (AN2P)                  1.82      29.67 f
  mult/U100/FS_1/U18/Z (ND2P)              1.40      31.06 r
  mult/U100/FS_1/U53/Z (AO7)               0.84      31.91 f
  mult/U100/FS_1/U44/Z (IV)                0.98      32.88 r
  U164/Z (MUX21H)                          1.33      34.21 r
  REGOUT_reg[9]/D (FD1)                    0.00      34.21 r
  data arrival time                                  34.21

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[9]/CP (FD1)                   0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -34.21
  -----------------------------------------------------------
  slack (VIOLATED)                                  -15.46


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                    3.14       3.14 f
  mult/U100/U81/Z (AN2)                    1.73       4.86 f
  mult/U100/U91/Z (EOP)                    2.19       7.05 f
  mult/U100/S2_2_3/CO (FA1P)               2.93       9.98 f
  mult/U100/U92/Z (EOP)                    2.11      12.09 f
  mult/U100/U93/Z (EOP)                    2.26      14.35 f
  mult/U100/S2_4_2/CO (FA1P)               2.93      17.29 f
  mult/U100/S2_5_2/S (FA1P)                4.20      21.49 r
  mult/U100/U47/Z (EO3P)                   4.23      25.71 f
  mult/U100/U54/Z (ND2P)                   1.16      26.88 r
  mult/U100/U56/Z (ND3P)                   0.97      27.84 f
  mult/U100/U147/Z (EO)                    2.10      29.94 f
  U163/Z (MUX21H)                          2.25      32.19 f
  REGOUT_reg[8]/D (FD1)                    0.00      32.19 f
  data arrival time                                  32.19

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[8]/CP (FD1)                   0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -32.19
  -----------------------------------------------------------
  slack (VIOLATED)                                  -13.44


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                    3.14       3.14 f
  mult/U100/U9/Z (IVDAP)                   1.15       4.29 f
  mult/U100/U3/Z (AN2)                     1.73       6.01 f
  mult/U100/U163/Z (AN2P)                  1.82       7.84 f
  mult/U100/S2_2_2/S (FA1P)                3.94      11.78 f
  mult/U100/S2_3_1/CO (FA1P)               3.02      14.80 f
  mult/U100/S2_4_1/CO (FA1P)               3.02      17.82 f
  mult/U100/S2_5_1/S (FA1P)                4.34      22.16 r
  mult/U100/U144/Z (ND2)                   0.40      22.56 f
  mult/U100/U142/Z (ND3)                   2.53      25.08 r
  mult/U100/U48/Z (EOP)                    2.03      27.12 f
  mult/U100/U49/Z (EOP)                    2.03      29.15 f
  U162/Z (MUX21H)                          2.25      31.40 f
  REGOUT_reg[7]/D (FD1)                    0.00      31.40 f
  data arrival time                                  31.40

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[7]/CP (FD1)                   0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -31.40
  -----------------------------------------------------------
  slack (VIOLATED)                                  -12.65


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                    3.14       3.14 f
  mult/U100/U9/Z (IVDAP)                   1.15       4.29 f
  mult/U100/U3/Z (AN2)                     1.73       6.01 f
  mult/U100/U163/Z (AN2P)                  1.82       7.84 f
  mult/U100/S2_2_2/S (FA1P)                3.94      11.78 f
  mult/U100/S2_3_1/CO (FA1P)               3.02      14.80 f
  mult/U100/S2_4_1/CO (FA1P)               3.02      17.82 f
  mult/U100/S2_5_1/S (FA1P)                4.34      22.16 r
  mult/U100/U143/Z (EO3)                   3.59      25.75 f
  U161/Z (MUX21H)                          2.25      28.00 f
  REGOUT_reg[6]/D (FD1)                    0.00      28.00 f
  data arrival time                                  28.00

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[6]/CP (FD1)                   0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -28.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -9.25


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                    3.14       3.14 f
  mult/U100/U9/Z (IVDAP)                   1.15       4.29 f
  mult/U100/U66/Z (AN2)                    1.73       6.01 f
  mult/U100/U169/Z (AN2P)                  1.82       7.84 f
  mult/U100/S2_2_1/S (FA1P)                3.94      11.78 f
  mult/U100/S1_3_0/CO (FA1)                2.76      14.54 f
  mult/U100/S1_4_0/CO (FA1A)               4.49      19.03 f
  mult/U100/S1_5_0/S (FA1)                 3.74      22.77 f
  U160/Z (MUX21H)                          2.25      25.02 f
  REGOUT_reg[5]/D (FD1)                    0.00      25.02 f
  data arrival time                                  25.02

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[5]/CP (FD1)                   0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -25.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -6.27


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ADATA_reg[1]/CP (FD1P)                   0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                    3.14       3.14 f
  mult/U100/U9/Z (IVDAP)                   1.15       4.29 f
  mult/U100/U66/Z (AN2)                    1.73       6.01 f
  mult/U100/U169/Z (AN2P)                  1.82       7.84 f
  mult/U100/S2_2_1/S (FA1P)                3.94      11.78 f
  mult/U100/S1_3_0/CO (FA1)                2.76      14.54 f
  mult/U100/S1_4_0/S (FA1A)                3.59      18.13 f
  U159/Z (MUX21H)                          2.25      20.38 f
  REGOUT_reg[4]/D (FD1)                    0.00      20.38 f
  data arrival time                                  20.38

  clock clk (rise edge)                   20.00      20.00
  clock network delay (ideal)              0.00      20.00
  clock uncertainty                       -0.45      19.55
  REGOUT_reg[4]/CP (FD1)                   0.00      19.55 r
  library setup time                      -0.80      18.75
  data required time                                 18.75
  -----------------------------------------------------------
  data required time                                 18.75
  data arrival time                                 -20.38
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.63


    Design: PathSegment

    max_area               0.00
  - Current Area        1700.00
  ------------------------------
    Slack              -1700.00  (VIOLATED)


1
 
****************************************
Report : timing
        -path end
        -delay max
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:22 2020
****************************************

Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
REGOUT_reg[14]/D (FD1)             37.29 r           18.75       -18.54
REGOUT_reg[15]/D (FD1)             37.27 r           18.75       -18.52
REGOUT_reg[13]/D (FD1)             37.14 r           18.75       -18.39
REGOUT_reg[12]/D (FD1)             36.50 r           18.75       -17.75
REGOUT_reg[11]/D (FD1)             35.99 r           18.75       -17.24
REGOUT_reg[10]/D (FD1)             35.09 r           18.75       -16.34
REGOUT_reg[9]/D (FD1)              34.21 r           18.75       -15.46
REGOUT_reg[8]/D (FD1)              32.19 f           18.75       -13.44
REGOUT_reg[7]/D (FD1)              31.40 f           18.75       -12.65
REGOUT_reg[6]/D (FD1)              28.00 f           18.75        -9.25
REGOUT_reg[5]/D (FD1)              25.02 f           18.75        -6.27
REGOUT_reg[4]/D (FD1)              20.38 f           18.75        -1.63
REGOUT_reg[3]/D (FD1)              17.49 f           18.75         1.26
REGOUT_reg[2]/D (FD1)              14.06 f           18.75         4.69
REGOUT_reg[1]/D (FD1)              13.41 f           18.75         5.34
BDATA_reg[7]/D (FD1P)              12.67 r           18.75         6.08
BDATA_reg[5]/D (FD1P)              12.67 r           18.75         6.08
BDATA_reg[3]/D (FD1P)              12.67 r           18.75         6.08
BDATA_reg[1]/D (FD1P)              12.67 r           18.75         6.08
ADATA_reg[6]/D (FD1P)              12.67 r           18.75         6.08
ADATA_reg[4]/D (FD1P)              12.67 r           18.75         6.08
ADATA_reg[2]/D (FD1P)              12.67 r           18.75         6.08
ADATA_reg[0]/D (FD1P)              12.67 r           18.75         6.08
BDATA_reg[15]/D (FD1)              12.67 r           18.75         6.08
BDATA_reg[13]/D (FD1)              12.67 r           18.75         6.08
ADATA_reg[14]/D (FD1)              12.67 r           18.75         6.08
ADATA_reg[13]/D (FD1)              12.67 r           18.75         6.08
BDATA_reg[12]/D (FD1)              12.67 r           18.75         6.08
BDATA_reg[11]/D (FD1)              12.67 r           18.75         6.08
ADATA_reg[12]/D (FD1)              12.67 r           18.75         6.08
ADATA_reg[11]/D (FD1)              12.67 r           18.75         6.08
BDATA_reg[8]/D (FD1)               12.67 r           18.75         6.08
ADATA_reg[8]/D (FD1)               12.67 r           18.75         6.08
BDATA_reg[10]/D (FD1)              12.67 r           18.75         6.08
BDATA_reg[9]/D (FD1)               12.67 r           18.75         6.08
ADATA_reg[10]/D (FD1)              12.67 r           18.75         6.08
ADATA_reg[9]/D (FD1)               12.67 r           18.75         6.08
REGOUT_reg[0]/D (FD1)              11.50 r           18.75         7.25
ADATA_reg[15]/D (FD1)               7.64 r           18.75        11.11
BDATA_reg[6]/D (FD1P)               5.86 r           18.75        12.89
BDATA_reg[4]/D (FD1P)               5.86 r           18.75        12.89
BDATA_reg[2]/D (FD1P)               5.86 r           18.75        12.89
BDATA_reg[0]/D (FD1P)               5.86 r           18.75        12.89
ADATA_reg[7]/D (FD1P)               5.86 r           18.75        12.89
ADATA_reg[3]/D (FD1P)               5.86 r           18.75        12.89
ADATA_reg[1]/D (FD1P)               5.86 r           18.75        12.89
BDATA_reg[14]/D (FD1)               5.86 r           18.75        12.89
ADATA_reg[5]/D (FD1)                5.86 r           18.75        12.89
REGOUT[15] (out)                    2.70 f           18.05        15.35
REGOUT[14] (out)                    2.70 f           18.05        15.35
REGOUT[13] (out)                    2.70 f           18.05        15.35
REGOUT[12] (out)                    2.70 f           18.05        15.35
REGOUT[11] (out)                    2.70 f           18.05        15.35
REGOUT[10] (out)                    2.70 f           18.05        15.35
REGOUT[9] (out)                     2.70 f           18.05        15.35
REGOUT[8] (out)                     2.70 f           18.05        15.35
REGOUT[7] (out)                     2.70 f           18.05        15.35
REGOUT[6] (out)                     2.70 f           18.05        15.35
REGOUT[5] (out)                     2.70 f           18.05        15.35
REGOUT[4] (out)                     2.70 f           18.05        15.35
REGOUT[3] (out)                     2.70 f           18.05        15.35
REGOUT[2] (out)                     2.70 f           18.05        15.35
REGOUT[1] (out)                     2.70 f           18.05        15.35
REGOUT[0] (out)                     2.70 f           18.05        15.35

1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 15
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:22 2020
****************************************

Operating Conditions: WCCOM   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U177/Z (AN2)                                  1.63       4.77 f
  mult/U100/U82/Z (AN2)                                   1.73       6.49 f
  mult/U100/S2_2_5/S (FA1P)                               3.94      10.43 f
  mult/U100/S2_3_4/CO (FA1P)                              2.93      13.36 f
  mult/U100/U103/Z (EOP)                                  2.11      15.47 f
  mult/U100/U121/Z (EOP)                                  2.42      17.89 f
  mult/U100/U41/Z (ND2P)                                  1.28      19.17 r
  mult/U100/U40/Z (ND3)                                   0.90      20.07 f
  mult/U100/U46/Z (EO3)                                   3.89      23.96 f
  mult/U100/U76/Z (ND2)                                   1.44      25.41 r
  mult/U100/U63/Z (ND3P)                                  1.07      26.47 f
  mult/U100/U162/Z (EOP)                                  2.23      28.71 r
  mult/U100/FS_1/A[8] (mult_DW01_add_2)                   0.00      28.71 r
  mult/U100/FS_1/U37/Z (IVAP)                             0.52      29.23 f
  mult/U100/FS_1/U31/Z (ND2P)                             1.16      30.39 r
  mult/U100/FS_1/U32/Z (ND4P)                             1.19      31.59 f
  mult/U100/FS_1/U29/Z (IVAP)                             0.61      32.19 r
  mult/U100/FS_1/U57/Z (ND2P)                             0.47      32.66 f
  mult/U100/FS_1/U56/Z (AO7P)                             1.18      33.84 r
  mult/U100/FS_1/U67/Z (ENP)                              1.83      35.67 r
  mult/U100/FS_1/SUM[12] (mult_DW01_add_2)                0.00      35.67 r
  mult/U100/PRODUCT[14] (mult_DW02_mult_0)                0.00      35.67 r
  mult/product[14] (mult)                                 0.00      35.67 r
  U114/Z (MUX21LP)                                        0.86      36.53 f
  U115/Z (B5I)                                            0.76      37.29 r
  REGOUT_reg[14]/D (FD1)                                  0.00      37.29 r
  data arrival time                                                 37.29

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[14]/CP (FD1)                                 0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -37.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -18.54


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U81/Z (AN2)                                   1.73       4.86 f
  mult/U100/U16/Z (AN2)                                   1.73       6.59 f
  mult/U100/S2_2_4/S (FA1P)                               3.86      10.45 f
  mult/U100/U94/Z (ND2)                                   1.44      11.90 r
  mult/U100/U97/Z (ND3P)                                  1.17      13.07 f
  mult/U100/U99/Z (EOP)                                   2.11      15.18 f
  mult/U100/U100/Z (EOP)                                  2.26      17.44 f
  mult/U100/S2_5_2/CO (FA1P)                              2.93      20.37 f
  mult/U100/U119/Z (ND2)                                  1.44      21.82 r
  mult/U100/U30/Z (ND3)                                   0.90      22.72 f
  mult/U100/U73/Z (EOP)                                   2.11      24.83 f
  mult/U100/U74/Z (EOP)                                   2.19      27.02 f
  mult/U100/U165/Z (AN2P)                                 1.89      28.90 f
  mult/U100/FS_1/B[8] (mult_DW01_add_2)                   0.00      28.90 f
  mult/U100/FS_1/U72/Z (ND2P)                             1.63      30.53 r
  mult/U100/FS_1/U40/Z (ND4P)                             1.06      31.59 f
  mult/U100/FS_1/U39/Z (ND4P)                             1.29      32.88 r
  mult/U100/FS_1/U14/Z (AO3)                              0.94      33.82 f
  mult/U100/FS_1/U65/Z (EOP)                              1.83      35.65 r
  mult/U100/FS_1/SUM[13] (mult_DW01_add_2)                0.00      35.65 r
  mult/U100/PRODUCT[15] (mult_DW02_mult_0)                0.00      35.65 r
  mult/product[15] (mult)                                 0.00      35.65 r
  U110/Z (MUX21LP)                                        0.86      36.51 f
  U111/Z (B5I)                                            0.76      37.27 r
  REGOUT_reg[15]/D (FD1)                                  0.00      37.27 r
  data arrival time                                                 37.27

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[15]/CP (FD1)                                 0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -37.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -18.52


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U18/Z (AN2)                                   1.73       4.86 f
  mult/U100/U170/Z (EOP)                                  2.26       7.13 f
  mult/U100/S2_2_5/CO (FA1P)                              3.11      10.24 f
  mult/U100/U83/Z (EO3)                                   3.89      14.12 f
  mult/U100/U123/Z (ND2)                                  1.44      15.57 r
  mult/U100/U34/Z (ND3)                                   1.12      16.69 f
  mult/U100/U65/Z (ND2P)                                  1.16      17.85 r
  mult/U100/U43/Z (AO3P)                                  1.09      18.94 f
  mult/U100/S2_6_4/CO (FA1)                               2.63      21.58 f
  mult/U100/S4_4/CO (FA1AP)                               4.35      25.92 f
  mult/U100/U157/Z (EOP)                                  2.34      28.26 f
  mult/U100/FS_1/A[10] (mult_DW01_add_2)                  0.00      28.26 f
  mult/U100/FS_1/U11/Z (B5I)                              1.11      29.37 r
  mult/U100/FS_1/U20/Z (ND2)                              0.56      29.93 f
  mult/U100/FS_1/U48/Z (AN2)                              1.63      31.56 f
  mult/U100/FS_1/U59/Z (ND2)                              1.19      32.75 r
  mult/U100/FS_1/U49/Z (AO3)                              0.94      33.69 f
  mult/U100/FS_1/U23/Z (ENP)                              1.83      35.52 r
  mult/U100/FS_1/SUM[11] (mult_DW01_add_2)                0.00      35.52 r
  mult/U100/PRODUCT[13] (mult_DW02_mult_0)                0.00      35.52 r
  mult/product[13] (mult)                                 0.00      35.52 r
  U112/Z (MUX21LP)                                        0.86      36.38 f
  U113/Z (B5I)                                            0.76      37.14 r
  REGOUT_reg[13]/D (FD1)                                  0.00      37.14 r
  data arrival time                                                 37.14

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[13]/CP (FD1)                                 0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -37.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -18.39


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U81/Z (AN2)                                   1.73       4.86 f
  mult/U100/U91/Z (EOP)                                   2.19       7.05 f
  mult/U100/S2_2_3/CO (FA1P)                              2.93       9.98 f
  mult/U100/U92/Z (EOP)                                   2.11      12.09 f
  mult/U100/U93/Z (EOP)                                   2.26      14.35 f
  mult/U100/S2_4_2/CO (FA1P)                              2.93      17.29 f
  mult/U100/S2_5_2/S (FA1P)                               4.20      21.49 r
  mult/U100/U47/Z (EO3P)                                  4.23      25.71 f
  mult/U100/U54/Z (ND2P)                                  1.16      26.88 r
  mult/U100/U56/Z (ND3P)                                  0.97      27.84 f
  mult/U100/U160/Z (AN2P)                                 1.82      29.67 f
  mult/U100/FS_1/B[7] (mult_DW01_add_2)                   0.00      29.67 f
  mult/U100/FS_1/U18/Z (ND2P)                             1.40      31.06 r
  mult/U100/FS_1/U4/Z (AN2P)                              1.14      32.20 r
  mult/U100/FS_1/U19/Z (AO7)                              0.84      33.05 f
  mult/U100/FS_1/U70/Z (ENP)                              1.83      34.88 r
  mult/U100/FS_1/SUM[10] (mult_DW01_add_2)                0.00      34.88 r
  mult/U100/PRODUCT[12] (mult_DW02_mult_0)                0.00      34.88 r
  mult/product[12] (mult)                                 0.00      34.88 r
  U109/Z (MUX21LP)                                        0.86      35.74 f
  U108/Z (B5I)                                            0.76      36.50 r
  REGOUT_reg[12]/D (FD1)                                  0.00      36.50 r
  data arrival time                                                 36.50

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[12]/CP (FD1)                                 0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -36.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.75


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U81/Z (AN2)                                   1.73       4.86 f
  mult/U100/U16/Z (AN2)                                   1.73       6.59 f
  mult/U100/S2_2_4/S (FA1P)                               3.86      10.45 f
  mult/U100/U94/Z (ND2)                                   1.44      11.90 r
  mult/U100/U97/Z (ND3P)                                  1.17      13.07 f
  mult/U100/U99/Z (EOP)                                   2.11      15.18 f
  mult/U100/U100/Z (EOP)                                  2.26      17.44 f
  mult/U100/S2_5_2/CO (FA1P)                              2.93      20.37 f
  mult/U100/U119/Z (ND2)                                  1.44      21.82 r
  mult/U100/U30/Z (ND3)                                   0.90      22.72 f
  mult/U100/U73/Z (EOP)                                   2.11      24.83 f
  mult/U100/U74/Z (EOP)                                   2.19      27.02 f
  mult/U100/U165/Z (AN2P)                                 1.89      28.90 f
  mult/U100/FS_1/B[8] (mult_DW01_add_2)                   0.00      28.90 f
  mult/U100/FS_1/U72/Z (ND2P)                             1.63      30.53 r
  mult/U100/FS_1/U2/Z (IVDA)                              1.16      31.70 r
  mult/U100/FS_1/U3/Z (AO7)                               0.84      32.54 f
  mult/U100/FS_1/U16/Z (ENP)                              1.83      34.37 r
  mult/U100/FS_1/SUM[9] (mult_DW01_add_2)                 0.00      34.37 r
  mult/U100/PRODUCT[11] (mult_DW02_mult_0)                0.00      34.37 r
  mult/product[11] (mult)                                 0.00      34.37 r
  U106/Z (MUX21LP)                                        0.86      35.23 f
  U105/Z (B5I)                                            0.76      35.99 r
  REGOUT_reg[11]/D (FD1)                                  0.00      35.99 r
  data arrival time                                                 35.99

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[11]/CP (FD1)                                 0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -35.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -17.24


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U81/Z (AN2)                                   1.73       4.86 f
  mult/U100/U16/Z (AN2)                                   1.73       6.59 f
  mult/U100/S2_2_4/S (FA1P)                               3.86      10.45 f
  mult/U100/U94/Z (ND2)                                   1.44      11.90 r
  mult/U100/U97/Z (ND3P)                                  1.17      13.07 f
  mult/U100/U99/Z (EOP)                                   2.11      15.18 f
  mult/U100/U100/Z (EOP)                                  2.26      17.44 f
  mult/U100/S2_5_2/CO (FA1P)                              2.93      20.37 f
  mult/U100/U119/Z (ND2)                                  1.44      21.82 r
  mult/U100/U30/Z (ND3)                                   0.90      22.72 f
  mult/U100/U73/Z (EOP)                                   2.11      24.83 f
  mult/U100/U74/Z (EOP)                                   2.19      27.02 f
  mult/U100/U165/Z (AN2P)                                 1.89      28.90 f
  mult/U100/FS_1/B[8] (mult_DW01_add_2)                   0.00      28.90 f
  mult/U100/FS_1/U7/Z (IVAP)                              0.73      29.64 r
  mult/U100/FS_1/U34/Z (ND2)                              0.56      30.20 f
  mult/U100/FS_1/U58/Z (ND2)                              1.44      31.64 r
  mult/U100/FS_1/U30/Z (ENP)                              1.83      33.47 r
  mult/U100/FS_1/SUM[8] (mult_DW01_add_2)                 0.00      33.47 r
  mult/U100/PRODUCT[10] (mult_DW02_mult_0)                0.00      33.47 r
  mult/product[10] (mult)                                 0.00      33.47 r
  U104/Z (MUX21LP)                                        0.86      34.33 f
  U103/Z (B5I)                                            0.76      35.09 r
  REGOUT_reg[10]/D (FD1)                                  0.00      35.09 r
  data arrival time                                                 35.09

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[10]/CP (FD1)                                 0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -35.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -16.34


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U81/Z (AN2)                                   1.73       4.86 f
  mult/U100/U91/Z (EOP)                                   2.19       7.05 f
  mult/U100/S2_2_3/CO (FA1P)                              2.93       9.98 f
  mult/U100/U92/Z (EOP)                                   2.11      12.09 f
  mult/U100/U93/Z (EOP)                                   2.26      14.35 f
  mult/U100/S2_4_2/CO (FA1P)                              2.93      17.29 f
  mult/U100/S2_5_2/S (FA1P)                               4.20      21.49 r
  mult/U100/U47/Z (EO3P)                                  4.23      25.71 f
  mult/U100/U54/Z (ND2P)                                  1.16      26.88 r
  mult/U100/U56/Z (ND3P)                                  0.97      27.84 f
  mult/U100/U160/Z (AN2P)                                 1.82      29.67 f
  mult/U100/FS_1/B[7] (mult_DW01_add_2)                   0.00      29.67 f
  mult/U100/FS_1/U18/Z (ND2P)                             1.40      31.06 r
  mult/U100/FS_1/U53/Z (AO7)                              0.84      31.91 f
  mult/U100/FS_1/U44/Z (IV)                               0.98      32.88 r
  mult/U100/FS_1/SUM[7] (mult_DW01_add_2)                 0.00      32.88 r
  mult/U100/PRODUCT[9] (mult_DW02_mult_0)                 0.00      32.88 r
  mult/product[9] (mult)                                  0.00      32.88 r
  U164/Z (MUX21H)                                         1.33      34.21 r
  REGOUT_reg[9]/D (FD1)                                   0.00      34.21 r
  data arrival time                                                 34.21

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[9]/CP (FD1)                                  0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -34.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -15.46


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U81/Z (AN2)                                   1.73       4.86 f
  mult/U100/U91/Z (EOP)                                   2.19       7.05 f
  mult/U100/S2_2_3/CO (FA1P)                              2.93       9.98 f
  mult/U100/U92/Z (EOP)                                   2.11      12.09 f
  mult/U100/U93/Z (EOP)                                   2.26      14.35 f
  mult/U100/S2_4_2/CO (FA1P)                              2.93      17.29 f
  mult/U100/S2_5_2/S (FA1P)                               4.20      21.49 r
  mult/U100/U47/Z (EO3P)                                  4.23      25.71 f
  mult/U100/U54/Z (ND2P)                                  1.16      26.88 r
  mult/U100/U56/Z (ND3P)                                  0.97      27.84 f
  mult/U100/U147/Z (EO)                                   2.10      29.94 f
  mult/U100/FS_1/A[6] (mult_DW01_add_2)                   0.00      29.94 f
  mult/U100/FS_1/SUM[6] (mult_DW01_add_2)                 0.00      29.94 f
  mult/U100/PRODUCT[8] (mult_DW02_mult_0)                 0.00      29.94 f
  mult/product[8] (mult)                                  0.00      29.94 f
  U163/Z (MUX21H)                                         2.25      32.19 f
  REGOUT_reg[8]/D (FD1)                                   0.00      32.19 f
  data arrival time                                                 32.19

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[8]/CP (FD1)                                  0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -32.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -13.44


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U9/Z (IVDAP)                                  1.15       4.29 f
  mult/U100/U3/Z (AN2)                                    1.73       6.01 f
  mult/U100/U163/Z (AN2P)                                 1.82       7.84 f
  mult/U100/S2_2_2/S (FA1P)                               3.94      11.78 f
  mult/U100/S2_3_1/CO (FA1P)                              3.02      14.80 f
  mult/U100/S2_4_1/CO (FA1P)                              3.02      17.82 f
  mult/U100/S2_5_1/S (FA1P)                               4.34      22.16 r
  mult/U100/U144/Z (ND2)                                  0.40      22.56 f
  mult/U100/U142/Z (ND3)                                  2.53      25.08 r
  mult/U100/U48/Z (EOP)                                   2.03      27.12 f
  mult/U100/U49/Z (EOP)                                   2.03      29.15 f
  mult/U100/FS_1/A[5] (mult_DW01_add_2)                   0.00      29.15 f
  mult/U100/FS_1/SUM[5] (mult_DW01_add_2)                 0.00      29.15 f
  mult/U100/PRODUCT[7] (mult_DW02_mult_0)                 0.00      29.15 f
  mult/product[7] (mult)                                  0.00      29.15 f
  U162/Z (MUX21H)                                         2.25      31.40 f
  REGOUT_reg[7]/D (FD1)                                   0.00      31.40 f
  data arrival time                                                 31.40

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[7]/CP (FD1)                                  0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -31.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -12.65


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U9/Z (IVDAP)                                  1.15       4.29 f
  mult/U100/U3/Z (AN2)                                    1.73       6.01 f
  mult/U100/U163/Z (AN2P)                                 1.82       7.84 f
  mult/U100/S2_2_2/S (FA1P)                               3.94      11.78 f
  mult/U100/S2_3_1/CO (FA1P)                              3.02      14.80 f
  mult/U100/S2_4_1/CO (FA1P)                              3.02      17.82 f
  mult/U100/S2_5_1/S (FA1P)                               4.34      22.16 r
  mult/U100/U143/Z (EO3)                                  3.59      25.75 f
  mult/U100/FS_1/A[4] (mult_DW01_add_2)                   0.00      25.75 f
  mult/U100/FS_1/SUM[4] (mult_DW01_add_2)                 0.00      25.75 f
  mult/U100/PRODUCT[6] (mult_DW02_mult_0)                 0.00      25.75 f
  mult/product[6] (mult)                                  0.00      25.75 f
  U161/Z (MUX21H)                                         2.25      28.00 f
  REGOUT_reg[6]/D (FD1)                                   0.00      28.00 f
  data arrival time                                                 28.00

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[6]/CP (FD1)                                  0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -28.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.25


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U9/Z (IVDAP)                                  1.15       4.29 f
  mult/U100/U66/Z (AN2)                                   1.73       6.01 f
  mult/U100/U169/Z (AN2P)                                 1.82       7.84 f
  mult/U100/S2_2_1/S (FA1P)                               3.94      11.78 f
  mult/U100/S1_3_0/CO (FA1)                               2.76      14.54 f
  mult/U100/S1_4_0/CO (FA1A)                              4.49      19.03 f
  mult/U100/S1_5_0/S (FA1)                                3.74      22.77 f
  mult/U100/FS_1/A[3] (mult_DW01_add_2)                   0.00      22.77 f
  mult/U100/FS_1/SUM[3] (mult_DW01_add_2)                 0.00      22.77 f
  mult/U100/PRODUCT[5] (mult_DW02_mult_0)                 0.00      22.77 f
  mult/product[5] (mult)                                  0.00      22.77 f
  U160/Z (MUX21H)                                         2.25      25.02 f
  REGOUT_reg[5]/D (FD1)                                   0.00      25.02 f
  data arrival time                                                 25.02

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[5]/CP (FD1)                                  0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -25.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -6.27


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U9/Z (IVDAP)                                  1.15       4.29 f
  mult/U100/U66/Z (AN2)                                   1.73       6.01 f
  mult/U100/U169/Z (AN2P)                                 1.82       7.84 f
  mult/U100/S2_2_1/S (FA1P)                               3.94      11.78 f
  mult/U100/S1_3_0/CO (FA1)                               2.76      14.54 f
  mult/U100/S1_4_0/S (FA1A)                               3.59      18.13 f
  mult/U100/FS_1/A[2] (mult_DW01_add_2)                   0.00      18.13 f
  mult/U100/FS_1/SUM[2] (mult_DW01_add_2)                 0.00      18.13 f
  mult/U100/PRODUCT[4] (mult_DW02_mult_0)                 0.00      18.13 f
  mult/product[4] (mult)                                  0.00      18.13 f
  U159/Z (MUX21H)                                         2.25      20.38 f
  REGOUT_reg[4]/D (FD1)                                   0.00      20.38 f
  data arrival time                                                 20.38

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[4]/CP (FD1)                                  0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -20.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.63


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/Q (FD1P)                                   3.14       3.14 f
  mult/ADATA[1] (mult)                                    0.00       3.14 f
  mult/U100/A[1] (mult_DW02_mult_0)                       0.00       3.14 f
  mult/U100/U9/Z (IVDAP)                                  1.15       4.29 f
  mult/U100/U66/Z (AN2)                                   1.73       6.01 f
  mult/U100/U149/Z (EO)                                   2.46       8.48 f
  mult/U100/S1_2_0/CO (FA1P)                              3.02      11.50 f
  mult/U100/S1_3_0/S (FA1)                                3.74      15.24 f
  mult/U100/FS_1/A[1] (mult_DW01_add_2)                   0.00      15.24 f
  mult/U100/FS_1/SUM[1] (mult_DW01_add_2)                 0.00      15.24 f
  mult/U100/PRODUCT[3] (mult_DW02_mult_0)                 0.00      15.24 f
  mult/product[3] (mult)                                  0.00      15.24 f
  U158/Z (MUX21H)                                         2.25      17.49 f
  REGOUT_reg[3]/D (FD1)                                   0.00      17.49 f
  data arrival time                                                 17.49

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[3]/CP (FD1)                                  0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -17.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: ADATA_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[0]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[0]/Q (FD1P)                                   3.20       3.20 f
  mult/ADATA[0] (mult)                                    0.00       3.20 f
  mult/U100/A[0] (mult_DW02_mult_0)                       0.00       3.20 f
  mult/U100/U11/Z (IVDA)                                  1.44       4.64 f
  mult/U100/U181/Z (AN2)                                  1.63       6.27 f
  mult/U100/U168/Z (AN2P)                                 1.82       8.10 f
  mult/U100/S1_2_0/S (FA1P)                               3.71      11.81 f
  mult/U100/FS_1/A[0] (mult_DW01_add_2)                   0.00      11.81 f
  mult/U100/FS_1/SUM[0] (mult_DW01_add_2)                 0.00      11.81 f
  mult/U100/PRODUCT[2] (mult_DW02_mult_0)                 0.00      11.81 f
  mult/product[2] (mult)                                  0.00      11.81 f
  U157/Z (MUX21H)                                         2.25      14.06 f
  REGOUT_reg[2]/D (FD1)                                   0.00      14.06 f
  data arrival time                                                 14.06

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[2]/CP (FD1)                                  0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -14.06
  --------------------------------------------------------------------------
  slack (MET)                                                        4.69


  Startpoint: ADATA_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: REGOUT_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADATA_reg[1]/CP (FD1P)                                  0.00       0.00 r
  ADATA_reg[1]/QN (FD1P)                                  3.62       3.62 r
  U117/Z (IVA)                                            0.80       4.41 f
  add_36/A[1] (PathSegment_DW01_add_1)                    0.00       4.41 f
  add_36/U147/Z (ND2)                                     2.09       6.50 r
  add_36/U159/Z (IVA)                                     0.58       7.07 f
  add_36/U94/Z (NR2)                                      1.99       9.06 r
  add_36/U93/Z (EO)                                       2.10      11.16 f
  add_36/SUM[1] (PathSegment_DW01_add_1)                  0.00      11.16 f
  U156/Z (MUX21H)                                         2.25      13.41 f
  REGOUT_reg[1]/D (FD1)                                   0.00      13.41 f
  data arrival time                                                 13.41

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.45      19.55
  REGOUT_reg[1]/CP (FD1)                                  0.00      19.55 r
  library setup time                                     -0.80      18.75
  data required time                                                18.75
  --------------------------------------------------------------------------
  data required time                                                18.75
  data arrival time                                                -13.41
  --------------------------------------------------------------------------
  slack (MET)                                                        5.34


1
 
****************************************
Report : timing_requirements
        -ignored
Design : PathSegment
Version: K-2015.06
Date   : Wed Sep 16 15:15:22 2020
****************************************

1
