ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f4xx_hal_rcc.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  21              		.align	2
  22              		.weak	HAL_RCC_DeInit
  23              		.thumb
  24              		.thumb_func
  26              	HAL_RCC_DeInit:
  27              	.LFB123:
  28              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @file    stm32f4xx_hal_rcc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 2


  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *      without specific prior written permission.
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #include "stm32f4xx_hal.h"
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup STM32F4xx_HAL_Driver
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 3


  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC RCC
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @{
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief    Initialization and Configuration functions
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        and APB2).
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the PLL as System clock source.
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 4


 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source.
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              HSE and PLL.
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 84 MHz and PCLK1 42 MHz.
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 100 MHz and PCLK1 50 MHz.
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 5


 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSE and PLL OFF
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - All interrupts disabled
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - Peripheral clocks
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  29              		.loc 1 219 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
  34              		.loc 1 221 0
  35 0000 0020     		movs	r0, #0
  36 0002 7047     		bx	lr
  37              		.cfi_endproc
  38              	.LFE123:
  40              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  41              		.align	2
  42              		.weak	HAL_RCC_OscConfig
  43              		.thumb
  44              		.thumb_func
  46              	HAL_RCC_OscConfig:
  47              	.LFB124:
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  48              		.loc 1 238 0
  49              		.cfi_startproc
  50              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 6


  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              	.LVL0:
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
  53              		.loc 1 242 0
  54 0000 0028     		cmp	r0, #0
  55 0002 00F01882 		beq	.L60
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
  56              		.loc 1 238 0
  57 0006 30B5     		push	{r4, r5, lr}
  58              	.LCFI0:
  59              		.cfi_def_cfa_offset 12
  60              		.cfi_offset 4, -12
  61              		.cfi_offset 5, -8
  62              		.cfi_offset 14, -4
  63 0008 83B0     		sub	sp, sp, #12
  64              	.LCFI1:
  65              		.cfi_def_cfa_offset 24
  66 000a 0446     		mov	r4, r0
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  67              		.loc 1 248 0
  68 000c 0368     		ldr	r3, [r0]
  69 000e 0F2B     		cmp	r3, #15
  70 0010 03D9     		bls	.L4
  71              		.loc 1 248 0 is_stmt 0 discriminator 1
  72 0012 A548     		ldr	r0, .L78
  73              	.LVL1:
  74 0014 F821     		movs	r1, #248
  75 0016 FFF7FEFF 		bl	assert_failed
  76              	.LVL2:
  77              	.L4:
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  78              		.loc 1 250 0 is_stmt 1
  79 001a 2368     		ldr	r3, [r4]
  80 001c 13F0010F 		tst	r3, #1
  81 0020 66D0     		beq	.L5
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
  82              		.loc 1 253 0
  83 0022 6368     		ldr	r3, [r4, #4]
  84 0024 4BB1     		cbz	r3, .L6
  85              		.loc 1 253 0 is_stmt 0 discriminator 1
  86 0026 B3F5803F 		cmp	r3, #65536
  87 002a 06D0     		beq	.L6
  88              		.loc 1 253 0 discriminator 2
  89 002c B3F5A02F 		cmp	r3, #327680
  90 0030 03D0     		beq	.L6
  91              		.loc 1 253 0 discriminator 3
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 7


  92 0032 9D48     		ldr	r0, .L78
  93 0034 FD21     		movs	r1, #253
  94 0036 FFF7FEFF 		bl	assert_failed
  95              	.LVL3:
  96              	.L6:
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
  97              		.loc 1 255 0 is_stmt 1
  98 003a 9C4B     		ldr	r3, .L78+4
  99 003c 9B68     		ldr	r3, [r3, #8]
 100 003e 03F00C03 		and	r3, r3, #12
 101 0042 042B     		cmp	r3, #4
 102 0044 0AD0     		beq	.L7
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 103              		.loc 1 256 0 discriminator 1
 104 0046 994B     		ldr	r3, .L78+4
 105 0048 9B68     		ldr	r3, [r3, #8]
 106 004a 03F00C03 		and	r3, r3, #12
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 107              		.loc 1 255 0 discriminator 1
 108 004e 082B     		cmp	r3, #8
 109 0050 0DD1     		bne	.L8
 110              		.loc 1 256 0
 111 0052 964B     		ldr	r3, .L78+4
 112 0054 5B68     		ldr	r3, [r3, #4]
 113 0056 13F4800F 		tst	r3, #4194304
 114 005a 08D0     		beq	.L8
 115              	.L7:
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 116              		.loc 1 258 0
 117 005c 934B     		ldr	r3, .L78+4
 118 005e 1B68     		ldr	r3, [r3]
 119 0060 13F4003F 		tst	r3, #131072
 120 0064 44D0     		beq	.L5
 121              		.loc 1 258 0 is_stmt 0 discriminator 1
 122 0066 6368     		ldr	r3, [r4, #4]
 123 0068 002B     		cmp	r3, #0
 124 006a 41D1     		bne	.L5
 125 006c E5E1     		b	.L61
 126              	.L8:
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 127              		.loc 1 266 0 is_stmt 1
 128 006e 6368     		ldr	r3, [r4, #4]
 129 0070 B3F5803F 		cmp	r3, #65536
 130 0074 05D1     		bne	.L9
 131              		.loc 1 266 0 is_stmt 0 discriminator 1
 132 0076 8D4A     		ldr	r2, .L78+4
 133 0078 1368     		ldr	r3, [r2]
 134 007a 43F48033 		orr	r3, r3, #65536
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 8


 135 007e 1360     		str	r3, [r2]
 136 0080 15E0     		b	.L10
 137              	.L9:
 138              		.loc 1 266 0 discriminator 2
 139 0082 B3F5A02F 		cmp	r3, #327680
 140 0086 09D1     		bne	.L11
 141              		.loc 1 266 0 discriminator 3
 142 0088 884B     		ldr	r3, .L78+4
 143 008a 1A68     		ldr	r2, [r3]
 144 008c 42F48022 		orr	r2, r2, #262144
 145 0090 1A60     		str	r2, [r3]
 146 0092 1A68     		ldr	r2, [r3]
 147 0094 42F48032 		orr	r2, r2, #65536
 148 0098 1A60     		str	r2, [r3]
 149 009a 08E0     		b	.L10
 150              	.L11:
 151              		.loc 1 266 0 discriminator 4
 152 009c 834B     		ldr	r3, .L78+4
 153 009e 1A68     		ldr	r2, [r3]
 154 00a0 22F48032 		bic	r2, r2, #65536
 155 00a4 1A60     		str	r2, [r3]
 156 00a6 1A68     		ldr	r2, [r3]
 157 00a8 22F48022 		bic	r2, r2, #262144
 158 00ac 1A60     		str	r2, [r3]
 159              	.L10:
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE State */
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 160              		.loc 1 269 0 is_stmt 1
 161 00ae 6368     		ldr	r3, [r4, #4]
 162 00b0 7BB1     		cbz	r3, .L12
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 163              		.loc 1 272 0
 164 00b2 FFF7FEFF 		bl	HAL_GetTick
 165              	.LVL4:
 166 00b6 0546     		mov	r5, r0
 167              	.LVL5:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 168              		.loc 1 275 0
 169 00b8 05E0     		b	.L13
 170              	.LVL6:
 171              	.L14:
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 172              		.loc 1 277 0
 173 00ba FFF7FEFF 		bl	HAL_GetTick
 174              	.LVL7:
 175 00be 401B     		subs	r0, r0, r5
 176 00c0 6428     		cmp	r0, #100
 177 00c2 00F2BC81 		bhi	.L62
 178              	.L13:
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 179              		.loc 1 275 0
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 9


 180 00c6 794B     		ldr	r3, .L78+4
 181 00c8 1B68     		ldr	r3, [r3]
 182 00ca 13F4003F 		tst	r3, #131072
 183 00ce F4D0     		beq	.L14
 184 00d0 0EE0     		b	.L5
 185              	.LVL8:
 186              	.L12:
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 187              		.loc 1 286 0
 188 00d2 FFF7FEFF 		bl	HAL_GetTick
 189              	.LVL9:
 190 00d6 0546     		mov	r5, r0
 191              	.LVL10:
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 192              		.loc 1 289 0
 193 00d8 05E0     		b	.L15
 194              	.LVL11:
 195              	.L16:
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 196              		.loc 1 291 0
 197 00da FFF7FEFF 		bl	HAL_GetTick
 198              	.LVL12:
 199 00de 401B     		subs	r0, r0, r5
 200 00e0 6428     		cmp	r0, #100
 201 00e2 00F2AE81 		bhi	.L63
 202              	.L15:
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 203              		.loc 1 289 0
 204 00e6 714B     		ldr	r3, .L78+4
 205 00e8 1B68     		ldr	r3, [r3]
 206 00ea 13F4003F 		tst	r3, #131072
 207 00ee F4D1     		bne	.L16
 208              	.LVL13:
 209              	.L5:
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 210              		.loc 1 300 0
 211 00f0 2368     		ldr	r3, [r4]
 212 00f2 13F0020F 		tst	r3, #2
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 10


 213 00f6 60D0     		beq	.L17
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 214              		.loc 1 303 0
 215 00f8 E368     		ldr	r3, [r4, #12]
 216 00fa 012B     		cmp	r3, #1
 217 00fc 04D9     		bls	.L18
 218              		.loc 1 303 0 is_stmt 0 discriminator 1
 219 00fe 6A48     		ldr	r0, .L78
 220 0100 40F22F11 		movw	r1, #303
 221 0104 FFF7FEFF 		bl	assert_failed
 222              	.LVL14:
 223              	.L18:
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 224              		.loc 1 304 0 is_stmt 1
 225 0108 2369     		ldr	r3, [r4, #16]
 226 010a 1F2B     		cmp	r3, #31
 227 010c 04D9     		bls	.L19
 228              		.loc 1 304 0 is_stmt 0 discriminator 1
 229 010e 6648     		ldr	r0, .L78
 230 0110 4FF49871 		mov	r1, #304
 231 0114 FFF7FEFF 		bl	assert_failed
 232              	.LVL15:
 233              	.L19:
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 234              		.loc 1 307 0 is_stmt 1
 235 0118 644B     		ldr	r3, .L78+4
 236 011a 9B68     		ldr	r3, [r3, #8]
 237 011c 13F00C0F 		tst	r3, #12
 238 0120 0AD0     		beq	.L20
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 239              		.loc 1 308 0 discriminator 1
 240 0122 624B     		ldr	r3, .L78+4
 241 0124 9B68     		ldr	r3, [r3, #8]
 242 0126 03F00C03 		and	r3, r3, #12
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 243              		.loc 1 307 0 discriminator 1
 244 012a 082B     		cmp	r3, #8
 245 012c 16D1     		bne	.L21
 246              		.loc 1 308 0
 247 012e 5F4B     		ldr	r3, .L78+4
 248 0130 5B68     		ldr	r3, [r3, #4]
 249 0132 13F4800F 		tst	r3, #4194304
 250 0136 11D1     		bne	.L21
 251              	.L20:
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 252              		.loc 1 311 0
 253 0138 5C4B     		ldr	r3, .L78+4
 254 013a 1B68     		ldr	r3, [r3]
 255 013c 13F0020F 		tst	r3, #2
 256 0140 03D0     		beq	.L22
 257              		.loc 1 311 0 is_stmt 0 discriminator 1
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 11


 258 0142 E368     		ldr	r3, [r4, #12]
 259 0144 012B     		cmp	r3, #1
 260 0146 40F07E81 		bne	.L64
 261              	.L22:
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 262              		.loc 1 319 0 is_stmt 1
 263 014a 584A     		ldr	r2, .L78+4
 264 014c 1368     		ldr	r3, [r2]
 265 014e 23F0F803 		bic	r3, r3, #248
 266 0152 2169     		ldr	r1, [r4, #16]
 267 0154 43EAC103 		orr	r3, r3, r1, lsl #3
 268 0158 1360     		str	r3, [r2]
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 269              		.loc 1 311 0
 270 015a 2EE0     		b	.L17
 271              	.L21:
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI State */
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 272              		.loc 1 325 0
 273 015c E368     		ldr	r3, [r4, #12]
 274 015e D3B1     		cbz	r3, .L23
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 275              		.loc 1 328 0
 276 0160 0122     		movs	r2, #1
 277 0162 534B     		ldr	r3, .L78+8
 278 0164 1A60     		str	r2, [r3]
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 279              		.loc 1 331 0
 280 0166 FFF7FEFF 		bl	HAL_GetTick
 281              	.LVL16:
 282 016a 0546     		mov	r5, r0
 283              	.LVL17:
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 284              		.loc 1 334 0
 285 016c 05E0     		b	.L24
 286              	.LVL18:
 287              	.L25:
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 288              		.loc 1 336 0
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 12


 289 016e FFF7FEFF 		bl	HAL_GetTick
 290              	.LVL19:
 291 0172 401B     		subs	r0, r0, r5
 292 0174 0228     		cmp	r0, #2
 293 0176 00F26881 		bhi	.L65
 294              	.L24:
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 295              		.loc 1 334 0
 296 017a 4C4B     		ldr	r3, .L78+4
 297 017c 1B68     		ldr	r3, [r3]
 298 017e 13F0020F 		tst	r3, #2
 299 0182 F4D0     		beq	.L25
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 300              		.loc 1 343 0
 301 0184 494A     		ldr	r2, .L78+4
 302 0186 1368     		ldr	r3, [r2]
 303 0188 23F0F803 		bic	r3, r3, #248
 304 018c 2169     		ldr	r1, [r4, #16]
 305 018e 43EAC103 		orr	r3, r3, r1, lsl #3
 306 0192 1360     		str	r3, [r2]
 307 0194 11E0     		b	.L17
 308              	.LVL20:
 309              	.L23:
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 310              		.loc 1 348 0
 311 0196 0022     		movs	r2, #0
 312 0198 454B     		ldr	r3, .L78+8
 313 019a 1A60     		str	r2, [r3]
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 314              		.loc 1 351 0
 315 019c FFF7FEFF 		bl	HAL_GetTick
 316              	.LVL21:
 317 01a0 0546     		mov	r5, r0
 318              	.LVL22:
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 319              		.loc 1 354 0
 320 01a2 05E0     		b	.L26
 321              	.LVL23:
 322              	.L27:
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 323              		.loc 1 356 0
 324 01a4 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 13


 325              	.LVL24:
 326 01a8 401B     		subs	r0, r0, r5
 327 01aa 0228     		cmp	r0, #2
 328 01ac 00F24F81 		bhi	.L66
 329              	.L26:
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 330              		.loc 1 354 0
 331 01b0 3E4B     		ldr	r3, .L78+4
 332 01b2 1B68     		ldr	r3, [r3]
 333 01b4 13F0020F 		tst	r3, #2
 334 01b8 F4D1     		bne	.L27
 335              	.LVL25:
 336              	.L17:
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 337              		.loc 1 365 0
 338 01ba 2368     		ldr	r3, [r4]
 339 01bc 13F0080F 		tst	r3, #8
 340 01c0 2ED0     		beq	.L28
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 341              		.loc 1 368 0
 342 01c2 6369     		ldr	r3, [r4, #20]
 343 01c4 012B     		cmp	r3, #1
 344 01c6 04D9     		bls	.L29
 345              		.loc 1 368 0 is_stmt 0 discriminator 1
 346 01c8 3748     		ldr	r0, .L78
 347 01ca 4FF4B871 		mov	r1, #368
 348 01ce FFF7FEFF 		bl	assert_failed
 349              	.LVL26:
 350              	.L29:
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSI State */
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 351              		.loc 1 371 0 is_stmt 1
 352 01d2 6369     		ldr	r3, [r4, #20]
 353 01d4 93B1     		cbz	r3, .L30
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 354              		.loc 1 374 0
 355 01d6 0122     		movs	r2, #1
 356 01d8 364B     		ldr	r3, .L78+12
 357 01da 1A60     		str	r2, [r3]
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 358              		.loc 1 377 0
 359 01dc FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 14


 360              	.LVL27:
 361 01e0 0546     		mov	r5, r0
 362              	.LVL28:
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 363              		.loc 1 380 0
 364 01e2 05E0     		b	.L31
 365              	.LVL29:
 366              	.L32:
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 367              		.loc 1 382 0
 368 01e4 FFF7FEFF 		bl	HAL_GetTick
 369              	.LVL30:
 370 01e8 401B     		subs	r0, r0, r5
 371 01ea 0228     		cmp	r0, #2
 372 01ec 00F23181 		bhi	.L67
 373              	.L31:
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 374              		.loc 1 380 0
 375 01f0 2E4B     		ldr	r3, .L78+4
 376 01f2 5B6F     		ldr	r3, [r3, #116]
 377 01f4 13F0020F 		tst	r3, #2
 378 01f8 F4D0     		beq	.L32
 379 01fa 11E0     		b	.L28
 380              	.LVL31:
 381              	.L30:
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 382              		.loc 1 391 0
 383 01fc 0022     		movs	r2, #0
 384 01fe 2D4B     		ldr	r3, .L78+12
 385 0200 1A60     		str	r2, [r3]
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 386              		.loc 1 394 0
 387 0202 FFF7FEFF 		bl	HAL_GetTick
 388              	.LVL32:
 389 0206 0546     		mov	r5, r0
 390              	.LVL33:
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 391              		.loc 1 397 0
 392 0208 05E0     		b	.L33
 393              	.LVL34:
 394              	.L34:
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 15


 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 395              		.loc 1 399 0
 396 020a FFF7FEFF 		bl	HAL_GetTick
 397              	.LVL35:
 398 020e 401B     		subs	r0, r0, r5
 399 0210 0228     		cmp	r0, #2
 400 0212 00F22081 		bhi	.L68
 401              	.L33:
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 402              		.loc 1 397 0
 403 0216 254B     		ldr	r3, .L78+4
 404 0218 5B6F     		ldr	r3, [r3, #116]
 405 021a 13F0020F 		tst	r3, #2
 406 021e F4D1     		bne	.L34
 407              	.LVL36:
 408              	.L28:
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 409              		.loc 1 407 0
 410 0220 2368     		ldr	r3, [r4]
 411 0222 13F0040F 		tst	r3, #4
 412 0226 77D0     		beq	.L35
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 413              		.loc 1 410 0
 414 0228 A368     		ldr	r3, [r4, #8]
 415 022a 012B     		cmp	r3, #1
 416 022c 06D9     		bls	.L36
 417              		.loc 1 410 0 is_stmt 0 discriminator 1
 418 022e 052B     		cmp	r3, #5
 419 0230 04D0     		beq	.L36
 420              		.loc 1 410 0 discriminator 2
 421 0232 1D48     		ldr	r0, .L78
 422 0234 4FF4CD71 		mov	r1, #410
 423 0238 FFF7FEFF 		bl	assert_failed
 424              	.LVL37:
 425              	.L36:
 426              	.LBB2:
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Enable Power Clock */
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 427              		.loc 1 413 0 is_stmt 1
 428 023c 0023     		movs	r3, #0
 429 023e 0193     		str	r3, [sp, #4]
 430 0240 1A4B     		ldr	r3, .L78+4
 431 0242 1A6C     		ldr	r2, [r3, #64]
 432 0244 42F08052 		orr	r2, r2, #268435456
 433 0248 1A64     		str	r2, [r3, #64]
 434 024a 1B6C     		ldr	r3, [r3, #64]
 435 024c 03F08053 		and	r3, r3, #268435456
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 16


 436 0250 0193     		str	r3, [sp, #4]
 437 0252 019B     		ldr	r3, [sp, #4]
 438              	.LBE2:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Enable write access to Backup domain */
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     PWR->CR |= PWR_CR_DBP;
 439              		.loc 1 416 0
 440 0254 184A     		ldr	r2, .L78+16
 441 0256 1368     		ldr	r3, [r2]
 442 0258 43F48073 		orr	r3, r3, #256
 443 025c 1360     		str	r3, [r2]
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Wait for Backup domain Write protection enable */
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 444              		.loc 1 419 0
 445 025e FFF7FEFF 		bl	HAL_GetTick
 446              	.LVL38:
 447 0262 0546     		mov	r5, r0
 448              	.LVL39:
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     while((PWR->CR & PWR_CR_DBP) == RESET)
 449              		.loc 1 421 0
 450 0264 05E0     		b	.L37
 451              	.LVL40:
 452              	.L38:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 453              		.loc 1 423 0
 454 0266 FFF7FEFF 		bl	HAL_GetTick
 455              	.LVL41:
 456 026a 401B     		subs	r0, r0, r5
 457 026c 0228     		cmp	r0, #2
 458 026e 00F2F480 		bhi	.L69
 459              	.L37:
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 460              		.loc 1 421 0
 461 0272 114B     		ldr	r3, .L78+16
 462 0274 1B68     		ldr	r3, [r3]
 463 0276 13F4807F 		tst	r3, #256
 464 027a F4D0     		beq	.L38
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 465              		.loc 1 430 0
 466 027c A368     		ldr	r3, [r4, #8]
 467 027e 012B     		cmp	r3, #1
 468 0280 05D1     		bne	.L39
 469              		.loc 1 430 0 is_stmt 0 discriminator 1
 470 0282 0A4A     		ldr	r2, .L78+4
 471 0284 136F     		ldr	r3, [r2, #112]
 472 0286 43F00103 		orr	r3, r3, #1
 473 028a 1367     		str	r3, [r2, #112]
 474 028c 1FE0     		b	.L40
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 17


 475              	.L39:
 476              		.loc 1 430 0 discriminator 2
 477 028e 052B     		cmp	r3, #5
 478 0290 14D1     		bne	.L41
 479              		.loc 1 430 0 discriminator 3
 480 0292 064B     		ldr	r3, .L78+4
 481 0294 1A6F     		ldr	r2, [r3, #112]
 482 0296 42F00402 		orr	r2, r2, #4
 483 029a 1A67     		str	r2, [r3, #112]
 484 029c 1A6F     		ldr	r2, [r3, #112]
 485 029e 42F00102 		orr	r2, r2, #1
 486 02a2 1A67     		str	r2, [r3, #112]
 487 02a4 13E0     		b	.L40
 488              	.L79:
 489 02a6 00BF     		.align	2
 490              	.L78:
 491 02a8 00000000 		.word	.LC0
 492 02ac 00380240 		.word	1073887232
 493 02b0 00004742 		.word	1111949312
 494 02b4 800E4742 		.word	1111953024
 495 02b8 00700040 		.word	1073770496
 496              	.L41:
 497              		.loc 1 430 0 discriminator 4
 498 02bc 6F4B     		ldr	r3, .L80
 499 02be 1A6F     		ldr	r2, [r3, #112]
 500 02c0 22F00102 		bic	r2, r2, #1
 501 02c4 1A67     		str	r2, [r3, #112]
 502 02c6 1A6F     		ldr	r2, [r3, #112]
 503 02c8 22F00402 		bic	r2, r2, #4
 504 02cc 1A67     		str	r2, [r3, #112]
 505              	.L40:
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 506              		.loc 1 432 0 is_stmt 1
 507 02ce A368     		ldr	r3, [r4, #8]
 508 02d0 8BB1     		cbz	r3, .L42
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 509              		.loc 1 435 0
 510 02d2 FFF7FEFF 		bl	HAL_GetTick
 511              	.LVL42:
 512 02d6 0546     		mov	r5, r0
 513              	.LVL43:
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 514              		.loc 1 438 0
 515 02d8 07E0     		b	.L43
 516              	.LVL44:
 517              	.L44:
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 518              		.loc 1 440 0
 519 02da FFF7FEFF 		bl	HAL_GetTick
 520              	.LVL45:
 521 02de 401B     		subs	r0, r0, r5
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 18


 522 02e0 41F28833 		movw	r3, #5000
 523 02e4 9842     		cmp	r0, r3
 524 02e6 00F2BA80 		bhi	.L70
 525              	.L43:
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 526              		.loc 1 438 0
 527 02ea 644B     		ldr	r3, .L80
 528 02ec 1B6F     		ldr	r3, [r3, #112]
 529 02ee 13F0020F 		tst	r3, #2
 530 02f2 F2D0     		beq	.L44
 531 02f4 10E0     		b	.L35
 532              	.L42:
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 533              		.loc 1 449 0
 534 02f6 FFF7FEFF 		bl	HAL_GetTick
 535              	.LVL46:
 536 02fa 0546     		mov	r5, r0
 537              	.LVL47:
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 538              		.loc 1 452 0
 539 02fc 07E0     		b	.L45
 540              	.LVL48:
 541              	.L46:
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 542              		.loc 1 454 0
 543 02fe FFF7FEFF 		bl	HAL_GetTick
 544              	.LVL49:
 545 0302 401B     		subs	r0, r0, r5
 546 0304 41F28833 		movw	r3, #5000
 547 0308 9842     		cmp	r0, r3
 548 030a 00F2AA80 		bhi	.L71
 549              	.L45:
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 550              		.loc 1 452 0
 551 030e 5B4B     		ldr	r3, .L80
 552 0310 1B6F     		ldr	r3, [r3, #112]
 553 0312 13F0020F 		tst	r3, #2
 554 0316 F2D1     		bne	.L46
 555              	.LVL50:
 556              	.L35:
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 19


 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 557              		.loc 1 463 0
 558 0318 A369     		ldr	r3, [r4, #24]
 559 031a 022B     		cmp	r3, #2
 560 031c 04D9     		bls	.L47
 561              		.loc 1 463 0 is_stmt 0 discriminator 1
 562 031e 5848     		ldr	r0, .L80+4
 563 0320 40F2CF11 		movw	r1, #463
 564 0324 FFF7FEFF 		bl	assert_failed
 565              	.LVL51:
 566              	.L47:
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 567              		.loc 1 464 0 is_stmt 1
 568 0328 A369     		ldr	r3, [r4, #24]
 569 032a 002B     		cmp	r3, #0
 570 032c 00F09B80 		beq	.L72
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 571              		.loc 1 467 0
 572 0330 524A     		ldr	r2, .L80
 573 0332 9268     		ldr	r2, [r2, #8]
 574 0334 02F00C02 		and	r2, r2, #12
 575 0338 082A     		cmp	r2, #8
 576 033a 00F09680 		beq	.L73
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 577              		.loc 1 469 0
 578 033e 022B     		cmp	r3, #2
 579 0340 66D1     		bne	.L48
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Check the parameters */
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 580              		.loc 1 472 0
 581 0342 E369     		ldr	r3, [r4, #28]
 582 0344 3BB1     		cbz	r3, .L49
 583              		.loc 1 472 0 is_stmt 0 discriminator 1
 584 0346 B3F5800F 		cmp	r3, #4194304
 585 034a 04D0     		beq	.L49
 586              		.loc 1 472 0 discriminator 2
 587 034c 4C48     		ldr	r0, .L80+4
 588 034e 4FF4EC71 		mov	r1, #472
 589 0352 FFF7FEFF 		bl	assert_failed
 590              	.LVL52:
 591              	.L49:
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 592              		.loc 1 473 0 is_stmt 1
 593 0356 236A     		ldr	r3, [r4, #32]
 594 0358 3F2B     		cmp	r3, #63
 595 035a 04D9     		bls	.L50
 596              		.loc 1 473 0 is_stmt 0 discriminator 1
 597 035c 4848     		ldr	r0, .L80+4
 598 035e 40F2D911 		movw	r1, #473
 599 0362 FFF7FEFF 		bl	assert_failed
 600              	.LVL53:
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 20


 601              	.L50:
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 602              		.loc 1 474 0 is_stmt 1
 603 0366 636A     		ldr	r3, [r4, #36]
 604 0368 323B     		subs	r3, r3, #50
 605 036a B3F5BF7F 		cmp	r3, #382
 606 036e 04D9     		bls	.L51
 607              		.loc 1 474 0 is_stmt 0 discriminator 1
 608 0370 4348     		ldr	r0, .L80+4
 609 0372 4FF4ED71 		mov	r1, #474
 610 0376 FFF7FEFF 		bl	assert_failed
 611              	.LVL54:
 612              	.L51:
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 613              		.loc 1 475 0 is_stmt 1
 614 037a A36A     		ldr	r3, [r4, #40]
 615 037c 022B     		cmp	r3, #2
 616 037e 0AD0     		beq	.L52
 617              		.loc 1 475 0 is_stmt 0 discriminator 1
 618 0380 042B     		cmp	r3, #4
 619 0382 08D0     		beq	.L52
 620              		.loc 1 475 0 discriminator 2
 621 0384 062B     		cmp	r3, #6
 622 0386 06D0     		beq	.L52
 623              		.loc 1 475 0 discriminator 3
 624 0388 082B     		cmp	r3, #8
 625 038a 04D0     		beq	.L52
 626              		.loc 1 475 0 discriminator 4
 627 038c 3C48     		ldr	r0, .L80+4
 628 038e 40F2DB11 		movw	r1, #475
 629 0392 FFF7FEFF 		bl	assert_failed
 630              	.LVL55:
 631              	.L52:
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 632              		.loc 1 476 0 is_stmt 1
 633 0396 E36A     		ldr	r3, [r4, #44]
 634 0398 023B     		subs	r3, r3, #2
 635 039a 0D2B     		cmp	r3, #13
 636 039c 04D9     		bls	.L53
 637              		.loc 1 476 0 is_stmt 0 discriminator 1
 638 039e 3848     		ldr	r0, .L80+4
 639 03a0 4FF4EE71 		mov	r1, #476
 640 03a4 FFF7FEFF 		bl	assert_failed
 641              	.LVL56:
 642              	.L53:
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 643              		.loc 1 479 0 is_stmt 1
 644 03a8 0022     		movs	r2, #0
 645 03aa 364B     		ldr	r3, .L80+8
 646 03ac 1A60     		str	r2, [r3]
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 647              		.loc 1 482 0
 648 03ae FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 21


 649              	.LVL57:
 650 03b2 0546     		mov	r5, r0
 651              	.LVL58:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 652              		.loc 1 485 0
 653 03b4 04E0     		b	.L54
 654              	.LVL59:
 655              	.L55:
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 656              		.loc 1 487 0
 657 03b6 FFF7FEFF 		bl	HAL_GetTick
 658              	.LVL60:
 659 03ba 401B     		subs	r0, r0, r5
 660 03bc 0228     		cmp	r0, #2
 661 03be 56D8     		bhi	.L74
 662              	.L54:
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 663              		.loc 1 485 0
 664 03c0 2E4B     		ldr	r3, .L80
 665 03c2 1B68     		ldr	r3, [r3]
 666 03c4 13F0007F 		tst	r3, #33554432
 667 03c8 F5D1     		bne	.L55
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 668              		.loc 1 494 0
 669 03ca E269     		ldr	r2, [r4, #28]
 670 03cc 236A     		ldr	r3, [r4, #32]
 671 03ce 1343     		orrs	r3, r3, r2
 672 03d0 626A     		ldr	r2, [r4, #36]
 673 03d2 43EA8213 		orr	r3, r3, r2, lsl #6
 674 03d6 A26A     		ldr	r2, [r4, #40]
 675 03d8 5208     		lsrs	r2, r2, #1
 676 03da 013A     		subs	r2, r2, #1
 677 03dc 43EA0243 		orr	r3, r3, r2, lsl #16
 678 03e0 E26A     		ldr	r2, [r4, #44]
 679 03e2 43EA0263 		orr	r3, r3, r2, lsl #24
 680 03e6 254A     		ldr	r2, .L80
 681 03e8 5360     		str	r3, [r2, #4]
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the main PLL. */
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 682              		.loc 1 500 0
 683 03ea 0122     		movs	r2, #1
 684 03ec 254B     		ldr	r3, .L80+8
 685 03ee 1A60     		str	r2, [r3]
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 22


 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 686              		.loc 1 503 0
 687 03f0 FFF7FEFF 		bl	HAL_GetTick
 688              	.LVL61:
 689 03f4 0446     		mov	r4, r0
 690              	.LVL62:
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 691              		.loc 1 506 0
 692 03f6 04E0     		b	.L56
 693              	.LVL63:
 694              	.L57:
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 695              		.loc 1 508 0
 696 03f8 FFF7FEFF 		bl	HAL_GetTick
 697              	.LVL64:
 698 03fc 001B     		subs	r0, r0, r4
 699 03fe 0228     		cmp	r0, #2
 700 0400 37D8     		bhi	.L75
 701              	.L56:
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 702              		.loc 1 506 0
 703 0402 1E4B     		ldr	r3, .L80
 704 0404 1B68     		ldr	r3, [r3]
 705 0406 13F0007F 		tst	r3, #33554432
 706 040a F5D0     		beq	.L57
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 23


 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 707              		.loc 1 537 0
 708 040c 0020     		movs	r0, #0
 709 040e 33E0     		b	.L3
 710              	.LVL65:
 711              	.L48:
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 712              		.loc 1 517 0
 713 0410 0022     		movs	r2, #0
 714 0412 1C4B     		ldr	r3, .L80+8
 715 0414 1A60     		str	r2, [r3]
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 716              		.loc 1 520 0
 717 0416 FFF7FEFF 		bl	HAL_GetTick
 718              	.LVL66:
 719 041a 0446     		mov	r4, r0
 720              	.LVL67:
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 721              		.loc 1 523 0
 722 041c 04E0     		b	.L58
 723              	.LVL68:
 724              	.L59:
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 725              		.loc 1 525 0
 726 041e FFF7FEFF 		bl	HAL_GetTick
 727              	.LVL69:
 728 0422 001B     		subs	r0, r0, r4
 729 0424 0228     		cmp	r0, #2
 730 0426 26D8     		bhi	.L76
 731              	.L58:
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 732              		.loc 1 523 0
 733 0428 144B     		ldr	r3, .L80
 734 042a 1B68     		ldr	r3, [r3]
 735 042c 13F0007F 		tst	r3, #33554432
 736 0430 F5D1     		bne	.L59
 737              		.loc 1 537 0
 738 0432 0020     		movs	r0, #0
 739 0434 20E0     		b	.L3
 740              	.LVL70:
 741              	.L60:
 742              	.LCFI2:
 743              		.cfi_def_cfa_offset 0
 744              		.cfi_restore 4
 745              		.cfi_restore 5
 746              		.cfi_restore 14
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 747              		.loc 1 244 0
 748 0436 0120     		movs	r0, #1
 749              	.LVL71:
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 750              		.loc 1 538 0
 751 0438 7047     		bx	lr
 752              	.LVL72:
 753              	.L61:
 754              	.LCFI3:
 755              		.cfi_def_cfa_offset 24
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 24


 756              		.cfi_offset 4, -12
 757              		.cfi_offset 5, -8
 758              		.cfi_offset 14, -4
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 759              		.loc 1 260 0
 760 043a 0120     		movs	r0, #1
 761 043c 1CE0     		b	.L3
 762              	.LVL73:
 763              	.L62:
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 764              		.loc 1 279 0
 765 043e 0320     		movs	r0, #3
 766 0440 1AE0     		b	.L3
 767              	.L63:
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 768              		.loc 1 293 0
 769 0442 0320     		movs	r0, #3
 770 0444 18E0     		b	.L3
 771              	.LVL74:
 772              	.L64:
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 773              		.loc 1 313 0
 774 0446 0120     		movs	r0, #1
 775 0448 16E0     		b	.L3
 776              	.LVL75:
 777              	.L65:
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 778              		.loc 1 338 0
 779 044a 0320     		movs	r0, #3
 780 044c 14E0     		b	.L3
 781              	.L66:
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 782              		.loc 1 358 0
 783 044e 0320     		movs	r0, #3
 784 0450 12E0     		b	.L3
 785              	.L67:
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 786              		.loc 1 384 0
 787 0452 0320     		movs	r0, #3
 788 0454 10E0     		b	.L3
 789              	.L68:
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 790              		.loc 1 401 0
 791 0456 0320     		movs	r0, #3
 792 0458 0EE0     		b	.L3
 793              	.L69:
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 794              		.loc 1 425 0
 795 045a 0320     		movs	r0, #3
 796 045c 0CE0     		b	.L3
 797              	.L70:
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 798              		.loc 1 442 0
 799 045e 0320     		movs	r0, #3
 800 0460 0AE0     		b	.L3
 801              	.L71:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 25


 802              		.loc 1 456 0
 803 0462 0320     		movs	r0, #3
 804 0464 08E0     		b	.L3
 805              	.LVL76:
 806              	.L72:
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 807              		.loc 1 537 0
 808 0466 0020     		movs	r0, #0
 809 0468 06E0     		b	.L3
 810              	.L73:
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 811              		.loc 1 534 0
 812 046a 0120     		movs	r0, #1
 813 046c 04E0     		b	.L3
 814              	.LVL77:
 815              	.L74:
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 816              		.loc 1 489 0
 817 046e 0320     		movs	r0, #3
 818 0470 02E0     		b	.L3
 819              	.LVL78:
 820              	.L75:
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 821              		.loc 1 510 0
 822 0472 0320     		movs	r0, #3
 823 0474 00E0     		b	.L3
 824              	.L76:
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 825              		.loc 1 527 0
 826 0476 0320     		movs	r0, #3
 827              	.LVL79:
 828              	.L3:
 829              		.loc 1 538 0
 830 0478 03B0     		add	sp, sp, #12
 831              	.LCFI4:
 832              		.cfi_def_cfa_offset 12
 833              		@ sp needed
 834 047a 30BD     		pop	{r4, r5, pc}
 835              	.L81:
 836              		.align	2
 837              	.L80:
 838 047c 00380240 		.word	1073887232
 839 0480 00000000 		.word	.LC0
 840 0484 60004742 		.word	1111949408
 841              		.cfi_endproc
 842              	.LFE124:
 844              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 845              		.align	2
 846              		.global	HAL_RCC_MCOConfig
 847              		.thumb
 848              		.thumb_func
 850              	HAL_RCC_MCOConfig:
 851              	.LFB126:
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 26


 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 27


 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE ready flag */
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the PLL ready flag */
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI ready flag */
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Get Start Tick */
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 28


 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****      /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 29


 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     frequencies.
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 852              		.loc 1 750 0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 32
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856              	.LVL80:
 857 0000 70B5     		push	{r4, r5, r6, lr}
 858              	.LCFI5:
 859              		.cfi_def_cfa_offset 16
 860              		.cfi_offset 4, -16
 861              		.cfi_offset 5, -12
 862              		.cfi_offset 6, -8
 863              		.cfi_offset 14, -4
 864 0002 88B0     		sub	sp, sp, #32
 865              	.LCFI6:
 866              		.cfi_def_cfa_offset 48
 867 0004 0646     		mov	r6, r0
 868 0006 0C46     		mov	r4, r1
 869 0008 1546     		mov	r5, r2
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 30


 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 870              		.loc 1 753 0
 871 000a 0128     		cmp	r0, #1
 872 000c 04D9     		bls	.L83
 873              		.loc 1 753 0 is_stmt 0 discriminator 1
 874 000e 3C48     		ldr	r0, .L90
 875              	.LVL81:
 876 0010 40F2F121 		movw	r1, #753
 877              	.LVL82:
 878 0014 FFF7FEFF 		bl	assert_failed
 879              	.LVL83:
 880              	.L83:
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 881              		.loc 1 754 0 is_stmt 1
 882 0018 85B1     		cbz	r5, .L84
 883              		.loc 1 754 0 is_stmt 0 discriminator 1
 884 001a B5F1806F 		cmp	r5, #67108864
 885 001e 0DD0     		beq	.L84
 886              		.loc 1 754 0 discriminator 2
 887 0020 B5F1A06F 		cmp	r5, #83886080
 888 0024 0AD0     		beq	.L84
 889              		.loc 1 754 0 discriminator 3
 890 0026 B5F1C06F 		cmp	r5, #100663296
 891 002a 07D0     		beq	.L84
 892              		.loc 1 754 0 discriminator 4
 893 002c B5F1E06F 		cmp	r5, #117440512
 894 0030 04D0     		beq	.L84
 895              		.loc 1 754 0 discriminator 5
 896 0032 3348     		ldr	r0, .L90
 897 0034 40F2F221 		movw	r1, #754
 898 0038 FFF7FEFF 		bl	assert_failed
 899              	.LVL84:
 900              	.L84:
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_MCOx == RCC_MCO1)
 901              		.loc 1 756 0 is_stmt 1
 902 003c 76BB     		cbnz	r6, .L85
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 903              		.loc 1 758 0
 904 003e 6CB1     		cbz	r4, .L86
 905              		.loc 1 758 0 is_stmt 0 discriminator 1
 906 0040 B4F5001F 		cmp	r4, #2097152
 907 0044 0AD0     		beq	.L86
 908              		.loc 1 758 0 discriminator 2
 909 0046 B4F5800F 		cmp	r4, #4194304
 910 004a 07D0     		beq	.L86
 911              		.loc 1 758 0 discriminator 3
 912 004c B4F5C00F 		cmp	r4, #6291456
 913 0050 04D0     		beq	.L86
 914              		.loc 1 758 0 discriminator 4
 915 0052 2B48     		ldr	r0, .L90
 916 0054 40F2F621 		movw	r1, #758
 917 0058 FFF7FEFF 		bl	assert_failed
 918              	.LVL85:
 919              	.L86:
 920              	.LBB3:
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 31


 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 921              		.loc 1 761 0 is_stmt 1
 922 005c 0023     		movs	r3, #0
 923 005e 0193     		str	r3, [sp, #4]
 924 0060 284E     		ldr	r6, .L90+4
 925              	.LVL86:
 926 0062 326B     		ldr	r2, [r6, #48]
 927 0064 42F00102 		orr	r2, r2, #1
 928 0068 3263     		str	r2, [r6, #48]
 929 006a 326B     		ldr	r2, [r6, #48]
 930 006c 02F00102 		and	r2, r2, #1
 931 0070 0192     		str	r2, [sp, #4]
 932 0072 019A     		ldr	r2, [sp, #4]
 933              	.LBE3:
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 934              		.loc 1 764 0
 935 0074 4FF48072 		mov	r2, #256
 936 0078 0392     		str	r2, [sp, #12]
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 937              		.loc 1 765 0
 938 007a 0222     		movs	r2, #2
 939 007c 0492     		str	r2, [sp, #16]
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 940              		.loc 1 766 0
 941 007e 0322     		movs	r2, #3
 942 0080 0692     		str	r2, [sp, #24]
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 943              		.loc 1 767 0
 944 0082 0593     		str	r3, [sp, #20]
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 945              		.loc 1 768 0
 946 0084 0793     		str	r3, [sp, #28]
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 947              		.loc 1 769 0
 948 0086 2048     		ldr	r0, .L90+8
 949 0088 03A9     		add	r1, sp, #12
 950 008a FFF7FEFF 		bl	HAL_GPIO_Init
 951              	.LVL87:
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 952              		.loc 1 772 0
 953 008e B368     		ldr	r3, [r6, #8]
 954 0090 23F0EC63 		bic	r3, r3, #123731968
 955 0094 2C43     		orrs	r4, r4, r5
 956              	.LVL88:
 957 0096 1C43     		orrs	r4, r4, r3
 958 0098 B460     		str	r4, [r6, #8]
 959 009a 2EE0     		b	.L82
 960              	.LVL89:
 961              	.L85:
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 32


 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO1EN)
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO1_ENABLE();
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO1EN */
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2)
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 962              		.loc 1 782 0
 963 009c 6CB1     		cbz	r4, .L88
 964              		.loc 1 782 0 is_stmt 0 discriminator 1
 965 009e B4F1804F 		cmp	r4, #1073741824
 966 00a2 0AD0     		beq	.L88
 967              		.loc 1 782 0 discriminator 2
 968 00a4 B4F1004F 		cmp	r4, #-2147483648
 969 00a8 07D0     		beq	.L88
 970              		.loc 1 782 0 discriminator 3
 971 00aa B4F1404F 		cmp	r4, #-1073741824
 972 00ae 04D0     		beq	.L88
 973              		.loc 1 782 0 discriminator 4
 974 00b0 1348     		ldr	r0, .L90
 975 00b2 40F20E31 		movw	r1, #782
 976 00b6 FFF7FEFF 		bl	assert_failed
 977              	.LVL90:
 978              	.L88:
 979              	.LBB4:
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 980              		.loc 1 785 0 is_stmt 1
 981 00ba 0023     		movs	r3, #0
 982 00bc 0293     		str	r3, [sp, #8]
 983 00be 114E     		ldr	r6, .L90+4
 984              	.LVL91:
 985 00c0 326B     		ldr	r2, [r6, #48]
 986 00c2 42F00402 		orr	r2, r2, #4
 987 00c6 3263     		str	r2, [r6, #48]
 988 00c8 326B     		ldr	r2, [r6, #48]
 989 00ca 02F00402 		and	r2, r2, #4
 990 00ce 0292     		str	r2, [sp, #8]
 991 00d0 029A     		ldr	r2, [sp, #8]
 992              	.LBE4:
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 993              		.loc 1 788 0
 994 00d2 4FF40072 		mov	r2, #512
 995 00d6 0392     		str	r2, [sp, #12]
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 996              		.loc 1 789 0
 997 00d8 0222     		movs	r2, #2
 998 00da 0492     		str	r2, [sp, #16]
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 999              		.loc 1 790 0
 1000 00dc 0322     		movs	r2, #3
 1001 00de 0692     		str	r2, [sp, #24]
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 33


 1002              		.loc 1 791 0
 1003 00e0 0593     		str	r3, [sp, #20]
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1004              		.loc 1 792 0
 1005 00e2 0793     		str	r3, [sp, #28]
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1006              		.loc 1 793 0
 1007 00e4 0948     		ldr	r0, .L90+12
 1008 00e6 03A9     		add	r1, sp, #12
 1009 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 1010              	.LVL92:
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 1011              		.loc 1 796 0
 1012 00ec B368     		ldr	r3, [r6, #8]
 1013 00ee 23F07843 		bic	r3, r3, #-134217728
 1014 00f2 44EAC504 		orr	r4, r4, r5, lsl #3
 1015              	.LVL93:
 1016 00f6 1C43     		orrs	r4, r4, r3
 1017 00f8 B460     		str	r4, [r6, #8]
 1018              	.L82:
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2EN)
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO2_ENABLE();
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2EN */
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2 */
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1019              		.loc 1 804 0
 1020 00fa 08B0     		add	sp, sp, #32
 1021              	.LCFI7:
 1022              		.cfi_def_cfa_offset 16
 1023              		@ sp needed
 1024 00fc 70BD     		pop	{r4, r5, r6, pc}
 1025              	.LVL94:
 1026              	.L91:
 1027 00fe 00BF     		.align	2
 1028              	.L90:
 1029 0100 00000000 		.word	.LC0
 1030 0104 00380240 		.word	1073887232
 1031 0108 00000240 		.word	1073872896
 1032 010c 00080240 		.word	1073874944
 1033              		.cfi_endproc
 1034              	.LFE126:
 1036              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1037              		.align	2
 1038              		.global	HAL_RCC_EnableCSS
 1039              		.thumb
 1040              		.thumb_func
 1042              	HAL_RCC_EnableCSS:
 1043              	.LFB127:
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 34


 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1044              		.loc 1 816 0
 1045              		.cfi_startproc
 1046              		@ args = 0, pretend = 0, frame = 0
 1047              		@ frame_needed = 0, uses_anonymous_args = 0
 1048              		@ link register save eliminated.
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1049              		.loc 1 817 0
 1050 0000 0122     		movs	r2, #1
 1051 0002 014B     		ldr	r3, .L93
 1052 0004 1A60     		str	r2, [r3]
 1053 0006 7047     		bx	lr
 1054              	.L94:
 1055              		.align	2
 1056              	.L93:
 1057 0008 4C004742 		.word	1111949388
 1058              		.cfi_endproc
 1059              	.LFE127:
 1061              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1062              		.align	2
 1063              		.global	HAL_RCC_DisableCSS
 1064              		.thumb
 1065              		.thumb_func
 1067              	HAL_RCC_DisableCSS:
 1068              	.LFB128:
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1069              		.loc 1 825 0
 1070              		.cfi_startproc
 1071              		@ args = 0, pretend = 0, frame = 0
 1072              		@ frame_needed = 0, uses_anonymous_args = 0
 1073              		@ link register save eliminated.
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1074              		.loc 1 826 0
 1075 0000 0022     		movs	r2, #0
 1076 0002 014B     		ldr	r3, .L96
 1077 0004 1A60     		str	r2, [r3]
 1078 0006 7047     		bx	lr
 1079              	.L97:
 1080              		.align	2
 1081              	.L96:
 1082 0008 4C004742 		.word	1111949388
 1083              		.cfi_endproc
 1084              	.LFE128:
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 35


 1086              		.global	__aeabi_uldivmod
 1087              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1088              		.align	2
 1089              		.weak	HAL_RCC_GetSysClockFreq
 1090              		.thumb
 1091              		.thumb_func
 1093              	HAL_RCC_GetSysClockFreq:
 1094              	.LFB129:
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         constant and the selected clock source:
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               in voltage and temperature.
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                have wrong result.
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         value for HSE crystal.
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval SYSCLK frequency
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1095              		.loc 1 860 0
 1096              		.cfi_startproc
 1097              		@ args = 0, pretend = 0, frame = 0
 1098              		@ frame_needed = 0, uses_anonymous_args = 0
 1099 0000 38B5     		push	{r3, r4, r5, lr}
 1100              	.LCFI8:
 1101              		.cfi_def_cfa_offset 16
 1102              		.cfi_offset 3, -16
 1103              		.cfi_offset 4, -12
 1104              		.cfi_offset 5, -8
 1105              		.cfi_offset 14, -4
 1106              	.LVL95:
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 36


 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1107              		.loc 1 865 0
 1108 0002 2F4B     		ldr	r3, .L106
 1109 0004 9B68     		ldr	r3, [r3, #8]
 1110 0006 03F00C03 		and	r3, r3, #12
 1111 000a 042B     		cmp	r3, #4
 1112 000c 55D0     		beq	.L104
 1113 000e 082B     		cmp	r3, #8
 1114 0010 01D0     		beq	.L101
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 1115              		.loc 1 869 0
 1116 0012 2C48     		ldr	r0, .L106+4
 1117 0014 38BD     		pop	{r3, r4, r5, pc}
 1118              	.L101:
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        break;
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1119              		.loc 1 881 0
 1120 0016 2A4B     		ldr	r3, .L106
 1121 0018 5A68     		ldr	r2, [r3, #4]
 1122 001a 02F03F02 		and	r2, r2, #63
 1123              	.LVL96:
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1124              		.loc 1 882 0
 1125 001e 5B68     		ldr	r3, [r3, #4]
 1126 0020 13F4800F 		tst	r3, #4194304
 1127 0024 20D0     		beq	.L102
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSE used as PLL clock source */
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1128              		.loc 1 885 0
 1129 0026 264B     		ldr	r3, .L106
 1130 0028 5B68     		ldr	r3, [r3, #4]
 1131 002a C3F38813 		ubfx	r3, r3, #6, #9
 1132 002e DC00     		lsls	r4, r3, #3
 1133 0030 0025     		movs	r5, #0
 1134 0032 6901     		lsls	r1, r5, #5
 1135 0034 41EAD461 		orr	r1, r1, r4, lsr #27
 1136 0038 6001     		lsls	r0, r4, #5
 1137 003a 041B     		subs	r4, r0, r4
 1138 003c 61EB0505 		sbc	r5, r1, r5
 1139 0040 A901     		lsls	r1, r5, #6
 1140 0042 41EA9461 		orr	r1, r1, r4, lsr #26
 1141 0046 A001     		lsls	r0, r4, #6
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 37


 1142 0048 001B     		subs	r0, r0, r4
 1143 004a 61EB0501 		sbc	r1, r1, r5
 1144 004e C018     		adds	r0, r0, r3
 1145 0050 41F10001 		adc	r1, r1, #0
 1146 0054 4B02     		lsls	r3, r1, #9
 1147 0056 43EAD053 		orr	r3, r3, r0, lsr #23
 1148 005a 4402     		lsls	r4, r0, #9
 1149 005c 2046     		mov	r0, r4
 1150 005e 1946     		mov	r1, r3
 1151 0060 0023     		movs	r3, #0
 1152 0062 FFF7FEFF 		bl	__aeabi_uldivmod
 1153              	.LVL97:
 1154 0066 1FE0     		b	.L103
 1155              	.LVL98:
 1156              	.L102:
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSI used as PLL clock source */
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1157              		.loc 1 890 0
 1158 0068 154B     		ldr	r3, .L106
 1159 006a 5B68     		ldr	r3, [r3, #4]
 1160 006c C3F38813 		ubfx	r3, r3, #6, #9
 1161 0070 DC00     		lsls	r4, r3, #3
 1162 0072 0025     		movs	r5, #0
 1163 0074 6901     		lsls	r1, r5, #5
 1164 0076 41EAD461 		orr	r1, r1, r4, lsr #27
 1165 007a 6001     		lsls	r0, r4, #5
 1166 007c 041B     		subs	r4, r0, r4
 1167 007e 61EB0505 		sbc	r5, r1, r5
 1168 0082 A901     		lsls	r1, r5, #6
 1169 0084 41EA9461 		orr	r1, r1, r4, lsr #26
 1170 0088 A001     		lsls	r0, r4, #6
 1171 008a 001B     		subs	r0, r0, r4
 1172 008c 61EB0501 		sbc	r1, r1, r5
 1173 0090 C018     		adds	r0, r0, r3
 1174 0092 41F10001 		adc	r1, r1, #0
 1175 0096 8B02     		lsls	r3, r1, #10
 1176 0098 43EA9053 		orr	r3, r3, r0, lsr #22
 1177 009c 8402     		lsls	r4, r0, #10
 1178 009e 2046     		mov	r0, r4
 1179 00a0 1946     		mov	r1, r3
 1180 00a2 0023     		movs	r3, #0
 1181 00a4 FFF7FEFF 		bl	__aeabi_uldivmod
 1182              	.LVL99:
 1183              	.L103:
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 1184              		.loc 1 892 0
 1185 00a8 054B     		ldr	r3, .L106
 1186 00aa 5B68     		ldr	r3, [r3, #4]
 1187 00ac C3F30143 		ubfx	r3, r3, #16, #2
 1188 00b0 0133     		adds	r3, r3, #1
 1189 00b2 5B00     		lsls	r3, r3, #1
 1190              	.LVL100:
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 38


 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = pllvco/pllp;
 1191              		.loc 1 894 0
 1192 00b4 B0FBF3F0 		udiv	r0, r0, r3
 1193              	.LVL101:
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1194              		.loc 1 895 0
 1195 00b8 38BD     		pop	{r3, r4, r5, pc}
 1196              	.LVL102:
 1197              	.L104:
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1198              		.loc 1 874 0
 1199 00ba 0348     		ldr	r0, .L106+8
 1200              	.LVL103:
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     default:
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return sysclockfreq;
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1201              		.loc 1 904 0
 1202 00bc 38BD     		pop	{r3, r4, r5, pc}
 1203              	.L107:
 1204 00be 00BF     		.align	2
 1205              	.L106:
 1206 00c0 00380240 		.word	1073887232
 1207 00c4 0024F400 		.word	16000000
 1208 00c8 00127A00 		.word	8000000
 1209              		.cfi_endproc
 1210              	.LFE129:
 1212              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1213              		.align	2
 1214              		.global	HAL_RCC_ClockConfig
 1215              		.thumb
 1216              		.thumb_func
 1218              	HAL_RCC_ClockConfig:
 1219              	.LFB125:
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1220              		.loc 1 566 0
 1221              		.cfi_startproc
 1222              		@ args = 0, pretend = 0, frame = 0
 1223              		@ frame_needed = 0, uses_anonymous_args = 0
 1224              	.LVL104:
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1225              		.loc 1 570 0
 1226 0000 0028     		cmp	r0, #0
 1227 0002 00F0EC80 		beq	.L129
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1228              		.loc 1 566 0
 1229 0006 70B5     		push	{r4, r5, r6, lr}
 1230              	.LCFI9:
 1231              		.cfi_def_cfa_offset 16
 1232              		.cfi_offset 4, -16
 1233              		.cfi_offset 5, -12
 1234              		.cfi_offset 6, -8
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 39


 1235              		.cfi_offset 14, -4
 1236 0008 0D46     		mov	r5, r1
 1237 000a 0446     		mov	r4, r0
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1238              		.loc 1 576 0
 1239 000c 0368     		ldr	r3, [r0]
 1240 000e 013B     		subs	r3, r3, #1
 1241 0010 0E2B     		cmp	r3, #14
 1242 0012 04D9     		bls	.L110
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1243              		.loc 1 576 0 is_stmt 0 discriminator 1
 1244 0014 7948     		ldr	r0, .L137
 1245              	.LVL105:
 1246 0016 4FF41071 		mov	r1, #576
 1247              	.LVL106:
 1248 001a FFF7FEFF 		bl	assert_failed
 1249              	.LVL107:
 1250              	.L110:
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1251              		.loc 1 577 0 is_stmt 1
 1252 001e 0F2D     		cmp	r5, #15
 1253 0020 04D9     		bls	.L111
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1254              		.loc 1 577 0 is_stmt 0 discriminator 1
 1255 0022 7648     		ldr	r0, .L137
 1256 0024 40F24121 		movw	r1, #577
 1257 0028 FFF7FEFF 		bl	assert_failed
 1258              	.LVL108:
 1259              	.L111:
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1260              		.loc 1 584 0 is_stmt 1
 1261 002c 744B     		ldr	r3, .L137+4
 1262 002e 1B68     		ldr	r3, [r3]
 1263 0030 03F00F03 		and	r3, r3, #15
 1264 0034 AB42     		cmp	r3, r5
 1265 0036 08D2     		bcs	.L112
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1266              		.loc 1 587 0
 1267 0038 EBB2     		uxtb	r3, r5
 1268 003a 714A     		ldr	r2, .L137+4
 1269 003c 1370     		strb	r3, [r2]
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1270              		.loc 1 591 0
 1271 003e 1368     		ldr	r3, [r2]
 1272 0040 03F00F03 		and	r3, r3, #15
 1273 0044 AB42     		cmp	r3, r5
 1274 0046 40F0CC80 		bne	.L130
 1275              	.L112:
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1276              		.loc 1 598 0
 1277 004a 2368     		ldr	r3, [r4]
 1278 004c 13F0020F 		tst	r3, #2
 1279 0050 2ED0     		beq	.L113
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1280              		.loc 1 602 0
 1281 0052 13F0040F 		tst	r3, #4
 1282 0056 04D0     		beq	.L114
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 40


 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1283              		.loc 1 604 0
 1284 0058 6A4A     		ldr	r2, .L137+8
 1285 005a 9368     		ldr	r3, [r2, #8]
 1286 005c 43F4E053 		orr	r3, r3, #7168
 1287 0060 9360     		str	r3, [r2, #8]
 1288              	.L114:
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1289              		.loc 1 607 0
 1290 0062 2368     		ldr	r3, [r4]
 1291 0064 13F0080F 		tst	r3, #8
 1292 0068 04D0     		beq	.L115
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1293              		.loc 1 609 0
 1294 006a 664A     		ldr	r2, .L137+8
 1295 006c 9368     		ldr	r3, [r2, #8]
 1296 006e 43F46043 		orr	r3, r3, #57344
 1297 0072 9360     		str	r3, [r2, #8]
 1298              	.L115:
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1299              		.loc 1 612 0
 1300 0074 A368     		ldr	r3, [r4, #8]
 1301 0076 A3B1     		cbz	r3, .L116
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1302              		.loc 1 612 0 is_stmt 0 discriminator 1
 1303 0078 802B     		cmp	r3, #128
 1304 007a 12D0     		beq	.L116
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1305              		.loc 1 612 0 discriminator 2
 1306 007c 902B     		cmp	r3, #144
 1307 007e 10D0     		beq	.L116
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1308              		.loc 1 612 0 discriminator 3
 1309 0080 A02B     		cmp	r3, #160
 1310 0082 0ED0     		beq	.L116
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1311              		.loc 1 612 0 discriminator 4
 1312 0084 B02B     		cmp	r3, #176
 1313 0086 0CD0     		beq	.L116
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1314              		.loc 1 612 0 discriminator 5
 1315 0088 C02B     		cmp	r3, #192
 1316 008a 0AD0     		beq	.L116
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1317              		.loc 1 612 0 discriminator 6
 1318 008c D02B     		cmp	r3, #208
 1319 008e 08D0     		beq	.L116
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1320              		.loc 1 612 0 discriminator 7
 1321 0090 E02B     		cmp	r3, #224
 1322 0092 06D0     		beq	.L116
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1323              		.loc 1 612 0 discriminator 8
 1324 0094 F02B     		cmp	r3, #240
 1325 0096 04D0     		beq	.L116
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1326              		.loc 1 612 0 discriminator 9
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 41


 1327 0098 5848     		ldr	r0, .L137
 1328 009a 4FF41971 		mov	r1, #612
 1329 009e FFF7FEFF 		bl	assert_failed
 1330              	.LVL109:
 1331              	.L116:
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1332              		.loc 1 613 0 is_stmt 1
 1333 00a2 5849     		ldr	r1, .L137+8
 1334 00a4 8B68     		ldr	r3, [r1, #8]
 1335 00a6 23F0F002 		bic	r2, r3, #240
 1336 00aa A368     		ldr	r3, [r4, #8]
 1337 00ac 1343     		orrs	r3, r3, r2
 1338 00ae 8B60     		str	r3, [r1, #8]
 1339              	.L113:
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1340              		.loc 1 617 0
 1341 00b0 2368     		ldr	r3, [r4]
 1342 00b2 13F0010F 		tst	r3, #1
 1343 00b6 37D0     		beq	.L117
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1344              		.loc 1 619 0
 1345 00b8 6368     		ldr	r3, [r4, #4]
 1346 00ba 032B     		cmp	r3, #3
 1347 00bc 04D9     		bls	.L118
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1348              		.loc 1 619 0 is_stmt 0 discriminator 1
 1349 00be 4F48     		ldr	r0, .L137
 1350 00c0 40F26B21 		movw	r1, #619
 1351 00c4 FFF7FEFF 		bl	assert_failed
 1352              	.LVL110:
 1353              	.L118:
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1354              		.loc 1 622 0 is_stmt 1
 1355 00c8 6268     		ldr	r2, [r4, #4]
 1356 00ca 012A     		cmp	r2, #1
 1357 00cc 05D1     		bne	.L119
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1358              		.loc 1 625 0
 1359 00ce 4D4B     		ldr	r3, .L137+8
 1360 00d0 1B68     		ldr	r3, [r3]
 1361 00d2 13F4003F 		tst	r3, #131072
 1362 00d6 0ED1     		bne	.L120
 1363 00d8 85E0     		b	.L131
 1364              	.L119:
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1365              		.loc 1 631 0
 1366 00da 931E     		subs	r3, r2, #2
 1367 00dc 012B     		cmp	r3, #1
 1368 00de 05D8     		bhi	.L121
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1369              		.loc 1 635 0
 1370 00e0 484B     		ldr	r3, .L137+8
 1371 00e2 1B68     		ldr	r3, [r3]
 1372 00e4 13F0007F 		tst	r3, #33554432
 1373 00e8 05D1     		bne	.L120
 1374 00ea 7EE0     		b	.L132
 1375              	.L121:
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 42


 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1376              		.loc 1 644 0
 1377 00ec 454B     		ldr	r3, .L137+8
 1378 00ee 1B68     		ldr	r3, [r3]
 1379 00f0 13F0020F 		tst	r3, #2
 1380 00f4 7BD0     		beq	.L133
 1381              	.L120:
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1382              		.loc 1 650 0
 1383 00f6 4349     		ldr	r1, .L137+8
 1384 00f8 8B68     		ldr	r3, [r1, #8]
 1385 00fa 23F00303 		bic	r3, r3, #3
 1386 00fe 1343     		orrs	r3, r3, r2
 1387 0100 8B60     		str	r3, [r1, #8]
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1388              		.loc 1 653 0
 1389 0102 FFF7FEFF 		bl	HAL_GetTick
 1390              	.LVL111:
 1391 0106 0646     		mov	r6, r0
 1392              	.LVL112:
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1393              		.loc 1 655 0
 1394 0108 06E0     		b	.L122
 1395              	.LVL113:
 1396              	.L123:
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1397              		.loc 1 657 0
 1398 010a FFF7FEFF 		bl	HAL_GetTick
 1399              	.LVL114:
 1400 010e 801B     		subs	r0, r0, r6
 1401 0110 41F28833 		movw	r3, #5000
 1402 0114 9842     		cmp	r0, r3
 1403 0116 6CD8     		bhi	.L134
 1404              	.L122:
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1405              		.loc 1 655 0
 1406 0118 3A4B     		ldr	r3, .L137+8
 1407 011a 9B68     		ldr	r3, [r3, #8]
 1408 011c 03F00C03 		and	r3, r3, #12
 1409 0120 6268     		ldr	r2, [r4, #4]
 1410 0122 B3EB820F 		cmp	r3, r2, lsl #2
 1411 0126 F0D1     		bne	.L123
 1412              	.LVL115:
 1413              	.L117:
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1414              		.loc 1 665 0
 1415 0128 354B     		ldr	r3, .L137+4
 1416 012a 1B68     		ldr	r3, [r3]
 1417 012c 03F00F03 		and	r3, r3, #15
 1418 0130 AB42     		cmp	r3, r5
 1419 0132 07D9     		bls	.L124
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1420              		.loc 1 668 0
 1421 0134 EAB2     		uxtb	r2, r5
 1422 0136 324B     		ldr	r3, .L137+4
 1423 0138 1A70     		strb	r2, [r3]
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 43


 1424              		.loc 1 672 0
 1425 013a 1B68     		ldr	r3, [r3]
 1426 013c 03F00F03 		and	r3, r3, #15
 1427 0140 AB42     		cmp	r3, r5
 1428 0142 58D1     		bne	.L135
 1429              	.L124:
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1430              		.loc 1 679 0
 1431 0144 2368     		ldr	r3, [r4]
 1432 0146 13F0040F 		tst	r3, #4
 1433 014a 19D0     		beq	.L125
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1434              		.loc 1 681 0
 1435 014c E368     		ldr	r3, [r4, #12]
 1436 014e 83B1     		cbz	r3, .L126
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1437              		.loc 1 681 0 is_stmt 0 discriminator 1
 1438 0150 B3F5805F 		cmp	r3, #4096
 1439 0154 0DD0     		beq	.L126
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1440              		.loc 1 681 0 discriminator 2
 1441 0156 B3F5A05F 		cmp	r3, #5120
 1442 015a 0AD0     		beq	.L126
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1443              		.loc 1 681 0 discriminator 3
 1444 015c B3F5C05F 		cmp	r3, #6144
 1445 0160 07D0     		beq	.L126
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1446              		.loc 1 681 0 discriminator 4
 1447 0162 B3F5E05F 		cmp	r3, #7168
 1448 0166 04D0     		beq	.L126
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1449              		.loc 1 681 0 discriminator 5
 1450 0168 2448     		ldr	r0, .L137
 1451 016a 40F2A921 		movw	r1, #681
 1452 016e FFF7FEFF 		bl	assert_failed
 1453              	.LVL116:
 1454              	.L126:
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1455              		.loc 1 682 0 is_stmt 1
 1456 0172 2449     		ldr	r1, .L137+8
 1457 0174 8B68     		ldr	r3, [r1, #8]
 1458 0176 23F4E052 		bic	r2, r3, #7168
 1459 017a E368     		ldr	r3, [r4, #12]
 1460 017c 1343     		orrs	r3, r3, r2
 1461 017e 8B60     		str	r3, [r1, #8]
 1462              	.L125:
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1463              		.loc 1 686 0
 1464 0180 2368     		ldr	r3, [r4]
 1465 0182 13F0080F 		tst	r3, #8
 1466 0186 1AD0     		beq	.L127
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1467              		.loc 1 688 0
 1468 0188 2369     		ldr	r3, [r4, #16]
 1469 018a 83B1     		cbz	r3, .L128
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 44


 1470              		.loc 1 688 0 is_stmt 0 discriminator 1
 1471 018c B3F5805F 		cmp	r3, #4096
 1472 0190 0DD0     		beq	.L128
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1473              		.loc 1 688 0 discriminator 2
 1474 0192 B3F5A05F 		cmp	r3, #5120
 1475 0196 0AD0     		beq	.L128
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1476              		.loc 1 688 0 discriminator 3
 1477 0198 B3F5C05F 		cmp	r3, #6144
 1478 019c 07D0     		beq	.L128
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1479              		.loc 1 688 0 discriminator 4
 1480 019e B3F5E05F 		cmp	r3, #7168
 1481 01a2 04D0     		beq	.L128
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1482              		.loc 1 688 0 discriminator 5
 1483 01a4 1548     		ldr	r0, .L137
 1484 01a6 4FF42C71 		mov	r1, #688
 1485 01aa FFF7FEFF 		bl	assert_failed
 1486              	.LVL117:
 1487              	.L128:
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1488              		.loc 1 689 0 is_stmt 1
 1489 01ae 154A     		ldr	r2, .L137+8
 1490 01b0 9368     		ldr	r3, [r2, #8]
 1491 01b2 23F46043 		bic	r3, r3, #57344
 1492 01b6 2169     		ldr	r1, [r4, #16]
 1493 01b8 43EAC103 		orr	r3, r3, r1, lsl #3
 1494 01bc 9360     		str	r3, [r2, #8]
 1495              	.L127:
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1496              		.loc 1 693 0
 1497 01be FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1498              	.LVL118:
 1499 01c2 104B     		ldr	r3, .L137+8
 1500 01c4 9B68     		ldr	r3, [r3, #8]
 1501 01c6 C3F30313 		ubfx	r3, r3, #4, #4
 1502 01ca 0F4A     		ldr	r2, .L137+12
 1503 01cc D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1504 01ce D840     		lsrs	r0, r0, r3
 1505 01d0 0E4B     		ldr	r3, .L137+16
 1506 01d2 1860     		str	r0, [r3]
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1507              		.loc 1 696 0
 1508 01d4 0020     		movs	r0, #0
 1509 01d6 FFF7FEFF 		bl	HAL_InitTick
 1510              	.LVL119:
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1511              		.loc 1 698 0
 1512 01da 0020     		movs	r0, #0
 1513 01dc 70BD     		pop	{r4, r5, r6, pc}
 1514              	.LVL120:
 1515              	.L129:
 1516              	.LCFI10:
 1517              		.cfi_def_cfa_offset 0
 1518              		.cfi_restore 4
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 45


 1519              		.cfi_restore 5
 1520              		.cfi_restore 6
 1521              		.cfi_restore 14
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1522              		.loc 1 572 0
 1523 01de 0120     		movs	r0, #1
 1524              	.LVL121:
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1525              		.loc 1 699 0
 1526 01e0 7047     		bx	lr
 1527              	.LVL122:
 1528              	.L130:
 1529              	.LCFI11:
 1530              		.cfi_def_cfa_offset 16
 1531              		.cfi_offset 4, -16
 1532              		.cfi_offset 5, -12
 1533              		.cfi_offset 6, -8
 1534              		.cfi_offset 14, -4
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1535              		.loc 1 593 0
 1536 01e2 0120     		movs	r0, #1
 1537 01e4 70BD     		pop	{r4, r5, r6, pc}
 1538              	.LVL123:
 1539              	.L131:
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1540              		.loc 1 627 0
 1541 01e6 0120     		movs	r0, #1
 1542 01e8 70BD     		pop	{r4, r5, r6, pc}
 1543              	.LVL124:
 1544              	.L132:
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1545              		.loc 1 637 0
 1546 01ea 0120     		movs	r0, #1
 1547 01ec 70BD     		pop	{r4, r5, r6, pc}
 1548              	.LVL125:
 1549              	.L133:
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1550              		.loc 1 646 0
 1551 01ee 0120     		movs	r0, #1
 1552 01f0 70BD     		pop	{r4, r5, r6, pc}
 1553              	.LVL126:
 1554              	.L134:
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1555              		.loc 1 659 0
 1556 01f2 0320     		movs	r0, #3
 1557 01f4 70BD     		pop	{r4, r5, r6, pc}
 1558              	.LVL127:
 1559              	.L135:
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1560              		.loc 1 674 0
 1561 01f6 0120     		movs	r0, #1
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1562              		.loc 1 699 0
 1563 01f8 70BD     		pop	{r4, r5, r6, pc}
 1564              	.LVL128:
 1565              	.L138:
 1566 01fa 00BF     		.align	2
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 46


 1567              	.L137:
 1568 01fc 00000000 		.word	.LC0
 1569 0200 003C0240 		.word	1073888256
 1570 0204 00380240 		.word	1073887232
 1571 0208 00000000 		.word	AHBPrescTable
 1572 020c 00000000 		.word	SystemCoreClock
 1573              		.cfi_endproc
 1574              	.LFE125:
 1576              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1577              		.align	2
 1578              		.global	HAL_RCC_GetHCLKFreq
 1579              		.thumb
 1580              		.thumb_func
 1582              	HAL_RCC_GetHCLKFreq:
 1583              	.LFB130:
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated within this function
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HCLK frequency
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1584              		.loc 1 916 0
 1585              		.cfi_startproc
 1586              		@ args = 0, pretend = 0, frame = 0
 1587              		@ frame_needed = 0, uses_anonymous_args = 0
 1588              		@ link register save eliminated.
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return SystemCoreClock;
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1589              		.loc 1 918 0
 1590 0000 014B     		ldr	r3, .L140
 1591 0002 1868     		ldr	r0, [r3]
 1592 0004 7047     		bx	lr
 1593              	.L141:
 1594 0006 00BF     		.align	2
 1595              	.L140:
 1596 0008 00000000 		.word	SystemCoreClock
 1597              		.cfi_endproc
 1598              	.LFE130:
 1600              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1601              		.align	2
 1602              		.global	HAL_RCC_GetPCLK1Freq
 1603              		.thumb
 1604              		.thumb_func
 1606              	HAL_RCC_GetPCLK1Freq:
 1607              	.LFB131:
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK1 frequency
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 47


 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1608              		.loc 1 927 0
 1609              		.cfi_startproc
 1610              		@ args = 0, pretend = 0, frame = 0
 1611              		@ frame_needed = 0, uses_anonymous_args = 0
 1612 0000 08B5     		push	{r3, lr}
 1613              	.LCFI12:
 1614              		.cfi_def_cfa_offset 8
 1615              		.cfi_offset 3, -8
 1616              		.cfi_offset 14, -4
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]
 1617              		.loc 1 929 0
 1618 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1619              	.LVL129:
 1620 0006 044B     		ldr	r3, .L144
 1621 0008 9B68     		ldr	r3, [r3, #8]
 1622 000a C3F38223 		ubfx	r3, r3, #10, #3
 1623 000e 034A     		ldr	r2, .L144+4
 1624 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1625              		.loc 1 930 0
 1626 0012 D840     		lsrs	r0, r0, r3
 1627 0014 08BD     		pop	{r3, pc}
 1628              	.L145:
 1629 0016 00BF     		.align	2
 1630              	.L144:
 1631 0018 00380240 		.word	1073887232
 1632 001c 00000000 		.word	APBPrescTable
 1633              		.cfi_endproc
 1634              	.LFE131:
 1636              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1637              		.align	2
 1638              		.global	HAL_RCC_GetPCLK2Freq
 1639              		.thumb
 1640              		.thumb_func
 1642              	HAL_RCC_GetPCLK2Freq:
 1643              	.LFB132:
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK2 frequency
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1644              		.loc 1 939 0
 1645              		.cfi_startproc
 1646              		@ args = 0, pretend = 0, frame = 0
 1647              		@ frame_needed = 0, uses_anonymous_args = 0
 1648 0000 08B5     		push	{r3, lr}
 1649              	.LCFI13:
 1650              		.cfi_def_cfa_offset 8
 1651              		.cfi_offset 3, -8
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 48


 1652              		.cfi_offset 14, -4
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos])
 1653              		.loc 1 941 0
 1654 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1655              	.LVL130:
 1656 0006 044B     		ldr	r3, .L148
 1657 0008 9B68     		ldr	r3, [r3, #8]
 1658 000a C3F34233 		ubfx	r3, r3, #13, #3
 1659 000e 034A     		ldr	r2, .L148+4
 1660 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1661              		.loc 1 942 0
 1662 0012 D840     		lsrs	r0, r0, r3
 1663 0014 08BD     		pop	{r3, pc}
 1664              	.L149:
 1665 0016 00BF     		.align	2
 1666              	.L148:
 1667 0018 00380240 		.word	1073887232
 1668 001c 00000000 		.word	APBPrescTable
 1669              		.cfi_endproc
 1670              	.LFE132:
 1672              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1673              		.align	2
 1674              		.weak	HAL_RCC_GetOscConfig
 1675              		.thumb
 1676              		.thumb_func
 1678              	HAL_RCC_GetOscConfig:
 1679              	.LFB133:
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1680              		.loc 1 952 0
 1681              		.cfi_startproc
 1682              		@ args = 0, pretend = 0, frame = 0
 1683              		@ frame_needed = 0, uses_anonymous_args = 0
 1684              		@ link register save eliminated.
 1685              	.LVL131:
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 1686              		.loc 1 954 0
 1687 0000 0F23     		movs	r3, #15
 1688 0002 0360     		str	r3, [r0]
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 1689              		.loc 1 957 0
 1690 0004 304B     		ldr	r3, .L163
 1691 0006 1B68     		ldr	r3, [r3]
 1692 0008 13F4802F 		tst	r3, #262144
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 49


 1693 000c 03D0     		beq	.L151
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 1694              		.loc 1 959 0
 1695 000e 4FF4A023 		mov	r3, #327680
 1696 0012 4360     		str	r3, [r0, #4]
 1697 0014 0AE0     		b	.L152
 1698              	.L151:
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 1699              		.loc 1 961 0
 1700 0016 2C4B     		ldr	r3, .L163
 1701 0018 1B68     		ldr	r3, [r3]
 1702 001a 13F4803F 		tst	r3, #65536
 1703 001e 03D0     		beq	.L153
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 1704              		.loc 1 963 0
 1705 0020 4FF48033 		mov	r3, #65536
 1706 0024 4360     		str	r3, [r0, #4]
 1707 0026 01E0     		b	.L152
 1708              	.L153:
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 1709              		.loc 1 967 0
 1710 0028 0023     		movs	r3, #0
 1711 002a 4360     		str	r3, [r0, #4]
 1712              	.L152:
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 1713              		.loc 1 971 0
 1714 002c 264B     		ldr	r3, .L163
 1715 002e 1B68     		ldr	r3, [r3]
 1716 0030 13F0010F 		tst	r3, #1
 1717 0034 02D0     		beq	.L154
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 1718              		.loc 1 973 0
 1719 0036 0123     		movs	r3, #1
 1720 0038 C360     		str	r3, [r0, #12]
 1721 003a 01E0     		b	.L155
 1722              	.L154:
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 1723              		.loc 1 977 0
 1724 003c 0023     		movs	r3, #0
 1725 003e C360     		str	r3, [r0, #12]
 1726              	.L155:
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_P
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 50


 1727              		.loc 1 980 0
 1728 0040 214A     		ldr	r2, .L163
 1729 0042 1368     		ldr	r3, [r2]
 1730 0044 C3F3C403 		ubfx	r3, r3, #3, #5
 1731 0048 0361     		str	r3, [r0, #16]
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 1732              		.loc 1 983 0
 1733 004a 136F     		ldr	r3, [r2, #112]
 1734 004c 13F0040F 		tst	r3, #4
 1735 0050 02D0     		beq	.L156
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 1736              		.loc 1 985 0
 1737 0052 0523     		movs	r3, #5
 1738 0054 8360     		str	r3, [r0, #8]
 1739 0056 09E0     		b	.L157
 1740              	.L156:
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 1741              		.loc 1 987 0
 1742 0058 1B4B     		ldr	r3, .L163
 1743 005a 1B6F     		ldr	r3, [r3, #112]
 1744 005c 13F0010F 		tst	r3, #1
 1745 0060 02D0     		beq	.L158
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 1746              		.loc 1 989 0
 1747 0062 0123     		movs	r3, #1
 1748 0064 8360     		str	r3, [r0, #8]
 1749 0066 01E0     		b	.L157
 1750              	.L158:
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 1751              		.loc 1 993 0
 1752 0068 0023     		movs	r3, #0
 1753 006a 8360     		str	r3, [r0, #8]
 1754              	.L157:
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 1755              		.loc 1 997 0
 1756 006c 164B     		ldr	r3, .L163
 1757 006e 5B6F     		ldr	r3, [r3, #116]
 1758 0070 13F0010F 		tst	r3, #1
 1759 0074 02D0     		beq	.L159
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 1760              		.loc 1 999 0
 1761 0076 0123     		movs	r3, #1
 1762 0078 4361     		str	r3, [r0, #20]
 1763 007a 01E0     		b	.L160
 1764              	.L159:
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 51


1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 1765              		.loc 1 1003 0
 1766 007c 0023     		movs	r3, #0
 1767 007e 4361     		str	r3, [r0, #20]
 1768              	.L160:
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 1769              		.loc 1 1007 0
 1770 0080 114B     		ldr	r3, .L163
 1771 0082 1B68     		ldr	r3, [r3]
 1772 0084 13F0807F 		tst	r3, #16777216
 1773 0088 02D0     		beq	.L161
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 1774              		.loc 1 1009 0
 1775 008a 0223     		movs	r3, #2
 1776 008c 8361     		str	r3, [r0, #24]
 1777 008e 01E0     		b	.L162
 1778              	.L161:
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 1779              		.loc 1 1013 0
 1780 0090 0123     		movs	r3, #1
 1781 0092 8361     		str	r3, [r0, #24]
 1782              	.L162:
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 1783              		.loc 1 1015 0
 1784 0094 0C4A     		ldr	r2, .L163
 1785 0096 5368     		ldr	r3, [r2, #4]
 1786 0098 03F48003 		and	r3, r3, #4194304
 1787 009c C361     		str	r3, [r0, #28]
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 1788              		.loc 1 1016 0
 1789 009e 5368     		ldr	r3, [r2, #4]
 1790 00a0 03F03F03 		and	r3, r3, #63
 1791 00a4 0362     		str	r3, [r0, #32]
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 1792              		.loc 1 1017 0
 1793 00a6 5368     		ldr	r3, [r2, #4]
 1794 00a8 C3F38813 		ubfx	r3, r3, #6, #9
 1795 00ac 4362     		str	r3, [r0, #36]
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 1796              		.loc 1 1018 0
 1797 00ae 5368     		ldr	r3, [r2, #4]
 1798 00b0 03F44033 		and	r3, r3, #196608
 1799 00b4 03F58033 		add	r3, r3, #65536
 1800 00b8 DB0B     		lsrs	r3, r3, #15
 1801 00ba 8362     		str	r3, [r0, #40]
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 52


 1802              		.loc 1 1019 0
 1803 00bc 5368     		ldr	r3, [r2, #4]
 1804 00be C3F30363 		ubfx	r3, r3, #24, #4
 1805 00c2 C362     		str	r3, [r0, #44]
 1806 00c4 7047     		bx	lr
 1807              	.L164:
 1808 00c6 00BF     		.align	2
 1809              	.L163:
 1810 00c8 00380240 		.word	1073887232
 1811              		.cfi_endproc
 1812              	.LFE133:
 1814              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 1815              		.align	2
 1816              		.global	HAL_RCC_GetClockConfig
 1817              		.thumb
 1818              		.thumb_func
 1820              	HAL_RCC_GetClockConfig:
 1821              	.LFB134:
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1822              		.loc 1 1031 0
 1823              		.cfi_startproc
 1824              		@ args = 0, pretend = 0, frame = 0
 1825              		@ frame_needed = 0, uses_anonymous_args = 0
 1826              		@ link register save eliminated.
 1827              	.LVL132:
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 1828              		.loc 1 1033 0
 1829 0000 0F23     		movs	r3, #15
 1830 0002 0360     		str	r3, [r0]
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 1831              		.loc 1 1036 0
 1832 0004 0B4B     		ldr	r3, .L166
 1833 0006 9A68     		ldr	r2, [r3, #8]
 1834 0008 02F00302 		and	r2, r2, #3
 1835 000c 4260     		str	r2, [r0, #4]
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 1836              		.loc 1 1039 0
 1837 000e 9A68     		ldr	r2, [r3, #8]
 1838 0010 02F0F002 		and	r2, r2, #240
 1839 0014 8260     		str	r2, [r0, #8]
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 53


1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 1840              		.loc 1 1042 0
 1841 0016 9A68     		ldr	r2, [r3, #8]
 1842 0018 02F4E052 		and	r2, r2, #7168
 1843 001c C260     		str	r2, [r0, #12]
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 1844              		.loc 1 1045 0
 1845 001e 9B68     		ldr	r3, [r3, #8]
 1846 0020 03F46043 		and	r3, r3, #57344
 1847 0024 DB08     		lsrs	r3, r3, #3
 1848 0026 0361     		str	r3, [r0, #16]
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 1849              		.loc 1 1048 0
 1850 0028 034B     		ldr	r3, .L166+4
 1851 002a 1B68     		ldr	r3, [r3]
 1852 002c 03F00F03 		and	r3, r3, #15
 1853 0030 0B60     		str	r3, [r1]
 1854 0032 7047     		bx	lr
 1855              	.L167:
 1856              		.align	2
 1857              	.L166:
 1858 0034 00380240 		.word	1073887232
 1859 0038 003C0240 		.word	1073888256
 1860              		.cfi_endproc
 1861              	.LFE134:
 1863              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 1864              		.align	2
 1865              		.weak	HAL_RCC_CSSCallback
 1866              		.thumb
 1867              		.thumb_func
 1869              	HAL_RCC_CSSCallback:
 1870              	.LFB136:
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 54


1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1871              		.loc 1 1074 0
 1872              		.cfi_startproc
 1873              		@ args = 0, pretend = 0, frame = 0
 1874              		@ frame_needed = 0, uses_anonymous_args = 0
 1875              		@ link register save eliminated.
 1876 0000 7047     		bx	lr
 1877              		.cfi_endproc
 1878              	.LFE136:
 1880 0002 00BF     		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 1881              		.align	2
 1882              		.global	HAL_RCC_NMI_IRQHandler
 1883              		.thumb
 1884              		.thumb_func
 1886              	HAL_RCC_NMI_IRQHandler:
 1887              	.LFB135:
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 1888              		.loc 1 1057 0
 1889              		.cfi_startproc
 1890              		@ args = 0, pretend = 0, frame = 0
 1891              		@ frame_needed = 0, uses_anonymous_args = 0
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 1892              		.loc 1 1057 0
 1893 0000 08B5     		push	{r3, lr}
 1894              	.LCFI14:
 1895              		.cfi_def_cfa_offset 8
 1896              		.cfi_offset 3, -8
 1897              		.cfi_offset 14, -4
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1898              		.loc 1 1059 0
 1899 0002 054B     		ldr	r3, .L172
 1900 0004 DB68     		ldr	r3, [r3, #12]
 1901 0006 13F0800F 		tst	r3, #128
 1902 000a 04D0     		beq	.L169
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1903              		.loc 1 1062 0
 1904 000c FFF7FEFF 		bl	HAL_RCC_CSSCallback
 1905              	.LVL133:
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1906              		.loc 1 1065 0
 1907 0010 8022     		movs	r2, #128
 1908 0012 024B     		ldr	r3, .L172+4
 1909 0014 1A70     		strb	r2, [r3]
 1910              	.L169:
 1911 0016 08BD     		pop	{r3, pc}
 1912              	.L173:
 1913              		.align	2
 1914              	.L172:
 1915 0018 00380240 		.word	1073887232
 1916 001c 0E380240 		.word	1073887246
 1917              		.cfi_endproc
 1918              	.LFE135:
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 55


 1920              		.section	.rodata.str1.4,"aMS",%progbits,1
 1921              		.align	2
 1922              	.LC0:
 1923 0000 44726976 		.ascii	"Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc."
 1923      6572732F 
 1923      53544D33 
 1923      32463478 
 1923      785F4841 
 1924 0033 6300     		.ascii	"c\000"
 1925 0035 000000   		.text
 1926              	.Letext0:
 1927              		.file 2 "/Users/justinng/Documents/Github/roborodentia2017/arm/arm-none-eabi/include/machine/_defa
 1928              		.file 3 "/Users/justinng/Documents/Github/roborodentia2017/arm/arm-none-eabi/include/stdint.h"
 1929              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1930              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1931              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1932              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1933              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1934              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1935              		.file 10 "Drivers/CMSIS/Include/core_cm4.h"
 1936              		.file 11 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1937              		.file 12 "Inc/stm32f4xx_hal_conf.h"
 1938              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s 			page 56


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_rcc.c
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:21     .text.HAL_RCC_DeInit:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:41     .text.HAL_RCC_OscConfig:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:46     .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:491    .text.HAL_RCC_OscConfig:00000000000002a8 $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:498    .text.HAL_RCC_OscConfig:00000000000002bc $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:838    .text.HAL_RCC_OscConfig:000000000000047c $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:845    .text.HAL_RCC_MCOConfig:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:850    .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1029   .text.HAL_RCC_MCOConfig:0000000000000100 $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1037   .text.HAL_RCC_EnableCSS:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1042   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1057   .text.HAL_RCC_EnableCSS:0000000000000008 $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1062   .text.HAL_RCC_DisableCSS:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1067   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1082   .text.HAL_RCC_DisableCSS:0000000000000008 $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1088   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1093   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1206   .text.HAL_RCC_GetSysClockFreq:00000000000000c0 $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1213   .text.HAL_RCC_ClockConfig:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1218   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1568   .text.HAL_RCC_ClockConfig:00000000000001fc $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1577   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1582   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1596   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1601   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1606   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1631   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1637   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1642   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1667   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1673   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1678   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1810   .text.HAL_RCC_GetOscConfig:00000000000000c8 $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1815   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1820   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1858   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1864   .text.HAL_RCC_CSSCallback:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1869   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1881   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1886   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1915   .text.HAL_RCC_NMI_IRQHandler:0000000000000018 $d
/var/folders/gg/1prykzgd72385vwcgrq9wzdr0000gn/T//cc2jii8C.s:1921   .rodata.str1.4:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
assert_failed
HAL_GetTick
HAL_GPIO_Init
__aeabi_uldivmod
HAL_InitTick
AHBPrescTable
SystemCoreClock
APBPrescTable
