Voltageboard settings: [1.38, 1, 0, 0, 1, 1.1, 0, 0]
Digital: {'interrupt_pushpull': 1, 'En_Inj1': 0, 'En_Inj2': 0, 'En_Inj3': 0, 'En_Inj4': 0, 'En_Inj5': 0, 'En_Inj6': 0, 'En_Inj7': 0, 'En_Inj8': 0, 'En_Inj9': 0, 'En_Inj10': 0, 'En_Inj11': 0, 'En_Inj12': 0, 'En_Inj13': 0, 'En_Inj14': 0, 'En_Inj15': 0, 'En_Inj16': 0, 'En_Inj17': 0, 'En_Inj18': 0, 'ResetB': 0, 'Extrabit0': 1, 'Extrabit1': 1, 'Extrabit2': 1, 'Extrabit3': 1, 'Extrabit4': 1, 'Extrabit5': 1, 'Extrabit6': 1, 'Extrabit7': 1, 'Extrabit8': 0, 'Extrabit9': 0, 'Extrabit10': 0, 'Extrabit11': 0, 'Extrabit12': 0, 'Extrabit13': 0, 'Extrabit14': 0}
Biasblock: {'DisHiDR': 0, 'q01': 0, 'qon0': 0, 'qon1': 1, 'qon2': 0, 'qon3': 1}
DAC: {'blres': 0, 'nu1': 0, 'vn1': 20, 'vnfb': 1, 'vnfoll': 10, 'nu5': 0, 'nu6': 0, 'nu7': 0, 'nu8': 0, 'vn2': 0, 'vnfoll2': 1, 'vnbias': 0, 'vpload': 5, 'nu13': 0, 'vncomp': 2, 'vpfoll': 60, 'nu16': 0, 'vprec': 30, 'vnrec': 30}
Receiver: {'ColConfig0': 206158430209, 'ColConfig1': 0, 'ColConfig2': 0, 'ColConfig3': 0, 'ColConfig4': 0, 'ColConfig5': 0, 'ColConfig6': 0, 'ColConfig7': 0, 'ColConfig8': 0, 'ColConfig9': 0, 'ColConfig10': 0, 'ColConfig11': 0, 'ColConfig12': 0, 'ColConfig13': 0, 'ColConfig14': 0, 'ColConfig15': 0, 'ColConfig16': 0, 'ColConfig17': 0, 'ColConfig18': 0, 'ColConfig19': 0, 'ColConfig20': 0, 'ColConfig21': 0, 'ColConfig22': 0, 'ColConfig23': 0, 'ColConfig24': 0, 'ColConfig25': 0, 'ColConfig26': 0, 'ColConfig27': 0, 'ColConfig28': 0, 'ColConfig29': 0, 'ColConfig30': 0, 'ColConfig31': 0, 'ColConfig32': 0, 'ColConfig33': 0, 'ColConfig34': 0}

NEvent	ChipId	Payload	Locatn	Row/Col	tStamp	MSB	LSB	ToT	ToT(us)	RealTime
0	0	 [0;31;40m0[0m	 0	Row	7	 13	4 	 3332 	 33.32	1655924086.5000138 
0	0	 [0;31;40m0[0m	 13	Col	6	 12	4 	 3076 	 30.76	1655924086.5000138 
0	0	 [0;31;40m1[0m	 13	Col	4	 3	4 	 772 	 7.72	1655924086.5000138 
0	0	 [0;31;40m2[0m	 13	Col	2	 14	4 	 3588 	 35.88	1655924086.5000138 
0	0	 [0;31;40m3[0m	 13	Col	5	 2	141 	 653 	 6.53	1655924086.5000138 
0	0	 [0;31;40m2[0m	 46	Col	4	 3	141 	 909 	 9.09	1655924086.5000138 
0	0	 [0;31;40m5[0m	 61	Row	2	 4	5 	 1029 	 10.29	1655924086.5000138 

1	0	 [0;31;40m0[0m	 0	Row	4	 9	4 	 2308 	 23.08	1655924087.313298 
1	[0;31;40m20[0m	 [0;31;40m1[0m	 42	Col	0	 4	4 	 1028 	 10.28	1655924087.313298 
1	[0;31;40m20[0m	 [0;31;40m2[0m	 41	Col	7	 3	61 	 829 	 8.29	1655924087.313298 
1	0	 4	 4	Row	233	 3	107 	 875 	 8.75	1655924087.313298 
1	0	 4	 33	Col	1	 3	5 	 773 	 7.73	1655924087.313298 
1	0	 4	 29	Row	231	 2	96 	 608 	 6.08	1655924087.313298 
1	0	 4	 26	Col	231	 2	90 	 602 	 6.02	1655924087.313298 

2	0	 4	 0	Row	108	 8	1 	 2049 	 20.49	1655924115.0139816 
2	0	 4	 25	Col	108	 7	228 	 2020 	 20.2	1655924115.0139816 
2	0	 4	 4	Row	39	 6	211 	 1747 	 17.47	1655924115.0139816 
2	0	 4	 33	Col	39	 6	213 	 1749 	 17.49	1655924115.0139816 
2	0	 4	 4	Row	44	 1	27 	 283 	 2.83	1655924115.0139816 
2	0	 4	 29	Row	38	 3	50 	 818 	 8.18	1655924115.0139816 
2	0	 4	 26	Col	38	 3	39 	 807 	 8.07	1655924115.0139816 
2	0	 4	 33	Col	44	 1	32 	 288 	 2.88	1655924115.0139816 
2	0	 4	 4	Row	39	 4	128 	 1152 	 11.52	1655924115.0139816 
2	0	 4	 8	Row	42	 5	42 	 1322 	 13.22	1655924115.0139816 
2	0	 4	 10	Row	44	 1	120 	 376 	 3.76	1655924115.0139816 
2	0	 4	 12	Row	40	 4	107 	 1131 	 11.31	1655924115.0139816 
2	0	 4	 20	Row	43	 1	231 	 487 	 4.87	1655924115.0139816 
2	0	 4	 2	Row	40	 2	53 	 565 	 5.65	1655924115.0139816 
2	0	 4	 22	Row	41	 4	26 	 1050 	 10.5	1655924115.0139816 
2	0	 4	 3	Row	42	 6	64 	 1600 	 16.0	1655924115.0139816 
2	0	 4	 25	Row	39	 7	243 	 2035 	 20.35	1655924115.0139816 
2	0	 4	 26	Row	42	 3	150 	 918 	 9.18	1655924115.0139816 
2	0	 4	 30	Row	40	 9	219 	 2523 	 25.23	1655924115.0139816 
2	0	 4	 17	Col	42	 3	121 	 889 	 8.89	1655924115.0139816 
2	0	 4	 23	Col	40	 4	111 	 1135 	 11.35	1655924115.0139816 
2	0	 4	 26	Col	39	 4	109 	 1133 	 11.33	1655924115.0139816 
2	0	 4	 27	Col	40	 2	49 	 561 	 5.61	1655924115.0139816 
2	0	 4	 30	Col	39	 10	35 	 2595 	 25.95	1655924115.0139816 
2	0	 4	 31	Col	42	 5	50 	 1330 	 13.3	1655924115.0139816 
2	0	 4	 33	Col	44	 2	43 	 555 	 5.55	1655924115.0139816 
2	0	 4	 34	Col	42	 10	70 	 2630 	 26.3	1655924115.0139816 
2	0	 4	 3	Row	41	 5	255 	 1535 	 15.35	1655924115.0139816 
2	0	 4	 7	Row	42	 3	71 	 839 	 8.39	1655924115.0139816 
2	0	 4	 25	Row	39	 7	141 	 1933 	 19.33	1655924115.0139816 
2	0	 4	 28	Row	41	 2	27 	 539 	 5.39	1655924115.0139816 
2	0	 4	 29	Row	38	 2	202 	 714 	 7.14	1655924115.0139816 
2	0	 4	 26	Col	38	 2	195 	 707 	 7.07	1655924115.0139816 
2	0	 4	 30	Col	39	 7	143 	 1935 	 19.35	1655924115.0139816 
2	0	 4	 32	Col	41	 6	2 	 1538 	 15.38	1655924115.0139816 
2	0	 4	 33	Col	41	 2	40 	 552 	 5.52	1655924115.0139816 
2	0	 4	 34	Col	42	 3	84 	 852 	 8.52	1655924115.0139816 
2	0	 4	 15	Row	42	 2	185 	 697 	 6.97	1655924115.0139816 
2	0	 4	 32	Col	42	 2	199 	 711 	 7.11	1655924115.0139816 
2	0	 4	 22	Row	39	 1	101 	 357 	 3.57	1655924115.0139816 
2	0	 4	 23	Col	39	 1	97 	 353 	 3.53	1655924115.0139816 

3	0	 4	 21	Row	226	 10	219 	 2779 	 27.79	1655924116.3099139 
3	0	 4	 16	Col	226	 10	217 	 2777 	 27.77	1655924116.3099139 
3	0	 4	 15	Row	8	 5	178 	 1458 	 14.58	1655924116.3099139 
3	0	 4	 32	Col	8	 5	191 	 1471 	 14.71	1655924116.3099139 
3	0	 4	 20	Row	9	 2	101 	 613 	 6.13	1655924116.3099139 
3	0	 4	 13	Col	9	 2	99 	 611 	 6.11	1655924116.3099139 
3	0	 4	 4	Row	8	 5	192 	 1472 	 14.72	1655924116.3099139 
3	0	 4	 33	Col	8	 5	195 	 1475 	 14.75	1655924116.3099139 
3	0	 4	 18	Row	10	 4	31 	 1055 	 10.55	1655924116.3099139 
3	0	 4	 33	Col	10	 4	32 	 1056 	 10.56	1655924116.3099139 
3	0	 4	 29	Row	7	 0	179 	 179 	 1.79	1655924116.3099139 
3	0	 4	 26	Col	7	 0	171 	 171 	 1.71	1655924116.3099139 
3	0	 4	 29	Row	7	 0	164 	 164 	 1.64	1655924116.3099139 
3	0	 4	 26	Col	7	 0	159 	 159 	 1.59	1655924116.3099139 

