{"Source Block": ["oh/etx/hdl/etx_arbiter.v@85:95@HdlIdDef", "   //############\n   //# Arbitrate & forward\n   //############\n\n   reg            ready;\n   reg [102:0]    fifo_data;\n\n   // priority-based ready signals\n   wire           rr_ready = ~emrr_empty & ~emm_tx_wr_wait;\n   wire           rq_ready = ~emrq_empty & ~emm_tx_rd_wait & ~rr_ready;\n   wire           wr_ready = ~emwr_empty & ~emm_tx_wr_wait & ~rr_ready & ~rq_ready;\n"], "Clone Blocks": [["oh/earb/hdl/earb.v@94:104", "   //############\n   //# Arbitrate & forward\n   //############\n\n   reg            ready;\n   reg [102:0]    fifo_data;\n\n   // priority-based ready signals\n   wire           rr_ready = ~emrr_empty & ~emm_tx_wr_wait;\n   wire           rq_ready = ~emrq_empty & ~emm_tx_rd_wait & ~rr_ready;\n   wire           wr_ready = ~emwr_empty & ~emm_tx_wr_wait & ~rr_ready & ~rq_ready;\n"], ["oh/earb/hdl/earb.v@97:107", "\n   reg            ready;\n   reg [102:0]    fifo_data;\n\n   // priority-based ready signals\n   wire           rr_ready = ~emrr_empty & ~emm_tx_wr_wait;\n   wire           rq_ready = ~emrq_empty & ~emm_tx_rd_wait & ~rr_ready;\n   wire           wr_ready = ~emwr_empty & ~emm_tx_wr_wait & ~rr_ready & ~rq_ready;\n\n   // FIFO read enables, when we're idle or done with the current datum\n   wire           emrr_rd_en = rr_ready & (~ready | emtx_ack);\n"], ["oh/e_transmit/hdl/e_tx_arbiter.v@85:95", "   //############\n   //# Arbitrate & forward\n   //############\n\n   reg            ready;\n   reg [102:0]    fifo_data;\n\n   // priority-based ready signals\n   wire           rr_ready = ~emrr_empty & ~emm_tx_wr_wait;\n   wire           rq_ready = ~emrq_empty & ~emm_tx_rd_wait & ~rr_ready;\n   wire           wr_ready = ~emwr_empty & ~emm_tx_wr_wait & ~rr_ready & ~rq_ready;\n"], ["oh/e_transmit/hdl/e_tx_arbiter.v@88:98", "\n   reg            ready;\n   reg [102:0]    fifo_data;\n\n   // priority-based ready signals\n   wire           rr_ready = ~emrr_empty & ~emm_tx_wr_wait;\n   wire           rq_ready = ~emrq_empty & ~emm_tx_rd_wait & ~rr_ready;\n   wire           wr_ready = ~emwr_empty & ~emm_tx_wr_wait & ~rr_ready & ~rq_ready;\n\n   // FIFO read enables, when we're idle or done with the current datum\n   wire           emrr_rd_en = rr_ready & (~ready | emtx_ack);\n"], ["oh/etx/hdl/etx_arbiter.v@88:98", "\n   reg            ready;\n   reg [102:0]    fifo_data;\n\n   // priority-based ready signals\n   wire           rr_ready = ~emrr_empty & ~emm_tx_wr_wait;\n   wire           rq_ready = ~emrq_empty & ~emm_tx_rd_wait & ~rr_ready;\n   wire           wr_ready = ~emwr_empty & ~emm_tx_wr_wait & ~rr_ready & ~rq_ready;\n\n   // FIFO read enables, when we're idle or done with the current datum\n   wire           emrr_rd_en = rr_ready & (~ready | emtx_ack);\n"]], "Diff Content": {"Delete": [[90, "   reg [102:0]    fifo_data;\n"]], "Add": []}}