

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 21:40:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.617 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_85_2_fu_190  |cordiccart2pol_Pipeline_VITIS_LOOP_85_2  |       18|       18|  0.180 us|  0.180 us|   16|   16|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1787|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|      73|    599|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     59|    -|
|Register         |        -|    -|     745|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     818|   2445|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_85_2_fu_190  |cordiccart2pol_Pipeline_VITIS_LOOP_85_2  |        0|   0|  73|  484|    0|
    |ctlz_20_20_1_1_U15                                  |ctlz_20_20_1_1                           |        0|   0|   0|   25|    0|
    |ctlz_20_20_1_1_U17                                  |ctlz_20_20_1_1                           |        0|   0|   0|   23|    0|
    |fpext_32ns_64_2_no_dsp_1_U8                         |fpext_32ns_64_2_no_dsp_1                 |        0|   0|   0|    0|    0|
    |fpext_32ns_64_2_no_dsp_1_U9                         |fpext_32ns_64_2_no_dsp_1                 |        0|   0|   0|    0|    0|
    |mul_20s_19ns_38_1_1_U16                             |mul_20s_19ns_38_1_1                      |        0|   1|   0|   12|    0|
    |sparsemux_7_2_19_1_1_U12                            |sparsemux_7_2_19_1_1                     |        0|   0|   0|    9|    0|
    |sparsemux_7_2_19_1_1_U13                            |sparsemux_7_2_19_1_1                     |        0|   0|   0|    9|    0|
    |sparsemux_7_2_19_1_1_U14                            |sparsemux_7_2_19_1_1                     |        0|   0|   0|    9|    0|
    |sparsemux_9_3_20_1_1_U10                            |sparsemux_9_3_20_1_1                     |        0|   0|   0|   14|    0|
    |sparsemux_9_3_20_1_1_U11                            |sparsemux_9_3_20_1_1                     |        0|   0|   0|   14|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                               |                                         |        0|   1|  73|  599|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln127_1_fu_1088_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln127_fu_1027_p2       |         +|   0|  0|   13|           5|           3|
    |add_ln128_1_fu_954_p2      |         +|   0|  0|   15|           8|           8|
    |add_ln128_fu_852_p2        |         +|   0|  0|   13|           5|           3|
    |add_ln55_fu_311_p2         |         +|   0|  0|   12|          11|           6|
    |add_ln56_fu_389_p2         |         +|   0|  0|   12|          11|           6|
    |sub_ln127_1_fu_1079_p2     |         -|   0|  0|   14|           2|           6|
    |sub_ln127_fu_996_p2        |         -|   0|  0|   26|           1|          19|
    |sub_ln128_1_fu_945_p2      |         -|   0|  0|   14|           2|           6|
    |sub_ln128_fu_822_p2        |         -|   0|  0|   27|           1|          20|
    |sub_ln55_1_fu_295_p2       |         -|   0|  0|   12|          11|          12|
    |sub_ln55_2_fu_317_p2       |         -|   0|  0|   12|           5|          11|
    |sub_ln55_fu_277_p2         |         -|   0|  0|   61|           1|          54|
    |sub_ln56_1_fu_373_p2       |         -|   0|  0|   12|          11|          12|
    |sub_ln56_2_fu_395_p2       |         -|   0|  0|   12|           5|          11|
    |sub_ln56_fu_355_p2         |         -|   0|  0|   61|           1|          54|
    |x_2_ph_fu_713_p6           |         -|   0|  0|   26|           1|          19|
    |x_abs_fu_794_p2            |         -|   0|  0|   26|           1|          19|
    |y_2_ph_fu_734_p4           |         -|   0|  0|   26|           1|          19|
    |pi_assign_1_fu_967_p5      |      1003|   0|  0|    2|          64|           9|
    |pi_assign_fu_1101_p5       |      1003|   0|  0|    2|          64|           9|
    |and_ln55_1_fu_492_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln55_fu_477_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln56_1_fu_570_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln56_fu_555_p2         |       and|   0|  0|    2|           1|           1|
    |and_ln63_fu_699_p2         |       and|   0|  0|    2|           1|           1|
    |ashr_ln55_fu_434_p2        |      ashr|   0|  0|  161|          54|          54|
    |ashr_ln56_fu_512_p2        |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln127_fu_991_p2       |      icmp|   0|  0|   27|          20|           1|
    |icmp_ln128_fu_808_p2       |      icmp|   0|  0|   27|          20|           1|
    |icmp_ln55_1_fu_305_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln55_2_fu_331_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln55_3_fu_419_p2      |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln55_4_fu_451_p2      |      icmp|   0|  0|   12|          11|           5|
    |icmp_ln55_fu_290_p2        |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln56_1_fu_383_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln56_2_fu_409_p2      |      icmp|   0|  0|   12|          12|           5|
    |icmp_ln56_3_fu_497_p2      |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln56_4_fu_529_p2      |      icmp|   0|  0|   12|          11|           5|
    |icmp_ln56_fu_368_p2        |      icmp|   0|  0|   70|          63|           1|
    |or_ln55_fu_482_p2          |        or|   0|  0|    2|           1|           1|
    |or_ln56_fu_560_p2          |        or|   0|  0|    2|           1|           1|
    |r_out                      |    select|   0|  0|   32|           1|           1|
    |select_ln123_fu_800_p3     |    select|   0|  0|   19|           1|          19|
    |select_ln127_1_fu_1071_p3  |    select|   0|  0|    7|           1|           7|
    |select_ln127_fu_1001_p3    |    select|   0|  0|   19|           1|          19|
    |select_ln128_1_fu_937_p3   |    select|   0|  0|    7|           1|           7|
    |select_ln128_fu_828_p3     |    select|   0|  0|   20|           1|          20|
    |select_ln55_1_fu_323_p3    |    select|   0|  0|   11|           1|          11|
    |select_ln55_2_fu_443_p3    |    select|   0|  0|   20|           1|          20|
    |select_ln55_3_fu_464_p3    |    select|   0|  0|   20|           1|          20|
    |select_ln55_4_fu_424_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln55_fu_283_p3      |    select|   0|  0|   54|           1|          54|
    |select_ln56_1_fu_401_p3    |    select|   0|  0|   11|           1|          11|
    |select_ln56_2_fu_521_p3    |    select|   0|  0|   20|           1|          20|
    |select_ln56_3_fu_542_p3    |    select|   0|  0|   20|           1|          20|
    |select_ln56_4_fu_502_p3    |    select|   0|  0|    2|           1|           2|
    |select_ln56_fu_361_p3      |    select|   0|  0|   54|           1|          54|
    |theta_out                  |    select|   0|  0|   32|           1|           1|
    |shl_ln127_fu_1039_p2       |       shl|   0|  0|  141|          44|          44|
    |shl_ln128_fu_909_p2        |       shl|   0|  0|  143|          45|          45|
    |shl_ln55_fu_459_p2         |       shl|   0|  0|   51|          20|          20|
    |shl_ln56_fu_537_p2         |       shl|   0|  0|   51|          20|          20|
    |xor_ln55_1_fu_486_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln55_fu_472_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln56_1_fu_564_p2       |       xor|   0|  0|    2|           1|           2|
    |xor_ln56_fu_550_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln61_fu_693_p2         |       xor|   0|  0|    2|           1|           2|
    |xor_ln63_fu_675_p2         |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1787|         744|         904|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         11|    1|         11|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         11|    1|         11|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln127_reg_1380                                               |   5|   0|    5|          0|
    |add_ln128_reg_1343                                               |   5|   0|    5|          0|
    |and_ln55_1_reg_1278                                              |   1|   0|    1|          0|
    |and_ln55_reg_1273                                                |   1|   0|    1|          0|
    |and_ln56_1_reg_1298                                              |   1|   0|    1|          0|
    |and_ln56_reg_1293                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  10|   0|   10|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_85_2_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln127_reg_1365                                              |   1|   0|    1|          0|
    |icmp_ln128_reg_1323                                              |   1|   0|    1|          0|
    |icmp_ln55_1_reg_1201                                             |   1|   0|    1|          0|
    |icmp_ln55_2_reg_1214                                             |   1|   0|    1|          0|
    |icmp_ln55_reg_1194                                               |   1|   0|    1|          0|
    |icmp_ln56_1_reg_1238                                             |   1|   0|    1|          0|
    |icmp_ln56_2_reg_1251                                             |   1|   0|    1|          0|
    |icmp_ln56_reg_1231                                               |   1|   0|    1|          0|
    |r_cast_reg_1353                                                  |  19|   0|   19|          0|
    |r_reg_1348                                                       |  20|   0|   20|          0|
    |select_ln123_reg_1318                                            |  19|   0|   19|          0|
    |select_ln127_reg_1370                                            |  19|   0|   19|          0|
    |select_ln128_reg_1333                                            |  20|   0|   20|          0|
    |select_ln55_1_reg_1206                                           |  11|   0|   11|          0|
    |select_ln55_2_reg_1263                                           |  20|   0|   20|          0|
    |select_ln55_3_reg_1268                                           |  20|   0|   20|          0|
    |select_ln55_reg_1189                                             |  54|   0|   54|          0|
    |select_ln56_1_reg_1243                                           |  11|   0|   11|          0|
    |select_ln56_2_reg_1283                                           |  20|   0|   20|          0|
    |select_ln56_3_reg_1288                                           |  20|   0|   20|          0|
    |select_ln56_reg_1226                                             |  54|   0|   54|          0|
    |tmp_14_reg_1328                                                  |   1|   0|    1|          0|
    |tmp_2_reg_1158                                                   |  11|   0|   11|          0|
    |tmp_3_reg_1173                                                   |   1|   0|    1|          0|
    |tmp_6_reg_1179                                                   |  11|   0|   11|          0|
    |tmp_9_reg_1359                                                   |   1|   0|    1|          0|
    |tmp_reg_1152                                                     |   1|   0|    1|          0|
    |trunc_ln127_1_reg_1375                                           |   6|   0|    6|          0|
    |trunc_ln128_1_reg_1338                                           |   6|   0|    6|          0|
    |trunc_ln55_1_reg_1163                                            |  52|   0|   52|          0|
    |trunc_ln55_3_reg_1220                                            |  20|   0|   20|          0|
    |trunc_ln55_reg_1147                                              |  63|   0|   63|          0|
    |trunc_ln56_1_reg_1184                                            |  52|   0|   52|          0|
    |trunc_ln56_3_reg_1257                                            |  20|   0|   20|          0|
    |trunc_ln56_reg_1168                                              |  63|   0|   63|          0|
    |x_2_ph_reg_1303                                                  |  19|   0|   19|          0|
    |x_next_loc_fu_156                                                |  20|   0|   20|          0|
    |y_2_ph_reg_1308                                                  |  19|   0|   19|          0|
    |z_next_loc_fu_160                                                |  20|   0|   20|          0|
    |z_ph_reg_1313                                                    |  19|   0|   19|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 745|   0|  745|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x_in              |   in|   32|     ap_none|            x_in|        scalar|
|y_in              |   in|   32|     ap_none|            y_in|        scalar|
|r_out             |  out|   32|      ap_vld|           r_out|       pointer|
|r_out_ap_vld      |  out|    1|      ap_vld|           r_out|       pointer|
|theta_out         |  out|   32|      ap_vld|       theta_out|       pointer|
|theta_out_ap_vld  |  out|    1|      ap_vld|       theta_out|       pointer|
+------------------+-----+-----+------------+----------------+--------------+

