// Seed: 1019770464
module module_0;
  assign id_0 = 1;
  logic id_1;
  always @(1 or posedge id_0) begin
    for (id_1 = 1; id_0; id_1 = 1) #1;
  end
endmodule
module module_1 (
    output id_0,
    input logic id_1,
    input logic id_2
    , id_3, id_4
);
  logic id_5;
  assign id_4 = 1;
  logic id_6;
  logic id_7 = id_7;
endmodule
