

================================================================
== Vitis HLS Report for 'Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4'
================================================================
* Date:           Mon Dec 30 16:17:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  34.961 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1254|     1254|  62.700 us|  62.700 us|  1254|  1254|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4  |     1252|     1252|         4|          1|          1|  1250|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    169|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    135|    -|
|Register         |        -|   -|    102|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    102|    304|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_229_p2             |         +|   0|  0|  14|           6|           1|
    |add_ln112_fu_179_p2               |         +|   0|  0|  12|          11|           1|
    |add_ln114_1_fu_320_p2             |         +|   0|  0|  14|           6|           1|
    |add_ln114_fu_243_p2               |         +|   0|  0|  11|           3|           1|
    |add_ln115_fu_300_p2               |         +|   0|  0|  11|           3|           1|
    |empty_fu_289_p2                   |         +|   0|  0|  11|          11|          11|
    |tmp1_fu_269_p2                    |         +|   0|  0|  15|           8|           8|
    |tmp2_fu_283_p2                    |         +|   0|  0|  11|          11|          11|
    |and_ln105_fu_223_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln112_fu_173_p2              |      icmp|   0|  0|  12|          11|          11|
    |icmp_ln114_fu_197_p2              |      icmp|   0|  0|  14|           6|           5|
    |icmp_ln115_fu_217_p2              |      icmp|   0|  0|  11|           3|           3|
    |or_ln115_fu_306_p2                |        or|   0|  0|   2|           1|           1|
    |m_1_fu_312_p3                     |    select|   0|  0|   3|           1|           1|
    |select_ln105_fu_203_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln112_fu_235_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln114_1_fu_326_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln114_fu_249_p3            |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_211_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 169|          90|          74|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |Layer3_Weights_stream_TDATA_blk_n       |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    6|         12|
    |ap_sig_allocacmp_j_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_m_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_somme_51_load_1        |   9|          2|   32|         64|
    |indvar_flatten14_fu_88                  |   9|          2|   11|         22|
    |indvar_flatten_fu_80                    |   9|          2|    6|         12|
    |j_fu_84                                 |   9|          2|    6|         12|
    |k_fu_76                                 |   9|          2|    3|          6|
    |m_fu_72                                 |   9|          2|    3|          6|
    |somme_51_fu_68                          |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 135|         30|  125|        250|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |Layer3_Weights_stream_read_reg_428  |  32|   0|   32|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |icmp_ln112_reg_419                  |   1|   0|    1|          0|
    |icmp_ln112_reg_419_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten14_fu_88              |  11|   0|   11|          0|
    |indvar_flatten_fu_80                |   6|   0|    6|          0|
    |j_fu_84                             |   6|   0|    6|          0|
    |k_fu_76                             |   3|   0|    3|          0|
    |m_fu_72                             |   3|   0|    3|          0|
    |somme_51_fu_68                      |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 102|   0|  102|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_285_p_din0             |  out|   32|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_285_p_din1             |  out|   32|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_285_p_opcode           |  out|    2|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_285_p_dout0            |   in|   32|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_285_p_ce               |  out|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_289_p_din0             |  out|   32|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_289_p_din1             |  out|   32|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_289_p_dout0            |   in|   32|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_289_p_ce               |  out|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|Layer3_Weights_stream_TVALID  |   in|    1|        axis|                                                 Layer3_Weights_stream|       pointer|
|Layer3_Weights_stream_TDATA   |   in|   32|        axis|                                                 Layer3_Weights_stream|       pointer|
|Layer3_Weights_stream_TREADY  |  out|    1|        axis|                                                 Layer3_Weights_stream|       pointer|
|somme                         |   in|   32|     ap_none|                                                                 somme|        scalar|
|phi_mul                       |   in|   11|     ap_none|                                                               phi_mul|        scalar|
|Layer3_Neurons_CPU_address0   |  out|   11|   ap_memory|                                                    Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_ce0        |  out|    1|   ap_memory|                                                    Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_q0         |   in|   32|   ap_memory|                                                    Layer3_Neurons_CPU|         array|
|somme_52_out                  |  out|   32|      ap_vld|                                                          somme_52_out|       pointer|
|somme_52_out_ap_vld           |  out|    1|      ap_vld|                                                          somme_52_out|       pointer|
+------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

