timestamp 1731350402
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use out_latch out_latch_0 1 0 -434 0 1 -5175
use cyclic_flag cyclic_flag_0 1 0 -987 0 1 -2850
use cdac_ctrl cdac_ctrl_0 1 0 -9316 0 1 -9531
use auto_sampling auto_sampling_0 1 0 -1322 0 1 5806
port "DOUT[0]" 1 -12524 4372 -12498 4436 m2
port "DOUT[1]" 2 -12722 4510 -12696 4574 m2
port "DOUT[2]" 3 -12920 4390 -12894 4454 m2
port "DOUT[3]" 4 -13120 4536 -13094 4600 m2
port "DOUT[4]" 5 -13316 4402 -13290 4466 m2
port "DOUT[5]" 6 -13530 4534 -13504 4598 m2
port "DOUT[6]" 7 -13718 4406 -13692 4470 m2
port "DOUT[7]" 8 -13924 4538 -13898 4602 m2
port "DOUT[8]" 9 -14118 4404 -14092 4468 m2
port "DOUT[9]" 10 -14322 4542 -14296 4606 m2
port "SWN[0]" 46 17150 4460 17192 4508 m2
port "SWN[1]" 45 16954 4570 16996 4618 m2
port "SWN[2]" 44 16756 4468 16798 4516 m2
port "SWN[3]" 43 16552 4574 16594 4622 m2
port "SWN[4]" 42 16358 4460 16400 4508 m2
port "SWN[5]" 41 16156 4576 16198 4624 m2
port "SWN[6]" 40 15954 4460 15996 4508 m2
port "SWN[7]" 39 15752 4562 15794 4610 m2
port "SWN[8]" 38 15554 4472 15596 4520 m2
port "SWN[9]" 37 15360 4572 15402 4620 m2
port "SWP[9]" 27 13356 4570 13398 4618 m2
port "SWP[8]" 28 13552 4482 13594 4530 m2
port "SWP[7]" 29 13756 4582 13798 4630 m2
port "SWP[6]" 30 13954 4482 13996 4530 m2
port "SWP[5]" 31 14156 4578 14198 4626 m2
port "SWP[4]" 32 14358 4484 14400 4532 m2
port "SWP[3]" 33 14556 4582 14598 4630 m2
port "SWP[2]" 34 14752 4484 14794 4532 m2
port "SWP[1]" 35 14952 4584 14994 4632 m2
port "SWP[0]" 36 15156 4470 15198 4518 m2
port "COMP_P" 47 17350 4562 17390 4612 m2
port "COMP_N" 48 17552 4470 17592 4520 m2
port "CKO" 0 -12304 4530 -12256 4598 m2
port "CF[0]" 17 11352 4556 11394 4604 m2
port "CF[1]" 18 11556 4560 11598 4608 m2
port "CF[2]" 19 11756 4564 11798 4612 m2
port "CF[3]" 20 11952 4564 11994 4612 m2
port "CF[4]" 21 12156 4566 12198 4614 m2
port "CF[5]" 22 12352 4566 12394 4614 m2
port "CF[6]" 23 12552 4570 12594 4618 m2
port "CF[7]" 24 12754 4568 12796 4616 m2
port "CF[8]" 25 12956 4570 12998 4618 m2
port "CF[9]" 26 13158 4568 13200 4616 m2
port "CLKSB" 12 -14724 4558 -14688 4614 m2
port "CLKS" 11 -14530 4428 -14494 4484 m2
port "VSSD" 15 -15536 4418 -15472 4504 m2
port "EN" 14 -15334 4536 -15282 4618 m2
port "CLK" 13 -14926 4434 -14890 4490 m2
port "VDDD" 16 -15736 4430 -15672 4516 m2
node "DOUT[0]" 0 0 -12524 4372 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[1]" 0 0 -12722 4510 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[2]" 0 0 -12920 4390 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[3]" 0 0 -13120 4536 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[4]" 0 0 -13316 4402 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[5]" 0 0 -13530 4534 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[6]" 0 0 -13718 4406 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[7]" 0 0 -13924 4538 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[8]" 0 0 -14118 4404 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "DOUT[9]" 0 0 -14322 4542 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWN[0]" 0 0 17150 4460 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWN[1]" 0 0 16954 4570 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWN[2]" 0 0 16756 4468 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWN[3]" 0 0 16552 4574 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWN[4]" 0 0 16358 4460 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWN[5]" 0 0 16156 4576 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWN[6]" 0 0 15954 4460 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWN[7]" 0 0 15752 4562 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWN[8]" 0 0 15554 4472 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWN[9]" 0 0 15360 4572 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWP[9]" 0 0 13356 4570 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWP[8]" 0 0 13552 4482 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWP[7]" 0 0 13756 4582 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWP[6]" 0 0 13954 4482 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWP[5]" 0 0 14156 4578 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWP[4]" 0 0 14358 4484 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWP[3]" 0 0 14556 4582 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWP[2]" 0 0 14752 4484 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWP[1]" 0 0 14952 4584 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "SWP[0]" 0 0 15156 4470 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "COMP_P" 0 0 17350 4562 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "COMP_N" 0 0 17552 4470 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CKO" 0 0 -12304 4530 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[0]" 0 0 11352 4556 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[1]" 0 0 11556 4560 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[2]" 0 0 11756 4564 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[3]" 0 0 11952 4564 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[4]" 0 0 12156 4566 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n15180_n6520#" 0 0 -15180 -6520 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[5]" 0 0 12352 4566 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[6]" 0 0 12552 4570 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[7]" 0 0 12754 4568 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[8]" 0 0 12956 4570 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CF[9]" 0 0 13158 4568 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CLKSB" 0 0 -14724 4558 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CLKS" 0 0 -14530 4428 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSSD" 0 0 -15536 4418 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "EN" 0 0 -15334 4536 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "CLK" 0 0 -14926 4434 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDDD" 0 0 -15736 4430 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n16362_n13492#" 0 0 -16362 -13492 pw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "dw_n16568_n13698#" 0 0 -16568 -13698 dnw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "auto_sampling_0/x4/VGND" "auto_sampling_0/x4/VNB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "auto_sampling_0/x4/VNB" "auto_sampling_0/x11/VNB"
merge "auto_sampling_0/x11/VNB" "auto_sampling_0/x11/VGND"
merge "auto_sampling_0/x11/VGND" "auto_sampling_0/x5/VNB"
merge "auto_sampling_0/x5/VNB" "auto_sampling_0/x5/VGND"
merge "auto_sampling_0/x5/VGND" "auto_sampling_0/x3/VGND"
merge "auto_sampling_0/x3/VGND" "auto_sampling_0/x3/VNB"
merge "auto_sampling_0/x3/VNB" "auto_sampling_0/x2/VNB"
merge "auto_sampling_0/x2/VNB" "auto_sampling_0/x2/VGND"
merge "auto_sampling_0/x2/VGND" "auto_sampling_0/x1/VNB"
merge "auto_sampling_0/x1/VNB" "auto_sampling_0/x1/VGND"
merge "auto_sampling_0/x1/VGND" "auto_sampling_0/x7/VNB"
merge "auto_sampling_0/x7/VNB" "auto_sampling_0/x7/VGND"
merge "auto_sampling_0/x7/VGND" "auto_sampling_0/x21/VNB"
merge "auto_sampling_0/x21/VNB" "auto_sampling_0/x21/VGND"
merge "auto_sampling_0/x21/VGND" "auto_sampling_0/x16/VNB"
merge "auto_sampling_0/x16/VNB" "auto_sampling_0/x16/VGND"
merge "auto_sampling_0/x16/VGND" "auto_sampling_0/x15/VGND"
merge "auto_sampling_0/x15/VGND" "auto_sampling_0/x15/VNB"
merge "auto_sampling_0/x15/VNB" "auto_sampling_0/x14/VNB"
merge "auto_sampling_0/x14/VNB" "auto_sampling_0/x25/VNB"
merge "auto_sampling_0/x25/VNB" "auto_sampling_0/x14/VGND"
merge "auto_sampling_0/x14/VGND" "auto_sampling_0/x13/VNB"
merge "auto_sampling_0/x13/VNB" "auto_sampling_0/x22/VNB"
merge "auto_sampling_0/x22/VNB" "auto_sampling_0/x23/VNB"
merge "auto_sampling_0/x23/VNB" "auto_sampling_0/x24/VNB"
merge "auto_sampling_0/x24/VNB" "auto_sampling_0/x13/VGND"
merge "auto_sampling_0/x13/VGND" "auto_sampling_0/x12/VNB"
merge "auto_sampling_0/x12/VNB" "auto_sampling_0/VSSD"
merge "auto_sampling_0/VSSD" "auto_sampling_0/x12/VGND"
merge "auto_sampling_0/x12/VGND" "cyclic_flag_0/flip_flop_5_1/x1/VNB"
merge "cyclic_flag_0/flip_flop_5_1/x1/VNB" "cyclic_flag_0/flip_flop_5_1/x1/VGND"
merge "cyclic_flag_0/flip_flop_5_1/x1/VGND" "cyclic_flag_0/flip_flop_5_1/x2/VNB"
merge "cyclic_flag_0/flip_flop_5_1/x2/VNB" "cyclic_flag_0/flip_flop_5_0/x6/VNB"
merge "cyclic_flag_0/flip_flop_5_0/x6/VNB" "cyclic_flag_0/flip_flop_5_1/x3/VNB"
merge "cyclic_flag_0/flip_flop_5_1/x3/VNB" "cyclic_flag_0/flip_flop_5_0/x4/VNB"
merge "cyclic_flag_0/flip_flop_5_0/x4/VNB" "cyclic_flag_0/flip_flop_5_1/x4/VNB"
merge "cyclic_flag_0/flip_flop_5_1/x4/VNB" "cyclic_flag_0/flip_flop_5_0/x3/VNB"
merge "cyclic_flag_0/flip_flop_5_0/x3/VNB" "cyclic_flag_0/flip_flop_5_1/x6/VNB"
merge "cyclic_flag_0/flip_flop_5_1/x6/VNB" "cyclic_flag_0/flip_flop_5_0/x2/VNB"
merge "cyclic_flag_0/flip_flop_5_0/x2/VNB" "cyclic_flag_0/flip_flop_5_0/x1/VNB"
merge "cyclic_flag_0/flip_flop_5_0/x1/VNB" "cyclic_flag_0/buf_0/x5/VNB"
merge "cyclic_flag_0/buf_0/x5/VNB" "cyclic_flag_0/VSSD"
merge "cyclic_flag_0/VSSD" "out_latch_0/a_10926_n155#"
merge "out_latch_0/a_10926_n155#" "out_latch_0/flip_flop_5_latch_0/x6/VNB"
merge "out_latch_0/flip_flop_5_latch_0/x6/VNB" "out_latch_0/flip_flop_5_latch_0/x4/VNB"
merge "out_latch_0/flip_flop_5_latch_0/x4/VNB" "out_latch_0/flip_flop_5_latch_0/x3/VNB"
merge "out_latch_0/flip_flop_5_latch_0/x3/VNB" "out_latch_0/flip_flop_5_latch_0/x2/VNB"
merge "out_latch_0/flip_flop_5_latch_0/x2/VNB" "out_latch_0/flip_flop_5_latch_0/x1/VNB"
merge "out_latch_0/flip_flop_5_latch_0/x1/VNB" "out_latch_0/flip_flop_5_latch_1/x1/VNB"
merge "out_latch_0/flip_flop_5_latch_1/x1/VNB" "out_latch_0/and_latch_0/x1/VNB"
merge "out_latch_0/and_latch_0/x1/VNB" "out_latch_0/flip_flop_5_latch_1/x2/VNB"
merge "out_latch_0/flip_flop_5_latch_1/x2/VNB" "out_latch_0/flip_flop_5_latch_1/x3/VNB"
merge "out_latch_0/flip_flop_5_latch_1/x3/VNB" "out_latch_0/flip_flop_5_latch_1/x4/VNB"
merge "out_latch_0/flip_flop_5_latch_1/x4/VNB" "out_latch_0/flip_flop_5_latch_1/x6/VNB"
merge "out_latch_0/flip_flop_5_latch_1/x6/VNB" "out_latch_0/VSSD"
merge "out_latch_0/VSSD" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_8/VNB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_8/VNB" "cdac_ctrl_0/x1[9]/VNB"
merge "cdac_ctrl_0/x1[9]/VNB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_9/VNB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_9/VNB" "cdac_ctrl_0/x1[8]/VNB"
merge "cdac_ctrl_0/x1[8]/VNB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_6/VNB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_6/VNB" "cdac_ctrl_0/x1[7]/VNB"
merge "cdac_ctrl_0/x1[7]/VNB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_7/VNB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_7/VNB" "cdac_ctrl_0/x1[6]/VNB"
merge "cdac_ctrl_0/x1[6]/VNB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_4/VNB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_4/VNB" "cdac_ctrl_0/x1[5]/VNB"
merge "cdac_ctrl_0/x1[5]/VNB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_5/VNB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_5/VNB" "cdac_ctrl_0/x1[4]/VNB"
merge "cdac_ctrl_0/x1[4]/VNB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_2/VNB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_2/VNB" "cdac_ctrl_0/x1[3]/VNB"
merge "cdac_ctrl_0/x1[3]/VNB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_3/VNB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_3/VNB" "cdac_ctrl_0/x1[2]/VNB"
merge "cdac_ctrl_0/x1[2]/VNB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_0/VNB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_0/VNB" "cdac_ctrl_0/x1[1]/VNB"
merge "cdac_ctrl_0/x1[1]/VNB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_1/VNB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_1/VNB" "cdac_ctrl_0/x1[0]/VNB"
merge "cdac_ctrl_0/x1[0]/VNB" "cdac_ctrl_0/x1/VNB"
merge "cdac_ctrl_0/x1/VNB" "cdac_ctrl_0/x1/VGND"
merge "cdac_ctrl_0/x1/VGND" "cdac_ctrl_0/x2/VNB"
merge "cdac_ctrl_0/x2/VNB" "cdac_ctrl_0/x2/VGND"
merge "cdac_ctrl_0/x2/VGND" "cdac_ctrl_0/VSSD"
merge "cdac_ctrl_0/VSSD" "VSSD"
merge "VSSD" "w_n16362_n13492#"
merge "auto_sampling_0/x4/VPWR" "auto_sampling_0/x21/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "auto_sampling_0/x21/VPWR" "auto_sampling_0/x4/VPB"
merge "auto_sampling_0/x4/VPB" "auto_sampling_0/x21/VPB"
merge "auto_sampling_0/x21/VPB" "auto_sampling_0/x11/VPB"
merge "auto_sampling_0/x11/VPB" "auto_sampling_0/x5/VPB"
merge "auto_sampling_0/x5/VPB" "auto_sampling_0/x3/VPB"
merge "auto_sampling_0/x3/VPB" "auto_sampling_0/x2/VPB"
merge "auto_sampling_0/x2/VPB" "auto_sampling_0/x1/VPB"
merge "auto_sampling_0/x1/VPB" "auto_sampling_0/x7/VPB"
merge "auto_sampling_0/x7/VPB" "auto_sampling_0/x16/VPB"
merge "auto_sampling_0/x16/VPB" "auto_sampling_0/x15/VPB"
merge "auto_sampling_0/x15/VPB" "auto_sampling_0/x14/VPB"
merge "auto_sampling_0/x14/VPB" "auto_sampling_0/x25/VPB"
merge "auto_sampling_0/x25/VPB" "auto_sampling_0/x13/VPB"
merge "auto_sampling_0/x13/VPB" "auto_sampling_0/x22/VPB"
merge "auto_sampling_0/x22/VPB" "auto_sampling_0/x12/VPB"
merge "auto_sampling_0/x12/VPB" "auto_sampling_0/VDDD"
merge "auto_sampling_0/VDDD" "cyclic_flag_0/flip_flop_5_0/x6/VPB"
merge "cyclic_flag_0/flip_flop_5_0/x6/VPB" "cyclic_flag_0/flip_flop_5_0/x4/VPB"
merge "cyclic_flag_0/flip_flop_5_0/x4/VPB" "cyclic_flag_0/flip_flop_5_0/x3/VPB"
merge "cyclic_flag_0/flip_flop_5_0/x3/VPB" "cyclic_flag_0/flip_flop_5_0/x2/VPB"
merge "cyclic_flag_0/flip_flop_5_0/x2/VPB" "cyclic_flag_0/flip_flop_5_0/x1/VPWR"
merge "cyclic_flag_0/flip_flop_5_0/x1/VPWR" "cyclic_flag_0/flip_flop_5_0/x1/VPB"
merge "cyclic_flag_0/flip_flop_5_0/x1/VPB" "cyclic_flag_0/w_124_2035#"
merge "cyclic_flag_0/w_124_2035#" "cyclic_flag_0/flip_flop_5_1/x1/VPB"
merge "cyclic_flag_0/flip_flop_5_1/x1/VPB" "cyclic_flag_0/flip_flop_5_1/x2/VPB"
merge "cyclic_flag_0/flip_flop_5_1/x2/VPB" "cyclic_flag_0/flip_flop_5_1/x3/VPB"
merge "cyclic_flag_0/flip_flop_5_1/x3/VPB" "cyclic_flag_0/flip_flop_5_1/x4/VPB"
merge "cyclic_flag_0/flip_flop_5_1/x4/VPB" "cyclic_flag_0/flip_flop_5_1/x6/VPB"
merge "cyclic_flag_0/flip_flop_5_1/x6/VPB" "cyclic_flag_0/VDDD"
merge "cyclic_flag_0/VDDD" "out_latch_0/w_9241_n235#"
merge "out_latch_0/w_9241_n235#" "out_latch_0/flip_flop_5_latch_1/x1/VPB"
merge "out_latch_0/flip_flop_5_latch_1/x1/VPB" "out_latch_0/flip_flop_5_latch_1/x2/VPB"
merge "out_latch_0/flip_flop_5_latch_1/x2/VPB" "out_latch_0/flip_flop_5_latch_1/x3/VPB"
merge "out_latch_0/flip_flop_5_latch_1/x3/VPB" "out_latch_0/flip_flop_5_latch_1/x4/VPB"
merge "out_latch_0/flip_flop_5_latch_1/x4/VPB" "out_latch_0/flip_flop_5_latch_1/x6/VPB"
merge "out_latch_0/flip_flop_5_latch_1/x6/VPB" "out_latch_0/VDDD"
merge "out_latch_0/VDDD" "cdac_ctrl_0/x1[9]/VPB"
merge "cdac_ctrl_0/x1[9]/VPB" "cdac_ctrl_0/x1[8]/VPB"
merge "cdac_ctrl_0/x1[8]/VPB" "cdac_ctrl_0/x1[7]/VPB"
merge "cdac_ctrl_0/x1[7]/VPB" "cdac_ctrl_0/x1[6]/VPB"
merge "cdac_ctrl_0/x1[6]/VPB" "cdac_ctrl_0/x1[5]/VPB"
merge "cdac_ctrl_0/x1[5]/VPB" "cdac_ctrl_0/x1[4]/VPB"
merge "cdac_ctrl_0/x1[4]/VPB" "cdac_ctrl_0/x1[3]/VPB"
merge "cdac_ctrl_0/x1[3]/VPB" "cdac_ctrl_0/x1[2]/VPB"
merge "cdac_ctrl_0/x1[2]/VPB" "cdac_ctrl_0/x1[1]/VPB"
merge "cdac_ctrl_0/x1[1]/VPB" "cdac_ctrl_0/x1[0]/VPB"
merge "cdac_ctrl_0/x1[0]/VPB" "cdac_ctrl_0/x1/VPWR"
merge "cdac_ctrl_0/x1/VPWR" "cdac_ctrl_0/VDDD"
merge "cdac_ctrl_0/VDDD" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_8/VPB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_8/VPB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_9/VPB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_9/VPB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_6/VPB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_6/VPB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_7/VPB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_7/VPB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_4/VPB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_4/VPB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_5/VPB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_5/VPB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_2/VPB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_2/VPB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_3/VPB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_3/VPB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_0/VPB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_0/VPB" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_1/VPB"
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_1/VPB" "cdac_ctrl_0/x2/VPWR"
merge "cdac_ctrl_0/x2/VPWR" "VDDD"
merge "VDDD" "dw_n16568_n13698#"
merge "cyclic_flag_0/CF[7]" "cdac_ctrl_0/CF[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/CF[7]" "CF[7]"
merge "out_latch_0/SWP[9]" "cdac_ctrl_0/SWP[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWP[9]" "SWP[9]"
merge "auto_sampling_0/CKC" "cyclic_flag_0/RDY" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cyclic_flag_0/RDY" "CLK"
merge "cyclic_flag_0/CF[6]" "cdac_ctrl_0/CF[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/CF[6]" "CF[6]"
merge "out_latch_0/SWP[8]" "cdac_ctrl_0/SWP[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWP[8]" "SWP[8]"
merge "out_latch_0/CK" "CKO" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cyclic_flag_0/CF[5]" "cdac_ctrl_0/CF[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/CF[5]" "CF[5]"
merge "out_latch_0/SWP[7]" "cdac_ctrl_0/SWP[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWP[7]" "SWP[7]"
merge "out_latch_0/DOUT[9]" "DOUT[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "auto_sampling_0/RST" "cyclic_flag_0/EN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cyclic_flag_0/EN" "out_latch_0/EN"
merge "out_latch_0/EN" "EN"
merge "cyclic_flag_0/CF[4]" "cdac_ctrl_0/CF[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/CF[4]" "CF[4]"
merge "out_latch_0/SWP[6]" "cdac_ctrl_0/SWP[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWP[6]" "SWP[6]"
merge "out_latch_0/DOUT[8]" "DOUT[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cyclic_flag_0/CF[3]" "cdac_ctrl_0/CF[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/CF[3]" "CF[3]"
merge "out_latch_0/SWP[5]" "cdac_ctrl_0/SWP[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWP[5]" "SWP[5]"
merge "out_latch_0/DOUT[7]" "DOUT[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cyclic_flag_0/CF[2]" "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_3/CLK" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/sky130_fd_sc_hd__dfrtp_2_3/CLK" "cdac_ctrl_0/CF[2]"
merge "cdac_ctrl_0/CF[2]" "CF[2]"
merge "out_latch_0/SWP[4]" "cdac_ctrl_0/SWP[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWP[4]" "SWP[4]"
merge "out_latch_0/DOUT[6]" "DOUT[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cyclic_flag_0/CF[1]" "cdac_ctrl_0/CF[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/CF[1]" "CF[1]"
merge "out_latch_0/SWP[3]" "cdac_ctrl_0/SWP[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWP[3]" "SWP[3]"
merge "out_latch_0/DOUT[5]" "DOUT[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cyclic_flag_0/CF[0]" "cdac_ctrl_0/CF[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/CF[0]" "CF[0]"
merge "cdac_ctrl_0/COMP_N" "COMP_N" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "out_latch_0/SWP[2]" "cdac_ctrl_0/SWP[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWP[2]" "SWP[2]"
merge "out_latch_0/DOUT[4]" "DOUT[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "auto_sampling_0/CLKSB" "CLKSB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "out_latch_0/SWP[1]" "cdac_ctrl_0/SWP[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWP[1]" "SWP[1]"
merge "out_latch_0/DOUT[3]" "DOUT[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/COMP_P" "COMP_P" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "out_latch_0/SWP[0]" "cdac_ctrl_0/SWP[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWP[0]" "SWP[0]"
merge "out_latch_0/DOUT[2]" "DOUT[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "out_latch_0/DOUT[1]" "DOUT[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "out_latch_0/DOUT[0]" "DOUT[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWN[9]" "SWN[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWN[8]" "SWN[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWN[7]" "SWN[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cyclic_flag_0/CF[9]" "cdac_ctrl_0/CF[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/CF[9]" "CF[9]"
merge "cdac_ctrl_0/SWN[6]" "SWN[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cyclic_flag_0/CF[8]" "cdac_ctrl_0/CF[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/CF[8]" "CF[8]"
merge "cdac_ctrl_0/SWN[5]" "SWN[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWN[4]" "SWN[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWN[3]" "SWN[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWN[2]" "SWN[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_ctrl_0/SWN[1]" "SWN[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cyclic_flag_0/FINAL" "out_latch_0/FINAL" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "out_latch_0/FINAL" "m1_n15180_n6520#"
merge "cdac_ctrl_0/SWN[0]" "SWN[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "auto_sampling_0/CLKS" "cyclic_flag_0/CLKS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cyclic_flag_0/CLKS" "out_latch_0/CLKS"
merge "out_latch_0/CLKS" "cdac_ctrl_0/CLKS"
merge "cdac_ctrl_0/CLKS" "CLKS"
