
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 324.379 ; gain = 79.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/CPU.v:3]
INFO: [Synth 8-638] synthesizing module 'PCReg' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/PCReg.v:3]
INFO: [Synth 8-256] done synthesizing module 'PCReg' (1#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/PCReg.v:3]
INFO: [Synth 8-638] synthesizing module 'IncrPC' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/IncrPC.v:3]
INFO: [Synth 8-256] done synthesizing module 'IncrPC' (2#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/IncrPC.v:3]
INFO: [Synth 8-638] synthesizing module 'instructionMemory' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/instructionMemory.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/instructionMemory.v:11]
INFO: [Synth 8-256] done synthesizing module 'instructionMemory' (3#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/instructionMemory.v:4]
INFO: [Synth 8-638] synthesizing module 'IF_ID' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/IF_ID.v:4]
INFO: [Synth 8-256] done synthesizing module 'IF_ID' (4#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/IF_ID.v:4]
INFO: [Synth 8-638] synthesizing module 'REGFile' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/REGFile.v:4]
INFO: [Synth 8-256] done synthesizing module 'REGFile' (5#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/REGFile.v:4]
INFO: [Synth 8-638] synthesizing module 'CntrlUnit' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/CntrlUnit.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/CntrlUnit.v:26]
WARNING: [Synth 8-567] referenced signal 'op' should be on the sensitivity list [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/CntrlUnit.v:18]
WARNING: [Synth 8-6014] Unused sequential element aluimm_reg was removed.  [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/CntrlUnit.v:23]
WARNING: [Synth 8-6014] Unused sequential element regrt_reg was removed.  [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/CntrlUnit.v:25]
INFO: [Synth 8-256] done synthesizing module 'CntrlUnit' (6#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/CntrlUnit.v:3]
INFO: [Synth 8-638] synthesizing module 'signExt' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/signExt.v:3]
INFO: [Synth 8-256] done synthesizing module 'signExt' (7#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/signExt.v:3]
INFO: [Synth 8-638] synthesizing module 'ID_EXE' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/ID_EXE.v:3]
INFO: [Synth 8-256] done synthesizing module 'ID_EXE' (8#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/ID_EXE.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/ALU.v:11]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'EXE_MEM' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/EXE_MEM.v:4]
INFO: [Synth 8-256] done synthesizing module 'EXE_MEM' (10#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/EXE_MEM.v:4]
INFO: [Synth 8-638] synthesizing module 'DataMem' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:5]
INFO: [Synth 8-256] done synthesizing module 'DataMem' (11#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:5]
INFO: [Synth 8-638] synthesizing module 'MEM_WB' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/MEM_WB.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB' (12#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/MEM_WB.v:3]
INFO: [Synth 8-256] done synthesizing module 'CPU' (13#1) [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/CPU.v:3]
WARNING: [Synth 8-3331] design ALU has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 363.707 ; gain = 118.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 363.707 ; gain = 118.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/constrs_1/imports/imports/ZYBO_MASTER.xdc]
Finished Parsing XDC File [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/constrs_1/imports/imports/ZYBO_MASTER.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/constrs_1/imports/imports/ZYBO_MASTER.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 673.750 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "m2reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/ALU.v:11]
INFO: [Synth 8-5544] ROM "r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "dMem_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'inst_reg' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/instructionMemory.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/CntrlUnit.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/ALU.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'do_reg' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[31]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[30]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[29]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[28]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[27]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[26]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[25]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[24]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[23]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[22]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[21]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[20]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[19]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[18]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[17]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[16]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[15]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[14]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[13]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[12]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[11]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[10]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[9]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[8]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[7]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[6]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[5]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[4]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[3]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[2]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[1]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'dMem_reg[0]' [D:/BoisseGibson CMPEN 331 Final Project/Final/Final.srcs/sources_1/imports/new/DataMem.v:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   9 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PCReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IncrPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module instructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module REGFile 
Detailed RTL Component Info : 
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module CntrlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module signExt 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ID_EXE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module EXE_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module DataMem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "dMem_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dMem_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design ALU has unconnected port clk
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (instMem/inst_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (cu/aluc_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (cu/aluc_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (cu/aluc_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (cu/aluc_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (alu1/r_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (datamem1/do_reg[0]) is unused and will be removed from module CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    32|
|4     |LUT2   |     3|
|5     |LUT6   |     6|
|6     |FDRE   |    31|
|7     |FDSE   |     1|
|8     |IBUF   |     2|
|9     |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    85|
|2     |  mainpc |PCReg  |    80|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 673.750 ; gain = 428.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1446 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 673.750 ; gain = 118.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 673.750 ; gain = 428.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

113 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 673.750 ; gain = 436.184
INFO: [Common 17-1381] The checkpoint 'D:/BoisseGibson CMPEN 331 Final Project/Final/Final.runs/synth_1/CPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 673.750 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 16:59:00 2017...
