/*
 * Automatically generated C config: don't edit
 * Wed Apr 17 14:54:07 2024
 */
#define CONFIG_LED_G_ON_PIOB 1
#define CONFIG_PMC_COMMON 1
#define CONFIG_LOAD_UBOOT 1
#define CONFIG_LED_R_ON_PIOA 1
#define CONFIG_FLEXCOM 1
#define CONFIG_CPU_CLK_492MHZ 1
#define CONFIG_SPI_IOSET_MAX 3
#define CONFIG_PROJECT "sdcard"
#define CONFIG_TWI_IOSET_MAX 4
#define CONFIG_DDRC 1
#define CONFIG_TOP_OF_MEMORY "0x210000"
#define CONFIG_SDHC 1
#define CONFIG_HW_DISPLAY_BANNER 1
#define CONFIG_LOAD_SW 1
#define CONFIG_SCLK 1
#define CONFIG_DDR_SET_BY_DEVICE 1
#define CONFIG_CORE_CORTEX_A5 1
#define CONFIG_RSTC 1
#define CONFIG_SUPPORT_BUS_SPEED_116MHZ 1
#define CONFIG_BOOTSTRAP_MAXSIZE "65536"
#define CONFIG_SUPPORT_BUS_SPEED_164MHZ 1
#define CONFIG_SUPPORT_BUS_SPEED_166MHZ 1
#define CONFIG_FLEXCOM_TWI_IOSET 1
#define CONFIG_PMC_PERIPH_CLK_SAM9X5 1
#define CONFIG_JUMP_TO_SW 1
#define CONFIG_CPU_HAS_SPI_IOSET 1
#define CONFIG_LED_B_VALUE 0
#define CONFIG_PMC_MCK_CLK 1
#define CONFIG_REDIRECT_ALL_INTS_AIC 1
#define CONFIG_SDHC1 1
#define CONFIG_LED_G_VALUE 1
#define CONFIG_CPU_HAS_AES 1
#define CONFIG_DDR_W971GG6SB_D2 1
#define CONFIG_PMC_PLL_CLK 1
#define CONFIG_CPU_HAS_TRUSTZONE 1
#define CONFIG_LED_R_VALUE 0
#define CONFIG_QSPI_IOSET_MAX 3
#define CONFIG_DEBUG 1
#define CONFIG_XDMAC 1
#define CONFIG_CPU_HAS_SPI 1
#define CONFIG_FATFS 1
#define CONFIG_PMC_GENERIC_CLK 1
#define CONFIG_SPI_BUS_MAX 1
#define CONFIG_HAVE_DOT_CONFIG 1
#define CONFIG_SFRBU 1
#define CONFIG_CPU_HAS_L2CC 1
#define CONFIG_FLEXCOM_TWI_IOSET_MAX 3
#define CONFIG_USART 1
#define CONFIG_LED_ON_BOARD 1
#define CONFIG_CPU_HAS_PIO4 1
#define CONFIG_CPU_HAS_DDRC 1
#define CONFIG_ALLOW_CRYSTAL_12_000MHZ 1
#define CONFIG_CPU_HAS_QSPI_IOSET 1
#define CONFIG_BUS_SPEED_164MHZ 1
#define CONFIG_ALLOW_CRYSTAL_24_000MHZ 1
#define CONFIG_DISABLE_WATCHDOG 1
#define CONFIG_CPU_HAS_TWI0 1
#define CONFIG_CPU_HAS_SCKC 1
#define CONFIG_CPU_HAS_TWI1 1
#define CONFIG_LINK_ADDR "0x200000"
#define CONFIG_BANK_4 1
#define CONFIG_MAINOSC_MEASUREMENT 1
#define CONFIG_SDCARD 1
#define CONFIG_ALLOW_BOOT_FROM_DATAFLASH_CS0 1
#define CONFIG_ALLOW_BOOT_FROM_DATAFLASH_CS1 1
#define CONFIG_ALLOW_BOOT_FROM_DATAFLASH_CS2 1
#define CONFIG_HW_BANNER "\"\\n\\nAT91Bootstrap \" AT91BOOTSTRAP_VERSION \" (\" COMPILE_TIME \")\\n\\n\""
#define CONFIG_ALLOW_BOOT_FROM_DATAFLASH_CS3 1
#define CONFIG_JUMP_ADDR "0x22000000"
#define CONFIG_PMC_UTMI_CLK 1
#define CONFIG_CPU_HAS_H32MXDIV 1
#define CONFIG_MACH_TYPE "9999"
#define CONFIG_LED_B_PIN 31
#define CONFIG_CPU_HAS_QSPI 1
#define CONFIG_CPU_HAS_FLEXCOM0 1
#define CONFIG_LED_G_PIN 1
#define CONFIG_CPU_HAS_FLEXCOM1 1
#define CONFIG_CPU_HAS_FLEXCOM2 1
#define CONFIG_CPU_HAS_FLEXCOM3 1
#define CONFIG_CPU_HAS_FLEXCOM4 1
#define CONFIG_CRYSTAL_24_000MHZ 1
#define CONFIG_PMC_V1 1
#define CONFIG_BOARD_QUIRK_SAMA5D2_SIP 1
#define CONFIG_QSPI_BUS_MAX 1
#define CONFIG_LED_R_PIN 10
#define CONFIG_SAMA5D2 1
#define CONFIG_DEVICENAME "sama5d2"
#define CONFIG_CPU_V7 1
#define CONFIG_CPU_HAS_SDHC0 1
#define CONFIG_MATRIX 1
#define CONFIG_CPU_HAS_SDHC1 1
#define CONFIG_TWI_IOSET 1
#define CONFIG_MEMORY "sdcard"
#define CONFIG_IMAGE_NAME "u-boot.bin"
#define CONFIG_PIO 1
#define CONFIG_CONSOLE_INDEX 1
#define CONFIG_CPU_HAS_PMECC 1
#define CONFIG_ALLOW_CPU_CLK_492MHZ 1
#define CONFIG_PIT 1
#define CONFIG_LOAD_AND_JUMP 1
#define CONFIG_WDT 1
#define CONFIG_CPU_HAS_XDMAC 1
#define CONFIG_BACKUP_VDDIN33 1
#define CONFIG_DEBUG_INFO 1
#define CONFIG_ALLOW_CPU_CLK_498MHZ 1
#define CONFIG_LED_B_ON_PIOA 1
