0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/Logic_Unit_Tb.vhd,1523457095,vhdl,,,,logic_unit_tb,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/enirety_tb.vhd,1523488183,vhdl,,,,entirety_tb,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd,1523456273,vhdl,,,,shifter_tb,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd,1523455745,vhdl,,,,alu,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd,1523455745,vhdl,,,,arithmeticunit16bit,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd,1523455745,vhdl,,,,b_input_logic,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd,1523455745,vhdl,,,,fulladder,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd,1523455745,vhdl,,,,logicunit16bit,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd,1523455745,vhdl,,,,logicunitslice,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd,1523455745,vhdl,,,,ripplecarryadder,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd,1523455745,vhdl,,,,shifter,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd,1523455745,vhdl,,,,zerodetect,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd,1523455745,vhdl,,,,decoder3to8,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd,1523455745,vhdl,,,,entirety,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd,1523455745,vhdl,,,,function_unit,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd,1523455745,vhdl,,,,mux2,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd,1523455745,vhdl,,,,mux4,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd,1523455745,vhdl,,,,mux8,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd,1523455745,vhdl,,,,reg16,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd,1523455745,vhdl,,,,regfile,,,,,,,,
C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd,1523455745,vhdl,,,,mux4_1bit,,,,,,,,
