Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Facultad/Sistemas_Digitales/Vivado2014/multiplicador/multiplicador.srcs/sim_1/imports/testbench/ffd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FFD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Facultad/Sistemas_Digitales/Vivado2014/multiplicador/multiplicador.srcs/sources_1/imports/multiplicador_pf/multiplicador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_pf1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Facultad/Sistemas_Digitales/Vivado2014/multiplicador/multiplicador.srcs/sim_1/imports/testbench/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_gen
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Facultad/Sistemas_Digitales/Vivado2014/multiplicador/multiplicador.srcs/sim_1/imports/testbench/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PF_testbench1
