Analysis & Synthesis report for CT_Main
Tue Jul  5 17:30:22 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |CT_Main|CT_Clock:U2|state
  9. State Machine - |CT_Main|CT_Clock:U2|next_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for Inferred Entity Instance: Display_6_led:U0|Display_2_led:U0|lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: Display_6_led:U0|Display_2_led:U0|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: Display_6_led:U0|Display_2_led:U1|lpm_divide:Mod0
 17. Parameter Settings for Inferred Entity Instance: Display_6_led:U0|Display_2_led:U1|lpm_divide:Div0
 18. Parameter Settings for Inferred Entity Instance: Display_6_led:U0|Display_2_led:U2|lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: Display_6_led:U0|Display_2_led:U2|lpm_divide:Div0
 20. Port Connectivity Checks: "CT_Clock:U2|CT_Button:U6"
 21. Port Connectivity Checks: "CT_Clock:U2|CT_Button:U5"
 22. Port Connectivity Checks: "CT_Clock:U2|CT_Button:U4"
 23. Port Connectivity Checks: "CT_Clock:U2|CT_Button:U3"
 24. Port Connectivity Checks: "CT_Stop_Watch:U1|CT_Button:U5"
 25. Port Connectivity Checks: "CT_Stop_Watch:U1|CT_Button:U4"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jul  5 17:30:22 2022       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; CT_Main                                     ;
; Top-level Entity Name           ; CT_Main                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 237                                         ;
; Total pins                      ; 48                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CT_Main            ; CT_Main            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; CT_Main.vhd                      ; yes             ; User VHDL File               ; /home/annt/hoang_quartus/test_quartus/CT_Main.vhd                     ;         ;
; CT_Button.vhd                    ; yes             ; User VHDL File               ; /home/annt/hoang_quartus/test_quartus/CT_Button.vhd                   ;         ;
; CT_Button_0.vhd                  ; yes             ; User VHDL File               ; /home/annt/hoang_quartus/test_quartus/CT_Button_0.vhd                 ;         ;
; Display_2_led.vhd                ; yes             ; User VHDL File               ; /home/annt/hoang_quartus/test_quartus/Display_2_led.vhd               ;         ;
; Display_1_led.vhd                ; yes             ; User VHDL File               ; /home/annt/hoang_quartus/test_quartus/Display_1_led.vhd               ;         ;
; CT_Main2.vhd                     ; yes             ; User VHDL File               ; /home/annt/hoang_quartus/test_quartus/CT_Main2.vhd                    ;         ;
; Display_6_led.vhd                ; yes             ; User VHDL File               ; /home/annt/hoang_quartus/test_quartus/Display_6_led.vhd               ;         ;
; CT_Stop_Watch.vhd                ; yes             ; User VHDL File               ; /home/annt/hoang_quartus/test_quartus/CT_Stop_Watch.vhd               ;         ;
; CT_SW0.vhd                       ; yes             ; User VHDL File               ; /home/annt/hoang_quartus/test_quartus/CT_SW0.vhd                      ;         ;
; CT_Clock.vhd                     ; yes             ; User VHDL File               ; /home/annt/hoang_quartus/test_quartus/CT_Clock.vhd                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /root/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /root/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /root/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; /root/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc      ;         ;
; db/lpm_divide_82m.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/annt/hoang_quartus/test_quartus/db/lpm_divide_82m.tdf           ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/annt/hoang_quartus/test_quartus/db/sign_div_unsign_bkh.tdf      ;         ;
; db/alt_u_div_sse.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/annt/hoang_quartus/test_quartus/db/alt_u_div_sse.tdf            ;         ;
; db/lpm_divide_3am.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/annt/hoang_quartus/test_quartus/db/lpm_divide_3am.tdf           ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/annt/hoang_quartus/test_quartus/db/sign_div_unsign_9kh.tdf      ;         ;
; db/alt_u_div_ose.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/annt/hoang_quartus/test_quartus/db/alt_u_div_ose.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 295       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 521       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 49        ;
;     -- 5 input functions                    ; 31        ;
;     -- 4 input functions                    ; 41        ;
;     -- <=3 input functions                  ; 400       ;
;                                             ;           ;
; Dedicated logic registers                   ; 237       ;
;                                             ;           ;
; I/O pins                                    ; 48        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 237       ;
; Total fan-out                               ; 2424      ;
; Average fan-out                             ; 2.84      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CT_Main                                     ; 521 (0)           ; 237 (19)     ; 0                 ; 0          ; 48   ; 0            ; |CT_Main                                                                                                                                   ; work         ;
;    |CT_Clock:U2|                             ; 212 (96)          ; 145 (57)     ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|CT_Clock:U2                                                                                                                       ; work         ;
;       |CT_Button:U3|                         ; 29 (29)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|CT_Clock:U2|CT_Button:U3                                                                                                          ; work         ;
;       |CT_Button:U4|                         ; 29 (29)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|CT_Clock:U2|CT_Button:U4                                                                                                          ; work         ;
;       |CT_Button:U5|                         ; 29 (29)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|CT_Clock:U2|CT_Button:U5                                                                                                          ; work         ;
;       |CT_Button:U6|                         ; 29 (29)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|CT_Clock:U2|CT_Button:U6                                                                                                          ; work         ;
;    |CT_Stop_Watch:U1|                        ; 81 (81)           ; 52 (52)      ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|CT_Stop_Watch:U1                                                                                                                  ; work         ;
;    |Display_6_led:U0|                        ; 228 (0)           ; 21 (0)       ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0                                                                                                                  ; work         ;
;       |Display_2_led:U0|                     ; 76 (3)            ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U0                                                                                                 ; work         ;
;          |Display_1_led:U0|                  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U0|Display_1_led:U0                                                                                ; work         ;
;          |Display_1_led:U1|                  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U0|Display_1_led:U1                                                                                ; work         ;
;          |lpm_divide:Div0|                   ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U0|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_3am:auto_generated|  ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U0|lpm_divide:Div0|lpm_divide_3am:auto_generated                                                   ; work         ;
;                |sign_div_unsign_9kh:divider| ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U0|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; work         ;
;                   |alt_u_div_ose:divider|    ; 27 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U0|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; work         ;
;          |lpm_divide:Mod0|                   ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U0|lpm_divide:Mod0                                                                                 ; work         ;
;             |lpm_divide_82m:auto_generated|  ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U0|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                   ; work         ;
;                |sign_div_unsign_bkh:divider| ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U0|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                   |alt_u_div_sse:divider|    ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U0|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; work         ;
;       |Display_2_led:U1|                     ; 76 (3)            ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U1                                                                                                 ; work         ;
;          |Display_1_led:U0|                  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U1|Display_1_led:U0                                                                                ; work         ;
;          |Display_1_led:U1|                  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U1|Display_1_led:U1                                                                                ; work         ;
;          |lpm_divide:Div0|                   ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U1|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_3am:auto_generated|  ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U1|lpm_divide:Div0|lpm_divide_3am:auto_generated                                                   ; work         ;
;                |sign_div_unsign_9kh:divider| ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U1|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; work         ;
;                   |alt_u_div_ose:divider|    ; 27 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U1|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; work         ;
;          |lpm_divide:Mod0|                   ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U1|lpm_divide:Mod0                                                                                 ; work         ;
;             |lpm_divide_82m:auto_generated|  ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U1|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                   ; work         ;
;                |sign_div_unsign_bkh:divider| ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U1|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                   |alt_u_div_sse:divider|    ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U1|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; work         ;
;       |Display_2_led:U2|                     ; 76 (3)            ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U2                                                                                                 ; work         ;
;          |Display_1_led:U0|                  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U2|Display_1_led:U0                                                                                ; work         ;
;          |Display_1_led:U1|                  ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U2|Display_1_led:U1                                                                                ; work         ;
;          |lpm_divide:Div0|                   ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U2|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_3am:auto_generated|  ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U2|lpm_divide:Div0|lpm_divide_3am:auto_generated                                                   ; work         ;
;                |sign_div_unsign_9kh:divider| ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U2|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; work         ;
;                   |alt_u_div_ose:divider|    ; 27 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U2|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; work         ;
;          |lpm_divide:Mod0|                   ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U2|lpm_divide:Mod0                                                                                 ; work         ;
;             |lpm_divide_82m:auto_generated|  ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U2|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                   ; work         ;
;                |sign_div_unsign_bkh:divider| ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U2|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                   |alt_u_div_sse:divider|    ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CT_Main|Display_6_led:U0|Display_2_led:U2|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |CT_Main|CT_Clock:U2|state                               ;
+------------------+-----------------+------------------+------------------+
; Name             ; state.state_gio ; state.state_phut ; state.state_giay ;
+------------------+-----------------+------------------+------------------+
; state.state_giay ; 0               ; 0                ; 0                ;
; state.state_phut ; 0               ; 1                ; 1                ;
; state.state_gio  ; 1               ; 0                ; 1                ;
+------------------+-----------------+------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |CT_Main|CT_Clock:U2|next_state                                              ;
+-----------------------+----------------------+-----------------------+-----------------------+
; Name                  ; next_state.state_gio ; next_state.state_phut ; next_state.state_giay ;
+-----------------------+----------------------+-----------------------+-----------------------+
; next_state.state_giay ; 0                    ; 0                     ; 0                     ;
; next_state.state_phut ; 0                    ; 1                     ; 1                     ;
; next_state.state_gio  ; 1                    ; 0                     ; 1                     ;
+-----------------------+----------------------+-----------------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+-------------------------------------------+------------------------------------------------+
; Register name                             ; Reason for Removal                             ;
+-------------------------------------------+------------------------------------------------+
; CT_Stop_Watch:U1|tick[5]                  ; Merged with CT_Stop_Watch:U1|tick_from_stop[5] ;
; CT_Stop_Watch:U1|tick[4]                  ; Merged with CT_Stop_Watch:U1|tick_from_stop[4] ;
; CT_Stop_Watch:U1|tick[3]                  ; Merged with CT_Stop_Watch:U1|tick_from_stop[3] ;
; CT_Stop_Watch:U1|tick[2]                  ; Merged with CT_Stop_Watch:U1|tick_from_stop[2] ;
; CT_Stop_Watch:U1|tick[1]                  ; Merged with CT_Stop_Watch:U1|tick_from_stop[1] ;
; CT_Stop_Watch:U1|tick[0]                  ; Merged with CT_Stop_Watch:U1|tick_from_stop[0] ;
; CT_Stop_Watch:U1|giay[5]                  ; Merged with CT_Stop_Watch:U1|giay_from_stop[5] ;
; CT_Stop_Watch:U1|giay[4]                  ; Merged with CT_Stop_Watch:U1|giay_from_stop[4] ;
; CT_Stop_Watch:U1|giay[3]                  ; Merged with CT_Stop_Watch:U1|giay_from_stop[3] ;
; CT_Stop_Watch:U1|giay[2]                  ; Merged with CT_Stop_Watch:U1|giay_from_stop[2] ;
; CT_Stop_Watch:U1|giay[1]                  ; Merged with CT_Stop_Watch:U1|giay_from_stop[1] ;
; CT_Stop_Watch:U1|giay[0]                  ; Merged with CT_Stop_Watch:U1|giay_from_stop[0] ;
; CT_Stop_Watch:U1|phut[5]                  ; Merged with CT_Stop_Watch:U1|phut_from_stop[5] ;
; CT_Stop_Watch:U1|phut[4]                  ; Merged with CT_Stop_Watch:U1|phut_from_stop[4] ;
; CT_Stop_Watch:U1|phut[3]                  ; Merged with CT_Stop_Watch:U1|phut_from_stop[3] ;
; CT_Stop_Watch:U1|phut[2]                  ; Merged with CT_Stop_Watch:U1|phut_from_stop[2] ;
; CT_Stop_Watch:U1|phut[1]                  ; Merged with CT_Stop_Watch:U1|phut_from_stop[1] ;
; CT_Stop_Watch:U1|phut[0]                  ; Merged with CT_Stop_Watch:U1|phut_from_stop[0] ;
; CT_Stop_Watch:U1|CT_Button:U4|add_temp    ; Merged with CT_Clock:U2|CT_Button:U4|add_temp  ;
; CT_Stop_Watch:U1|CT_Button:U5|add_temp    ; Merged with CT_Clock:U2|CT_Button:U5|add_temp  ;
; CT_Stop_Watch:U1|CT_Button:U4|start       ; Merged with CT_Clock:U2|CT_Button:U4|start     ;
; CT_Stop_Watch:U1|CT_Button:U4|count[19]   ; Merged with CT_Clock:U2|CT_Button:U4|count[19] ;
; CT_Stop_Watch:U1|CT_Button:U4|count[18]   ; Merged with CT_Clock:U2|CT_Button:U4|count[18] ;
; CT_Stop_Watch:U1|CT_Button:U4|count[17]   ; Merged with CT_Clock:U2|CT_Button:U4|count[17] ;
; CT_Stop_Watch:U1|CT_Button:U4|count[16]   ; Merged with CT_Clock:U2|CT_Button:U4|count[16] ;
; CT_Stop_Watch:U1|CT_Button:U4|count[15]   ; Merged with CT_Clock:U2|CT_Button:U4|count[15] ;
; CT_Stop_Watch:U1|CT_Button:U4|count[14]   ; Merged with CT_Clock:U2|CT_Button:U4|count[14] ;
; CT_Stop_Watch:U1|CT_Button:U4|count[13]   ; Merged with CT_Clock:U2|CT_Button:U4|count[13] ;
; CT_Stop_Watch:U1|CT_Button:U4|count[12]   ; Merged with CT_Clock:U2|CT_Button:U4|count[12] ;
; CT_Stop_Watch:U1|CT_Button:U4|count[11]   ; Merged with CT_Clock:U2|CT_Button:U4|count[11] ;
; CT_Stop_Watch:U1|CT_Button:U4|count[10]   ; Merged with CT_Clock:U2|CT_Button:U4|count[10] ;
; CT_Stop_Watch:U1|CT_Button:U4|count[9]    ; Merged with CT_Clock:U2|CT_Button:U4|count[9]  ;
; CT_Stop_Watch:U1|CT_Button:U4|count[8]    ; Merged with CT_Clock:U2|CT_Button:U4|count[8]  ;
; CT_Stop_Watch:U1|CT_Button:U4|count[7]    ; Merged with CT_Clock:U2|CT_Button:U4|count[7]  ;
; CT_Stop_Watch:U1|CT_Button:U4|count[6]    ; Merged with CT_Clock:U2|CT_Button:U4|count[6]  ;
; CT_Stop_Watch:U1|CT_Button:U4|count[5]    ; Merged with CT_Clock:U2|CT_Button:U4|count[5]  ;
; CT_Stop_Watch:U1|CT_Button:U4|count[4]    ; Merged with CT_Clock:U2|CT_Button:U4|count[4]  ;
; CT_Stop_Watch:U1|CT_Button:U4|count[3]    ; Merged with CT_Clock:U2|CT_Button:U4|count[3]  ;
; CT_Stop_Watch:U1|CT_Button:U4|count[2]    ; Merged with CT_Clock:U2|CT_Button:U4|count[2]  ;
; CT_Stop_Watch:U1|CT_Button:U4|count[1]    ; Merged with CT_Clock:U2|CT_Button:U4|count[1]  ;
; CT_Stop_Watch:U1|CT_Button:U4|count[0]    ; Merged with CT_Clock:U2|CT_Button:U4|count[0]  ;
; CT_Stop_Watch:U1|CT_Button:U5|start       ; Merged with CT_Clock:U2|CT_Button:U5|start     ;
; CT_Stop_Watch:U1|CT_Button:U5|count[19]   ; Merged with CT_Clock:U2|CT_Button:U5|count[19] ;
; CT_Stop_Watch:U1|CT_Button:U5|count[18]   ; Merged with CT_Clock:U2|CT_Button:U5|count[18] ;
; CT_Stop_Watch:U1|CT_Button:U5|count[17]   ; Merged with CT_Clock:U2|CT_Button:U5|count[17] ;
; CT_Stop_Watch:U1|CT_Button:U5|count[16]   ; Merged with CT_Clock:U2|CT_Button:U5|count[16] ;
; CT_Stop_Watch:U1|CT_Button:U5|count[15]   ; Merged with CT_Clock:U2|CT_Button:U5|count[15] ;
; CT_Stop_Watch:U1|CT_Button:U5|count[14]   ; Merged with CT_Clock:U2|CT_Button:U5|count[14] ;
; CT_Stop_Watch:U1|CT_Button:U5|count[13]   ; Merged with CT_Clock:U2|CT_Button:U5|count[13] ;
; CT_Stop_Watch:U1|CT_Button:U5|count[12]   ; Merged with CT_Clock:U2|CT_Button:U5|count[12] ;
; CT_Stop_Watch:U1|CT_Button:U5|count[11]   ; Merged with CT_Clock:U2|CT_Button:U5|count[11] ;
; CT_Stop_Watch:U1|CT_Button:U5|count[10]   ; Merged with CT_Clock:U2|CT_Button:U5|count[10] ;
; CT_Stop_Watch:U1|CT_Button:U5|count[9]    ; Merged with CT_Clock:U2|CT_Button:U5|count[9]  ;
; CT_Stop_Watch:U1|CT_Button:U5|count[8]    ; Merged with CT_Clock:U2|CT_Button:U5|count[8]  ;
; CT_Stop_Watch:U1|CT_Button:U5|count[7]    ; Merged with CT_Clock:U2|CT_Button:U5|count[7]  ;
; CT_Stop_Watch:U1|CT_Button:U5|count[6]    ; Merged with CT_Clock:U2|CT_Button:U5|count[6]  ;
; CT_Stop_Watch:U1|CT_Button:U5|count[5]    ; Merged with CT_Clock:U2|CT_Button:U5|count[5]  ;
; CT_Stop_Watch:U1|CT_Button:U5|count[4]    ; Merged with CT_Clock:U2|CT_Button:U5|count[4]  ;
; CT_Stop_Watch:U1|CT_Button:U5|count[3]    ; Merged with CT_Clock:U2|CT_Button:U5|count[3]  ;
; CT_Stop_Watch:U1|CT_Button:U5|count[2]    ; Merged with CT_Clock:U2|CT_Button:U5|count[2]  ;
; CT_Stop_Watch:U1|CT_Button:U5|count[1]    ; Merged with CT_Clock:U2|CT_Button:U5|count[1]  ;
; CT_Stop_Watch:U1|CT_Button:U5|count[0]    ; Merged with CT_Clock:U2|CT_Button:U5|count[0]  ;
; CT_Clock:U2|state.state_giay              ; Merged with CT_Clock:U2|next_state.state_giay  ;
; CT_Clock:U2|state.state_gio               ; Merged with CT_Clock:U2|next_state.state_gio   ;
; CT_Clock:U2|state.state_phut              ; Merged with CT_Clock:U2|next_state.state_phut  ;
; Display_6_led:U0|Display_2_led:U0|chuc[3] ; Stuck at GND due to stuck port data_in         ;
; Display_6_led:U0|Display_2_led:U1|chuc[3] ; Stuck at GND due to stuck port data_in         ;
; Display_6_led:U0|Display_2_led:U2|chuc[3] ; Stuck at GND due to stuck port data_in         ;
; CT_Clock:U2|count_bam_0[3]                ; Stuck at GND due to stuck port data_in         ;
; Total Number of Removed Registers = 69    ;                                                ;
+-------------------------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 237   ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 178   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; CT_Stop_Watch:U1|pre_add2              ; 4       ;
; CT_Stop_Watch:U1|pre_add1              ; 4       ;
; CT_Clock:U2|count_bam_0[2]             ; 7       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |CT_Main|CT_Stop_Watch:U1|count[14]         ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |CT_Main|CT_Clock:U2|CT_Button:U4|count[7]  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |CT_Main|CT_Clock:U2|CT_Button:U3|count[14] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |CT_Main|CT_Clock:U2|CT_Button:U5|count[18] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |CT_Main|CT_Clock:U2|CT_Button:U6|count[3]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CT_Main|CT_Stop_Watch:U1|count_bam[1]      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |CT_Main|CT_Stop_Watch:U1|tick_from_stop[4] ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |CT_Main|CT_Stop_Watch:U1|giay_from_stop[3] ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |CT_Main|CT_Stop_Watch:U1|phut_from_stop[1] ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |CT_Main|CT_Clock:U2|gio[5]                 ;
; 6:1                ; 26 bits   ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |CT_Main|CT_Clock:U2|count[14]              ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |CT_Main|CT_Clock:U2|phut[2]                ;
; 11:1               ; 7 bits    ; 49 LEs        ; 14 LEs               ; 35 LEs                 ; Yes        ; |CT_Main|CT_Clock:U2|giay[1]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |CT_Main|CT_Clock:U2|next_state             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CT_Main|CT_Clock:U2|count_bam_0            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |CT_Main|CT_Clock:U2|Selector2              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display_6_led:U0|Display_2_led:U0|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                  ;
; LPM_WIDTHD             ; 6              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display_6_led:U0|Display_2_led:U0|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display_6_led:U0|Display_2_led:U1|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                  ;
; LPM_WIDTHD             ; 6              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display_6_led:U0|Display_2_led:U1|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display_6_led:U0|Display_2_led:U2|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                  ;
; LPM_WIDTHD             ; 6              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Display_6_led:U0|Display_2_led:U2|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Port Connectivity Checks: "CT_Clock:U2|CT_Button:U6" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; enable ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "CT_Clock:U2|CT_Button:U5" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; enable ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "CT_Clock:U2|CT_Button:U4" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; enable ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "CT_Clock:U2|CT_Button:U3" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; enable ; Input ; Info     ; Stuck at VCC             ;
+--------+-------+----------+--------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "CT_Stop_Watch:U1|CT_Button:U5" ;
+--------+-------+----------+-------------------------------+
; Port   ; Type  ; Severity ; Details                       ;
+--------+-------+----------+-------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                  ;
+--------+-------+----------+-------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "CT_Stop_Watch:U1|CT_Button:U4" ;
+--------+-------+----------+-------------------------------+
; Port   ; Type  ; Severity ; Details                       ;
+--------+-------+----------+-------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                  ;
+--------+-------+----------+-------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 237                         ;
;     ENA               ; 10                          ;
;     ENA SCLR          ; 168                         ;
;     SLD               ; 18                          ;
;     plain             ; 41                          ;
; arriav_lcell_comb     ; 527                         ;
;     arith             ; 261                         ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 186                         ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 30                          ;
;         4 data inputs ; 9                           ;
;     normal            ; 236                         ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 55                          ;
;         4 data inputs ; 32                          ;
;         5 data inputs ; 31                          ;
;         6 data inputs ; 49                          ;
;     shared            ; 30                          ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 24                          ;
; boundary_port         ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 6.20                        ;
; Average LUT depth     ; 3.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Jul  5 17:30:13 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CT_Main -c CT_Main
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file CT_Main.vhd
    Info (12022): Found design unit 1: CT_Main-main
    Info (12023): Found entity 1: CT_Main
Info (12021): Found 2 design units, including 1 entities, in source file CT_Button.vhd
    Info (12022): Found design unit 1: CT_Button-main
    Info (12023): Found entity 1: CT_Button
Info (12021): Found 2 design units, including 1 entities, in source file CT_Button_0.vhd
    Info (12022): Found design unit 1: CT_Button_0-main
    Info (12023): Found entity 1: CT_Button_0
Info (12021): Found 2 design units, including 1 entities, in source file Display_2_led.vhd
    Info (12022): Found design unit 1: Display_2_led-main
    Info (12023): Found entity 1: Display_2_led
Info (12021): Found 2 design units, including 1 entities, in source file Display_1_led.vhd
    Info (12022): Found design unit 1: Display_1_led-main
    Info (12023): Found entity 1: Display_1_led
Info (12021): Found 2 design units, including 1 entities, in source file CT_Main2.vhd
    Info (12022): Found design unit 1: CT_Main2-main
    Info (12023): Found entity 1: CT_Main2
Info (12021): Found 2 design units, including 1 entities, in source file Display_6_led.vhd
    Info (12022): Found design unit 1: Display_6_led-main
    Info (12023): Found entity 1: Display_6_led
Info (12021): Found 2 design units, including 1 entities, in source file CT_Stop_Watch.vhd
    Info (12022): Found design unit 1: CT_Stop_Watch-main
    Info (12023): Found entity 1: CT_Stop_Watch
Info (12021): Found 2 design units, including 1 entities, in source file CT_SW0.vhd
    Info (12022): Found design unit 1: CT_SW0-main
    Info (12023): Found entity 1: CT_SW0
Info (12021): Found 2 design units, including 1 entities, in source file CT_Clock.vhd
    Info (12022): Found design unit 1: CT_Clock-main
    Info (12023): Found entity 1: CT_Clock
Info (12127): Elaborating entity "CT_Main" for the top level hierarchy
Info (12128): Elaborating entity "Display_6_led" for hierarchy "Display_6_led:U0"
Info (12128): Elaborating entity "Display_2_led" for hierarchy "Display_6_led:U0|Display_2_led:U0"
Info (12128): Elaborating entity "Display_1_led" for hierarchy "Display_6_led:U0|Display_2_led:U0|Display_1_led:U0"
Warning (10492): VHDL Process Statement warning at Display_1_led.vhd(22): signal "a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "CT_Stop_Watch" for hierarchy "CT_Stop_Watch:U1"
Warning (10540): VHDL Signal Declaration warning at CT_Stop_Watch.vhd(30): used explicit default value for signal "enable1" because signal was never assigned a value
Info (12128): Elaborating entity "CT_Button" for hierarchy "CT_Stop_Watch:U1|CT_Button:U4"
Info (12128): Elaborating entity "CT_Clock" for hierarchy "CT_Clock:U2"
Warning (10540): VHDL Signal Declaration warning at CT_Clock.vhd(31): used explicit default value for signal "enable1" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at CT_Clock.vhd(191): signal "giay" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CT_Clock.vhd(192): signal "phut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at CT_Clock.vhd(193): signal "gio" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display_6_led:U0|Display_2_led:U0|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display_6_led:U0|Display_2_led:U0|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display_6_led:U0|Display_2_led:U1|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display_6_led:U0|Display_2_led:U1|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display_6_led:U0|Display_2_led:U2|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Display_6_led:U0|Display_2_led:U2|Div0"
Info (12130): Elaborated megafunction instantiation "Display_6_led:U0|Display_2_led:U0|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "Display_6_led:U0|Display_2_led:U0|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse
Info (12130): Elaborated megafunction instantiation "Display_6_led:U0|Display_2_led:U0|lpm_divide:Div0"
Info (12133): Instantiated megafunction "Display_6_led:U0|Display_2_led:U0|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf
    Info (12023): Found entity 1: lpm_divide_3am
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 592 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 544 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1149 megabytes
    Info: Processing ended: Tue Jul  5 17:30:22 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:23


