`timescale 1 ps / 1ps
module module_0 (
    output logic id_1,
    input [id_1 : id_1] id_2,
    input logic id_3,
    output id_4,
    output logic [id_3 : id_1] id_5,
    input logic [id_2 : id_5] id_6,
    input id_7,
    output id_8,
    input logic id_9,
    output id_10,
    input id_11,
    output logic [id_11 : id_5] id_12,
    input id_13,
    input [id_12 : id_6] id_14,
    input [id_12 : id_9] id_15,
    input [id_10 : id_11] id_16,
    output id_17,
    input id_18,
    output id_19,
    input logic id_20,
    input logic [id_17[1] : id_14] id_21
);
  id_22 id_23 (
      .id_2 (id_12),
      .id_20(id_1),
      .id_14(id_17)
  );
endmodule
