// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vriscv_soc.h for the primary calling header

#include "Vriscv_soc___024root.h"
#include "Vriscv_soc__Syms.h"

#include "verilated_dpi.h"

void Vriscv_soc___024root___configure_coverage_1(Vriscv_soc___024root* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___configure_coverage_1\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2330, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2331, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2332, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2333, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2334, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2336, 9, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2337, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2338, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2339, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2340, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2341, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2341, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2341, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2341, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2341, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2341, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2341, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2341, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 2342, 9, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 12, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2339]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2340]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2341]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2342]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2343]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2344]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2345]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2346]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2347]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2348]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2349]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2350]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2351]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2352]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2353]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2354]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2355]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2356]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2357]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2358]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2359]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2360]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2361]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2362]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2363]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2364]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2365]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2366]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2367]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2368]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2369]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2370]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2371]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2372]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2373]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2374]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2375]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2376]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2377]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2378]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2379]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2380]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2381]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2382]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2383]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2384]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2385]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2386]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2387]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2388]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2389]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2390]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2391]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2392]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2393]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2394]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2395]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2396]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2397]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2398]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2399]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2400]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2401]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2402]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2147]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2148]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2149]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2150]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2151]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2152]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2153]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2154]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2155]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2156]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2157]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2158]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2159]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2160]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2161]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2162]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2163]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2164]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2165]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2166]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2167]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2168]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2169]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2170]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2171]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2172]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2173]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2174]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2175]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2176]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2177]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2178]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2179]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2180]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2181]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2182]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2183]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2184]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2185]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2186]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2187]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2188]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2189]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2190]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2191]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2192]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2193]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2194]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2195]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2196]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2197]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2198]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2199]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2200]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2201]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2202]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2203]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2204]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2205]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2206]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2207]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2208]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2209]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2210]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 22, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2212]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2214]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2266]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2267]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2268]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2269]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2270]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2271]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2272]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2273]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2274]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2275]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2276]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2278]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2279]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2280]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2281]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2282]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2283]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2284]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2285]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2286]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2287]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2289]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2290]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2291]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2292]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2293]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2294]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2295]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2296]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2297]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2298]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2299]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2300]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2301]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2302]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2303]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2304]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2305]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2306]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2307]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2308]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2309]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2310]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2311]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2312]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2313]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2314]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2315]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2316]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2317]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2318]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2319]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2320]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2321]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2322]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2323]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2324]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2325]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2326]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2327]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2328]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2329]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2330]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2331]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2332]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2333]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2334]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2335]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2336]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2337]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2338]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2404]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2405]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2406]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2407]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2408]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2409]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2410]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2411]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2403]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7368]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 20, 5, ".riscv_soc.axi_ram.mem", "v_line/RAMCtrl", "block", "20-21");
}

void Vriscv_soc___024root___configure_coverage_0(Vriscv_soc___024root* vlSelf, bool first) VL_ATTR_COLD;

void Vriscv_soc___024root___configure_coverage(Vriscv_soc___024root* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___configure_coverage\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    Vriscv_soc___024root___configure_coverage_0(vlSelf, first);
    Vriscv_soc___024root___configure_coverage_1(vlSelf, first);
}
