library ieee;
use ieee.std_logic_1164.all;

entity mul4bit is
	Port(
		a: in std_logic_vector(3 downto 0);
		b: in std_logic_vector(3 downto 0);
		w: out std_logic_vector(7 downto 0);
		clk: in std_logic;
	);