

================================================================
== Vivado HLS Report for 'process_word'
================================================================
* Date:           Sun Mar 28 14:51:16 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|     6.858|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2139|  2139|  2139|  2139|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1             |   160|   160|        20|          -|          -|     8|    no    |
        | + Loop 1.1          |    16|    16|         2|          -|          -|     8|    no    |
        | + Loop 1.2          |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 2             |  1680|  1680|       210|          -|          -|     8|    no    |
        | + Loop 2.1          |   208|   208|        26|          -|          -|     8|    no    |
        |  ++ Loop 2.1.1      |    24|    24|         8|          -|          -|     3|    no    |
        |   +++ Loop 2.1.1.1  |     6|     6|         2|          -|          -|     3|    no    |
        |- Loop 3             |   296|   296|        37|          -|          -|     8|    no    |
        | + Loop 3.1          |    16|    16|         2|          -|          -|     8|    no    |
        | + Loop 3.2          |    16|    16|         2|          -|          -|     8|    no    |
        | + Loop 3.3          |    16|    16|         2|          -|          -|     8|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 10 
3 --> 4 5 
4 --> 3 
5 --> 9 
6 --> 7 8 
7 --> 6 
8 --> 9 
9 --> 2 
10 --> 11 15 
11 --> 12 10 
12 --> 13 11 
13 --> 14 12 
14 --> 13 
15 --> 16 19 
16 --> 17 18 
17 --> 16 
18 --> 21 
19 --> 18 20 
20 --> 19 
21 --> 22 23 
22 --> 21 
23 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wrd_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %wrd_V)"   --->   Operation 24 'read' 'wrd_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%words_per_image_V_re = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %words_per_image_V)"   --->   Operation 25 'read' 'words_per_image_V_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%log_width_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %log_width_V)"   --->   Operation 26 'read' 'log_width_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%word_buffer_m_V_offs = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %word_buffer_m_V_offset)"   --->   Operation 27 'read' 'word_buffer_m_V_offs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i2 %word_buffer_m_V_offs to i5" [cpp/accel/Accel.cpp:138]   --->   Operation 28 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %word_buffer_m_V_offs, i3 0)" [cpp/accel/Accel.cpp:138]   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i5 %tmp to i7" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 30 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i5 %tmp to i6" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 31 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %word_buffer_m_V_offs, i2 0)" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 32 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i4 %tmp_4 to i5" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 33 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.32ns)   --->   "%sub_ln215 = sub i5 %zext_ln215_5, %zext_ln138" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 34 'sub' 'sub_ln215' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i5 %sub_ln215 to i6" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 35 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i3 %log_width_V_read to i4" [cpp/accel/Accel.cpp:117]   --->   Operation 36 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.16ns)   --->   "%add_ln117 = add i4 -3, %zext_ln117" [cpp/accel/Accel.cpp:117]   --->   Operation 37 'add' 'add_ln117' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i4 %add_ln117 to i5" [cpp/accel/Accel.cpp:117]   --->   Operation 38 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.67ns)   --->   "%slices_per_line_V = shl i5 1, %sext_ln117" [cpp/accel/Accel.cpp:117]   --->   Operation 39 'shl' 'slices_per_line_V' <Predicate = true> <Delay = 1.67> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.22ns)   --->   "%first_wrd = icmp eq i8 %wrd_V_read, 0" [cpp/accel/Accel.cpp:118]   --->   Operation 40 'icmp' 'first_wrd' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i5 %words_per_image_V_re to i8" [cpp/accel/Accel.cpp:119]   --->   Operation 41 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.22ns)   --->   "%last_wrd = icmp eq i8 %zext_ln879, %wrd_V_read" [cpp/accel/Accel.cpp:119]   --->   Operation 42 'icmp' 'last_wrd' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rhs_V = zext i5 %slices_per_line_V to i6" [cpp/accel/Accel.cpp:125]   --->   Operation 43 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i5 %slices_per_line_V to i4" [cpp/accel/Accel.cpp:125]   --->   Operation 44 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.06ns)   --->   "br label %1" [cpp/accel/Accel.cpp:124]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_095_0 = phi i4 [ 0, %0 ], [ %bank_V_1, %4 ]"   --->   Operation 46 'phi' 'p_095_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.08ns)   --->   "%icmp_ln124 = icmp eq i4 %p_095_0, -8" [cpp/accel/Accel.cpp:124]   --->   Operation 47 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.32ns)   --->   "%bank_V_1 = add i4 %p_095_0, 1" [cpp/accel/Accel.cpp:124]   --->   Operation 49 'add' 'bank_V_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader75.preheader, label %2" [cpp/accel/Accel.cpp:124]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.61ns)   --->   "%xor_ln68 = xor i4 %p_095_0, -8" [cpp/accel/Accel.cpp:125]   --->   Operation 51 'xor' 'xor_ln68' <Predicate = (!icmp_ln124)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i4 %xor_ln68 to i6" [cpp/accel/Accel.cpp:125]   --->   Operation 52 'sext' 'sext_ln68' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.33ns)   --->   "%s_idx_V = add i6 %rhs_V, %sext_ln68" [cpp/accel/Accel.cpp:125]   --->   Operation 53 'add' 's_idx_V' <Predicate = (!icmp_ln124)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %s_idx_V, i32 5)" [cpp/accel/Accel.cpp:126]   --->   Operation 54 'bitselect' 'tmp_5' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i4 %p_095_0 to i64" [cpp/accel/Accel.cpp:130]   --->   Operation 55 'zext' 'zext_ln544' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln180_6 = zext i4 %p_095_0 to i6" [cpp/accel/Accel.cpp:130]   --->   Operation 56 'zext' 'zext_ln180_6' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.33ns)   --->   "%add_ln180 = add i6 %zext_ln215_4, %zext_ln180_6" [cpp/accel/Accel.cpp:130]   --->   Operation 57 'add' 'add_ln180' <Predicate = (!icmp_ln124)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i6 %add_ln180 to i5" [cpp/accel/Accel.cpp:130]   --->   Operation 58 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln180, i5 0)" [cpp/accel/Accel.cpp:130]   --->   Operation 59 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180, i1 false)" [cpp/accel/Accel.cpp:130]   --->   Operation 60 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln180_7 = zext i7 %tmp_6 to i10" [cpp/accel/Accel.cpp:130]   --->   Operation 61 'zext' 'zext_ln180_7' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.41ns)   --->   "%sub_ln180 = sub i10 %p_shl2_cast, %zext_ln180_7" [cpp/accel/Accel.cpp:130]   --->   Operation 62 'sub' 'sub_ln180' <Predicate = (!icmp_ln124)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.41ns)   --->   "%add_ln180_2 = add i10 20, %sub_ln180" [cpp/accel/Accel.cpp:130]   --->   Operation 63 'add' 'add_ln180_2' <Predicate = (!icmp_ln124)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln180_8 = zext i10 %add_ln180_2 to i64" [cpp/accel/Accel.cpp:130]   --->   Operation 64 'zext' 'zext_ln180_8' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_2 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_8" [cpp/accel/Accel.cpp:132]   --->   Operation 65 'getelementptr' 'line_buffer_m_V_addr_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.41ns)   --->   "%add_ln180_3 = add i10 29, %sub_ln180" [cpp/accel/Accel.cpp:133]   --->   Operation 66 'add' 'add_ln180_3' <Predicate = (!icmp_ln124)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln180_9 = zext i10 %add_ln180_3 to i64" [cpp/accel/Accel.cpp:133]   --->   Operation 67 'zext' 'zext_ln180_9' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_4 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_9" [cpp/accel/Accel.cpp:133]   --->   Operation 68 'getelementptr' 'line_buffer_m_V_addr_4' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %.preheader930.preheader, label %.preheader929.preheader" [cpp/accel/Accel.cpp:126]   --->   Operation 69 'br' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.35ns)   --->   "%add_ln138 = add i6 %s_idx_V, %zext_ln215_4" [cpp/accel/Accel.cpp:138]   --->   Operation 70 'add' 'add_ln138' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln138, i3 0)" [cpp/accel/Accel.cpp:138]   --->   Operation 71 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln138, i1 false)" [cpp/accel/Accel.cpp:138]   --->   Operation 72 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i7 %tmp_8 to i9" [cpp/accel/Accel.cpp:138]   --->   Operation 73 'zext' 'zext_ln138_1' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.40ns)   --->   "%add_ln138_1 = add i9 %p_shl6_cast, %zext_ln138_1" [cpp/accel/Accel.cpp:138]   --->   Operation 74 'add' 'add_ln138_1' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i9 %add_ln138_1 to i64" [cpp/accel/Accel.cpp:138]   --->   Operation 75 'zext' 'zext_ln138_2' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_2 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln138_2" [cpp/accel/Accel.cpp:140]   --->   Operation 76 'getelementptr' 'word_buffer_m_V_addr_2' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.40ns)   --->   "%add_ln141 = add i9 %add_ln138_1, 9" [cpp/accel/Accel.cpp:141]   --->   Operation 77 'add' 'add_ln141' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i9 %add_ln141 to i64" [cpp/accel/Accel.cpp:141]   --->   Operation 78 'zext' 'zext_ln141' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_5 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln141" [cpp/accel/Accel.cpp:141]   --->   Operation 79 'getelementptr' 'word_buffer_m_V_addr_5' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.06ns)   --->   "br label %.preheader929" [cpp/accel/Accel.cpp:136]   --->   Operation 80 'br' <Predicate = (!icmp_ln124 & !tmp_5)> <Delay = 1.06>
ST_2 : Operation 81 [1/1] (1.32ns)   --->   "%add_ln1353 = add i4 %trunc_ln68, %xor_ln68" [cpp/accel/Accel.cpp:130]   --->   Operation 81 'add' 'add_ln1353' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_4)   --->   "%ret_V = xor i4 %add_ln1353, -8" [cpp/accel/Accel.cpp:130]   --->   Operation 82 'xor' 'ret_V' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_4)   --->   "%zext_ln180_10 = zext i4 %ret_V to i6" [cpp/accel/Accel.cpp:130]   --->   Operation 83 'zext' 'zext_ln180_10' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.33ns) (out node of the LUT)   --->   "%add_ln180_4 = add i6 %zext_ln180_10, %zext_ln215_4" [cpp/accel/Accel.cpp:130]   --->   Operation 84 'add' 'add_ln180_4' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_4, i3 0)" [cpp/accel/Accel.cpp:130]   --->   Operation 85 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_4, i1 false)" [cpp/accel/Accel.cpp:130]   --->   Operation 86 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln180_11 = zext i7 %tmp_7 to i9" [cpp/accel/Accel.cpp:130]   --->   Operation 87 'zext' 'zext_ln180_11' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.40ns)   --->   "%add_ln180_5 = add i9 %p_shl4_cast, %zext_ln180_11" [cpp/accel/Accel.cpp:130]   --->   Operation 88 'add' 'add_ln180_5' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln180_12 = zext i9 %add_ln180_5 to i64" [cpp/accel/Accel.cpp:130]   --->   Operation 89 'zext' 'zext_ln180_12' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_s = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln180_12" [cpp/accel/Accel.cpp:132]   --->   Operation 90 'getelementptr' 'old_word_buffer_m_V_s' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.40ns)   --->   "%add_ln133 = add i9 %add_ln180_5, 9" [cpp/accel/Accel.cpp:133]   --->   Operation 91 'add' 'add_ln133' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i9 %add_ln133 to i64" [cpp/accel/Accel.cpp:133]   --->   Operation 92 'zext' 'zext_ln133' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_1 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln133" [cpp/accel/Accel.cpp:133]   --->   Operation 93 'getelementptr' 'old_word_buffer_m_V_1' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.06ns)   --->   "br label %.preheader930" [cpp/accel/Accel.cpp:128]   --->   Operation 94 'br' <Predicate = (!icmp_ln124 & tmp_5)> <Delay = 1.06>
ST_2 : Operation 95 [1/1] (1.06ns)   --->   "br label %.preheader75" [cpp/accel/Accel.cpp:92->cpp/accel/Accel.cpp:151]   --->   Operation 95 'br' <Predicate = (icmp_ln124)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_0249_0 = phi i4 [ %cc_V_1, %_ifconv ], [ 1, %.preheader929.preheader ]"   --->   Operation 96 'phi' 'p_0249_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.08ns)   --->   "%icmp_ln136 = icmp eq i4 %p_0249_0, -7" [cpp/accel/Accel.cpp:136]   --->   Operation 97 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 98 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %_ifconv2, label %_ifconv" [cpp/accel/Accel.cpp:136]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln138_4 = zext i4 %p_0249_0 to i9" [cpp/accel/Accel.cpp:138]   --->   Operation 100 'zext' 'zext_ln138_4' <Predicate = (!icmp_ln136 & !last_wrd)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.40ns)   --->   "%add_ln138_2 = add i9 %add_ln138_1, %zext_ln138_4" [cpp/accel/Accel.cpp:138]   --->   Operation 101 'add' 'add_ln138_2' <Predicate = (!icmp_ln136 & !last_wrd)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln138_5 = zext i9 %add_ln138_2 to i64" [cpp/accel/Accel.cpp:138]   --->   Operation 102 'zext' 'zext_ln138_5' <Predicate = (!icmp_ln136 & !last_wrd)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln138_5" [cpp/accel/Accel.cpp:138]   --->   Operation 103 'getelementptr' 'word_buffer_m_V_addr' <Predicate = (!icmp_ln136 & !last_wrd)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load = load i2* %word_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:138]   --->   Operation 104 'load' 'word_buffer_m_V_load' <Predicate = (!icmp_ln136 & !last_wrd)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%lb_addr_1 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:140]   --->   Operation 105 'getelementptr' 'lb_addr_1' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (1.42ns)   --->   "%lb_load_1 = load i1* %lb_addr_1, align 1" [cpp/accel/Accel.cpp:140]   --->   Operation 106 'load' 'lb_load_1' <Predicate = (icmp_ln136)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_3 : Operation 107 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_1 = load i2* %word_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:140]   --->   Operation 107 'load' 'word_buffer_m_V_load_1' <Predicate = (icmp_ln136)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%rb_addr_2 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:141]   --->   Operation 108 'getelementptr' 'rb_addr_2' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (1.42ns)   --->   "%rb_load_1 = load i1* %rb_addr_2, align 1" [cpp/accel/Accel.cpp:141]   --->   Operation 109 'load' 'rb_load_1' <Predicate = (icmp_ln136)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_3 : Operation 110 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_4 = load i2* %word_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:141]   --->   Operation 110 'load' 'word_buffer_m_V_load_4' <Predicate = (icmp_ln136)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 4 <SV = 3> <Delay = 3.71>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i4 %p_0249_0 to i10" [cpp/accel/Accel.cpp:138]   --->   Operation 111 'zext' 'zext_ln138_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.41ns)   --->   "%add_ln180_8 = add i10 %add_ln180_2, %zext_ln138_3" [cpp/accel/Accel.cpp:138]   --->   Operation 112 'add' 'add_ln180_8' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln180_17 = zext i10 %add_ln180_8 to i64" [cpp/accel/Accel.cpp:138]   --->   Operation 113 'zext' 'zext_ln180_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_3 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_17" [cpp/accel/Accel.cpp:138]   --->   Operation 114 'getelementptr' 'line_buffer_m_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load = load i2* %word_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:138]   --->   Operation 115 'load' 'word_buffer_m_V_load' <Predicate = (!last_wrd)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_4 : Operation 116 [1/1] (0.62ns)   --->   "%select_ln879 = select i1 %last_wrd, i2 0, i2 %word_buffer_m_V_load" [cpp/accel/Accel.cpp:119]   --->   Operation 116 'select' 'select_ln879' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.62ns)   --->   "store i2 %select_ln879, i2* %line_buffer_m_V_addr_3, align 1" [cpp/accel/Accel.cpp:138]   --->   Operation 117 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_4 : Operation 118 [1/1] (1.32ns)   --->   "%cc_V_1 = add i4 %p_0249_0, 1" [cpp/accel/Accel.cpp:136]   --->   Operation 118 'add' 'cc_V_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader929" [cpp/accel/Accel.cpp:136]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.71>
ST_5 : Operation 120 [1/2] (1.42ns)   --->   "%lb_load_1 = load i1* %lb_addr_1, align 1" [cpp/accel/Accel.cpp:140]   --->   Operation 120 'load' 'lb_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 121 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_1 = load i2* %word_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:140]   --->   Operation 121 'load' 'word_buffer_m_V_load_1' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln140)   --->   "%or_ln140 = or i1 %lb_load_1, %last_wrd" [cpp/accel/Accel.cpp:140]   --->   Operation 122 'or' 'or_ln140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln140 = select i1 %or_ln140, i2 0, i2 %word_buffer_m_V_load_1" [cpp/accel/Accel.cpp:140]   --->   Operation 123 'select' 'select_ln140' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.62ns)   --->   "store i2 %select_ln140, i2* %line_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:140]   --->   Operation 124 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 125 [1/2] (1.42ns)   --->   "%rb_load_1 = load i1* %rb_addr_2, align 1" [cpp/accel/Accel.cpp:141]   --->   Operation 125 'load' 'rb_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 126 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_4 = load i2* %word_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:141]   --->   Operation 126 'load' 'word_buffer_m_V_load_4' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln141)   --->   "%or_ln141 = or i1 %rb_load_1, %last_wrd" [cpp/accel/Accel.cpp:141]   --->   Operation 127 'or' 'or_ln141' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln141 = select i1 %or_ln141, i2 0, i2 %word_buffer_m_V_load_4" [cpp/accel/Accel.cpp:141]   --->   Operation 128 'select' 'select_ln141' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.06ns)   --->   "br label %4"   --->   Operation 129 'br' <Predicate = true> <Delay = 1.06>

State 6 <SV = 2> <Delay = 2.87>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%p_027_0 = phi i4 [ %cc_V, %3 ], [ 1, %.preheader930.preheader ]"   --->   Operation 130 'phi' 'p_027_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.08ns)   --->   "%icmp_ln128 = icmp eq i4 %p_027_0, -7" [cpp/accel/Accel.cpp:128]   --->   Operation 131 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 132 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %_ifconv1, label %3" [cpp/accel/Accel.cpp:128]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln180_14 = zext i4 %p_027_0 to i9" [cpp/accel/Accel.cpp:130]   --->   Operation 134 'zext' 'zext_ln180_14' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.40ns)   --->   "%add_ln180_6 = add i9 %add_ln180_5, %zext_ln180_14" [cpp/accel/Accel.cpp:130]   --->   Operation 135 'add' 'add_ln180_6' <Predicate = (!icmp_ln128)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln180_15 = zext i9 %add_ln180_6 to i64" [cpp/accel/Accel.cpp:130]   --->   Operation 136 'zext' 'zext_ln180_15' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_2 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln180_15" [cpp/accel/Accel.cpp:130]   --->   Operation 137 'getelementptr' 'old_word_buffer_m_V_2' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_3 = load i2* %old_word_buffer_m_V_2, align 1" [cpp/accel/Accel.cpp:130]   --->   Operation 138 'load' 'old_word_buffer_m_V_3' <Predicate = (!icmp_ln128)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%lb_addr = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:132]   --->   Operation 139 'getelementptr' 'lb_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (1.42ns)   --->   "%lb_load = load i1* %lb_addr, align 1" [cpp/accel/Accel.cpp:132]   --->   Operation 140 'load' 'lb_load' <Predicate = (icmp_ln128)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_6 : Operation 141 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_4 = load i2* %old_word_buffer_m_V_s, align 1" [cpp/accel/Accel.cpp:132]   --->   Operation 141 'load' 'old_word_buffer_m_V_4' <Predicate = (icmp_ln128)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%rb_addr = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:133]   --->   Operation 142 'getelementptr' 'rb_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (1.42ns)   --->   "%rb_load = load i1* %rb_addr, align 1" [cpp/accel/Accel.cpp:133]   --->   Operation 143 'load' 'rb_load' <Predicate = (icmp_ln128)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_6 : Operation 144 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_5 = load i2* %old_word_buffer_m_V_1, align 1" [cpp/accel/Accel.cpp:133]   --->   Operation 144 'load' 'old_word_buffer_m_V_5' <Predicate = (icmp_ln128)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 7 <SV = 3> <Delay = 3.09>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln180_13 = zext i4 %p_027_0 to i10" [cpp/accel/Accel.cpp:130]   --->   Operation 145 'zext' 'zext_ln180_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (1.41ns)   --->   "%add_ln180_7 = add i10 %add_ln180_2, %zext_ln180_13" [cpp/accel/Accel.cpp:130]   --->   Operation 146 'add' 'add_ln180_7' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln180_16 = zext i10 %add_ln180_7 to i64" [cpp/accel/Accel.cpp:130]   --->   Operation 147 'zext' 'zext_ln180_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_16" [cpp/accel/Accel.cpp:130]   --->   Operation 148 'getelementptr' 'line_buffer_m_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_3 = load i2* %old_word_buffer_m_V_2, align 1" [cpp/accel/Accel.cpp:130]   --->   Operation 149 'load' 'old_word_buffer_m_V_3' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_7 : Operation 150 [1/1] (1.62ns)   --->   "store i2 %old_word_buffer_m_V_3, i2* %line_buffer_m_V_addr, align 1" [cpp/accel/Accel.cpp:130]   --->   Operation 150 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_7 : Operation 151 [1/1] (1.32ns)   --->   "%cc_V = add i4 %p_027_0, 1" [cpp/accel/Accel.cpp:128]   --->   Operation 151 'add' 'cc_V' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader930" [cpp/accel/Accel.cpp:128]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.71>
ST_8 : Operation 153 [1/2] (1.42ns)   --->   "%lb_load = load i1* %lb_addr, align 1" [cpp/accel/Accel.cpp:132]   --->   Operation 153 'load' 'lb_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 154 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_4 = load i2* %old_word_buffer_m_V_s, align 1" [cpp/accel/Accel.cpp:132]   --->   Operation 154 'load' 'old_word_buffer_m_V_4' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 155 [1/1] (0.62ns)   --->   "%select_ln132 = select i1 %lb_load, i2 0, i2 %old_word_buffer_m_V_4" [cpp/accel/Accel.cpp:132]   --->   Operation 155 'select' 'select_ln132' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (1.62ns)   --->   "store i2 %select_ln132, i2* %line_buffer_m_V_addr_2, align 1" [cpp/accel/Accel.cpp:132]   --->   Operation 156 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 157 [1/2] (1.42ns)   --->   "%rb_load = load i1* %rb_addr, align 1" [cpp/accel/Accel.cpp:133]   --->   Operation 157 'load' 'rb_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 158 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_5 = load i2* %old_word_buffer_m_V_1, align 1" [cpp/accel/Accel.cpp:133]   --->   Operation 158 'load' 'old_word_buffer_m_V_5' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_8 : Operation 159 [1/1] (0.62ns)   --->   "%select_ln133 = select i1 %rb_load, i2 0, i2 %old_word_buffer_m_V_5" [cpp/accel/Accel.cpp:133]   --->   Operation 159 'select' 'select_ln133' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (1.06ns)   --->   "br label %4" [cpp/accel/Accel.cpp:134]   --->   Operation 160 'br' <Predicate = true> <Delay = 1.06>

State 9 <SV = 4> <Delay = 1.62>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%storemerge = phi i2 [ %select_ln141, %_ifconv2 ], [ %select_ln133, %_ifconv1 ]" [cpp/accel/Accel.cpp:141]   --->   Operation 161 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (1.62ns)   --->   "store i2 %storemerge, i2* %line_buffer_m_V_addr_4, align 1" [cpp/accel/Accel.cpp:133]   --->   Operation 162 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "br label %1" [cpp/accel/Accel.cpp:124]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.73>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%p_087_0_i = phi i4 [ %bank_V, %.preheader75.loopexit ], [ 0, %.preheader75.preheader ]"   --->   Operation 164 'phi' 'p_087_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (1.08ns)   --->   "%icmp_ln92 = icmp eq i4 %p_087_0_i, -8" [cpp/accel/Accel.cpp:92->cpp/accel/Accel.cpp:151]   --->   Operation 165 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 166 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (1.32ns)   --->   "%bank_V = add i4 %p_087_0_i, 1" [cpp/accel/Accel.cpp:92->cpp/accel/Accel.cpp:151]   --->   Operation 167 'add' 'bank_V' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %conv_word.exit.preheader, label %.preheader.preheader.i" [cpp/accel/Accel.cpp:92->cpp/accel/Accel.cpp:151]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln1352 = trunc i4 %p_087_0_i to i3" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 169 'trunc' 'trunc_ln1352' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%ret_V_7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln1352, i3 0)" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 170 'bitconcatenate' 'ret_V_7' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i4 %p_087_0_i to i6" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 171 'zext' 'zext_ln74' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.33ns)   --->   "%add_ln74 = add i6 %zext_ln74, %zext_ln215_4" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 172 'add' 'add_ln74' <Predicate = (!icmp_ln92)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i6 %add_ln74 to i64" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 173 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln74, i2 0)" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 174 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i8 %tmp_9 to i64" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 175 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (1.39ns)   --->   "%sub_ln74 = sub i64 %zext_ln74_2, %zext_ln74_1" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 176 'sub' 'sub_ln74' <Predicate = (!icmp_ln92)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (1.06ns)   --->   "br label %.preheader.i" [cpp/accel/Accel.cpp:93->cpp/accel/Accel.cpp:151]   --->   Operation 177 'br' <Predicate = (!icmp_ln92)> <Delay = 1.06>
ST_10 : Operation 178 [1/1] (1.06ns)   --->   "br label %conv_word.exit" [cpp/accel/Accel.cpp:155]   --->   Operation 178 'br' <Predicate = (icmp_ln92)> <Delay = 1.06>

State 11 <SV = 3> <Delay = 1.35>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%p_084_0_i = phi i4 [ %cc_V_2, %conv3x3b.exit.i ], [ 0, %.preheader.preheader.i ]"   --->   Operation 179 'phi' 'p_084_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (1.08ns)   --->   "%icmp_ln93 = icmp eq i4 %p_084_0_i, -8" [cpp/accel/Accel.cpp:93->cpp/accel/Accel.cpp:151]   --->   Operation 180 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 181 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (1.32ns)   --->   "%cc_V_2 = add i4 %p_084_0_i, 1" [cpp/accel/Accel.cpp:93->cpp/accel/Accel.cpp:151]   --->   Operation 182 'add' 'cc_V_2' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln93, label %.preheader75.loopexit, label %5" [cpp/accel/Accel.cpp:93->cpp/accel/Accel.cpp:151]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i4 %p_084_0_i to i6" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 184 'zext' 'zext_ln215' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (1.35ns)   --->   "%ret_V_8 = add i6 %ret_V_7, %zext_ln215" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 185 'add' 'ret_V_8' <Predicate = (!icmp_ln93)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %word_buffer_m_V_offs, i6 %ret_V_8)" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 186 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i8 %tmp_s to i64" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 187 'zext' 'zext_ln180' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%conv_out_buffer_m_V_s = getelementptr [128 x i5]* %conv_out_buffer_m_V, i64 0, i64 %zext_ln180" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 188 'getelementptr' 'conv_out_buffer_m_V_s' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (1.06ns)   --->   "br label %.loopexit" [cpp/accel/Accel.cpp:71->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 189 'br' <Predicate = (!icmp_ln93)> <Delay = 1.06>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "br label %.preheader75"   --->   Operation 190 'br' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 3.85>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%sum_0 = phi i5 [ 0, %5 ], [ %sum_1, %.loopexit.loopexit ]" [cpp/accel/Accel.cpp:77->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 191 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%p_097_0_i_i = phi i2 [ 0, %5 ], [ %kr_V, %.loopexit.loopexit ]"   --->   Operation 192 'phi' 'p_097_0_i_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.64ns)   --->   "%icmp_ln887 = icmp eq i2 %p_097_0_i_i, -1" [cpp/accel/Accel.cpp:71->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 193 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 194 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (1.00ns)   --->   "%kr_V = add i2 %p_097_0_i_i, 1" [cpp/accel/Accel.cpp:71->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 195 'add' 'kr_V' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %conv3x3b.exit.i, label %.preheader.preheader.i.i" [cpp/accel/Accel.cpp:71->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i2 %p_097_0_i_i to i64" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 197 'zext' 'zext_ln544_6' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (1.40ns)   --->   "%add_ln74_1 = add i64 %zext_ln544_6, %sub_ln74" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 198 'add' 'add_ln74_1' <Predicate = (!icmp_ln887)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i64 %add_ln74_1 to i7" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 199 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %trunc_ln74, i3 0)" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 200 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i64 %add_ln74_1 to i9" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 201 'trunc' 'trunc_ln74_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %trunc_ln74_1, i1 false)" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 202 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (1.41ns)   --->   "%add_ln74_2 = add i10 %p_shl10_cast, %p_shl11_cast" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 203 'add' 'add_ln74_2' <Predicate = (!icmp_ln887)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln1354 = zext i2 %p_097_0_i_i to i3" [cpp/accel/Accel.cpp:75->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 204 'zext' 'zext_ln1354' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (1.16ns)   --->   "%ret_V_12 = sub i3 2, %zext_ln1354" [cpp/accel/Accel.cpp:75->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 205 'sub' 'ret_V_12' <Predicate = (!icmp_ln887)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i3 %ret_V_12 to i6" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 206 'sext' 'sext_ln215_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (1.33ns)   --->   "%add_ln215 = add i6 %sext_ln215_1, %sext_ln215" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 207 'add' 'add_ln215' <Predicate = (!icmp_ln887)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node sub_ln215_1)   --->   "%shl_ln215 = shl i6 %add_ln215, 2" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 208 'shl' 'shl_ln215' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (1.35ns) (out node of the LUT)   --->   "%sub_ln215_1 = sub i6 %shl_ln215, %add_ln215" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 209 'sub' 'sub_ln215_1' <Predicate = (!icmp_ln887)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (1.06ns)   --->   "br label %.preheader.i.i" [cpp/accel/Accel.cpp:72->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 210 'br' <Predicate = (!icmp_ln887)> <Delay = 1.06>
ST_12 : Operation 211 [1/1] (1.47ns)   --->   "store i5 %sum_0, i5* %conv_out_buffer_m_V_s, align 1" [cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 211 'store' <Predicate = (icmp_ln887)> <Delay = 1.47> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "br label %.preheader.i" [cpp/accel/Accel.cpp:93->cpp/accel/Accel.cpp:151]   --->   Operation 212 'br' <Predicate = (icmp_ln887)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 4.36>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%sum_1 = phi i5 [ %sum_0, %.preheader.preheader.i.i ], [ %sum_V, %6 ]"   --->   Operation 213 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%p_087_0_i_i = phi i2 [ 0, %.preheader.preheader.i.i ], [ %kc_V, %6 ]"   --->   Operation 214 'phi' 'p_087_0_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.64ns)   --->   "%icmp_ln887_3 = icmp eq i2 %p_087_0_i_i, -1" [cpp/accel/Accel.cpp:72->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 215 'icmp' 'icmp_ln887_3' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 216 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (1.00ns)   --->   "%kc_V = add i2 %p_087_0_i_i, 1" [cpp/accel/Accel.cpp:72->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 217 'add' 'kc_V' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_3, label %.loopexit.loopexit, label %6" [cpp/accel/Accel.cpp:72->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i2 %p_087_0_i_i to i4" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 219 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (1.32ns)   --->   "%ret_V_10 = add i4 %p_084_0_i, %zext_ln215_1" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 220 'add' 'ret_V_10' <Predicate = (!icmp_ln887_3)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i4 %ret_V_10 to i10" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 221 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (1.41ns)   --->   "%add_ln74_3 = add i10 %zext_ln74_3, %add_ln74_2" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 222 'add' 'add_ln74_3' <Predicate = (!icmp_ln887_3)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i10 %add_ln74_3 to i64" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 223 'zext' 'zext_ln74_4' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_7 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln74_4" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 224 'getelementptr' 'line_buffer_m_V_addr_7' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 225 [2/2] (1.62ns)   --->   "%data_V_1 = load i2* %line_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 225 'load' 'data_V_1' <Predicate = (!icmp_ln887_3)> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i2 %p_087_0_i_i to i3" [cpp/accel/Accel.cpp:75->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 226 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (1.16ns)   --->   "%ret_V_11 = sub i3 2, %zext_ln215_2" [cpp/accel/Accel.cpp:75->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 227 'sub' 'ret_V_11' <Predicate = (!icmp_ln887_3)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i3 %ret_V_11 to i6" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 228 'sext' 'sext_ln215_2' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (1.35ns)   --->   "%add_ln215_1 = add i6 %sext_ln215_2, %sub_ln215_1" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 229 'add' 'add_ln215_1' <Predicate = (!icmp_ln887_3)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i6 %add_ln215_1 to i64" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 230 'zext' 'zext_ln215_8' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%conv_params_m_V_addr = getelementptr [18 x i1]* %conv_params_m_V, i64 0, i64 %zext_ln215_8" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 231 'getelementptr' 'conv_params_m_V_addr' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_13 : Operation 232 [2/2] (1.42ns)   --->   "%conv_params_m_V_load = load i1* %conv_params_m_V_addr, align 1" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 232 'load' 'conv_params_m_V_load' <Predicate = (!icmp_ln887_3)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 233 'br' <Predicate = (icmp_ln887_3)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 2.96>
ST_14 : Operation 234 [1/2] (1.62ns)   --->   "%data_V_1 = load i2* %line_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 234 'load' 'data_V_1' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%trunc_ln74_2 = trunc i2 %data_V_1 to i1" [cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 235 'trunc' 'trunc_ln74_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/2] (1.42ns)   --->   "%conv_params_m_V_load = load i1* %conv_params_m_V_addr, align 1" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 236 'load' 'conv_params_m_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_14 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%ret_V_14 = and i1 %trunc_ln74_2, %conv_params_m_V_load" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 237 'and' 'ret_V_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %data_V_1, i32 1)" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 238 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%xor_ln841 = xor i1 %ret_V_14, %tmp_14" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 239 'xor' 'xor_ln841' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%p_Result_s = call i2 @_ssdm_op_BitSet.i2.i2.i32.i1(i2 %data_V_1, i32 1, i1 %xor_ln841)" [cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 240 'bitset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node sum_V)   --->   "%sext_ln700 = sext i2 %p_Result_s to i5" [cpp/accel/Accel.cpp:77->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 241 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (1.33ns) (out node of the LUT)   --->   "%sum_V = add i5 %sext_ln700, %sum_1" [cpp/accel/Accel.cpp:77->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 242 'add' 'sum_V' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [cpp/accel/Accel.cpp:72->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 6.85>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%p_0198_0 = phi i4 [ %bank_V_2, %_ifconv16 ], [ 0, %conv_word.exit.preheader ]"   --->   Operation 244 'phi' 'p_0198_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (1.08ns)   --->   "%icmp_ln155 = icmp eq i4 %p_0198_0, -8" [cpp/accel/Accel.cpp:155]   --->   Operation 245 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 246 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (1.32ns)   --->   "%bank_V_2 = add i4 %p_0198_0, 1" [cpp/accel/Accel.cpp:155]   --->   Operation 247 'add' 'bank_V_2' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln155, label %12, label %7" [cpp/accel/Accel.cpp:155]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%lhs_V = zext i4 %p_0198_0 to i6" [cpp/accel/Accel.cpp:158]   --->   Operation 249 'zext' 'lhs_V' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (1.33ns)   --->   "%ret_V_15 = sub i6 %lhs_V, %rhs_V" [cpp/accel/Accel.cpp:158]   --->   Operation 250 'sub' 'ret_V_15' <Predicate = (!icmp_ln155)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %ret_V_15, i32 5)" [cpp/accel/Accel.cpp:159]   --->   Operation 251 'bitselect' 'tmp_10' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i4 %p_0198_0 to i64" [cpp/accel/Accel.cpp:163]   --->   Operation 252 'zext' 'zext_ln544_5' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 253 [1/1] (1.33ns)   --->   "%add_ln180_9 = add i6 %zext_ln215_4, %lhs_V" [cpp/accel/Accel.cpp:181]   --->   Operation 253 'add' 'add_ln180_9' <Predicate = (!icmp_ln155)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%p_shl_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_9, i3 0)" [cpp/accel/Accel.cpp:181]   --->   Operation 254 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_9, i1 false)" [cpp/accel/Accel.cpp:181]   --->   Operation 255 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln180_18 = zext i7 %tmp_11 to i9" [cpp/accel/Accel.cpp:181]   --->   Operation 256 'zext' 'zext_ln180_18' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln180_19 = zext i7 %tmp_11 to i10" [cpp/accel/Accel.cpp:181]   --->   Operation 257 'zext' 'zext_ln180_19' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (1.40ns)   --->   "%add_ln180_10 = add i9 %zext_ln180_18, %p_shl_cast" [cpp/accel/Accel.cpp:181]   --->   Operation 258 'add' 'add_ln180_10' <Predicate = (!icmp_ln155)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln180_20 = zext i9 %add_ln180_10 to i64" [cpp/accel/Accel.cpp:181]   --->   Operation 259 'zext' 'zext_ln180_20' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_7 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_20" [cpp/accel/Accel.cpp:184]   --->   Operation 260 'getelementptr' 'word_buffer_m_V_addr_7' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 261 [1/1] (1.40ns)   --->   "%add_ln185 = add i9 9, %add_ln180_10" [cpp/accel/Accel.cpp:185]   --->   Operation 261 'add' 'add_ln185' <Predicate = (!icmp_ln155)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i9 %add_ln185 to i64" [cpp/accel/Accel.cpp:185]   --->   Operation 262 'zext' 'zext_ln185' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_8 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln185" [cpp/accel/Accel.cpp:185]   --->   Operation 263 'getelementptr' 'word_buffer_m_V_addr_8' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln180_1 = trunc i6 %add_ln180_9 to i5" [cpp/accel/Accel.cpp:163]   --->   Operation 264 'trunc' 'trunc_ln180_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 265 [1/1] (0.00ns)   --->   "%p_shl12_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln180_1, i5 0)" [cpp/accel/Accel.cpp:163]   --->   Operation 265 'bitconcatenate' 'p_shl12_cast' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (1.41ns)   --->   "%sub_ln180_1 = sub i10 %p_shl12_cast, %zext_ln180_19" [cpp/accel/Accel.cpp:163]   --->   Operation 266 'sub' 'sub_ln180_1' <Predicate = (!icmp_ln155)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln180_21 = zext i10 %sub_ln180_1 to i64" [cpp/accel/Accel.cpp:163]   --->   Operation 267 'zext' 'zext_ln180_21' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_5 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_21" [cpp/accel/Accel.cpp:165]   --->   Operation 268 'getelementptr' 'line_buffer_m_V_addr_5' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (1.41ns)   --->   "%add_ln180_11 = add i10 9, %sub_ln180_1" [cpp/accel/Accel.cpp:166]   --->   Operation 269 'add' 'add_ln180_11' <Predicate = (!icmp_ln155)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln180_22 = zext i10 %add_ln180_11 to i64" [cpp/accel/Accel.cpp:166]   --->   Operation 270 'zext' 'zext_ln180_22' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_8 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_22" [cpp/accel/Accel.cpp:166]   --->   Operation 271 'getelementptr' 'line_buffer_m_V_addr_8' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 272 [1/1] (1.41ns)   --->   "%add_ln180_12 = add i10 10, %sub_ln180_1" [cpp/accel/Accel.cpp:181]   --->   Operation 272 'add' 'add_ln180_12' <Predicate = (!icmp_ln155)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln180_23 = zext i10 %add_ln180_12 to i64" [cpp/accel/Accel.cpp:181]   --->   Operation 273 'zext' 'zext_ln180_23' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_9 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_23" [cpp/accel/Accel.cpp:184]   --->   Operation 274 'getelementptr' 'line_buffer_m_V_addr_9' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 275 [1/1] (1.41ns)   --->   "%add_ln180_13 = add i10 19, %sub_ln180_1" [cpp/accel/Accel.cpp:185]   --->   Operation 275 'add' 'add_ln180_13' <Predicate = (!icmp_ln155)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln180_24 = zext i10 %add_ln180_13 to i64" [cpp/accel/Accel.cpp:185]   --->   Operation 276 'zext' 'zext_ln180_24' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_10 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_24" [cpp/accel/Accel.cpp:185]   --->   Operation 277 'getelementptr' 'line_buffer_m_V_addr_10' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %.preheader.preheader, label %.preheader928.preheader" [cpp/accel/Accel.cpp:159]   --->   Operation 278 'br' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (1.35ns)   --->   "%add_ln180_14 = add i6 %ret_V_15, %zext_ln215_4" [cpp/accel/Accel.cpp:163]   --->   Operation 279 'add' 'add_ln180_14' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%p_shl14_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_14, i3 0)" [cpp/accel/Accel.cpp:163]   --->   Operation 280 'bitconcatenate' 'p_shl14_cast' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_14, i1 false)" [cpp/accel/Accel.cpp:163]   --->   Operation 281 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln180_25 = zext i7 %tmp_13 to i9" [cpp/accel/Accel.cpp:163]   --->   Operation 282 'zext' 'zext_ln180_25' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (1.40ns)   --->   "%add_ln180_15 = add i9 %p_shl14_cast, %zext_ln180_25" [cpp/accel/Accel.cpp:163]   --->   Operation 283 'add' 'add_ln180_15' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln180_26 = zext i9 %add_ln180_15 to i64" [cpp/accel/Accel.cpp:163]   --->   Operation 284 'zext' 'zext_ln180_26' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_3 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_26" [cpp/accel/Accel.cpp:165]   --->   Operation 285 'getelementptr' 'word_buffer_m_V_addr_3' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (1.40ns)   --->   "%add_ln166 = add i9 %add_ln180_15, 9" [cpp/accel/Accel.cpp:166]   --->   Operation 286 'add' 'add_ln166' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i9 %add_ln166 to i64" [cpp/accel/Accel.cpp:166]   --->   Operation 287 'zext' 'zext_ln166' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_4 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln166" [cpp/accel/Accel.cpp:166]   --->   Operation 288 'getelementptr' 'word_buffer_m_V_addr_4' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (1.06ns)   --->   "br label %.preheader928" [cpp/accel/Accel.cpp:161]   --->   Operation 289 'br' <Predicate = (!icmp_ln155 & !tmp_10)> <Delay = 1.06>
ST_15 : Operation 290 [1/1] (1.35ns)   --->   "%ret_V_9 = add i6 8, %ret_V_15" [cpp/accel/Accel.cpp:171]   --->   Operation 290 'add' 'ret_V_9' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i6 %ret_V_9 to i7" [cpp/accel/Accel.cpp:171]   --->   Operation 291 'sext' 'sext_ln171' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (1.35ns)   --->   "%add_ln171 = add i7 %zext_ln215_3, %sext_ln171" [cpp/accel/Accel.cpp:171]   --->   Operation 292 'add' 'add_ln171' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i7 %add_ln171 to i6" [cpp/accel/Accel.cpp:171]   --->   Operation 293 'trunc' 'trunc_ln171' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%p_shl16_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln171, i3 0)" [cpp/accel/Accel.cpp:171]   --->   Operation 294 'bitconcatenate' 'p_shl16_cast' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln171, i1 false)" [cpp/accel/Accel.cpp:171]   --->   Operation 295 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln171_1 = sext i8 %tmp_12 to i9" [cpp/accel/Accel.cpp:171]   --->   Operation 296 'sext' 'sext_ln171_1' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (1.40ns)   --->   "%add_ln171_1 = add i9 %sext_ln171_1, %p_shl16_cast" [cpp/accel/Accel.cpp:171]   --->   Operation 297 'add' 'add_ln171_1' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i9 %add_ln171_1 to i64" [cpp/accel/Accel.cpp:171]   --->   Operation 298 'zext' 'zext_ln171' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_6 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln171" [cpp/accel/Accel.cpp:173]   --->   Operation 299 'getelementptr' 'old_word_buffer_m_V_6' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 300 [1/1] (1.40ns)   --->   "%add_ln174 = add i9 9, %add_ln171_1" [cpp/accel/Accel.cpp:174]   --->   Operation 300 'add' 'add_ln174' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i9 %add_ln174 to i64" [cpp/accel/Accel.cpp:174]   --->   Operation 301 'zext' 'zext_ln174' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_7 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln174" [cpp/accel/Accel.cpp:174]   --->   Operation 302 'getelementptr' 'old_word_buffer_m_V_7' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:169]   --->   Operation 303 'br' <Predicate = (!icmp_ln155 & tmp_10)> <Delay = 1.06>
ST_15 : Operation 304 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:192]   --->   Operation 304 'ret' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 2.87>
ST_16 : Operation 305 [1/1] (0.00ns)   --->   "%p_0324_0 = phi i4 [ %cc_V_6, %8 ], [ 1, %.preheader928.preheader ]"   --->   Operation 305 'phi' 'p_0324_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 306 [1/1] (1.08ns)   --->   "%icmp_ln161 = icmp eq i4 %p_0324_0, -7" [cpp/accel/Accel.cpp:161]   --->   Operation 306 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 307 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %icmp_ln161, label %_ifconv8, label %8" [cpp/accel/Accel.cpp:161]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln180_29 = zext i4 %p_0324_0 to i9" [cpp/accel/Accel.cpp:163]   --->   Operation 309 'zext' 'zext_ln180_29' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (1.40ns)   --->   "%add_ln180_16 = add i9 %add_ln180_15, %zext_ln180_29" [cpp/accel/Accel.cpp:163]   --->   Operation 310 'add' 'add_ln180_16' <Predicate = (!icmp_ln161)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln180_30 = zext i9 %add_ln180_16 to i64" [cpp/accel/Accel.cpp:163]   --->   Operation 311 'zext' 'zext_ln180_30' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_1 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_30" [cpp/accel/Accel.cpp:163]   --->   Operation 312 'getelementptr' 'word_buffer_m_V_addr_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_16 : Operation 313 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_2 = load i2* %word_buffer_m_V_addr_1, align 1" [cpp/accel/Accel.cpp:163]   --->   Operation 313 'load' 'word_buffer_m_V_load_2' <Predicate = (!icmp_ln161)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%lb_addr_2 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:165]   --->   Operation 314 'getelementptr' 'lb_addr_2' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_16 : Operation 315 [2/2] (1.42ns)   --->   "%lb_load_2 = load i1* %lb_addr_2, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 315 'load' 'lb_load_2' <Predicate = (icmp_ln161)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_16 : Operation 316 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_3 = load i2* %word_buffer_m_V_addr_3, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 316 'load' 'word_buffer_m_V_load_3' <Predicate = (icmp_ln161)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%rb_addr_1 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:166]   --->   Operation 317 'getelementptr' 'rb_addr_1' <Predicate = (icmp_ln161)> <Delay = 0.00>
ST_16 : Operation 318 [2/2] (1.42ns)   --->   "%rb_load_2 = load i1* %rb_addr_1, align 1" [cpp/accel/Accel.cpp:166]   --->   Operation 318 'load' 'rb_load_2' <Predicate = (icmp_ln161)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_16 : Operation 319 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_5 = load i2* %word_buffer_m_V_addr_4, align 1" [cpp/accel/Accel.cpp:166]   --->   Operation 319 'load' 'word_buffer_m_V_load_5' <Predicate = (icmp_ln161)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 17 <SV = 5> <Delay = 3.09>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln180_28 = zext i4 %p_0324_0 to i10" [cpp/accel/Accel.cpp:163]   --->   Operation 320 'zext' 'zext_ln180_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 321 [1/1] (1.41ns)   --->   "%add_ln180_17 = add i10 %sub_ln180_1, %zext_ln180_28" [cpp/accel/Accel.cpp:163]   --->   Operation 321 'add' 'add_ln180_17' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln180_31 = zext i10 %add_ln180_17 to i64" [cpp/accel/Accel.cpp:163]   --->   Operation 322 'zext' 'zext_ln180_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 323 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_1 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_31" [cpp/accel/Accel.cpp:163]   --->   Operation 323 'getelementptr' 'line_buffer_m_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 324 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_2 = load i2* %word_buffer_m_V_addr_1, align 1" [cpp/accel/Accel.cpp:163]   --->   Operation 324 'load' 'word_buffer_m_V_load_2' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_17 : Operation 325 [1/1] (1.62ns)   --->   "store i2 %word_buffer_m_V_load_2, i2* %line_buffer_m_V_addr_1, align 1" [cpp/accel/Accel.cpp:163]   --->   Operation 325 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_17 : Operation 326 [1/1] (1.32ns)   --->   "%cc_V_6 = add i4 %p_0324_0, 1" [cpp/accel/Accel.cpp:161]   --->   Operation 326 'add' 'cc_V_6' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 327 [1/1] (0.00ns)   --->   "br label %.preheader928" [cpp/accel/Accel.cpp:161]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 4.77>
ST_18 : Operation 328 [1/2] (1.42ns)   --->   "%lb_load_2 = load i1* %lb_addr_2, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 328 'load' 'lb_load_2' <Predicate = (!tmp_10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 329 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_3 = load i2* %word_buffer_m_V_addr_3, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 329 'load' 'word_buffer_m_V_load_3' <Predicate = (!tmp_10)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 330 [1/1] (0.62ns)   --->   "%select_ln165 = select i1 %lb_load_2, i2 0, i2 %word_buffer_m_V_load_3" [cpp/accel/Accel.cpp:165]   --->   Operation 330 'select' 'select_ln165' <Predicate = (!tmp_10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 331 [1/1] (1.62ns)   --->   "store i2 %select_ln165, i2* %line_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:165]   --->   Operation 331 'store' <Predicate = (!tmp_10)> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 332 [1/2] (1.42ns)   --->   "%rb_load_2 = load i1* %rb_addr_1, align 1" [cpp/accel/Accel.cpp:166]   --->   Operation 332 'load' 'rb_load_2' <Predicate = (!tmp_10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 333 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_5 = load i2* %word_buffer_m_V_addr_4, align 1" [cpp/accel/Accel.cpp:166]   --->   Operation 333 'load' 'word_buffer_m_V_load_5' <Predicate = (!tmp_10)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 334 [1/1] (0.62ns)   --->   "%select_ln166 = select i1 %rb_load_2, i2 0, i2 %word_buffer_m_V_load_5" [cpp/accel/Accel.cpp:166]   --->   Operation 334 'select' 'select_ln166' <Predicate = (!tmp_10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 335 [1/1] (1.06ns)   --->   "br label %9" [cpp/accel/Accel.cpp:167]   --->   Operation 335 'br' <Predicate = (!tmp_10)> <Delay = 1.06>
ST_18 : Operation 336 [1/2] (1.42ns)   --->   "%lb_load_3 = load i1* %lb_addr_3, align 1" [cpp/accel/Accel.cpp:173]   --->   Operation 336 'load' 'lb_load_3' <Predicate = (tmp_10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 337 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_10 = load i2* %old_word_buffer_m_V_6, align 1" [cpp/accel/Accel.cpp:173]   --->   Operation 337 'load' 'old_word_buffer_m_V_10' <Predicate = (tmp_10)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln173)   --->   "%or_ln173 = or i1 %lb_load_3, %first_wrd" [cpp/accel/Accel.cpp:173]   --->   Operation 338 'or' 'or_ln173' <Predicate = (tmp_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 339 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln173 = select i1 %or_ln173, i2 0, i2 %old_word_buffer_m_V_10" [cpp/accel/Accel.cpp:173]   --->   Operation 339 'select' 'select_ln173' <Predicate = (tmp_10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 340 [1/1] (1.62ns)   --->   "store i2 %select_ln173, i2* %line_buffer_m_V_addr_5, align 1" [cpp/accel/Accel.cpp:173]   --->   Operation 340 'store' <Predicate = (tmp_10)> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 341 [1/2] (1.42ns)   --->   "%rb_load_3 = load i1* %rb_addr_3, align 1" [cpp/accel/Accel.cpp:174]   --->   Operation 341 'load' 'rb_load_3' <Predicate = (tmp_10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 342 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_11 = load i2* %old_word_buffer_m_V_7, align 1" [cpp/accel/Accel.cpp:174]   --->   Operation 342 'load' 'old_word_buffer_m_V_11' <Predicate = (tmp_10)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln174 = or i1 %rb_load_3, %first_wrd" [cpp/accel/Accel.cpp:174]   --->   Operation 343 'or' 'or_ln174' <Predicate = (tmp_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 344 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %or_ln174, i2 0, i2 %old_word_buffer_m_V_11" [cpp/accel/Accel.cpp:174]   --->   Operation 344 'select' 'select_ln174' <Predicate = (tmp_10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 345 [1/1] (1.06ns)   --->   "br label %9"   --->   Operation 345 'br' <Predicate = (tmp_10)> <Delay = 1.06>
ST_18 : Operation 346 [1/1] (0.00ns)   --->   "%storemerge1 = phi i2 [ %select_ln174, %_ifconv11 ], [ %select_ln166, %_ifconv8 ]" [cpp/accel/Accel.cpp:174]   --->   Operation 346 'phi' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 347 [1/1] (1.62ns)   --->   "store i2 %storemerge1, i2* %line_buffer_m_V_addr_8, align 1" [cpp/accel/Accel.cpp:166]   --->   Operation 347 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_18 : Operation 348 [1/1] (1.06ns)   --->   "br label %10" [cpp/accel/Accel.cpp:179]   --->   Operation 348 'br' <Predicate = true> <Delay = 1.06>

State 19 <SV = 4> <Delay = 2.87>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%p_0284_0 = phi i4 [ %cc_V_4, %_ifconv6 ], [ 1, %.preheader.preheader ]"   --->   Operation 349 'phi' 'p_0284_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 350 [1/1] (1.08ns)   --->   "%icmp_ln169 = icmp eq i4 %p_0284_0, -7" [cpp/accel/Accel.cpp:169]   --->   Operation 350 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 351 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 351 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %icmp_ln169, label %_ifconv11, label %_ifconv6" [cpp/accel/Accel.cpp:169]   --->   Operation 352 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln171_2 = zext i4 %p_0284_0 to i9" [cpp/accel/Accel.cpp:171]   --->   Operation 353 'zext' 'zext_ln171_2' <Predicate = (!icmp_ln169 & !first_wrd)> <Delay = 0.00>
ST_19 : Operation 354 [1/1] (1.40ns)   --->   "%add_ln171_2 = add i9 %add_ln171_1, %zext_ln171_2" [cpp/accel/Accel.cpp:171]   --->   Operation 354 'add' 'add_ln171_2' <Predicate = (!icmp_ln169 & !first_wrd)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln171_3 = zext i9 %add_ln171_2 to i64" [cpp/accel/Accel.cpp:171]   --->   Operation 355 'zext' 'zext_ln171_3' <Predicate = (!icmp_ln169 & !first_wrd)> <Delay = 0.00>
ST_19 : Operation 356 [1/1] (0.00ns)   --->   "%old_word_buffer_m_V_8 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln171_3" [cpp/accel/Accel.cpp:171]   --->   Operation 356 'getelementptr' 'old_word_buffer_m_V_8' <Predicate = (!icmp_ln169 & !first_wrd)> <Delay = 0.00>
ST_19 : Operation 357 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_9 = load i2* %old_word_buffer_m_V_8, align 1" [cpp/accel/Accel.cpp:171]   --->   Operation 357 'load' 'old_word_buffer_m_V_9' <Predicate = (!icmp_ln169 & !first_wrd)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 358 [1/1] (0.00ns)   --->   "%lb_addr_3 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:173]   --->   Operation 358 'getelementptr' 'lb_addr_3' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_19 : Operation 359 [2/2] (1.42ns)   --->   "%lb_load_3 = load i1* %lb_addr_3, align 1" [cpp/accel/Accel.cpp:173]   --->   Operation 359 'load' 'lb_load_3' <Predicate = (icmp_ln169)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 360 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_10 = load i2* %old_word_buffer_m_V_6, align 1" [cpp/accel/Accel.cpp:173]   --->   Operation 360 'load' 'old_word_buffer_m_V_10' <Predicate = (icmp_ln169)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%rb_addr_3 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:174]   --->   Operation 361 'getelementptr' 'rb_addr_3' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_19 : Operation 362 [2/2] (1.42ns)   --->   "%rb_load_3 = load i1* %rb_addr_3, align 1" [cpp/accel/Accel.cpp:174]   --->   Operation 362 'load' 'rb_load_3' <Predicate = (icmp_ln169)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_19 : Operation 363 [2/2] (1.46ns)   --->   "%old_word_buffer_m_V_11 = load i2* %old_word_buffer_m_V_7, align 1" [cpp/accel/Accel.cpp:174]   --->   Operation 363 'load' 'old_word_buffer_m_V_11' <Predicate = (icmp_ln169)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 20 <SV = 5> <Delay = 3.71>
ST_20 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i4 %p_0284_0 to i10" [cpp/accel/Accel.cpp:171]   --->   Operation 364 'zext' 'zext_ln171_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 365 [1/1] (1.41ns)   --->   "%add_ln180_18 = add i10 %sub_ln180_1, %zext_ln171_1" [cpp/accel/Accel.cpp:171]   --->   Operation 365 'add' 'add_ln180_18' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln180_27 = zext i10 %add_ln180_18 to i64" [cpp/accel/Accel.cpp:171]   --->   Operation 366 'zext' 'zext_ln180_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 367 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_6 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_27" [cpp/accel/Accel.cpp:171]   --->   Operation 367 'getelementptr' 'line_buffer_m_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 368 [1/2] (1.46ns)   --->   "%old_word_buffer_m_V_9 = load i2* %old_word_buffer_m_V_8, align 1" [cpp/accel/Accel.cpp:171]   --->   Operation 368 'load' 'old_word_buffer_m_V_9' <Predicate = (!first_wrd)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_20 : Operation 369 [1/1] (0.62ns)   --->   "%select_ln879_2 = select i1 %first_wrd, i2 0, i2 %old_word_buffer_m_V_9" [cpp/accel/Accel.cpp:118]   --->   Operation 369 'select' 'select_ln879_2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 370 [1/1] (1.62ns)   --->   "store i2 %select_ln879_2, i2* %line_buffer_m_V_addr_6, align 1" [cpp/accel/Accel.cpp:171]   --->   Operation 370 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_20 : Operation 371 [1/1] (1.32ns)   --->   "%cc_V_4 = add i4 %p_0284_0, 1" [cpp/accel/Accel.cpp:169]   --->   Operation 371 'add' 'cc_V_4' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 372 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:169]   --->   Operation 372 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 6> <Delay = 2.87>
ST_21 : Operation 373 [1/1] (0.00ns)   --->   "%p_0501_0 = phi i4 [ 1, %9 ], [ %cc_V_7, %11 ]"   --->   Operation 373 'phi' 'p_0501_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 374 [1/1] (1.08ns)   --->   "%icmp_ln179 = icmp eq i4 %p_0501_0, -7" [cpp/accel/Accel.cpp:179]   --->   Operation 374 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 375 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 375 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 376 [1/1] (0.00ns)   --->   "br i1 %icmp_ln179, label %_ifconv16, label %11" [cpp/accel/Accel.cpp:179]   --->   Operation 376 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln180_32 = zext i4 %p_0501_0 to i10" [cpp/accel/Accel.cpp:181]   --->   Operation 377 'zext' 'zext_ln180_32' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln180_33 = zext i4 %p_0501_0 to i9" [cpp/accel/Accel.cpp:181]   --->   Operation 378 'zext' 'zext_ln180_33' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 379 [1/1] (1.40ns)   --->   "%add_ln180_19 = add i9 %add_ln180_10, %zext_ln180_33" [cpp/accel/Accel.cpp:181]   --->   Operation 379 'add' 'add_ln180_19' <Predicate = (!icmp_ln179)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln180_34 = zext i9 %add_ln180_19 to i64" [cpp/accel/Accel.cpp:181]   --->   Operation 380 'zext' 'zext_ln180_34' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 381 [1/1] (0.00ns)   --->   "%word_buffer_m_V_addr_6 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_34" [cpp/accel/Accel.cpp:181]   --->   Operation 381 'getelementptr' 'word_buffer_m_V_addr_6' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 382 [1/1] (1.41ns)   --->   "%add_ln180_20 = add i10 %add_ln180_12, %zext_ln180_32" [cpp/accel/Accel.cpp:181]   --->   Operation 382 'add' 'add_ln180_20' <Predicate = (!icmp_ln179)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 383 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_6 = load i2* %word_buffer_m_V_addr_6, align 1" [cpp/accel/Accel.cpp:181]   --->   Operation 383 'load' 'word_buffer_m_V_load_6' <Predicate = (!icmp_ln179)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_21 : Operation 384 [1/1] (1.32ns)   --->   "%cc_V_7 = add i4 %p_0501_0, 1" [cpp/accel/Accel.cpp:179]   --->   Operation 384 'add' 'cc_V_7' <Predicate = (!icmp_ln179)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 385 [1/1] (0.00ns)   --->   "%lb_addr_4 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:184]   --->   Operation 385 'getelementptr' 'lb_addr_4' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 386 [2/2] (1.42ns)   --->   "%lb_load_4 = load i1* %lb_addr_4, align 1" [cpp/accel/Accel.cpp:184]   --->   Operation 386 'load' 'lb_load_4' <Predicate = (icmp_ln179)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_21 : Operation 387 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_7 = load i2* %word_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:184]   --->   Operation 387 'load' 'word_buffer_m_V_load_7' <Predicate = (icmp_ln179)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_21 : Operation 388 [1/1] (0.00ns)   --->   "%rb_addr_4 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_5" [cpp/accel/Accel.cpp:185]   --->   Operation 388 'getelementptr' 'rb_addr_4' <Predicate = (icmp_ln179)> <Delay = 0.00>
ST_21 : Operation 389 [2/2] (1.42ns)   --->   "%rb_load_4 = load i1* %rb_addr_4, align 1" [cpp/accel/Accel.cpp:185]   --->   Operation 389 'load' 'rb_load_4' <Predicate = (icmp_ln179)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_21 : Operation 390 [2/2] (1.46ns)   --->   "%word_buffer_m_V_load_8 = load i2* %word_buffer_m_V_addr_8, align 1" [cpp/accel/Accel.cpp:185]   --->   Operation 390 'load' 'word_buffer_m_V_load_8' <Predicate = (icmp_ln179)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>

State 22 <SV = 7> <Delay = 3.09>
ST_22 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln180_35 = zext i10 %add_ln180_20 to i64" [cpp/accel/Accel.cpp:181]   --->   Operation 391 'zext' 'zext_ln180_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 392 [1/1] (0.00ns)   --->   "%line_buffer_m_V_addr_11 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_35" [cpp/accel/Accel.cpp:181]   --->   Operation 392 'getelementptr' 'line_buffer_m_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 393 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_6 = load i2* %word_buffer_m_V_addr_6, align 1" [cpp/accel/Accel.cpp:181]   --->   Operation 393 'load' 'word_buffer_m_V_load_6' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_22 : Operation 394 [1/1] (1.62ns)   --->   "store i2 %word_buffer_m_V_load_6, i2* %line_buffer_m_V_addr_11, align 1" [cpp/accel/Accel.cpp:181]   --->   Operation 394 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_22 : Operation 395 [1/1] (0.00ns)   --->   "br label %10" [cpp/accel/Accel.cpp:179]   --->   Operation 395 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 7> <Delay = 3.71>
ST_23 : Operation 396 [1/2] (1.42ns)   --->   "%lb_load_4 = load i1* %lb_addr_4, align 1" [cpp/accel/Accel.cpp:184]   --->   Operation 396 'load' 'lb_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_23 : Operation 397 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_7 = load i2* %word_buffer_m_V_addr_7, align 1" [cpp/accel/Accel.cpp:184]   --->   Operation 397 'load' 'word_buffer_m_V_load_7' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_23 : Operation 398 [1/1] (0.62ns)   --->   "%select_ln184 = select i1 %lb_load_4, i2 0, i2 %word_buffer_m_V_load_7" [cpp/accel/Accel.cpp:184]   --->   Operation 398 'select' 'select_ln184' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 399 [1/1] (1.62ns)   --->   "store i2 %select_ln184, i2* %line_buffer_m_V_addr_9, align 1" [cpp/accel/Accel.cpp:184]   --->   Operation 399 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_23 : Operation 400 [1/2] (1.42ns)   --->   "%rb_load_4 = load i1* %rb_addr_4, align 1" [cpp/accel/Accel.cpp:185]   --->   Operation 400 'load' 'rb_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_23 : Operation 401 [1/2] (1.46ns)   --->   "%word_buffer_m_V_load_8 = load i2* %word_buffer_m_V_addr_8, align 1" [cpp/accel/Accel.cpp:185]   --->   Operation 401 'load' 'word_buffer_m_V_load_8' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_23 : Operation 402 [1/1] (0.62ns)   --->   "%select_ln185 = select i1 %rb_load_4, i2 0, i2 %word_buffer_m_V_load_8" [cpp/accel/Accel.cpp:185]   --->   Operation 402 'select' 'select_ln185' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 403 [1/1] (1.62ns)   --->   "store i2 %select_ln185, i2* %line_buffer_m_V_addr_10, align 1" [cpp/accel/Accel.cpp:185]   --->   Operation 403 'store' <Predicate = true> <Delay = 1.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 480> <RAM>
ST_23 : Operation 404 [1/1] (0.00ns)   --->   "br label %conv_word.exit" [cpp/accel/Accel.cpp:155]   --->   Operation 404 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12ns, clock uncertainty: 1.5ns.

 <State 1>: 2.84ns
The critical path consists of the following:
	wire read on port 'log_width_V' [14]  (0 ns)
	'add' operation ('add_ln117', cpp/accel/Accel.cpp:117) [25]  (1.16 ns)
	'shl' operation ('val', cpp/accel/Accel.cpp:117) [27]  (1.67 ns)

 <State 2>: 6.12ns
The critical path consists of the following:
	'phi' operation ('bank.V') with incoming values : ('bank.V', cpp/accel/Accel.cpp:124) [35]  (0 ns)
	'xor' operation ('xor_ln68', cpp/accel/Accel.cpp:125) [41]  (0.616 ns)
	'add' operation ('s_idx.V', cpp/accel/Accel.cpp:125) [43]  (1.34 ns)
	'add' operation ('add_ln138', cpp/accel/Accel.cpp:138) [61]  (1.36 ns)
	'add' operation ('add_ln138_1', cpp/accel/Accel.cpp:138) [65]  (1.4 ns)
	'add' operation ('add_ln141', cpp/accel/Accel.cpp:141) [68]  (1.4 ns)

 <State 3>: 2.87ns
The critical path consists of the following:
	'phi' operation ('cc.V') with incoming values : ('cc.V', cpp/accel/Accel.cpp:136) [73]  (0 ns)
	'add' operation ('add_ln138_2', cpp/accel/Accel.cpp:138) [80]  (1.4 ns)
	'getelementptr' operation ('word_buffer_m_V_addr', cpp/accel/Accel.cpp:138) [82]  (0 ns)
	'load' operation ('word_buffer_m_V_load', cpp/accel/Accel.cpp:138) on array 'word_buffer_m_V' [86]  (1.47 ns)

 <State 4>: 3.71ns
The critical path consists of the following:
	'load' operation ('word_buffer_m_V_load', cpp/accel/Accel.cpp:138) on array 'word_buffer_m_V' [86]  (1.47 ns)
	'select' operation ('select_ln879', cpp/accel/Accel.cpp:119) [87]  (0.62 ns)
	'store' operation ('store_ln138', cpp/accel/Accel.cpp:138) of variable 'select_ln879', cpp/accel/Accel.cpp:119 on array 'line_buffer_m_V' [88]  (1.63 ns)

 <State 5>: 3.71ns
The critical path consists of the following:
	'load' operation ('word_buffer_m_V_load_1', cpp/accel/Accel.cpp:140) on array 'word_buffer_m_V' [94]  (1.47 ns)
	'select' operation ('select_ln140', cpp/accel/Accel.cpp:140) [96]  (0.62 ns)
	'store' operation ('store_ln140', cpp/accel/Accel.cpp:140) of variable 'select_ln140', cpp/accel/Accel.cpp:140 on array 'line_buffer_m_V' [97]  (1.63 ns)

 <State 6>: 2.87ns
The critical path consists of the following:
	'phi' operation ('cc.V') with incoming values : ('cc.V', cpp/accel/Accel.cpp:128) [120]  (0 ns)
	'add' operation ('add_ln180_6', cpp/accel/Accel.cpp:130) [127]  (1.4 ns)
	'getelementptr' operation ('old_word_buffer_m_V_2', cpp/accel/Accel.cpp:130) [129]  (0 ns)
	'load' operation ('old_word_buffer_m_V_3', cpp/accel/Accel.cpp:130) on array 'old_word_buffer_m_V' [133]  (1.47 ns)

 <State 7>: 3.09ns
The critical path consists of the following:
	'load' operation ('old_word_buffer_m_V_3', cpp/accel/Accel.cpp:130) on array 'old_word_buffer_m_V' [133]  (1.47 ns)
	'store' operation ('store_ln130', cpp/accel/Accel.cpp:130) of variable 'old_word_buffer_m_V_3', cpp/accel/Accel.cpp:130 on array 'line_buffer_m_V' [134]  (1.63 ns)

 <State 8>: 3.71ns
The critical path consists of the following:
	'load' operation ('old_word_buffer_m_V_4', cpp/accel/Accel.cpp:132) on array 'old_word_buffer_m_V' [140]  (1.47 ns)
	'select' operation ('select_ln132', cpp/accel/Accel.cpp:132) [141]  (0.62 ns)
	'store' operation ('store_ln132', cpp/accel/Accel.cpp:132) of variable 'select_ln132', cpp/accel/Accel.cpp:132 on array 'line_buffer_m_V' [142]  (1.63 ns)

 <State 9>: 1.63ns
The critical path consists of the following:
	'phi' operation ('storemerge', cpp/accel/Accel.cpp:141) with incoming values : ('select_ln141', cpp/accel/Accel.cpp:141) ('select_ln133', cpp/accel/Accel.cpp:133) [149]  (0 ns)
	'store' operation ('store_ln133', cpp/accel/Accel.cpp:133) of variable 'storemerge', cpp/accel/Accel.cpp:141 on array 'line_buffer_m_V' [150]  (1.63 ns)

 <State 10>: 2.73ns
The critical path consists of the following:
	'phi' operation ('bank.V') with incoming values : ('bank.V', cpp/accel/Accel.cpp:92->cpp/accel/Accel.cpp:151) [155]  (0 ns)
	'add' operation ('add_ln74', cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) [164]  (1.34 ns)
	'sub' operation ('sub_ln74', cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) [168]  (1.39 ns)

 <State 11>: 1.36ns
The critical path consists of the following:
	'phi' operation ('cc.V') with incoming values : ('cc.V', cpp/accel/Accel.cpp:93->cpp/accel/Accel.cpp:151) [171]  (0 ns)
	'add' operation ('ret.V', cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) [178]  (1.36 ns)

 <State 12>: 3.86ns
The critical path consists of the following:
	'phi' operation ('kr.V') with incoming values : ('kr.V', cpp/accel/Accel.cpp:71->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) [185]  (0 ns)
	'sub' operation ('ret.V', cpp/accel/Accel.cpp:75->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) [199]  (1.16 ns)
	'add' operation ('add_ln215', cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) [201]  (1.34 ns)
	'sub' operation ('sub_ln215_1', cpp/accel/Accel.cpp:76->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) [203]  (1.36 ns)

 <State 13>: 4.36ns
The critical path consists of the following:
	'phi' operation ('kc.V') with incoming values : ('kc.V', cpp/accel/Accel.cpp:72->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) [207]  (0 ns)
	'add' operation ('ret.V', cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) [214]  (1.32 ns)
	'add' operation ('add_ln74_3', cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) [216]  (1.42 ns)
	'getelementptr' operation ('line_buffer_m_V_addr_7', cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) [218]  (0 ns)
	'load' operation ('data.V', cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) on array 'line_buffer_m_V' [219]  (1.63 ns)

 <State 14>: 2.96ns
The critical path consists of the following:
	'load' operation ('data.V', cpp/accel/Accel.cpp:74->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) on array 'line_buffer_m_V' [219]  (1.63 ns)
	'add' operation ('sum.V', cpp/accel/Accel.cpp:77->cpp/accel/Accel.cpp:95->cpp/accel/Accel.cpp:151) [233]  (1.34 ns)

 <State 15>: 6.86ns
The critical path consists of the following:
	'phi' operation ('bank.V') with incoming values : ('bank.V', cpp/accel/Accel.cpp:155) [245]  (0 ns)
	'sub' operation ('ret.V', cpp/accel/Accel.cpp:158) [252]  (1.34 ns)
	'add' operation ('ret.V', cpp/accel/Accel.cpp:171) [323]  (1.36 ns)
	'add' operation ('add_ln171', cpp/accel/Accel.cpp:171) [325]  (1.36 ns)
	'add' operation ('add_ln171_1', cpp/accel/Accel.cpp:171) [330]  (1.4 ns)
	'add' operation ('add_ln174', cpp/accel/Accel.cpp:174) [333]  (1.4 ns)

 <State 16>: 2.87ns
The critical path consists of the following:
	'phi' operation ('cc.V') with incoming values : ('cc.V', cpp/accel/Accel.cpp:161) [294]  (0 ns)
	'add' operation ('add_ln180_16', cpp/accel/Accel.cpp:163) [301]  (1.4 ns)
	'getelementptr' operation ('word_buffer_m_V_addr_1', cpp/accel/Accel.cpp:163) [303]  (0 ns)
	'load' operation ('word_buffer_m_V_load_2', cpp/accel/Accel.cpp:163) on array 'word_buffer_m_V' [307]  (1.47 ns)

 <State 17>: 3.09ns
The critical path consists of the following:
	'load' operation ('word_buffer_m_V_load_2', cpp/accel/Accel.cpp:163) on array 'word_buffer_m_V' [307]  (1.47 ns)
	'store' operation ('store_ln163', cpp/accel/Accel.cpp:163) of variable 'word_buffer_m_V_load_2', cpp/accel/Accel.cpp:163 on array 'line_buffer_m_V' [308]  (1.63 ns)

 <State 18>: 4.77ns
The critical path consists of the following:
	'load' operation ('word_buffer_m_V_load_5', cpp/accel/Accel.cpp:166) on array 'word_buffer_m_V' [319]  (1.47 ns)
	'select' operation ('select_ln166', cpp/accel/Accel.cpp:166) [320]  (0.62 ns)
	multiplexor before 'phi' operation ('storemerge1', cpp/accel/Accel.cpp:174) with incoming values : ('select_ln166', cpp/accel/Accel.cpp:166) ('select_ln174', cpp/accel/Accel.cpp:174) [370]  (1.06 ns)
	'phi' operation ('storemerge1', cpp/accel/Accel.cpp:174) with incoming values : ('select_ln166', cpp/accel/Accel.cpp:166) ('select_ln174', cpp/accel/Accel.cpp:174) [370]  (0 ns)
	'store' operation ('store_ln166', cpp/accel/Accel.cpp:166) of variable 'storemerge1', cpp/accel/Accel.cpp:174 on array 'line_buffer_m_V' [371]  (1.63 ns)

 <State 19>: 2.87ns
The critical path consists of the following:
	'phi' operation ('cc.V') with incoming values : ('cc.V', cpp/accel/Accel.cpp:169) [338]  (0 ns)
	'add' operation ('add_ln171_2', cpp/accel/Accel.cpp:171) [345]  (1.4 ns)
	'getelementptr' operation ('old_word_buffer_m_V_8', cpp/accel/Accel.cpp:171) [347]  (0 ns)
	'load' operation ('old_word_buffer_m_V_9', cpp/accel/Accel.cpp:171) on array 'old_word_buffer_m_V' [351]  (1.47 ns)

 <State 20>: 3.71ns
The critical path consists of the following:
	'load' operation ('old_word_buffer_m_V_9', cpp/accel/Accel.cpp:171) on array 'old_word_buffer_m_V' [351]  (1.47 ns)
	'select' operation ('select_ln879_2', cpp/accel/Accel.cpp:118) [352]  (0.62 ns)
	'store' operation ('store_ln171', cpp/accel/Accel.cpp:171) of variable 'select_ln879_2', cpp/accel/Accel.cpp:118 on array 'line_buffer_m_V' [353]  (1.63 ns)

 <State 21>: 2.87ns
The critical path consists of the following:
	'phi' operation ('cc.V') with incoming values : ('cc.V', cpp/accel/Accel.cpp:179) [374]  (0 ns)
	'add' operation ('add_ln180_19', cpp/accel/Accel.cpp:181) [381]  (1.4 ns)
	'getelementptr' operation ('word_buffer_m_V_addr_6', cpp/accel/Accel.cpp:181) [383]  (0 ns)
	'load' operation ('word_buffer_m_V_load_6', cpp/accel/Accel.cpp:181) on array 'word_buffer_m_V' [387]  (1.47 ns)

 <State 22>: 3.09ns
The critical path consists of the following:
	'load' operation ('word_buffer_m_V_load_6', cpp/accel/Accel.cpp:181) on array 'word_buffer_m_V' [387]  (1.47 ns)
	'store' operation ('store_ln181', cpp/accel/Accel.cpp:181) of variable 'word_buffer_m_V_load_6', cpp/accel/Accel.cpp:181 on array 'line_buffer_m_V' [388]  (1.63 ns)

 <State 23>: 3.71ns
The critical path consists of the following:
	'load' operation ('word_buffer_m_V_load_7', cpp/accel/Accel.cpp:184) on array 'word_buffer_m_V' [394]  (1.47 ns)
	'select' operation ('select_ln184', cpp/accel/Accel.cpp:184) [395]  (0.62 ns)
	'store' operation ('store_ln184', cpp/accel/Accel.cpp:184) of variable 'select_ln184', cpp/accel/Accel.cpp:184 on array 'line_buffer_m_V' [396]  (1.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
