0.4
2016.2
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Add_Subt.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Barrel_shifter.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator_Equal.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator_Less.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparators.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/FSM_Add_Subtract.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Full_Adder_PG_1b.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Greater_Comparator.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/LZD.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/MultiplexTxT.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Multiplexer_AC.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Mux_3x1.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Mux_Array.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Oper_Start_In.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Priority_Codec_32.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Priority_Codec_64.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/RegisterAdd.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Rotate_Mux_Array.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Round_Sgf_Dec.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Tenth_Phase.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/add_sub_carry_out.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/exp_operation.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/sgn_result.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/shift_mux.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/xor_tri.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Adder_Round.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Barrel_Shifter_M.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Deco_Round_Mult.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Exp_operation_m.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/FPU_Multiplication_Function.v,1473130682,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/FSM_Mult_Function.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/First_Phase_M.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/OR_Module.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/RegisterMult.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Round_decoder_M.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Sgf_Multiplication.v,1473120019,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/XOR_M.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Zero_InfMult_Unit.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/multiplier.v,1472107194,verilog,,,,,,,,,,,
C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v,1469763616,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sim_1/imports/new/Testbench_Sgf_multiplication.v,1472368441,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sim_1/new/LZD_testbench.v,1472187503,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sim_1/new/mult_c_testbench.v,1472369765,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sim_1/new/testbench_RKOA.v,1473130353,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/FPU_Multiplication_Function_v2.v,1473129134,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA.v,1472680823,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA_2.v,1472680825,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA_FPGA.v,1473111694,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA_c.v,1472685743,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA_c_v2.v,1472780227,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA_c_v3.v,1473199084,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/RecursiveKOA.v,1473199166,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/multiplier_combinational.v,1472375807,verilog,,,,,,,,,,,
C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/pipelined_multiplier.v,1473116265,verilog,,,,,,,,,,,
