// Seed: 79208789
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    output tri  id_2,
    input  tri1 id_3
);
  wire id_5;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    output wor   id_2
);
  wire id_4 = id_1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_2 (
    output tri0 id_0,
    output tri0 id_1,
    output logic id_2,
    input wand id_3,
    input tri1 id_4,
    output logic id_5,
    output wand id_6,
    input supply0 id_7
    , id_20,
    input tri1 id_8,
    input wor id_9,
    input tri id_10,
    input wire id_11,
    input uwire id_12,
    input wand id_13,
    output tri0 id_14,
    input tri0 id_15,
    input tri0 id_16,
    input wand id_17,
    input tri id_18
);
  always @(-1'b0 or posedge -1)
    if (!1)
      fork
        id_2 <= -1;
        id_2 = !-1;
      join
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_6 = ~-1'b0 ? 1 : 1;
  always @(negedge id_10) id_5 <= id_13;
endmodule
