{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650027084408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650027084415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 20:51:24 2022 " "Processing started: Fri Apr 15 20:51:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650027084415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027084415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off auipc -c auipc " "Command: quartus_map --read_settings_files=on --write_settings_files=off auipc -c auipc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027084415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650027085909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650027085910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/pc_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc_tb " "Found entity 1: openmips_min_sopc_tb" {  } { { "openmips_min_sopc_tb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips_min_sopc_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips_min_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc " "Found entity 1: openmips_min_sopc" {  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips_min_sopc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openmips.v 1 1 " "Found 1 design units, including 1 entities, in source file openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Found entity 1: openmips" {  } { { "openmips.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/inst_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096340 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(28) " "Verilog HDL information at div.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/div.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650027096346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.v 0 0 " "Found 0 design units, including 0 entities, in source file defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/data_ram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650027096363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openmips_min_sopc " "Elaborating entity \"openmips_min_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650027096489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openmips openmips:openmips0 " "Elaborating entity \"openmips\" for hierarchy \"openmips:openmips0\"" {  } { { "openmips_min_sopc.v" "openmips0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips_min_sopc.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openmips:openmips0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openmips:openmips0\|pc_reg:pc_reg0\"" {  } { { "openmips.v" "pc_reg0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openmips:openmips0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openmips:openmips0\|if_id:if_id0\"" {  } { { "openmips.v" "if_id0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openmips:openmips0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openmips:openmips0\|id:id0\"" {  } { { "openmips.v" "id0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instvalid id.v(53) " "Verilog HDL or VHDL warning at id.v(53): object \"instvalid\" assigned a value but never read" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650027096539 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(400) " "Verilog HDL Case Statement warning at id.v(400): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 400 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650027096539 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(489) " "Verilog HDL Case Statement warning at id.v(489): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 489 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650027096539 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(556) " "Verilog HDL Case Statement warning at id.v(556): incomplete case statement has no default case item" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 556 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650027096539 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_o id.v(655) " "Verilog HDL Always Construct warning at id.v(655): inferring latch(es) for variable \"reg1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650027096539 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_o id.v(681) " "Verilog HDL Always Construct warning at id.v(681): inferring latch(es) for variable \"reg2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650027096539 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[0\] id.v(681) " "Inferred latch for \"reg2_o\[0\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096539 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[1\] id.v(681) " "Inferred latch for \"reg2_o\[1\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096539 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[2\] id.v(681) " "Inferred latch for \"reg2_o\[2\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096539 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[3\] id.v(681) " "Inferred latch for \"reg2_o\[3\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096539 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[4\] id.v(681) " "Inferred latch for \"reg2_o\[4\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096539 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[5\] id.v(681) " "Inferred latch for \"reg2_o\[5\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096539 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[6\] id.v(681) " "Inferred latch for \"reg2_o\[6\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[7\] id.v(681) " "Inferred latch for \"reg2_o\[7\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[8\] id.v(681) " "Inferred latch for \"reg2_o\[8\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[9\] id.v(681) " "Inferred latch for \"reg2_o\[9\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[10\] id.v(681) " "Inferred latch for \"reg2_o\[10\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[11\] id.v(681) " "Inferred latch for \"reg2_o\[11\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[12\] id.v(681) " "Inferred latch for \"reg2_o\[12\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[13\] id.v(681) " "Inferred latch for \"reg2_o\[13\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[14\] id.v(681) " "Inferred latch for \"reg2_o\[14\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[15\] id.v(681) " "Inferred latch for \"reg2_o\[15\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[16\] id.v(681) " "Inferred latch for \"reg2_o\[16\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[17\] id.v(681) " "Inferred latch for \"reg2_o\[17\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[18\] id.v(681) " "Inferred latch for \"reg2_o\[18\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[19\] id.v(681) " "Inferred latch for \"reg2_o\[19\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[20\] id.v(681) " "Inferred latch for \"reg2_o\[20\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[21\] id.v(681) " "Inferred latch for \"reg2_o\[21\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[22\] id.v(681) " "Inferred latch for \"reg2_o\[22\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[23\] id.v(681) " "Inferred latch for \"reg2_o\[23\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[24\] id.v(681) " "Inferred latch for \"reg2_o\[24\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[25\] id.v(681) " "Inferred latch for \"reg2_o\[25\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[26\] id.v(681) " "Inferred latch for \"reg2_o\[26\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[27\] id.v(681) " "Inferred latch for \"reg2_o\[27\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[28\] id.v(681) " "Inferred latch for \"reg2_o\[28\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[29\] id.v(681) " "Inferred latch for \"reg2_o\[29\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[30\] id.v(681) " "Inferred latch for \"reg2_o\[30\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[31\] id.v(681) " "Inferred latch for \"reg2_o\[31\]\" at id.v(681)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 681 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[0\] id.v(655) " "Inferred latch for \"reg1_o\[0\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[1\] id.v(655) " "Inferred latch for \"reg1_o\[1\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[2\] id.v(655) " "Inferred latch for \"reg1_o\[2\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[3\] id.v(655) " "Inferred latch for \"reg1_o\[3\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[4\] id.v(655) " "Inferred latch for \"reg1_o\[4\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[5\] id.v(655) " "Inferred latch for \"reg1_o\[5\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[6\] id.v(655) " "Inferred latch for \"reg1_o\[6\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[7\] id.v(655) " "Inferred latch for \"reg1_o\[7\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[8\] id.v(655) " "Inferred latch for \"reg1_o\[8\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[9\] id.v(655) " "Inferred latch for \"reg1_o\[9\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[10\] id.v(655) " "Inferred latch for \"reg1_o\[10\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[11\] id.v(655) " "Inferred latch for \"reg1_o\[11\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[12\] id.v(655) " "Inferred latch for \"reg1_o\[12\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[13\] id.v(655) " "Inferred latch for \"reg1_o\[13\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[14\] id.v(655) " "Inferred latch for \"reg1_o\[14\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[15\] id.v(655) " "Inferred latch for \"reg1_o\[15\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[16\] id.v(655) " "Inferred latch for \"reg1_o\[16\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[17\] id.v(655) " "Inferred latch for \"reg1_o\[17\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096540 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[18\] id.v(655) " "Inferred latch for \"reg1_o\[18\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[19\] id.v(655) " "Inferred latch for \"reg1_o\[19\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[20\] id.v(655) " "Inferred latch for \"reg1_o\[20\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[21\] id.v(655) " "Inferred latch for \"reg1_o\[21\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[22\] id.v(655) " "Inferred latch for \"reg1_o\[22\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[23\] id.v(655) " "Inferred latch for \"reg1_o\[23\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[24\] id.v(655) " "Inferred latch for \"reg1_o\[24\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[25\] id.v(655) " "Inferred latch for \"reg1_o\[25\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[26\] id.v(655) " "Inferred latch for \"reg1_o\[26\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[27\] id.v(655) " "Inferred latch for \"reg1_o\[27\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[28\] id.v(655) " "Inferred latch for \"reg1_o\[28\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[29\] id.v(655) " "Inferred latch for \"reg1_o\[29\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[30\] id.v(655) " "Inferred latch for \"reg1_o\[30\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[31\] id.v(655) " "Inferred latch for \"reg1_o\[31\]\" at id.v(655)" {  } { { "id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id.v" 655 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096541 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openmips:openmips0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openmips:openmips0\|regfile:regfile1\"" {  } { { "openmips.v" "regfile1" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openmips:openmips0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openmips:openmips0\|id_ex:id_ex0\"" {  } { { "openmips.v" "id_ex0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openmips:openmips0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openmips:openmips0\|ex:ex0\"" {  } { { "openmips.v" "ex0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096548 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg1_i_not ex.v(44) " "Verilog HDL or VHDL warning at ex.v(44): object \"reg1_i_not\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ov_sum ex.v(46) " "Verilog HDL or VHDL warning at ex.v(46): object \"ov_sum\" assigned a value but never read" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "logicout ex.v(89) " "Verilog HDL Always Construct warning at ex.v(89): inferring latch(es) for variable \"logicout\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "arithmeticres ex.v(89) " "Verilog HDL Always Construct warning at ex.v(89): inferring latch(es) for variable \"arithmeticres\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(233) " "Verilog HDL Case Statement warning at ex.v(233): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 233 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ex.v(243) " "Verilog HDL Case Statement warning at ex.v(243): incomplete case statement has no default case item" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 243 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wdata_o ex.v(220) " "Verilog HDL Always Construct warning at ex.v(220): inferring latch(es) for variable \"wdata_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[0\] ex.v(220) " "Inferred latch for \"wdata_o\[0\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[1\] ex.v(220) " "Inferred latch for \"wdata_o\[1\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[2\] ex.v(220) " "Inferred latch for \"wdata_o\[2\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[3\] ex.v(220) " "Inferred latch for \"wdata_o\[3\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[4\] ex.v(220) " "Inferred latch for \"wdata_o\[4\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[5\] ex.v(220) " "Inferred latch for \"wdata_o\[5\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[6\] ex.v(220) " "Inferred latch for \"wdata_o\[6\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[7\] ex.v(220) " "Inferred latch for \"wdata_o\[7\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[8\] ex.v(220) " "Inferred latch for \"wdata_o\[8\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[9\] ex.v(220) " "Inferred latch for \"wdata_o\[9\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[10\] ex.v(220) " "Inferred latch for \"wdata_o\[10\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[11\] ex.v(220) " "Inferred latch for \"wdata_o\[11\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[12\] ex.v(220) " "Inferred latch for \"wdata_o\[12\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[13\] ex.v(220) " "Inferred latch for \"wdata_o\[13\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096552 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[14\] ex.v(220) " "Inferred latch for \"wdata_o\[14\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[15\] ex.v(220) " "Inferred latch for \"wdata_o\[15\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[16\] ex.v(220) " "Inferred latch for \"wdata_o\[16\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[17\] ex.v(220) " "Inferred latch for \"wdata_o\[17\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[18\] ex.v(220) " "Inferred latch for \"wdata_o\[18\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[19\] ex.v(220) " "Inferred latch for \"wdata_o\[19\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[20\] ex.v(220) " "Inferred latch for \"wdata_o\[20\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[21\] ex.v(220) " "Inferred latch for \"wdata_o\[21\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[22\] ex.v(220) " "Inferred latch for \"wdata_o\[22\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[23\] ex.v(220) " "Inferred latch for \"wdata_o\[23\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[24\] ex.v(220) " "Inferred latch for \"wdata_o\[24\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[25\] ex.v(220) " "Inferred latch for \"wdata_o\[25\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[26\] ex.v(220) " "Inferred latch for \"wdata_o\[26\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[27\] ex.v(220) " "Inferred latch for \"wdata_o\[27\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[28\] ex.v(220) " "Inferred latch for \"wdata_o\[28\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[29\] ex.v(220) " "Inferred latch for \"wdata_o\[29\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[30\] ex.v(220) " "Inferred latch for \"wdata_o\[30\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_o\[31\] ex.v(220) " "Inferred latch for \"wdata_o\[31\]\" at ex.v(220)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[0\] ex.v(89) " "Inferred latch for \"arithmeticres\[0\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[1\] ex.v(89) " "Inferred latch for \"arithmeticres\[1\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[2\] ex.v(89) " "Inferred latch for \"arithmeticres\[2\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[3\] ex.v(89) " "Inferred latch for \"arithmeticres\[3\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[4\] ex.v(89) " "Inferred latch for \"arithmeticres\[4\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[5\] ex.v(89) " "Inferred latch for \"arithmeticres\[5\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[6\] ex.v(89) " "Inferred latch for \"arithmeticres\[6\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[7\] ex.v(89) " "Inferred latch for \"arithmeticres\[7\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[8\] ex.v(89) " "Inferred latch for \"arithmeticres\[8\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[9\] ex.v(89) " "Inferred latch for \"arithmeticres\[9\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[10\] ex.v(89) " "Inferred latch for \"arithmeticres\[10\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[11\] ex.v(89) " "Inferred latch for \"arithmeticres\[11\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[12\] ex.v(89) " "Inferred latch for \"arithmeticres\[12\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[13\] ex.v(89) " "Inferred latch for \"arithmeticres\[13\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[14\] ex.v(89) " "Inferred latch for \"arithmeticres\[14\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[15\] ex.v(89) " "Inferred latch for \"arithmeticres\[15\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[16\] ex.v(89) " "Inferred latch for \"arithmeticres\[16\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[17\] ex.v(89) " "Inferred latch for \"arithmeticres\[17\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[18\] ex.v(89) " "Inferred latch for \"arithmeticres\[18\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[19\] ex.v(89) " "Inferred latch for \"arithmeticres\[19\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[20\] ex.v(89) " "Inferred latch for \"arithmeticres\[20\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[21\] ex.v(89) " "Inferred latch for \"arithmeticres\[21\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[22\] ex.v(89) " "Inferred latch for \"arithmeticres\[22\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[23\] ex.v(89) " "Inferred latch for \"arithmeticres\[23\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[24\] ex.v(89) " "Inferred latch for \"arithmeticres\[24\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[25\] ex.v(89) " "Inferred latch for \"arithmeticres\[25\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096553 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[26\] ex.v(89) " "Inferred latch for \"arithmeticres\[26\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[27\] ex.v(89) " "Inferred latch for \"arithmeticres\[27\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[28\] ex.v(89) " "Inferred latch for \"arithmeticres\[28\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[29\] ex.v(89) " "Inferred latch for \"arithmeticres\[29\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[30\] ex.v(89) " "Inferred latch for \"arithmeticres\[30\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithmeticres\[31\] ex.v(89) " "Inferred latch for \"arithmeticres\[31\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[0\] ex.v(89) " "Inferred latch for \"logicout\[0\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[1\] ex.v(89) " "Inferred latch for \"logicout\[1\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[2\] ex.v(89) " "Inferred latch for \"logicout\[2\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[3\] ex.v(89) " "Inferred latch for \"logicout\[3\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[4\] ex.v(89) " "Inferred latch for \"logicout\[4\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[5\] ex.v(89) " "Inferred latch for \"logicout\[5\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[6\] ex.v(89) " "Inferred latch for \"logicout\[6\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[7\] ex.v(89) " "Inferred latch for \"logicout\[7\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[8\] ex.v(89) " "Inferred latch for \"logicout\[8\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[9\] ex.v(89) " "Inferred latch for \"logicout\[9\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[10\] ex.v(89) " "Inferred latch for \"logicout\[10\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[11\] ex.v(89) " "Inferred latch for \"logicout\[11\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[12\] ex.v(89) " "Inferred latch for \"logicout\[12\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[13\] ex.v(89) " "Inferred latch for \"logicout\[13\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[14\] ex.v(89) " "Inferred latch for \"logicout\[14\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[15\] ex.v(89) " "Inferred latch for \"logicout\[15\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[16\] ex.v(89) " "Inferred latch for \"logicout\[16\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[17\] ex.v(89) " "Inferred latch for \"logicout\[17\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[18\] ex.v(89) " "Inferred latch for \"logicout\[18\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[19\] ex.v(89) " "Inferred latch for \"logicout\[19\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[20\] ex.v(89) " "Inferred latch for \"logicout\[20\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[21\] ex.v(89) " "Inferred latch for \"logicout\[21\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[22\] ex.v(89) " "Inferred latch for \"logicout\[22\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[23\] ex.v(89) " "Inferred latch for \"logicout\[23\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[24\] ex.v(89) " "Inferred latch for \"logicout\[24\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[25\] ex.v(89) " "Inferred latch for \"logicout\[25\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[26\] ex.v(89) " "Inferred latch for \"logicout\[26\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[27\] ex.v(89) " "Inferred latch for \"logicout\[27\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[28\] ex.v(89) " "Inferred latch for \"logicout\[28\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[29\] ex.v(89) " "Inferred latch for \"logicout\[29\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[30\] ex.v(89) " "Inferred latch for \"logicout\[30\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "logicout\[31\] ex.v(89) " "Inferred latch for \"logicout\[31\]\" at ex.v(89)" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096554 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openmips:openmips0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openmips:openmips0\|ex_mem:ex_mem0\"" {  } { { "openmips.v" "ex_mem0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openmips:openmips0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openmips:openmips0\|mem:mem0\"" {  } { { "openmips.v" "mem0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero32 mem.v(31) " "Verilog HDL or VHDL warning at mem.v(31): object \"zero32\" assigned a value but never read" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mem.v(57) " "Verilog HDL Case Statement warning at mem.v(57): incomplete case statement has no default case item" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 57 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_o mem.v(39) " "Verilog HDL Always Construct warning at mem.v(39): inferring latch(es) for variable \"mem_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[0\] mem.v(39) " "Inferred latch for \"mem_data_o\[0\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[1\] mem.v(39) " "Inferred latch for \"mem_data_o\[1\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[2\] mem.v(39) " "Inferred latch for \"mem_data_o\[2\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[3\] mem.v(39) " "Inferred latch for \"mem_data_o\[3\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[4\] mem.v(39) " "Inferred latch for \"mem_data_o\[4\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[5\] mem.v(39) " "Inferred latch for \"mem_data_o\[5\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[6\] mem.v(39) " "Inferred latch for \"mem_data_o\[6\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[7\] mem.v(39) " "Inferred latch for \"mem_data_o\[7\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[8\] mem.v(39) " "Inferred latch for \"mem_data_o\[8\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[9\] mem.v(39) " "Inferred latch for \"mem_data_o\[9\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[10\] mem.v(39) " "Inferred latch for \"mem_data_o\[10\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[11\] mem.v(39) " "Inferred latch for \"mem_data_o\[11\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096561 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[12\] mem.v(39) " "Inferred latch for \"mem_data_o\[12\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[13\] mem.v(39) " "Inferred latch for \"mem_data_o\[13\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[14\] mem.v(39) " "Inferred latch for \"mem_data_o\[14\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[15\] mem.v(39) " "Inferred latch for \"mem_data_o\[15\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[16\] mem.v(39) " "Inferred latch for \"mem_data_o\[16\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[17\] mem.v(39) " "Inferred latch for \"mem_data_o\[17\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[18\] mem.v(39) " "Inferred latch for \"mem_data_o\[18\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[19\] mem.v(39) " "Inferred latch for \"mem_data_o\[19\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[20\] mem.v(39) " "Inferred latch for \"mem_data_o\[20\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[21\] mem.v(39) " "Inferred latch for \"mem_data_o\[21\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[22\] mem.v(39) " "Inferred latch for \"mem_data_o\[22\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[23\] mem.v(39) " "Inferred latch for \"mem_data_o\[23\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[24\] mem.v(39) " "Inferred latch for \"mem_data_o\[24\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[25\] mem.v(39) " "Inferred latch for \"mem_data_o\[25\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[26\] mem.v(39) " "Inferred latch for \"mem_data_o\[26\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[27\] mem.v(39) " "Inferred latch for \"mem_data_o\[27\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[28\] mem.v(39) " "Inferred latch for \"mem_data_o\[28\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[29\] mem.v(39) " "Inferred latch for \"mem_data_o\[29\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[30\] mem.v(39) " "Inferred latch for \"mem_data_o\[30\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[31\] mem.v(39) " "Inferred latch for \"mem_data_o\[31\]\" at mem.v(39)" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027096562 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openmips:openmips0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openmips:openmips0\|mem_wb:mem_wb0\"" {  } { { "openmips.v" "mem_wb0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openmips:openmips0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openmips:openmips0\|ctrl:ctrl0\"" {  } { { "openmips.v" "ctrl0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openmips:openmips0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openmips:openmips0\|div:div0\"" {  } { { "openmips.v" "div0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 div.v(73) " "Verilog HDL assignment warning at div.v(73): truncated value with size 32 to match size of target (6)" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/div.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650027096570 "|openmips_min_sopc|openmips:openmips0|div:div0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:inst_rom0 " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:inst_rom0\"" {  } { { "openmips_min_sopc.v" "inst_rom0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips_min_sopc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027096571 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1 0 131070 inst_rom.v(16) " "Verilog HDL warning at inst_rom.v(16): number of words (1) in memory file does not match the number of elements in the address range \[0:131070\]" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/inst_rom.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1650027097870 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 inst_rom.v(14) " "Net \"inst_mem.data_a\" at inst_rom.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/inst_rom.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650027977734 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 inst_rom.v(14) " "Net \"inst_mem.waddr_a\" at inst_rom.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/inst_rom.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650027977734 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 inst_rom.v(14) " "Net \"inst_mem.we_a\" at inst_rom.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/inst_rom.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650027977745 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:data_ram0 " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:data_ram0\"" {  } { { "openmips_min_sopc.v" "data_ram0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/openmips_min_sopc.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027977982 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:data_ram0\|data_mem3 " "RAM logic \"data_ram:data_ram0\|data_mem3\" is uninferred due to asynchronous read logic" {  } { { "data_ram.v" "data_mem3" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/data_ram.v" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1650027979392 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:data_ram0\|data_mem2 " "RAM logic \"data_ram:data_ram0\|data_mem2\" is uninferred due to asynchronous read logic" {  } { { "data_ram.v" "data_mem2" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/data_ram.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1650027979392 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:data_ram0\|data_mem1 " "RAM logic \"data_ram:data_ram0\|data_mem1\" is uninferred due to asynchronous read logic" {  } { { "data_ram.v" "data_mem1" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/data_ram.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1650027979392 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:data_ram0\|data_mem0 " "RAM logic \"data_ram:data_ram0\|data_mem0\" is uninferred due to asynchronous read logic" {  } { { "data_ram.v" "data_mem0" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/data_ram.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1650027979392 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "openmips:openmips0\|regfile:regfile1\|regs " "RAM logic \"openmips:openmips0\|regfile:regfile1\|regs\" is uninferred due to asynchronous read logic" {  } { { "regfile.v" "regs" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/regfile.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1650027979392 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1650027979392 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 131071 D:/Github/OpenRSIC-V/rsic/7_auipc/db/auipc.ram0_inst_rom_ca4a952.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (131071) in the Memory Initialization File \"D:/Github/OpenRSIC-V/rsic/7_auipc/db/auipc.ram0_inst_rom_ca4a952.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1650027980458 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Github/OpenRSIC-V/rsic/7_auipc/db/auipc.ram0_inst_rom_ca4a952.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Github/OpenRSIC-V/rsic/7_auipc/db/auipc.ram0_inst_rom_ca4a952.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1650027982443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "openmips:openmips0\|mem:mem0\|mem_data_o\[0\] " "LATCH primitive \"openmips:openmips0\|mem:mem0\|mem_data_o\[0\]\" is permanently disabled" {  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/mem.v" 39 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1650027983767 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[0\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984028 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[1\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984028 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[2\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984028 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[3\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984028 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[4\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984028 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[5\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984028 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[6\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984028 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[7\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984028 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[8\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984028 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[9\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984028 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[10\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[11\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[12\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[13\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[14\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[15\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[16\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[17\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[18\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[19\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[20\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[21\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[22\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984029 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[23\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984030 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[24\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984030 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[25\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984030 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[26\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984030 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[27\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984030 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[28\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984030 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[29\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984030 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[30\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984030 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|wdata_o\[31\] " "Latch openmips:openmips0\|ex:ex0\|wdata_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_alusel\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984030 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[0\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984030 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[0\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984030 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[1\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984030 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[1\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984031 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[2\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984031 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[2\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984031 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[3\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984031 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[3\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984031 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[4\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984031 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[4\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984031 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[5\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984031 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[5\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984031 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[6\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984031 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[6\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984031 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[7\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[7\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[8\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[8\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[9\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[9\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[10\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[10\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[11\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[11\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[12\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[12\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[13\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[13\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[14\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984032 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[14\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984033 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[15\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984033 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[15\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984033 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[16\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984033 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[16\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984033 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[17\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984033 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[17\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984033 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[18\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984033 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[18\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984033 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[19\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984033 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[19\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984033 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984033 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[20\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984034 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[20\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984034 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[21\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984034 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[21\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984034 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[22\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984034 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[22\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984034 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[23\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984034 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[23\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984034 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[24\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984034 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[24\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984034 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[25\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984035 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[25\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984035 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[26\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984035 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[26\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984035 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[27\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984035 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[27\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984035 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[28\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984035 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[28\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984035 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[29\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984035 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[29\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984035 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[30\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984036 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[30\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984036 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|logicout\[31\] " "Latch openmips:openmips0\|ex:ex0\|logicout\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984036 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984036 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "openmips:openmips0\|ex:ex0\|arithmeticres\[31\] " "Latch openmips:openmips0\|ex:ex0\|arithmeticres\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\] " "Ports D and ENA on the latch are fed by the same signal openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[2\]" {  } { { "id_ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/id_ex.v" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650027984036 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650027984036 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[0\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[0\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[1\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[1\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[2\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[2\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[3\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[3\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[4\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[4\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[5\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[5\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[6\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[6\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[7\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[7\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[8\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[8\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[9\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[9\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984040 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[10\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[10\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[11\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[11\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[12\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[12\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[13\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[13\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[14\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[14\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[15\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[15\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[16\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[16\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[17\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[17\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[18\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[18\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[19\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[19\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[20\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[20\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[21\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[21\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[22\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[22\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984041 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[23\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[23\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[24\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[24\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[25\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[25\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[26\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[26\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[27\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[27\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[28\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[28\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[29\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[29\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[30\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[30\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984042 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "openmips:openmips0\|ex:ex0\|wdata_o\[31\] " "LATCH primitive \"openmips:openmips0\|ex:ex0\|wdata_o\[31\]\" is permanently enabled" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/7_auipc/ex.v" 220 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650027984042 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650027984182 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "97 " "97 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650027984651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/rsic/7_auipc/output_files/auipc.map.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/rsic/7_auipc/output_files/auipc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027984714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650027984828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650027984828 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650027984884 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650027984884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "224 " "Implemented 224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650027984884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650027984884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 249 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 249 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5369 " "Peak virtual memory: 5369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650027984934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 21:06:24 2022 " "Processing ended: Fri Apr 15 21:06:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650027984934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:15:00 " "Elapsed time: 00:15:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650027984934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:13 " "Total CPU time (on all processors): 00:15:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650027984934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650027984934 ""}
