Classic Timing Analyzer report for ProjetoSD
Tue Oct 23 20:25:48 2018
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                        ;
+------------------------------+-------+---------------+-------------+------------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From             ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------------+-----------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.018 ns   ; Vetor1Somador[1] ; SaidaSomador[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;                  ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------+
; tpd                                                                              ;
+-------+-------------------+-----------------+------------------+-----------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From             ; To              ;
+-------+-------------------+-----------------+------------------+-----------------+
; N/A   ; None              ; 11.018 ns       ; Vetor1Somador[1] ; SaidaSomador[3] ;
; N/A   ; None              ; 10.872 ns       ; Vetor1Somador[1] ; SaidaSomador[2] ;
; N/A   ; None              ; 10.202 ns       ; Vetor2Somador[1] ; SaidaSomador[3] ;
; N/A   ; None              ; 10.056 ns       ; Vetor2Somador[1] ; SaidaSomador[2] ;
; N/A   ; None              ; 9.881 ns        ; Vetor1Somador[0] ; SaidaSomador[3] ;
; N/A   ; None              ; 9.881 ns        ; Vetor2Somador[3] ; SaidaSomador[3] ;
; N/A   ; None              ; 9.853 ns        ; Vetor2Somador[2] ; SaidaSomador[3] ;
; N/A   ; None              ; 9.851 ns        ; Vetor2Somador[0] ; SaidaSomador[3] ;
; N/A   ; None              ; 9.735 ns        ; Vetor1Somador[0] ; SaidaSomador[2] ;
; N/A   ; None              ; 9.705 ns        ; Vetor2Somador[0] ; SaidaSomador[2] ;
; N/A   ; None              ; 9.657 ns        ; Vetor1Somador[1] ; SaidaSomador[1] ;
; N/A   ; None              ; 9.609 ns        ; Vetor1Somador[3] ; SaidaSomador[3] ;
; N/A   ; None              ; 9.548 ns        ; Vetor1Somador[2] ; SaidaSomador[3] ;
; N/A   ; None              ; 9.539 ns        ; Vetor2Somador[2] ; SaidaSomador[2] ;
; N/A   ; None              ; 9.402 ns        ; Vetor1Somador[2] ; SaidaSomador[2] ;
; N/A   ; None              ; 9.268 ns        ; Vetor1Somador[0] ; SaidaSomador[0] ;
; N/A   ; None              ; 9.238 ns        ; Vetor2Somador[0] ; SaidaSomador[0] ;
; N/A   ; None              ; 8.973 ns        ; Vetor2Somador[1] ; SaidaSomador[1] ;
; N/A   ; None              ; 8.653 ns        ; Vetor1Somador[1] ; Overflow        ;
; N/A   ; None              ; 8.621 ns        ; Vetor2Somador[0] ; SaidaSomador[1] ;
; N/A   ; None              ; 8.618 ns        ; Vetor1Somador[0] ; SaidaSomador[1] ;
; N/A   ; None              ; 8.260 ns        ; Vetor2Somador[3] ; Overflow        ;
; N/A   ; None              ; 8.040 ns        ; Vetor2Somador[2] ; Overflow        ;
; N/A   ; None              ; 7.837 ns        ; Vetor2Somador[1] ; Overflow        ;
; N/A   ; None              ; 7.584 ns        ; Vetor1Somador[3] ; Overflow        ;
; N/A   ; None              ; 7.516 ns        ; Vetor1Somador[0] ; Overflow        ;
; N/A   ; None              ; 7.486 ns        ; Vetor2Somador[0] ; Overflow        ;
; N/A   ; None              ; 7.433 ns        ; Vetor1Somador[2] ; Overflow        ;
+-------+-------------------+-----------------+------------------+-----------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Oct 23 20:25:48 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSD -c ProjetoSD --timing_analysis_only
Info: Longest tpd from source pin "Vetor1Somador[1]" to destination pin "SaidaSomador[3]" is 11.018 ns
    Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_F15; Fanout = 2; PIN Node = 'Vetor1Somador[1]'
    Info: 2: + IC(4.809 ns) + CELL(0.346 ns) = 5.972 ns; Loc. = LCCOMB_X3_Y1_N16; Fanout = 3; COMB Node = 'FullAdder:inst5|inst13~0'
    Info: 3: + IC(0.269 ns) + CELL(0.366 ns) = 6.607 ns; Loc. = LCCOMB_X3_Y1_N10; Fanout = 1; COMB Node = 'FullAdder:inst|inst4~0'
    Info: 4: + IC(2.267 ns) + CELL(2.144 ns) = 11.018 ns; Loc. = PIN_W4; Fanout = 0; PIN Node = 'SaidaSomador[3]'
    Info: Total cell delay = 3.673 ns ( 33.34 % )
    Info: Total interconnect delay = 7.345 ns ( 66.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 212 megabytes
    Info: Processing ended: Tue Oct 23 20:25:49 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


