read_verilog -defer -DSTOP_COND=0 ./core/*
hierarchy -top core_top -check

# Add these debug commands
show core_top
dump

# Then continue with your original commands
proc
pmuxtree
opt -purge

mux_probes "" ""
port_mux_probes ""
port_fuzz_inputs "" clk_i,rst_i
meta_reset ""
opt_clean
write_verilog -simple-lhs -sv aquila.sv