
project_domotica.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000292  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000026  00800060  00000292  00000326  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000005  00800086  00800086  0000034c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000034c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000037c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000108  00000000  00000000  000003bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000e1c  00000000  00000000  000004c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008bc  00000000  00000000  000012e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000006ee  00000000  00000000  00001b9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000254  00000000  00000000  0000228c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000054c  00000000  00000000  000024e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000006a7  00000000  00000000  00002a2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000f0  00000000  00000000  000030d3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	14 c0       	rjmp	.+40     	; 0x2a <__ctors_end>
   2:	53 c0       	rjmp	.+166    	; 0xaa <__vector_1>
   4:	5c c0       	rjmp	.+184    	; 0xbe <__vector_2>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	12 c1       	rjmp	.+548    	; 0x234 <__vector_7>
  10:	e2 c0       	rjmp	.+452    	; 0x1d6 <__vector_8>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	23 c0       	rjmp	.+70     	; 0x5e <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>
  26:	1a c0       	rjmp	.+52     	; 0x5c <__bad_interrupt>
  28:	19 c0       	rjmp	.+50     	; 0x5c <__bad_interrupt>

0000002a <__ctors_end>:
  2a:	11 24       	eor	r1, r1
  2c:	1f be       	out	0x3f, r1	; 63
  2e:	cf ed       	ldi	r28, 0xDF	; 223
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	e2 e9       	ldi	r30, 0x92	; 146
  3a:	f2 e0       	ldi	r31, 0x02	; 2
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	a6 38       	cpi	r26, 0x86	; 134
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_L__+0x1>

00000048 <__do_clear_bss>:
  48:	20 e0       	ldi	r18, 0x00	; 0
  4a:	a6 e8       	ldi	r26, 0x86	; 134
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	ab 38       	cpi	r26, 0x8B	; 139
  54:	b2 07       	cpc	r27, r18
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	3c d0       	rcall	.+120    	; 0xd2 <main>
  5a:	19 c1       	rjmp	.+562    	; 0x28e <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <__vector_11>:
 void init_external_interrupt1_gpio(void){
	 MCUCR |= (1 << ISC10);				//The rising edge of INT1 generates an interrupt request
	 MCUCR |= (1 << ISC11);
	 
	 GIMSK |= (1 << INT1);				//enable external interrupt 1 in general interrupt mask register
	 SREG |= (1 << SREG_I);				//enable interrupts I in global status register
  5e:	1f 92       	push	r1
  60:	0f 92       	push	r0
  62:	0f b6       	in	r0, 0x3f	; 63
  64:	0f 92       	push	r0
  66:	11 24       	eor	r1, r1
  68:	8f 93       	push	r24
  6a:	9f 93       	push	r25
  6c:	cf 93       	push	r28
  6e:	df 93       	push	r29
  70:	1f 92       	push	r1
  72:	cd b7       	in	r28, 0x3d	; 61
  74:	dd 27       	eor	r29, r29
  76:	96 b3       	in	r25, 0x16	; 22
  78:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <__data_end>
  7c:	89 27       	eor	r24, r25
  7e:	89 83       	std	Y+1, r24	; 0x01
  80:	86 b3       	in	r24, 0x16	; 22
  82:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__data_end>
  86:	89 81       	ldd	r24, Y+1	; 0x01
  88:	89 81       	ldd	r24, Y+1	; 0x01
  8a:	89 81       	ldd	r24, Y+1	; 0x01
  8c:	89 81       	ldd	r24, Y+1	; 0x01
  8e:	89 81       	ldd	r24, Y+1	; 0x01
  90:	89 81       	ldd	r24, Y+1	; 0x01
  92:	89 81       	ldd	r24, Y+1	; 0x01
  94:	89 81       	ldd	r24, Y+1	; 0x01
  96:	0f 90       	pop	r0
  98:	df 91       	pop	r29
  9a:	cf 91       	pop	r28
  9c:	9f 91       	pop	r25
  9e:	8f 91       	pop	r24
  a0:	0f 90       	pop	r0
  a2:	0f be       	out	0x3f, r0	; 63
  a4:	0f 90       	pop	r0
  a6:	1f 90       	pop	r1
  a8:	18 95       	reti

000000aa <__vector_1>:
  aa:	1f 92       	push	r1
  ac:	0f 92       	push	r0
  ae:	0f b6       	in	r0, 0x3f	; 63
  b0:	0f 92       	push	r0
  b2:	11 24       	eor	r1, r1
  b4:	0f 90       	pop	r0
  b6:	0f be       	out	0x3f, r0	; 63
  b8:	0f 90       	pop	r0
  ba:	1f 90       	pop	r1
  bc:	18 95       	reti

000000be <__vector_2>:
 }
 
 ISR(INT1_vect){						//External interrupt1 service routine
  be:	1f 92       	push	r1
  c0:	0f 92       	push	r0
  c2:	0f b6       	in	r0, 0x3f	; 63
  c4:	0f 92       	push	r0
  c6:	11 24       	eor	r1, r1
	  
  c8:	0f 90       	pop	r0
  ca:	0f be       	out	0x3f, r0	; 63
  cc:	0f 90       	pop	r0
  ce:	1f 90       	pop	r1
  d0:	18 95       	reti

000000d2 <main>:
{
	
	uint8_t i = 0;
	uint16_t c = 0;

	DDRD |= (1 << LED_BIT);
  d2:	8d 9a       	sbi	0x11, 5	; 17
  d4:	85 e0       	ldi	r24, 0x05	; 5
	
	for (i = 0; i < 5; i++) {
		PORTD |= (1 << LED_BIT);
  d6:	95 9a       	sbi	0x12, 5	; 18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  d8:	e3 ed       	ldi	r30, 0xD3	; 211
  da:	f0 e3       	ldi	r31, 0x30	; 48
  dc:	31 97       	sbiw	r30, 0x01	; 1
  de:	f1 f7       	brne	.-4      	; 0xdc <main+0xa>
  e0:	00 c0       	rjmp	.+0      	; 0xe2 <__stack+0x3>
  e2:	00 00       	nop
		_delay_ms(50);
		PORTD &= ~(1 << LED_BIT);
  e4:	95 98       	cbi	0x12, 5	; 18
  e6:	e3 ed       	ldi	r30, 0xD3	; 211
  e8:	f0 e3       	ldi	r31, 0x30	; 48
  ea:	31 97       	sbiw	r30, 0x01	; 1
  ec:	f1 f7       	brne	.-4      	; 0xea <__stack+0xb>
  ee:	00 c0       	rjmp	.+0      	; 0xf0 <__stack+0x11>
  f0:	00 00       	nop
  f2:	81 50       	subi	r24, 0x01	; 1
	uint8_t i = 0;
	uint16_t c = 0;

	DDRD |= (1 << LED_BIT);
	
	for (i = 0; i < 5; i++) {
  f4:	81 f7       	brne	.-32     	; 0xd6 <main+0x4>
		_delay_ms(50);
		PORTD &= ~(1 << LED_BIT);
		_delay_ms(50);
	}

	init_uart();
  f6:	1a d0       	rcall	.+52     	; 0x12c <init_uart>

	sei();
  f8:	78 94       	sei

	while (1) {

		c = uart_getc();
  fa:	20 d0       	rcall	.+64     	; 0x13c <uart_getc>
		if (c == UART_NO_DATA) {
  fc:	81 15       	cp	r24, r1
  fe:	91 40       	sbci	r25, 0x01	; 1
 100:	19 f4       	brne	.+6      	; 0x108 <__stack+0x29>
			uart_putc('A');
 102:	81 e4       	ldi	r24, 0x41	; 65
 104:	3d d0       	rcall	.+122    	; 0x180 <uart_putc>
 106:	03 c0       	rjmp	.+6      	; 0x10e <__stack+0x2f>
		}
		else {
			uart_puts("hallo");
 108:	80 e8       	ldi	r24, 0x80	; 128
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	56 d0       	rcall	.+172    	; 0x1ba <uart_puts>
		}

		PORTD |= (1 << LED_BIT);
 10e:	95 9a       	sbi	0x12, 5	; 18
 110:	8f e4       	ldi	r24, 0x4F	; 79
 112:	93 ec       	ldi	r25, 0xC3	; 195
 114:	01 97       	sbiw	r24, 0x01	; 1
 116:	f1 f7       	brne	.-4      	; 0x114 <__stack+0x35>
 118:	00 c0       	rjmp	.+0      	; 0x11a <__stack+0x3b>
 11a:	00 00       	nop
		_delay_ms(200);
		PORTD &= ~(1 << LED_BIT);
 11c:	95 98       	cbi	0x12, 5	; 18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 11e:	e7 ec       	ldi	r30, 0xC7	; 199
 120:	f0 e0       	ldi	r31, 0x00	; 0
 122:	31 97       	sbiw	r30, 0x01	; 1
 124:	f1 f7       	brne	.-4      	; 0x122 <__stack+0x43>
 126:	00 c0       	rjmp	.+0      	; 0x128 <__stack+0x49>
 128:	00 00       	nop
 12a:	e7 cf       	rjmp	.-50     	; 0xfa <__stack+0x1b>

0000012c <init_uart>:
 */
void uart_puts_P(const char *s) {
  while (pgm_read_byte(s) != 0x00) {
    uart_putc(pgm_read_byte(s++));
  }
}
 12c:	12 b8       	out	0x02, r1	; 2
 12e:	85 e0       	ldi	r24, 0x05	; 5
 130:	89 b9       	out	0x09, r24	; 9
 132:	88 e9       	ldi	r24, 0x98	; 152
 134:	8a b9       	out	0x0a, r24	; 10
 136:	86 e2       	ldi	r24, 0x26	; 38
 138:	83 b9       	out	0x03, r24	; 3
 13a:	08 95       	ret

0000013c <uart_getc>:
 13c:	90 91 8a 00 	lds	r25, 0x008A	; 0x80008a <rx_head>
 140:	80 91 89 00 	lds	r24, 0x0089	; 0x800089 <rx_tail>
 144:	98 17       	cp	r25, r24
 146:	c9 f0       	breq	.+50     	; 0x17a <uart_getc+0x3e>
 148:	20 91 89 00 	lds	r18, 0x0089	; 0x800089 <rx_tail>
 14c:	30 e0       	ldi	r19, 0x00	; 0
 14e:	2f 5f       	subi	r18, 0xFF	; 255
 150:	3f 4f       	sbci	r19, 0xFF	; 255
 152:	2f 70       	andi	r18, 0x0F	; 15
 154:	30 78       	andi	r19, 0x80	; 128
 156:	33 23       	and	r19, r19
 158:	34 f4       	brge	.+12     	; 0x166 <uart_getc+0x2a>
 15a:	21 50       	subi	r18, 0x01	; 1
 15c:	31 09       	sbc	r19, r1
 15e:	20 6f       	ori	r18, 0xF0	; 240
 160:	3f 6f       	ori	r19, 0xFF	; 255
 162:	2f 5f       	subi	r18, 0xFF	; 255
 164:	3f 4f       	sbci	r19, 0xFF	; 255
 166:	e0 91 89 00 	lds	r30, 0x0089	; 0x800089 <rx_tail>
 16a:	f0 e0       	ldi	r31, 0x00	; 0
 16c:	e0 59       	subi	r30, 0x90	; 144
 16e:	ff 4f       	sbci	r31, 0xFF	; 255
 170:	80 81       	ld	r24, Z
 172:	20 93 89 00 	sts	0x0089, r18	; 0x800089 <rx_tail>
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	08 95       	ret
 17a:	80 e0       	ldi	r24, 0x00	; 0
 17c:	91 e0       	ldi	r25, 0x01	; 1
 17e:	08 95       	ret

00000180 <uart_putc>:
 180:	20 91 88 00 	lds	r18, 0x0088	; 0x800088 <tx_head>
 184:	30 e0       	ldi	r19, 0x00	; 0
 186:	2f 5f       	subi	r18, 0xFF	; 255
 188:	3f 4f       	sbci	r19, 0xFF	; 255
 18a:	2f 70       	andi	r18, 0x0F	; 15
 18c:	30 78       	andi	r19, 0x80	; 128
 18e:	33 23       	and	r19, r19
 190:	34 f4       	brge	.+12     	; 0x19e <uart_putc+0x1e>
 192:	21 50       	subi	r18, 0x01	; 1
 194:	31 09       	sbc	r19, r1
 196:	20 6f       	ori	r18, 0xF0	; 240
 198:	3f 6f       	ori	r19, 0xFF	; 255
 19a:	2f 5f       	subi	r18, 0xFF	; 255
 19c:	3f 4f       	sbci	r19, 0xFF	; 255
 19e:	90 91 87 00 	lds	r25, 0x0087	; 0x800087 <tx_tail>
 1a2:	29 17       	cp	r18, r25
 1a4:	e1 f3       	breq	.-8      	; 0x19e <uart_putc+0x1e>
 1a6:	e0 91 88 00 	lds	r30, 0x0088	; 0x800088 <tx_head>
 1aa:	f0 e0       	ldi	r31, 0x00	; 0
 1ac:	e0 5a       	subi	r30, 0xA0	; 160
 1ae:	ff 4f       	sbci	r31, 0xFF	; 255
 1b0:	80 83       	st	Z, r24
 1b2:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <tx_head>
 1b6:	55 9a       	sbi	0x0a, 5	; 10
 1b8:	08 95       	ret

000001ba <uart_puts>:
 1ba:	cf 93       	push	r28
 1bc:	df 93       	push	r29
 1be:	ec 01       	movw	r28, r24
 1c0:	88 81       	ld	r24, Y
 1c2:	88 23       	and	r24, r24
 1c4:	29 f0       	breq	.+10     	; 0x1d0 <uart_puts+0x16>
 1c6:	21 96       	adiw	r28, 0x01	; 1
 1c8:	db df       	rcall	.-74     	; 0x180 <uart_putc>
 1ca:	89 91       	ld	r24, Y+
 1cc:	81 11       	cpse	r24, r1
 1ce:	fc cf       	rjmp	.-8      	; 0x1c8 <uart_puts+0xe>
 1d0:	df 91       	pop	r29
 1d2:	cf 91       	pop	r28
 1d4:	08 95       	ret

000001d6 <__vector_8>:
/*
 * ISR User Data Regiser Empty
 * Send a char out of buffer via UART. If sending is complete, the 
 * interrupt gets disabled.
 */
ISR(USART_UDRE_vect) {
 1d6:	1f 92       	push	r1
 1d8:	0f 92       	push	r0
 1da:	0f b6       	in	r0, 0x3f	; 63
 1dc:	0f 92       	push	r0
 1de:	11 24       	eor	r1, r1
 1e0:	8f 93       	push	r24
 1e2:	9f 93       	push	r25
 1e4:	ef 93       	push	r30
 1e6:	ff 93       	push	r31
  uint8_t tmp_tail = 0;
  if (tx_head != tx_tail) {
 1e8:	90 91 88 00 	lds	r25, 0x0088	; 0x800088 <tx_head>
 1ec:	80 91 87 00 	lds	r24, 0x0087	; 0x800087 <tx_tail>
 1f0:	98 17       	cp	r25, r24
 1f2:	b1 f0       	breq	.+44     	; 0x220 <__vector_8+0x4a>
    tmp_tail = (tx_tail + 1) % BUFFER_SIZE;
 1f4:	80 91 87 00 	lds	r24, 0x0087	; 0x800087 <tx_tail>
 1f8:	90 e0       	ldi	r25, 0x00	; 0
 1fa:	01 96       	adiw	r24, 0x01	; 1
 1fc:	8f 70       	andi	r24, 0x0F	; 15
 1fe:	90 78       	andi	r25, 0x80	; 128
 200:	99 23       	and	r25, r25
 202:	24 f4       	brge	.+8      	; 0x20c <__vector_8+0x36>
 204:	01 97       	sbiw	r24, 0x01	; 1
 206:	80 6f       	ori	r24, 0xF0	; 240
 208:	9f 6f       	ori	r25, 0xFF	; 255
 20a:	01 96       	adiw	r24, 0x01	; 1
    UDR = tx_buffer[tx_tail];
 20c:	e0 91 87 00 	lds	r30, 0x0087	; 0x800087 <tx_tail>
 210:	f0 e0       	ldi	r31, 0x00	; 0
 212:	e0 5a       	subi	r30, 0xA0	; 160
 214:	ff 4f       	sbci	r31, 0xFF	; 255
 216:	90 81       	ld	r25, Z
 218:	9c b9       	out	0x0c, r25	; 12
    tx_tail = tmp_tail;
 21a:	80 93 87 00 	sts	0x0087, r24	; 0x800087 <tx_tail>
 21e:	01 c0       	rjmp	.+2      	; 0x222 <__vector_8+0x4c>
  }
  else {
    // disable this interrupt if nothing more to send
    UCSRB &= ~(1 << UDRIE);
 220:	55 98       	cbi	0x0a, 5	; 10
  }
}
 222:	ff 91       	pop	r31
 224:	ef 91       	pop	r30
 226:	9f 91       	pop	r25
 228:	8f 91       	pop	r24
 22a:	0f 90       	pop	r0
 22c:	0f be       	out	0x3f, r0	; 63
 22e:	0f 90       	pop	r0
 230:	1f 90       	pop	r1
 232:	18 95       	reti

00000234 <__vector_7>:

/*
 * ISR RX complete
 * Receives a char from UART and stores it in ring buffer.
 */
ISR(USART_RX_vect) {
 234:	1f 92       	push	r1
 236:	0f 92       	push	r0
 238:	0f b6       	in	r0, 0x3f	; 63
 23a:	0f 92       	push	r0
 23c:	11 24       	eor	r1, r1
 23e:	2f 93       	push	r18
 240:	8f 93       	push	r24
 242:	9f 93       	push	r25
 244:	ef 93       	push	r30
 246:	ff 93       	push	r31
  uint8_t tmp_head = 0;
  tmp_head = (rx_head + 1) % BUFFER_SIZE;
 248:	80 91 8a 00 	lds	r24, 0x008A	; 0x80008a <rx_head>
 24c:	90 e0       	ldi	r25, 0x00	; 0
 24e:	01 96       	adiw	r24, 0x01	; 1
 250:	8f 70       	andi	r24, 0x0F	; 15
 252:	90 78       	andi	r25, 0x80	; 128
 254:	99 23       	and	r25, r25
 256:	24 f4       	brge	.+8      	; 0x260 <__vector_7+0x2c>
 258:	01 97       	sbiw	r24, 0x01	; 1
 25a:	80 6f       	ori	r24, 0xF0	; 240
 25c:	9f 6f       	ori	r25, 0xFF	; 255
 25e:	01 96       	adiw	r24, 0x01	; 1
  if (tmp_head == rx_tail) {
 260:	20 91 89 00 	lds	r18, 0x0089	; 0x800089 <rx_tail>
 264:	28 17       	cp	r18, r24
 266:	49 f0       	breq	.+18     	; 0x27a <__vector_7+0x46>
    // buffer overflow error!
  }
  else{

		rx_buffer[rx_head] = UDR;
 268:	e0 91 8a 00 	lds	r30, 0x008A	; 0x80008a <rx_head>
 26c:	f0 e0       	ldi	r31, 0x00	; 0
 26e:	9c b1       	in	r25, 0x0c	; 12
 270:	e0 59       	subi	r30, 0x90	; 144
 272:	ff 4f       	sbci	r31, 0xFF	; 255
 274:	90 83       	st	Z, r25
		rx_head = tmp_head;    
 276:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <rx_head>

  }
}
 27a:	ff 91       	pop	r31
 27c:	ef 91       	pop	r30
 27e:	9f 91       	pop	r25
 280:	8f 91       	pop	r24
 282:	2f 91       	pop	r18
 284:	0f 90       	pop	r0
 286:	0f be       	out	0x3f, r0	; 63
 288:	0f 90       	pop	r0
 28a:	1f 90       	pop	r1
 28c:	18 95       	reti

0000028e <_exit>:
 28e:	f8 94       	cli

00000290 <__stop_program>:
 290:	ff cf       	rjmp	.-2      	; 0x290 <__stop_program>
