
===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _535_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.11    0.05    6.05 v wb_rst_i (in)
     2    0.01                           wb_rst_i (net)
                  0.11    0.00    6.05 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.35    0.43    6.48 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net33 (net)
                  0.35    0.00    6.48 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.86    0.96    7.44 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.07                           _249_ (net)
                  0.86    0.00    7.44 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.51    0.84    8.28 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    20    0.08                           _252_ (net)
                  0.51    0.00    8.28 v _460_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.23    0.93    9.21 ^ _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.05                           _029_ (net)
                  1.23    0.00    9.22 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.22   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.35   30.87 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    18    0.07                           clknet_2_0__leaf_wb_clk_i (net)
                  0.18    0.00   30.87 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.62   clock uncertainty
                          0.00   30.62   clock reconvergence pessimism
                          0.24   30.86   library recovery time
                                 30.86   data required time
-----------------------------------------------------------------------------
                                 30.86   data required time
                                 -9.22   data arrival time
-----------------------------------------------------------------------------
                                 21.65   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.26    0.13    0.13 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00    0.13 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.44    0.57 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00    0.58 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.18    0.39    0.96 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.06                           clknet_2_1__leaf_wb_clk_i (net)
                  0.18    0.00    0.96 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.12    2.55    3.52 ^ _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           net43 (net)
                  2.12    0.01    3.52 ^ _256_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  1.25    1.10    4.62 v _256_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     6    0.04                           _105_ (net)
                  1.25    0.00    4.63 v _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                  0.62    1.48    6.10 v _260_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     8    0.06                           _109_ (net)
                  0.62    0.00    6.10 v _261_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                  2.47    1.74    7.85 ^ _261_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
    10    0.07                           _110_ (net)
                  2.47    0.00    7.85 ^ _262_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                  1.58    1.67    9.52 ^ _262_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     6    0.06                           _111_ (net)
                  1.58    0.00    9.53 ^ _265_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                  0.30    0.65   10.18 ^ _265_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01                           _114_ (net)
                  0.30    0.00   10.18 ^ _266_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                  0.58    0.35   10.53 v _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     2    0.01                           _115_ (net)
                  0.58    0.00   10.53 v _268_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  3.74    2.51   13.04 ^ _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     2    0.05                           _058_ (net)
                  3.74    0.00   13.05 ^ _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 13.05   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.26    0.12   30.12 ^ wb_clk_i (in)
     2    0.04                           wb_clk_i (net)
                  0.26    0.00   30.12 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.24    0.40   30.52 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.11                           clknet_0_wb_clk_i (net)
                  0.24    0.00   30.52 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.15    0.33   30.85 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    12    0.04                           clknet_2_2__leaf_wb_clk_i (net)
                  0.15    0.00   30.85 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.60   clock uncertainty
                          0.05   30.66   clock reconvergence pessimism
                         -0.70   29.96   library setup time
                                 29.96   data required time
-----------------------------------------------------------------------------
                                 29.96   data required time
                                -13.05   data arrival time
-----------------------------------------------------------------------------
                                 16.91   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
