// Seed: 241498652
module module_0 (
    output uwire id_0,
    input  wor   id_1
);
endmodule
module module_1 (
    input  tri id_0,
    output wor id_1,
    input  tri id_2
);
  wire id_4;
  assign id_4 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
  logic id_5;
  ;
endmodule
module module_2 (
    output wand id_0,
    input uwire id_1,
    input wire id_2,
    output tri1 id_3,
    inout supply1 id_4,
    output wire id_5,
    output tri0 id_6
);
  logic id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
