{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575565892687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575565892688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 18:11:32 2019 " "Processing started: Thu Dec  5 18:11:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575565892688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565892688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGC4 -c FPGC4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGC4 -c FPGC4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565892688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575565892932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575565892933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGC4.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGC4.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGC4 " "Found entity 1: FPGC4" {  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565902341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565902341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPItoSDRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file SPItoSDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPItoSDRAM " "Found entity 1: SPItoSDRAM" {  } { { "SPItoSDRAM.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPItoSDRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565902342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565902342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file MemoryUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryUnit " "Found entity 1: MemoryUnit" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565902343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565902343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(22) " "Verilog HDL warning at SPIreader.v(22): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565902343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(23) " "Verilog HDL warning at SPIreader.v(23): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565902343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(24) " "Verilog HDL warning at SPIreader.v(24): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565902343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(25) " "Verilog HDL warning at SPIreader.v(25): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565902343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(27) " "Verilog HDL warning at SPIreader.v(27): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565902343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(28) " "Verilog HDL warning at SPIreader.v(28): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565902343 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(29) " "Verilog HDL warning at SPIreader.v(29): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565902344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPIreader.v(30) " "Verilog HDL warning at SPIreader.v(30): extended using \"x\" or \"z\"" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1575565902344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPIreader.v 1 1 " "Found 1 design units, including 1 entities, in source file SPIreader.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIreader " "Found entity 1: SPIreader" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565902344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565902344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAMcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file SDRAMcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMcontroller " "Found entity 1: SDRAMcontroller" {  } { { "SDRAMcontroller.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SDRAMcontroller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565902345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565902345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/ROM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565902346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565902346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockDivider.v 1 1 " "Found 1 design units, including 1 entities, in source file ClockDivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/ClockDivider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565902346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565902346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file VRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "VRAM.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/VRAM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565902347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565902347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/VGA.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565902347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565902347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ResetStabilizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ResetStabilizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ResetStabilizer " "Found entity 1: ResetStabilizer" {  } { { "ResetStabilizer.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/ResetStabilizer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565902348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565902348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSX.v 1 1 " "Found 1 design units, including 1 entities, in source file FSX.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSX " "Found entity 1: FSX" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565902349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565902349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGC4 " "Elaborating entity \"FPGC4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575565902422 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 FPGC4.v(238) " "Verilog HDL assignment warning at FPGC4.v(238): truncated value with size 32 to match size of target (27)" {  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902426 "|FPGC4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetStabilizer ResetStabilizer:resStabilizer " "Elaborating entity \"ResetStabilizer\" for hierarchy \"ResetStabilizer:resStabilizer\"" {  } { { "FPGC4.v" "resStabilizer" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565902428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM VRAM:vram32 " "Elaborating entity \"VRAM\" for hierarchy \"VRAM:vram32\"" {  } { { "FPGC4.v" "vram32" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565902430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM VRAM:vram8 " "Elaborating entity \"VRAM\" for hierarchy \"VRAM:vram8\"" {  } { { "FPGC4.v" "vram8" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565902496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSX FSX:fsx " "Elaborating entity \"FSX\" for hierarchy \"FSX:fsx\"" {  } { { "FPGC4.v" "fsx" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565902668 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "currentTile FSX.v(187) " "Verilog HDL or VHDL warning at FSX.v(187): object \"currentTile\" assigned a value but never read" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575565902749 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "currentVtilePixel FSX.v(195) " "Verilog HDL or VHDL warning at FSX.v(195): object \"currentVtilePixel\" assigned a value but never read" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575565902749 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tileClock FSX.v(196) " "Verilog HDL or VHDL warning at FSX.v(196): object \"tileClock\" assigned a value but never read" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575565902749 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FSX.v(98) " "Verilog HDL assignment warning at FSX.v(98): truncated value with size 32 to match size of target (12)" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902749 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FSX.v(208) " "Verilog HDL assignment warning at FSX.v(208): truncated value with size 32 to match size of target (9)" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902749 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FSX.v(211) " "Verilog HDL assignment warning at FSX.v(211): truncated value with size 32 to match size of target (9)" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902749 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 FSX.v(214) " "Verilog HDL assignment warning at FSX.v(214): truncated value with size 9 to match size of target (6)" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902749 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 FSX.v(215) " "Verilog HDL assignment warning at FSX.v(215): truncated value with size 9 to match size of target (6)" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902749 "|FPGC4|FSX:fsx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FSX.v(228) " "Verilog HDL assignment warning at FSX.v(228): truncated value with size 32 to match size of target (12)" {  } { { "FSX.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902749 "|FPGC4|FSX:fsx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA FSX:fsx\|VGA:displayGen " "Elaborating entity \"VGA\" for hierarchy \"FSX:fsx\|VGA:displayGen\"" {  } { { "FSX.v" "displayGen" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FSX.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565902751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA.v(94) " "Verilog HDL assignment warning at VGA.v(94): truncated value with size 32 to match size of target (12)" {  } { { "VGA.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/VGA.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902752 "|FPGC4|FSX:fsx|VGA:displayGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA.v(96) " "Verilog HDL assignment warning at VGA.v(96): truncated value with size 32 to match size of target (12)" {  } { { "VGA.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/VGA.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902752 "|FPGC4|FSX:fsx|VGA:displayGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA.v(112) " "Verilog HDL assignment warning at VGA.v(112): truncated value with size 32 to match size of target (12)" {  } { { "VGA.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/VGA.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902752 "|FPGC4|FSX:fsx|VGA:displayGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA.v(115) " "Verilog HDL assignment warning at VGA.v(115): truncated value with size 32 to match size of target (12)" {  } { { "VGA.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/VGA.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902752 "|FPGC4|FSX:fsx|VGA:displayGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom\"" {  } { { "FPGC4.v" "rom" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565902755 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ROM.v(11) " "Net \"rom.data_a\" at ROM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/ROM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575565902755 "|FPGC4|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ROM.v(11) " "Net \"rom.waddr_a\" at ROM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/ROM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575565902755 "|FPGC4|ROM:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ROM.v(11) " "Net \"rom.we_a\" at ROM.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/ROM.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575565902755 "|FPGC4|ROM:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryUnit MemoryUnit:mu " "Elaborating entity \"MemoryUnit\" for hierarchy \"MemoryUnit:mu\"" {  } { { "FPGC4.v" "mu" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565902756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 24 MemoryUnit.v(125) " "Verilog HDL assignment warning at MemoryUnit.v(125): truncated value with size 27 to match size of target (24)" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902758 "|FPGC4|MemoryUnit:mu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 24 MemoryUnit.v(130) " "Verilog HDL assignment warning at MemoryUnit.v(130): truncated value with size 27 to match size of target (24)" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902758 "|FPGC4|MemoryUnit:mu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 12 MemoryUnit.v(134) " "Verilog HDL assignment warning at MemoryUnit.v(134): truncated value with size 27 to match size of target (12)" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902758 "|FPGC4|MemoryUnit:mu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 12 MemoryUnit.v(138) " "Verilog HDL assignment warning at MemoryUnit.v(138): truncated value with size 27 to match size of target (12)" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902758 "|FPGC4|MemoryUnit:mu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MemoryUnit.v(139) " "Verilog HDL assignment warning at MemoryUnit.v(139): truncated value with size 32 to match size of target (8)" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902758 "|FPGC4|MemoryUnit:mu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 9 MemoryUnit.v(142) " "Verilog HDL assignment warning at MemoryUnit.v(142): truncated value with size 27 to match size of target (9)" {  } { { "MemoryUnit.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902758 "|FPGC4|MemoryUnit:mu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIreader MemoryUnit:mu\|SPIreader:sreader " "Elaborating entity \"SPIreader\" for hierarchy \"MemoryUnit:mu\|SPIreader:sreader\"" {  } { { "MemoryUnit.v" "sreader" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565902758 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(22) " "Verilog HDL assignment warning at SPIreader.v(22): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902760 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(23) " "Verilog HDL assignment warning at SPIreader.v(23): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902760 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(24) " "Verilog HDL assignment warning at SPIreader.v(24): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902760 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(25) " "Verilog HDL assignment warning at SPIreader.v(25): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902760 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(27) " "Verilog HDL assignment warning at SPIreader.v(27): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902760 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(28) " "Verilog HDL assignment warning at SPIreader.v(28): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902760 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(29) " "Verilog HDL assignment warning at SPIreader.v(29): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902760 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SPIreader.v(30) " "Verilog HDL assignment warning at SPIreader.v(30): truncated value with size 32 to match size of target (1)" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902760 "|FPGC4|MemoryUnit:mu|SPIreader:sreader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMcontroller MemoryUnit:mu\|SDRAMcontroller:sdramcontroller " "Elaborating entity \"SDRAMcontroller\" for hierarchy \"MemoryUnit:mu\|SDRAMcontroller:sdramcontroller\"" {  } { { "MemoryUnit.v" "sdramcontroller" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/MemoryUnit.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565902760 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "refresh SDRAMcontroller.v(113) " "Verilog HDL or VHDL warning at SDRAMcontroller.v(113): object \"refresh\" assigned a value but never read" {  } { { "SDRAMcontroller.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SDRAMcontroller.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575565902763 "|FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SDRAMcontroller.v(148) " "Verilog HDL assignment warning at SDRAMcontroller.v(148): truncated value with size 32 to match size of target (10)" {  } { { "SDRAMcontroller.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SDRAMcontroller.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575565902763 "|FPGC4|MemoryUnit:mu|SDRAMcontroller:sdramcontroller"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VRAM:vram32\|ram_rtl_0 " "Inferred dual-clock RAM node \"VRAM:vram32\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575565908205 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VRAM:vram8\|ram_rtl_0 " "Inferred dual-clock RAM node \"VRAM:vram8\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575565908206 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VRAM:vram32\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VRAM:vram32\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1040 " "Parameter NUMWORDS_A set to 1040" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1040 " "Parameter NUMWORDS_B set to 1040" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGC4.ram0_VRAM_443a6f2d.hdl.mif " "Parameter INIT_FILE set to db/FPGC4.ram0_VRAM_443a6f2d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VRAM:vram8\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VRAM:vram8\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4080 " "Parameter NUMWORDS_A set to 4080" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4080 " "Parameter NUMWORDS_B set to 4080" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGC4.ram0_VRAM_30c70308.hdl.mif " "Parameter INIT_FILE set to db/FPGC4.ram0_VRAM_30c70308.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROM:rom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM:rom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGC4.ram0_ROM_16bd8.hdl.mif " "Parameter INIT_FILE set to db/FPGC4.ram0_ROM_16bd8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575565915101 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575565915101 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575565915101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VRAM:vram32\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VRAM:vram32\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565915198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VRAM:vram32\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VRAM:vram32\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1040 " "Parameter \"NUMWORDS_A\" = \"1040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1040 " "Parameter \"NUMWORDS_B\" = \"1040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGC4.ram0_VRAM_443a6f2d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGC4.ram0_VRAM_443a6f2d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915198 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575565915198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_irq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_irq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_irq1 " "Found entity 1: altsyncram_irq1" {  } { { "db/altsyncram_irq1.tdf" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_irq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565915258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565915258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VRAM:vram8\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"VRAM:vram8\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565915265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VRAM:vram8\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"VRAM:vram8\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4080 " "Parameter \"NUMWORDS_A\" = \"4080\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4080 " "Parameter \"NUMWORDS_B\" = \"4080\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGC4.ram0_VRAM_30c70308.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGC4.ram0_VRAM_30c70308.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575565915265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2mq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2mq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2mq1 " "Found entity 1: altsyncram_2mq1" {  } { { "db/altsyncram_2mq1.tdf" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_2mq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565915313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565915313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:rom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"ROM:rom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565915322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:rom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"ROM:rom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGC4.ram0_ROM_16bd8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGC4.ram0_ROM_16bd8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575565915322 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575565915322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m361 " "Found entity 1: altsyncram_m361" {  } { { "db/altsyncram_m361.tdf" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/db/altsyncram_m361.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575565915368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565915368 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryUnit:mu\|SPIreader:sreader\|io1_in MemoryUnit:mu\|SPIreader:sreader\|b1\[0\] " "Converted the fan-out from the tri-state buffer \"MemoryUnit:mu\|SPIreader:sreader\|io1_in\" to the node \"MemoryUnit:mu\|SPIreader:sreader\|b1\[0\]\" into an OR gate" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575565916166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryUnit:mu\|SPIreader:sreader\|io2_in MemoryUnit:mu\|SPIreader:sreader\|b2\[0\] " "Converted the fan-out from the tri-state buffer \"MemoryUnit:mu\|SPIreader:sreader\|io2_in\" to the node \"MemoryUnit:mu\|SPIreader:sreader\|b2\[0\]\" into an OR gate" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575565916166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryUnit:mu\|SPIreader:sreader\|io3_in MemoryUnit:mu\|SPIreader:sreader\|b3\[0\] " "Converted the fan-out from the tri-state buffer \"MemoryUnit:mu\|SPIreader:sreader\|io3_in\" to the node \"MemoryUnit:mu\|SPIreader:sreader\|b3\[0\]\" into an OR gate" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575565916166 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MemoryUnit:mu\|SPIreader:sreader\|io0_in MemoryUnit:mu\|SPIreader:sreader\|b0\[0\] " "Converted the fan-out from the tri-state buffer \"MemoryUnit:mu\|SPIreader:sreader\|io0_in\" to the node \"MemoryUnit:mu\|SPIreader:sreader\|b0\[0\]\" into an OR gate" {  } { { "SPIreader.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/SPIreader.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1575565916166 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1575565916166 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blk VCC " "Pin \"vga_blk\" is stuck at VCC" {  } { { "FPGC4.v" "" { Text "/home/bart/Documents/FPGA/FPGC4/Quartus/FPGC4.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575565918553 "|FPGC4|vga_blk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575565918553 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575565918826 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1806 " "1806 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575565922064 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "CPU 7 " "Ignored 7 assignments for entity \"CPU\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesc -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesc -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565922238 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesd -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesd -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565922238 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesl -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to nesl -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565922238 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[0\] -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[0\] -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565922238 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[1\] -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[1\] -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565922238 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[2\] -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[2\] -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565922238 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[3\] -entity CPU " "Assignment for entity set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin_in\[3\] -entity CPU was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1575565922238 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1575565922238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bart/Documents/FPGA/FPGC4/Quartus/output_files/FPGC4.map.smsg " "Generated suppressed messages file /home/bart/Documents/FPGA/FPGC4/Quartus/output_files/FPGC4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565922256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575565922668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575565922668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5407 " "Implemented 5407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575565923145 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575565923145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575565923145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5276 " "Implemented 5276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575565923145 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575565923145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575565923145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1026 " "Peak virtual memory: 1026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575565923169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 18:12:03 2019 " "Processing ended: Thu Dec  5 18:12:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575565923169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575565923169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575565923169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575565923169 ""}
