

================================================================
== Vivado HLS Report for 'polyvecl_uniform_gam'
================================================================
* Date:           Tue Apr  4 22:25:18 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 7.824 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |        ?|        ?|         ?|          -|          -|     4|    no    |
        | + Loop 1.1      |       25|       25|         1|          -|          -|    25|    no    |
        | + Loop 1.2      |      114|      114|        19|          -|          -|     6|    no    |
        |  ++ Loop 1.2.1  |       16|       16|         2|          -|          -|     8|    no    |
        | + Loop 1.3      |      384|      384|         6|          -|          -|    64|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 
4 --> 8 5 
5 --> 6 7 
6 --> 5 
7 --> 4 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 2 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%nonce_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %nonce)"   --->   Operation 21 'read' 'nonce_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf = alloca [680 x i8], align 16"   --->   Operation 22 'alloca' 'buf' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%state_s = alloca [25 x i64], align 8" [poly.c:494->polyvec.c:47]   --->   Operation 23 'alloca' 'state_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln47 = shl i16 %nonce_read, 2" [polyvec.c:47]   --->   Operation 24 'shl' 'shl_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i16 %nonce_read to i6" [polyvec.c:47]   --->   Operation 25 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln47, i2 0)" [polyvec.c:47]   --->   Operation 26 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr [25 x i64]* %state_s, i64 0, i64 16" [fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 27 'getelementptr' 'state_s_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "br label %polyz_unpack.exit" [polyvec.c:46]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.84>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %polyz_unpack.exit.loopexit ]"   --->   Operation 29 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.00ns)   --->   "%icmp_ln46 = icmp eq i3 %i_0, -4" [polyvec.c:46]   --->   Operation 30 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [polyvec.c:46]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %9, label %1" [polyvec.c:46]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i3 %i_0 to i16" [polyvec.c:47]   --->   Operation 34 'zext' 'zext_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i3 %i_0 to i8" [polyvec.c:47]   --->   Operation 35 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.84ns)   --->   "%add_ln47 = add i16 %shl_ln47, %zext_ln47" [polyvec.c:47]   --->   Operation 36 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.71ns)   --->   "%t_0 = add i8 %zext_ln47_1, %trunc_ln" [symmetric-shake.c:25->poly.c:496->polyvec.c:47]   --->   Operation 37 'add' 't_0' <Predicate = (!icmp_ln46)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%t_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln47, i32 8, i32 15)" [symmetric-shake.c:26->poly.c:496->polyvec.c:47]   --->   Operation 38 'partselect' 't_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.35ns)   --->   "br label %2" [fips202.c:362->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 39 'br' <Predicate = (!icmp_ln46)> <Delay = 1.35>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [polyvec.c:48]   --->   Operation 40 'ret' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i = phi i5 [ 0, %1 ], [ %i_11, %3 ]"   --->   Operation 41 'phi' 'i_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.21ns)   --->   "%icmp_ln362 = icmp eq i5 %i_0_i_i_i_i, -7" [fips202.c:362->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 42 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 43 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.54ns)   --->   "%i_11 = add i5 %i_0_i_i_i_i, 1" [fips202.c:362->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 44 'add' 'i_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln362, label %.preheader.i.preheader, label %3" [fips202.c:362->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i5 %i_0_i_i_i_i to i64" [fips202.c:363->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 46 'zext' 'zext_ln363' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%state_s_addr_1 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln363" [fips202.c:363->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 47 'getelementptr' 'state_s_addr_1' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.77ns)   --->   "store i64 0, i64* %state_s_addr_1, align 8" [fips202.c:363->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 48 'store' <Predicate = (!icmp_ln362)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %2" [fips202.c:362->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47]   --->   Operation 49 'br' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.35ns)   --->   "br label %.preheader.i" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 50 'br' <Predicate = (icmp_ln362)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%i_3_i = phi i3 [ %add_ln416, %load64.1.exit14.i ], [ 0, %.preheader.i.preheader ]" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 51 'phi' 'i_3_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i_3_i to i64" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 52 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 53 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp eq i3 %i_3_i, -2" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 54 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.34ns)   --->   "%add_ln416 = add i3 %i_3_i, 1" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 55 'add' 'add_ln416' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %keccak_absorb.3199.exit, label %4" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_3_i, i3 0)" [fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 57 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %shl_ln7 to i8" [fips202.c:26->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 58 'zext' 'zext_ln26' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.35ns)   --->   "br label %5" [fips202.c:30->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 59 'br' <Predicate = (!icmp_ln416)> <Delay = 1.35>
ST_4 : Operation 60 [2/2] (0.00ns)   --->   "%state_pos_write_assi = call fastcc i32 @keccak_absorb([25 x i64]* %state_s, i9 136, i7 48, i8 %t_0, i8 %t_1)" [fips202.c:663->symmetric-shake.c:30->poly.c:496->polyvec.c:47]   --->   Operation 60 'call' 'state_pos_write_assi' <Predicate = (icmp_ln416)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.49>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%i_0_i1_i = phi i4 [ 0, %4 ], [ %i_13, %6 ]"   --->   Operation 61 'phi' 'i_0_i1_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%r_0_i2_i = phi i64 [ 0, %4 ], [ %r, %6 ]"   --->   Operation 62 'phi' 'r_0_i2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0_i1_i, -8" [fips202.c:30->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 63 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 64 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.49ns)   --->   "%i_13 = add i4 %i_0_i1_i, 1" [fips202.c:30->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 65 'add' 'i_13' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %load64.1.exit14.i, label %6" [fips202.c:30->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 -6, i4 %i_0_i1_i)" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 67 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.71ns)   --->   "%add_ln31 = add i8 %zext_ln26, %or_ln" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 68 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %add_ln31 to i64" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 69 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%seed_addr = getelementptr [208 x i8]* %seed, i64 0, i64 %zext_ln31" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 70 'getelementptr' 'seed_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 71 'load' 'seed_load' <Predicate = (!icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%state_s_addr_3 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln416" [fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 72 'getelementptr' 'state_s_addr_3' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.77ns)   --->   "%state_s_load_2 = load i64* %state_s_addr_3, align 8" [fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 73 'load' 'state_s_load_2' <Predicate = (icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 5.19>
ST_6 : Operation 74 [1/2] (2.77ns)   --->   "%seed_load = load i8* %seed_addr, align 1" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 74 'load' 'seed_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_1 = zext i8 %seed_load to i64" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 75 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%trunc_ln31 = trunc i4 %i_0_i1_i to i3" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 76 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 77 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln31_2 = zext i6 %shl_ln2 to i64" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 78 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%shl_ln31 = shl i64 %zext_ln31_1, %zext_ln31_2" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 79 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %shl_ln31, %r_0_i2_i" [fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 80 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %5" [fips202.c:30->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 6.35>
ST_7 : Operation 82 [1/2] (2.77ns)   --->   "%state_s_load_2 = load i64* %state_s_addr_3, align 8" [fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 82 'load' 'state_s_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_7 : Operation 83 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %state_s_load_2, %r_0_i2_i" [fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 83 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (2.77ns)   --->   "store i64 %xor_ln417, i64* %state_s_addr_3, align 8" [fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader.i" [fips202.c:416->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.53>
ST_8 : Operation 86 [1/2] (3.53ns)   --->   "%state_pos_write_assi = call fastcc i32 @keccak_absorb([25 x i64]* %state_s, i9 136, i7 48, i8 %t_0, i8 %t_1)" [fips202.c:663->symmetric-shake.c:30->poly.c:496->polyvec.c:47]   --->   Operation 86 'call' 'state_pos_write_assi' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%i_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %state_pos_write_assi, i32 3, i32 31)" [fips202.c:448->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 87 'partselect' 'i_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln450_1 = zext i29 %i_s to i64" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 88 'zext' 'zext_ln450_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%state_s_addr_2 = getelementptr [25 x i64]* %state_s, i64 0, i64 %zext_ln450_1" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 89 'getelementptr' 'state_s_addr_2' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 2.77>
ST_9 : Operation 90 [2/2] (2.77ns)   --->   "%state_s_load_1 = load i64* %state_s_addr_2, align 8" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 90 'load' 'state_s_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>

State 10 <SV = 6> <Delay = 7.82>
ST_10 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%trunc_ln450 = trunc i32 %state_pos_write_assi to i3" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 91 'trunc' 'trunc_ln450' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln6 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln450, i3 0)" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 92 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%zext_ln450 = zext i6 %shl_ln6 to i64" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 93 'zext' 'zext_ln450' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln450 = shl i64 31, %zext_ln450" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 94 'shl' 'shl_ln450' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/2] (2.77ns)   --->   "%state_s_load_1 = load i64* %state_s_addr_2, align 8" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 95 'load' 'state_s_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_10 : Operation 96 [1/1] (2.28ns) (out node of the LUT)   --->   "%xor_ln450 = xor i64 %state_s_load_1, %shl_ln450" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 96 'xor' 'xor_ln450' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (2.77ns)   --->   "store i64 %xor_ln450, i64* %state_s_addr_2, align 8" [fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 97 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>

State 11 <SV = 7> <Delay = 2.77>
ST_11 : Operation 98 [2/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr, align 8" [fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 98 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>

State 12 <SV = 8> <Delay = 6.35>
ST_12 : Operation 99 [1/2] (2.77ns)   --->   "%state_s_load = load i64* %state_s_addr, align 8" [fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 99 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_12 : Operation 100 [1/1] (0.80ns)   --->   "%xor_ln451 = xor i64 %state_s_load, -9223372036854775808" [fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 100 'xor' 'xor_ln451' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (2.77ns)   --->   "store i64 %xor_ln451, i64* %state_s_addr, align 8" [fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 102 [2/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks.1([680 x i8]* %buf, [25 x i64]* %state_s)" [fips202.c:694->poly.c:497->polyvec.c:47]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 1.35>
ST_14 : Operation 103 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks.1([680 x i8]* %buf, [25 x i64]* %state_s)" [fips202.c:694->poly.c:497->polyvec.c:47]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 104 [1/1] (1.35ns)   --->   "br label %7" [poly.c:854->poly.c:498->polyvec.c:47]   --->   Operation 104 'br' <Predicate = true> <Delay = 1.35>

State 15 <SV = 11> <Delay = 4.50>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%i_0_i = phi i7 [ 0, %keccak_absorb.3199.exit ], [ %i_12, %8 ]"   --->   Operation 105 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln854 = zext i7 %i_0_i to i10" [poly.c:854->poly.c:498->polyvec.c:47]   --->   Operation 106 'zext' 'zext_ln854' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (1.23ns)   --->   "%icmp_ln854 = icmp eq i7 %i_0_i, -64" [poly.c:854->poly.c:498->polyvec.c:47]   --->   Operation 107 'icmp' 'icmp_ln854' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 108 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (1.66ns)   --->   "%i_12 = add i7 %i_0_i, 1" [poly.c:854->poly.c:498->polyvec.c:47]   --->   Operation 109 'add' 'i_12' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln854, label %polyz_unpack.exit.loopexit, label %8" [poly.c:854->poly.c:498->polyvec.c:47]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln855 = trunc i7 %i_0_i to i6" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 111 'trunc' 'trunc_ln855' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln8 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln855, i3 0)" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 112 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln855 = zext i9 %shl_ln8 to i10" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 113 'zext' 'zext_ln855' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (1.73ns)   --->   "%add_ln855 = add i10 %zext_ln855, %zext_ln854" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 114 'add' 'add_ln855' <Predicate = (!icmp_ln854)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln855_1 = zext i10 %add_ln855 to i64" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 115 'zext' 'zext_ln855_1' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln855_1" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 116 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln854)> <Delay = 0.00>
ST_15 : Operation 117 [2/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 117 'load' 'buf_load' <Predicate = (!icmp_ln854)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "br label %polyz_unpack.exit"   --->   Operation 118 'br' <Predicate = (icmp_ln854)> <Delay = 0.00>

State 16 <SV = 12> <Delay = 4.52>
ST_16 : Operation 119 [1/2] (2.77ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 119 'load' 'buf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_16 : Operation 120 [1/1] (1.74ns)   --->   "%add_ln856 = add i10 1, %add_ln855" [poly.c:856->poly.c:498->polyvec.c:47]   --->   Operation 120 'add' 'add_ln856' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln856 = zext i10 %add_ln856 to i64" [poly.c:856->poly.c:498->polyvec.c:47]   --->   Operation 121 'zext' 'zext_ln856' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%buf_addr_3 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln856" [poly.c:856->poly.c:498->polyvec.c:47]   --->   Operation 122 'getelementptr' 'buf_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [2/2] (2.77ns)   --->   "%buf_load_3 = load i8* %buf_addr_3, align 1" [poly.c:856->poly.c:498->polyvec.c:47]   --->   Operation 123 'load' 'buf_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_16 : Operation 124 [1/1] (1.74ns)   --->   "%add_ln857 = add i10 2, %add_ln855" [poly.c:857->poly.c:498->polyvec.c:47]   --->   Operation 124 'add' 'add_ln857' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln857 = zext i10 %add_ln857 to i64" [poly.c:857->poly.c:498->polyvec.c:47]   --->   Operation 125 'zext' 'zext_ln857' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%buf_addr_4 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln857" [poly.c:857->poly.c:498->polyvec.c:47]   --->   Operation 126 'getelementptr' 'buf_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [2/2] (2.77ns)   --->   "%buf_load_4 = load i8* %buf_addr_4, align 1" [poly.c:857->poly.c:498->polyvec.c:47]   --->   Operation 127 'load' 'buf_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>

State 17 <SV = 13> <Delay = 7.44>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i6.i2(i3 %i_0, i6 %trunc_ln855, i2 0)" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 128 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln855_2 = zext i11 %tmp_s to i64" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 129 'zext' 'zext_ln855_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1024 x i19]* %v_vec_coeffs, i64 0, i64 %zext_ln855_2" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 130 'getelementptr' 'v_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/2] (2.77ns)   --->   "%buf_load_3 = load i8* %buf_addr_3, align 1" [poly.c:856->poly.c:498->polyvec.c:47]   --->   Operation 131 'load' 'buf_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_17 : Operation 132 [1/2] (2.77ns)   --->   "%buf_load_4 = load i8* %buf_addr_4, align 1" [poly.c:857->poly.c:498->polyvec.c:47]   --->   Operation 132 'load' 'buf_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln858 = trunc i8 %buf_load_4 to i2" [poly.c:858->poly.c:498->polyvec.c:47]   --->   Operation 133 'trunc' 'trunc_ln858' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_2_i = call i18 @_ssdm_op_BitConcatenate.i18.i2.i8.i8(i2 %trunc_ln858, i8 %buf_load_3, i8 %buf_load)" [poly.c:858->poly.c:498->polyvec.c:47]   --->   Operation 134 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln860 = zext i18 %tmp_2_i to i19" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 135 'zext' 'zext_ln860' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (1.74ns)   --->   "%add_ln861 = add i10 3, %add_ln855" [poly.c:861->poly.c:498->polyvec.c:47]   --->   Operation 136 'add' 'add_ln861' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln861 = zext i10 %add_ln861 to i64" [poly.c:861->poly.c:498->polyvec.c:47]   --->   Operation 137 'zext' 'zext_ln861' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln861" [poly.c:861->poly.c:498->polyvec.c:47]   --->   Operation 138 'getelementptr' 'buf_addr_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [2/2] (2.77ns)   --->   "%buf_load_5 = load i8* %buf_addr_5, align 1" [poly.c:861->poly.c:498->polyvec.c:47]   --->   Operation 139 'load' 'buf_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_17 : Operation 140 [1/1] (1.74ns)   --->   "%add_ln862 = add i10 4, %add_ln855" [poly.c:862->poly.c:498->polyvec.c:47]   --->   Operation 140 'add' 'add_ln862' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln862 = zext i10 %add_ln862 to i64" [poly.c:862->poly.c:498->polyvec.c:47]   --->   Operation 141 'zext' 'zext_ln862' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln862" [poly.c:862->poly.c:498->polyvec.c:47]   --->   Operation 142 'getelementptr' 'buf_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [2/2] (2.77ns)   --->   "%buf_load_6 = load i8* %buf_addr_6, align 1" [poly.c:862->poly.c:498->polyvec.c:47]   --->   Operation 143 'load' 'buf_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_17 : Operation 144 [1/1] (1.90ns)   --->   "%sub_ln875 = sub i19 131072, %zext_ln860" [poly.c:875->poly.c:498->polyvec.c:47]   --->   Operation 144 'sub' 'sub_ln875' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [1/1] (2.77ns)   --->   "store i19 %sub_ln875, i19* %v_vec_coeffs_addr, align 4" [poly.c:875->poly.c:498->polyvec.c:47]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>

State 18 <SV = 14> <Delay = 7.44>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln855_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln855, i2 0)" [poly.c:855->poly.c:498->polyvec.c:47]   --->   Operation 146 'bitconcatenate' 'shl_ln855_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %buf_load_4, i32 2, i32 7)" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 147 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%zext_ln860_1 = zext i6 %lshr_ln to i8" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 148 'zext' 'zext_ln860_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln860 = or i8 %shl_ln855_1, 1" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 149 'or' 'or_ln860' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln860)" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 150 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln860_2 = zext i11 %tmp_2 to i64" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 151 'zext' 'zext_ln860_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr_1 = getelementptr [1024 x i19]* %v_vec_coeffs, i64 0, i64 %zext_ln860_2" [poly.c:860->poly.c:498->polyvec.c:47]   --->   Operation 152 'getelementptr' 'v_vec_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/2] (2.77ns)   --->   "%buf_load_5 = load i8* %buf_addr_5, align 1" [poly.c:861->poly.c:498->polyvec.c:47]   --->   Operation 153 'load' 'buf_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_18 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%shl_ln9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buf_load_5, i6 0)" [poly.c:861->poly.c:498->polyvec.c:47]   --->   Operation 154 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 155 [1/2] (2.77ns)   --->   "%buf_load_6 = load i8* %buf_addr_6, align 1" [poly.c:862->poly.c:498->polyvec.c:47]   --->   Operation 155 'load' 'buf_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_18 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%trunc_ln863 = trunc i8 %buf_load_6 to i4" [poly.c:863->poly.c:498->polyvec.c:47]   --->   Operation 156 'trunc' 'trunc_ln863' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i8(i6 0, i8 %zext_ln860_1)" [poly.c:863->poly.c:498->polyvec.c:47]   --->   Operation 157 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%or_ln863 = or i14 %tmp_1, %shl_ln9" [poly.c:863->poly.c:498->polyvec.c:47]   --->   Operation 158 'or' 'or_ln863' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%or_ln863_i = call i18 @_ssdm_op_BitConcatenate.i18.i4.i14(i4 %trunc_ln863, i14 %or_ln863)" [poly.c:863->poly.c:498->polyvec.c:47]   --->   Operation 159 'bitconcatenate' 'or_ln863_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sub_ln876)   --->   "%zext_ln863 = zext i18 %or_ln863_i to i19" [poly.c:863->poly.c:498->polyvec.c:47]   --->   Operation 160 'zext' 'zext_ln863' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (1.74ns)   --->   "%add_ln866 = add i10 5, %add_ln855" [poly.c:866->poly.c:498->polyvec.c:47]   --->   Operation 161 'add' 'add_ln866' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln866 = zext i10 %add_ln866 to i64" [poly.c:866->poly.c:498->polyvec.c:47]   --->   Operation 162 'zext' 'zext_ln866' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%buf_addr_7 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln866" [poly.c:866->poly.c:498->polyvec.c:47]   --->   Operation 163 'getelementptr' 'buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [2/2] (2.77ns)   --->   "%buf_load_7 = load i8* %buf_addr_7, align 1" [poly.c:866->poly.c:498->polyvec.c:47]   --->   Operation 164 'load' 'buf_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_18 : Operation 165 [1/1] (1.74ns)   --->   "%add_ln867 = add i10 6, %add_ln855" [poly.c:867->poly.c:498->polyvec.c:47]   --->   Operation 165 'add' 'add_ln867' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln867 = zext i10 %add_ln867 to i64" [poly.c:867->poly.c:498->polyvec.c:47]   --->   Operation 166 'zext' 'zext_ln867' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln867" [poly.c:867->poly.c:498->polyvec.c:47]   --->   Operation 167 'getelementptr' 'buf_addr_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [2/2] (2.77ns)   --->   "%buf_load_8 = load i8* %buf_addr_8, align 1" [poly.c:867->poly.c:498->polyvec.c:47]   --->   Operation 168 'load' 'buf_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_18 : Operation 169 [1/1] (1.90ns) (out node of the LUT)   --->   "%sub_ln876 = sub i19 131072, %zext_ln863" [poly.c:876->poly.c:498->polyvec.c:47]   --->   Operation 169 'sub' 'sub_ln876' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (2.77ns)   --->   "store i19 %sub_ln876, i19* %v_vec_coeffs_addr_1, align 4" [poly.c:876->poly.c:498->polyvec.c:47]   --->   Operation 170 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>

State 19 <SV = 15> <Delay = 7.44>
ST_19 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%lshr_ln1 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %buf_load_6, i32 4, i32 7)" [poly.c:865->poly.c:498->polyvec.c:47]   --->   Operation 171 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%zext_ln865 = zext i4 %lshr_ln1 to i8" [poly.c:865->poly.c:498->polyvec.c:47]   --->   Operation 172 'zext' 'zext_ln865' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln865 = or i8 %shl_ln855_1, 2" [poly.c:865->poly.c:498->polyvec.c:47]   --->   Operation 173 'or' 'or_ln865' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln865)" [poly.c:865->poly.c:498->polyvec.c:47]   --->   Operation 174 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln865_1 = zext i11 %tmp_5 to i64" [poly.c:865->poly.c:498->polyvec.c:47]   --->   Operation 175 'zext' 'zext_ln865_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr_2 = getelementptr [1024 x i19]* %v_vec_coeffs, i64 0, i64 %zext_ln865_1" [poly.c:865->poly.c:498->polyvec.c:47]   --->   Operation 176 'getelementptr' 'v_vec_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/2] (2.77ns)   --->   "%buf_load_7 = load i8* %buf_addr_7, align 1" [poly.c:866->poly.c:498->polyvec.c:47]   --->   Operation 177 'load' 'buf_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_19 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %buf_load_7, i4 0)" [poly.c:866->poly.c:498->polyvec.c:47]   --->   Operation 178 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 179 [1/2] (2.77ns)   --->   "%buf_load_8 = load i8* %buf_addr_8, align 1" [poly.c:867->poly.c:498->polyvec.c:47]   --->   Operation 179 'load' 'buf_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_19 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%trunc_ln868 = trunc i8 %buf_load_8 to i6" [poly.c:868->poly.c:498->polyvec.c:47]   --->   Operation 180 'trunc' 'trunc_ln868' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 0, i8 %zext_ln865)" [poly.c:868->poly.c:498->polyvec.c:47]   --->   Operation 181 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%or_ln868 = or i12 %tmp_3, %shl_ln" [poly.c:868->poly.c:498->polyvec.c:47]   --->   Operation 182 'or' 'or_ln868' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%or_ln868_i = call i18 @_ssdm_op_BitConcatenate.i18.i6.i12(i6 %trunc_ln868, i12 %or_ln868)" [poly.c:868->poly.c:498->polyvec.c:47]   --->   Operation 183 'bitconcatenate' 'or_ln868_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node sub_ln877)   --->   "%zext_ln868 = zext i18 %or_ln868_i to i19" [poly.c:868->poly.c:498->polyvec.c:47]   --->   Operation 184 'zext' 'zext_ln868' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (1.74ns)   --->   "%add_ln871 = add i10 7, %add_ln855" [poly.c:871->poly.c:498->polyvec.c:47]   --->   Operation 185 'add' 'add_ln871' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln871 = zext i10 %add_ln871 to i64" [poly.c:871->poly.c:498->polyvec.c:47]   --->   Operation 186 'zext' 'zext_ln871' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln871" [poly.c:871->poly.c:498->polyvec.c:47]   --->   Operation 187 'getelementptr' 'buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [2/2] (2.77ns)   --->   "%buf_load_9 = load i8* %buf_addr_9, align 1" [poly.c:871->poly.c:498->polyvec.c:47]   --->   Operation 188 'load' 'buf_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_19 : Operation 189 [1/1] (1.74ns)   --->   "%add_ln872 = add i10 8, %add_ln855" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 189 'add' 'add_ln872' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln872 = zext i10 %add_ln872 to i64" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 190 'zext' 'zext_ln872' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%buf_addr_10 = getelementptr [680 x i8]* %buf, i64 0, i64 %zext_ln872" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 191 'getelementptr' 'buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [2/2] (2.77ns)   --->   "%buf_load_10 = load i8* %buf_addr_10, align 1" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 192 'load' 'buf_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_19 : Operation 193 [1/1] (1.90ns) (out node of the LUT)   --->   "%sub_ln877 = sub i19 131072, %zext_ln868" [poly.c:877->poly.c:498->polyvec.c:47]   --->   Operation 193 'sub' 'sub_ln877' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 194 [1/1] (2.77ns)   --->   "store i19 %sub_ln877, i19* %v_vec_coeffs_addr_2, align 4" [poly.c:877->poly.c:498->polyvec.c:47]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>

State 20 <SV = 16> <Delay = 7.44>
ST_20 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%lshr_ln2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %buf_load_8, i32 6, i32 7)" [poly.c:870->poly.c:498->polyvec.c:47]   --->   Operation 195 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%zext_ln870 = zext i2 %lshr_ln2 to i8" [poly.c:870->poly.c:498->polyvec.c:47]   --->   Operation 196 'zext' 'zext_ln870' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln870 = or i8 %shl_ln855_1, 3" [poly.c:870->poly.c:498->polyvec.c:47]   --->   Operation 197 'or' 'or_ln870' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln870)" [poly.c:870->poly.c:498->polyvec.c:47]   --->   Operation 198 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i11 %tmp_6 to i64" [poly.c:870->poly.c:498->polyvec.c:47]   --->   Operation 199 'zext' 'zext_ln870_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr_3 = getelementptr [1024 x i19]* %v_vec_coeffs, i64 0, i64 %zext_ln870_1" [poly.c:870->poly.c:498->polyvec.c:47]   --->   Operation 200 'getelementptr' 'v_vec_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/2] (2.77ns)   --->   "%buf_load_9 = load i8* %buf_addr_9, align 1" [poly.c:871->poly.c:498->polyvec.c:47]   --->   Operation 201 'load' 'buf_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_20 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %buf_load_9, i2 0)" [poly.c:871->poly.c:498->polyvec.c:47]   --->   Operation 202 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/2] (2.77ns)   --->   "%buf_load_10 = load i8* %buf_addr_10, align 1" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 203 'load' 'buf_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_20 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %zext_ln870)" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 204 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%or_ln872 = or i10 %tmp_4, %shl_ln1" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 205 'or' 'or_ln872' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%or_ln872_i = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %buf_load_10, i10 %or_ln872)" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 206 'bitconcatenate' 'or_ln872_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node sub_ln878)   --->   "%zext_ln872_1 = zext i18 %or_ln872_i to i19" [poly.c:872->poly.c:498->polyvec.c:47]   --->   Operation 207 'zext' 'zext_ln872_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (1.90ns) (out node of the LUT)   --->   "%sub_ln878 = sub i19 131072, %zext_ln872_1" [poly.c:878->poly.c:498->polyvec.c:47]   --->   Operation 208 'sub' 'sub_ln878' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 209 [1/1] (2.77ns)   --->   "store i19 %sub_ln878, i19* %v_vec_coeffs_addr_3, align 4" [poly.c:878->poly.c:498->polyvec.c:47]   --->   Operation 209 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 1024> <RAM>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "br label %7" [poly.c:854->poly.c:498->polyvec.c:47]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+04ns, clock uncertainty: 1.25e+03ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:46) [15]  (1.35 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', polyvec.c:46) [15]  (0 ns)
	'add' operation ('nonce', polyvec.c:47) [23]  (1.84 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:362->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47) [28]  (0 ns)
	'getelementptr' operation ('state_s_addr_1', fips202.c:363->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47) [35]  (0 ns)
	'store' operation ('store_ln363', fips202.c:363->fips202.c:648->symmetric-shake.c:28->poly.c:496->polyvec.c:47) of constant 0 on array 's', poly.c:494->polyvec.c:47 [36]  (2.77 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fips202.c:30->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47) [52]  (1.35 ns)

 <State 5>: 4.49ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:30->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47) [52]  (0 ns)
	'add' operation ('add_ln31', fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47) [60]  (1.72 ns)
	'getelementptr' operation ('seed_addr', fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47) [62]  (0 ns)
	'load' operation ('seed_load', fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47) on array 'seed' [63]  (2.77 ns)

 <State 6>: 5.19ns
The critical path consists of the following:
	'load' operation ('seed_load', fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47) on array 'seed' [63]  (2.77 ns)
	'shl' operation ('shl_ln31', fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47) [68]  (0 ns)
	'or' operation ('r', fips202.c:31->fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47) [69]  (2.42 ns)

 <State 7>: 6.35ns
The critical path consists of the following:
	'load' operation ('state_s_load_2', fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47) on array 's', poly.c:494->polyvec.c:47 [73]  (2.77 ns)
	'xor' operation ('xor_ln417', fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47) [74]  (0.808 ns)
	'store' operation ('store_ln417', fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47) of variable 'xor_ln417', fips202.c:417->fips202.c:663->symmetric-shake.c:29->poly.c:496->polyvec.c:47 on array 's', poly.c:494->polyvec.c:47 [75]  (2.77 ns)

 <State 8>: 3.53ns
The critical path consists of the following:
	'call' operation ('state.pos', fips202.c:663->symmetric-shake.c:30->poly.c:496->polyvec.c:47) to 'keccak_absorb' [78]  (3.53 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'load' operation ('state_s_load_1', fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47) on array 's', poly.c:494->polyvec.c:47 [86]  (2.77 ns)

 <State 10>: 7.82ns
The critical path consists of the following:
	'load' operation ('state_s_load_1', fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47) on array 's', poly.c:494->polyvec.c:47 [86]  (2.77 ns)
	'xor' operation ('xor_ln450', fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47) [87]  (2.28 ns)
	'store' operation ('store_ln450', fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47) of variable 'xor_ln450', fips202.c:450->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47 on array 's', poly.c:494->polyvec.c:47 [88]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'load' operation ('state_s_load', fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47) on array 's', poly.c:494->polyvec.c:47 [89]  (2.77 ns)

 <State 12>: 6.35ns
The critical path consists of the following:
	'load' operation ('state_s_load', fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47) on array 's', poly.c:494->polyvec.c:47 [89]  (2.77 ns)
	'xor' operation ('xor_ln451', fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47) [90]  (0.808 ns)
	'store' operation ('store_ln451', fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47) of variable 'xor_ln451', fips202.c:451->fips202.c:675->symmetric-shake.c:31->poly.c:496->polyvec.c:47 on array 's', poly.c:494->polyvec.c:47 [91]  (2.77 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:854->poly.c:498->polyvec.c:47) [95]  (1.35 ns)

 <State 15>: 4.51ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:854->poly.c:498->polyvec.c:47) [95]  (0 ns)
	'add' operation ('add_ln855', poly.c:855->poly.c:498->polyvec.c:47) [105]  (1.73 ns)
	'getelementptr' operation ('buf_addr', poly.c:855->poly.c:498->polyvec.c:47) [107]  (0 ns)
	'load' operation ('buf_load', poly.c:855->poly.c:498->polyvec.c:47) on array 'buf' [108]  (2.77 ns)

 <State 16>: 4.52ns
The critical path consists of the following:
	'add' operation ('add_ln856', poly.c:856->poly.c:498->polyvec.c:47) [113]  (1.75 ns)
	'getelementptr' operation ('buf_addr_3', poly.c:856->poly.c:498->polyvec.c:47) [115]  (0 ns)
	'load' operation ('buf_load_3', poly.c:856->poly.c:498->polyvec.c:47) on array 'buf' [116]  (2.77 ns)

 <State 17>: 7.45ns
The critical path consists of the following:
	'load' operation ('buf_load_3', poly.c:856->poly.c:498->polyvec.c:47) on array 'buf' [116]  (2.77 ns)
	'sub' operation ('sub_ln875', poly.c:875->poly.c:498->polyvec.c:47) [183]  (1.9 ns)
	'store' operation ('store_ln875', poly.c:875->poly.c:498->polyvec.c:47) of variable 'sub_ln875', poly.c:875->poly.c:498->polyvec.c:47 on array 'v_vec_coeffs' [184]  (2.77 ns)

 <State 18>: 7.45ns
The critical path consists of the following:
	'load' operation ('buf_load_5', poly.c:861->poly.c:498->polyvec.c:47) on array 'buf' [133]  (2.77 ns)
	'or' operation ('or_ln863', poly.c:863->poly.c:498->polyvec.c:47) [141]  (0 ns)
	'sub' operation ('sub_ln876', poly.c:876->poly.c:498->polyvec.c:47) [185]  (1.9 ns)
	'store' operation ('store_ln876', poly.c:876->poly.c:498->polyvec.c:47) of variable 'sub_ln876', poly.c:876->poly.c:498->polyvec.c:47 on array 'v_vec_coeffs' [186]  (2.77 ns)

 <State 19>: 7.45ns
The critical path consists of the following:
	'load' operation ('buf_load_7', poly.c:866->poly.c:498->polyvec.c:47) on array 'buf' [153]  (2.77 ns)
	'or' operation ('or_ln868', poly.c:868->poly.c:498->polyvec.c:47) [161]  (0 ns)
	'sub' operation ('sub_ln877', poly.c:877->poly.c:498->polyvec.c:47) [187]  (1.9 ns)
	'store' operation ('store_ln877', poly.c:877->poly.c:498->polyvec.c:47) of variable 'sub_ln877', poly.c:877->poly.c:498->polyvec.c:47 on array 'v_vec_coeffs' [188]  (2.77 ns)

 <State 20>: 7.45ns
The critical path consists of the following:
	'load' operation ('buf_load_9', poly.c:871->poly.c:498->polyvec.c:47) on array 'buf' [173]  (2.77 ns)
	'or' operation ('or_ln872', poly.c:872->poly.c:498->polyvec.c:47) [180]  (0 ns)
	'sub' operation ('sub_ln878', poly.c:878->poly.c:498->polyvec.c:47) [189]  (1.9 ns)
	'store' operation ('store_ln878', poly.c:878->poly.c:498->polyvec.c:47) of variable 'sub_ln878', poly.c:878->poly.c:498->polyvec.c:47 on array 'v_vec_coeffs' [190]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
