Analysis & Synthesis report for red
Mon Dec 23 10:19:11 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |redw|signal_light2:inst12|state
  9. State Machine - |redw|signal_light:inst16|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: exp7:inst19
 16. Parameter Settings for User Entity Instance: signal_light:inst16
 17. Parameter Settings for User Entity Instance: signal_light2:inst12
 18. Parameter Settings for Inferred Entity Instance: signal_light:inst16|lpm_divide:Div2
 19. Parameter Settings for Inferred Entity Instance: signal_light:inst16|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: signal_light:inst16|lpm_divide:Div1
 21. Parameter Settings for Inferred Entity Instance: signal_light:inst16|lpm_divide:Mod2
 22. Parameter Settings for Inferred Entity Instance: signal_light:inst16|lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: signal_light:inst16|lpm_divide:Mod1
 24. Parameter Settings for Inferred Entity Instance: signal_light2:inst12|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: signal_light2:inst12|lpm_divide:Div1
 26. Parameter Settings for Inferred Entity Instance: signal_light2:inst12|lpm_divide:Mod0
 27. Parameter Settings for Inferred Entity Instance: signal_light2:inst12|lpm_divide:Mod1
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 23 10:19:11 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; red                                              ;
; Top-level Entity Name              ; redw                                             ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 884                                              ;
;     Total combinational functions  ; 878                                              ;
;     Dedicated logic registers      ; 131                                              ;
; Total registers                    ; 131                                              ;
; Total pins                         ; 43                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C55F484C8       ;                    ;
; Top-level entity name                                                      ; redw               ; red                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+
; redw.bdf                         ; yes             ; User Block Diagram/Schematic File  ; G:/aq1/redw.bdf                                                       ;         ;
; nambscld.v                       ; yes             ; User Verilog HDL File              ; G:/aq1/nambscld.v                                                     ;         ;
; scan2.v                          ; yes             ; User Verilog HDL File              ; G:/aq1/scan2.v                                                        ;         ;
; signallight2.v                   ; yes             ; User Verilog HDL File              ; G:/aq1/signallight2.v                                                 ;         ;
; exp7.v                           ; yes             ; User Verilog HDL File              ; G:/aq1/exp7.v                                                         ;         ;
; _23.v                            ; yes             ; User Verilog HDL File              ; G:/aq1/_23.v                                                          ;         ;
; counter2.v                       ; yes             ; User Verilog HDL File              ; G:/aq1/counter2.v                                                     ;         ;
; signallight.v                    ; yes             ; User Verilog HDL File              ; G:/aq1/signallight.v                                                  ;         ;
; 4reg.v                           ; yes             ; User Verilog HDL File              ; G:/aq1/4reg.v                                                         ;         ;
; 21.v                             ; yes             ; User Verilog HDL File              ; G:/aq1/21.v                                                           ;         ;
; 212.v                            ; yes             ; User Verilog HDL File              ; G:/aq1/212.v                                                          ;         ;
; 213.v                            ; yes             ; User Verilog HDL File              ; G:/aq1/213.v                                                          ;         ;
; experiment31.v                   ; yes             ; Auto-Found Verilog HDL File        ; G:/aq1/experiment31.v                                                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc      ;         ;
; db/lpm_divide_agm.tdf            ; yes             ; Auto-Generated Megafunction        ; G:/aq1/db/lpm_divide_agm.tdf                                          ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction        ; G:/aq1/db/sign_div_unsign_bkh.tdf                                     ;         ;
; db/alt_u_div_13f.tdf             ; yes             ; Auto-Generated Megafunction        ; G:/aq1/db/alt_u_div_13f.tdf                                           ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction        ; G:/aq1/db/add_sub_unc.tdf                                             ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction        ; G:/aq1/db/add_sub_vnc.tdf                                             ;         ;
; db/lpm_divide_d8m.tdf            ; yes             ; Auto-Generated Megafunction        ; G:/aq1/db/lpm_divide_d8m.tdf                                          ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 884              ;
;                                             ;                  ;
; Total combinational functions               ; 878              ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 148              ;
;     -- 3 input functions                    ; 261              ;
;     -- <=2 input functions                  ; 469              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 558              ;
;     -- arithmetic mode                      ; 320              ;
;                                             ;                  ;
; Total registers                             ; 131              ;
;     -- Dedicated logic registers            ; 131              ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 43               ;
; Embedded Multiplier 9-bit elements          ; 0                ;
; Maximum fan-out node                        ; _212:inst14|clko ;
; Maximum fan-out                             ; 66               ;
; Total fan-out                               ; 2662             ;
; Average fan-out                             ; 2.43             ;
+---------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |redw                                     ; 878 (1)           ; 131 (0)      ; 0           ; 0            ; 0       ; 0         ; 43   ; 0            ; |redw                                                                                                                      ; work         ;
;    |_212:inst14|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|_212:inst14                                                                                                          ; work         ;
;    |_213:inst2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|_213:inst2                                                                                                           ; work         ;
;    |_213:inst7|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|_213:inst7                                                                                                           ; work         ;
;    |_213:inst8|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|_213:inst8                                                                                                           ; work         ;
;    |_21:inst11|                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|_21:inst11                                                                                                           ; work         ;
;    |_4reg:inst3|                          ; 4 (4)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|_4reg:inst3                                                                                                          ; work         ;
;    |_4reg:inst4|                          ; 4 (4)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|_4reg:inst4                                                                                                          ; work         ;
;    |_4reg:inst5|                          ; 4 (4)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|_4reg:inst5                                                                                                          ; work         ;
;    |counter2:inst|                        ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|counter2:inst                                                                                                        ; work         ;
;    |exp7:inst19|                          ; 90 (90)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|exp7:inst19                                                                                                          ; work         ;
;    |experiment31:0000|                    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|experiment31:0000                                                                                                    ; work         ;
;    |nambscld:inst9|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|nambscld:inst9                                                                                                       ; work         ;
;    |scan2:inst17|                         ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|scan2:inst17                                                                                                         ; work         ;
;    |signal_light2:inst12|                 ; 307 (77)          ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_agm:auto_generated|  ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Div0|lpm_divide_agm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Div0|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_13f:divider|    ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Div0|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider ; work         ;
;       |lpm_divide:Div1|                   ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_agm:auto_generated|  ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Div1|lpm_divide_agm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_13f:divider|    ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_d8m:auto_generated|  ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Mod0|lpm_divide_d8m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider| ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Mod0|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_13f:divider|    ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Mod0|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_d8m:auto_generated|  ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Mod1|lpm_divide_d8m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bkh:divider| ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Mod1|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider                       ; work         ;
;                |alt_u_div_13f:divider|    ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light2:inst12|lpm_divide:Mod1|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider ; work         ;
;    |signal_light:inst16|                  ; 408 (59)          ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16                                                                                                  ; work         ;
;       |lpm_divide:Div0|                   ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Div0                                                                                  ; work         ;
;          |lpm_divide_agm:auto_generated|  ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Div0|lpm_divide_agm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Div0|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider                        ; work         ;
;                |alt_u_div_13f:divider|    ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Div0|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider  ; work         ;
;       |lpm_divide:Div1|                   ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Div1                                                                                  ; work         ;
;          |lpm_divide_agm:auto_generated|  ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Div1|lpm_divide_agm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider                        ; work         ;
;                |alt_u_div_13f:divider|    ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Div1|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider  ; work         ;
;       |lpm_divide:Div2|                   ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Div2                                                                                  ; work         ;
;          |lpm_divide_agm:auto_generated|  ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Div2|lpm_divide_agm:auto_generated                                                    ; work         ;
;             |sign_div_unsign_bkh:divider| ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Div2|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider                        ; work         ;
;                |alt_u_div_13f:divider|    ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Div2|lpm_divide_agm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider  ; work         ;
;       |lpm_divide:Mod0|                   ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Mod0                                                                                  ; work         ;
;          |lpm_divide_d8m:auto_generated|  ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Mod0|lpm_divide_d8m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_bkh:divider| ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Mod0|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider                        ; work         ;
;                |alt_u_div_13f:divider|    ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Mod0|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider  ; work         ;
;       |lpm_divide:Mod1|                   ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Mod1                                                                                  ; work         ;
;          |lpm_divide_d8m:auto_generated|  ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Mod1|lpm_divide_d8m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_bkh:divider| ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Mod1|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider                        ; work         ;
;                |alt_u_div_13f:divider|    ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Mod1|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider  ; work         ;
;       |lpm_divide:Mod2|                   ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Mod2                                                                                  ; work         ;
;          |lpm_divide_d8m:auto_generated|  ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Mod2|lpm_divide_d8m:auto_generated                                                    ; work         ;
;             |sign_div_unsign_bkh:divider| ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Mod2|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider                        ; work         ;
;                |alt_u_div_13f:divider|    ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |redw|signal_light:inst16|lpm_divide:Mod2|lpm_divide_d8m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_13f:divider  ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |redw|signal_light2:inst12|state     ;
+----------+----------+----------+----------+----------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+----------+----------+----------+----------+----------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ;
; state.S1 ; 0        ; 0        ; 1        ; 1        ;
; state.S2 ; 0        ; 1        ; 0        ; 1        ;
; state.S3 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |redw|signal_light:inst16|state      ;
+----------+----------+----------+----------+----------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+----------+----------+----------+----------+----------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ;
; state.S1 ; 0        ; 0        ; 1        ; 1        ;
; state.S2 ; 0        ; 1        ; 0        ; 1        ;
; state.S3 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; experiment31:0000|out[3]                           ; scan2:inst17|QB     ; yes                    ;
; experiment31:0000|out[2]                           ; scan2:inst17|QB     ; yes                    ;
; experiment31:0000|out[1]                           ; scan2:inst17|QB     ; yes                    ;
; experiment31:0000|out[0]                           ; scan2:inst17|QB     ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; signal_light2:inst12|state~6          ; Lost fanout        ;
; signal_light2:inst12|state~7          ; Lost fanout        ;
; signal_light2:inst12|state~8          ; Lost fanout        ;
; signal_light:inst16|state~6           ; Lost fanout        ;
; signal_light:inst16|state~7           ; Lost fanout        ;
; signal_light:inst16|state~8           ; Lost fanout        ;
; Total Number of Removed Registers = 6 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 131   ;
; Number of registers using Synchronous Clear  ; 66    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; _4reg:inst3|outn[1]                     ; 3       ;
; _4reg:inst3|outn[2]                     ; 3       ;
; _4reg:inst3|outn[3]                     ; 3       ;
; _4reg:inst3|outn[4]                     ; 3       ;
; _4reg:inst4|outn[1]                     ; 2       ;
; _4reg:inst5|outn[1]                     ; 4       ;
; _4reg:inst4|outn[3]                     ; 2       ;
; _4reg:inst4|outn[2]                     ; 2       ;
; _4reg:inst5|outn[3]                     ; 4       ;
; _4reg:inst5|outn[2]                     ; 4       ;
; _4reg:inst4|outn[4]                     ; 2       ;
; _4reg:inst5|outn[4]                     ; 4       ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |redw|exp7:inst19|cnt1[7]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |redw|exp7:inst19|cnt1000[11]        ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |redw|scan2:inst17|QB                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |redw|signal_light2:inst12|in4[3]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |redw|signal_light:inst16|in1[3]     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |redw|signal_light2:inst12|light1[2] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |redw|signal_light:inst16|light1[0]  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |redw|experiment31:0000|Mux0         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |redw|signal_light2:inst12|state     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |redw|signal_light:inst16|state      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exp7:inst19            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; N1             ; 00000001011111010111100001000000 ; Unsigned Binary ;
; N10            ; 00000000001001100010010110100000 ; Unsigned Binary ;
; N100           ; 00000000000000000000100111000100 ; Unsigned Binary ;
; N1000          ; 00000000000000000110000110101000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: signal_light:inst16 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; S0             ; 000   ; Unsigned Binary                         ;
; S1             ; 001   ; Unsigned Binary                         ;
; S2             ; 010   ; Unsigned Binary                         ;
; S3             ; 011   ; Unsigned Binary                         ;
; S4             ; 100   ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: signal_light2:inst12 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; S0             ; 000   ; Unsigned Binary                          ;
; S1             ; 001   ; Unsigned Binary                          ;
; S2             ; 010   ; Unsigned Binary                          ;
; S3             ; 011   ; Unsigned Binary                          ;
; S4             ; 100   ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signal_light:inst16|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_agm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signal_light:inst16|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_agm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signal_light:inst16|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_agm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signal_light:inst16|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_d8m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signal_light:inst16|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_d8m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signal_light:inst16|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_d8m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signal_light2:inst12|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_agm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signal_light2:inst12|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_agm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signal_light2:inst12|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_d8m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signal_light2:inst12|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_d8m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Dec 23 10:19:06 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off red -c red
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file redw.bdf
    Info (12023): Found entity 1: redw
Info (12021): Found 1 design units, including 1 entities, in source file nambscld.v
    Info (12023): Found entity 1: nambscld
Info (12021): Found 1 design units, including 1 entities, in source file scan2.v
    Info (12023): Found entity 1: scan2
Info (12021): Found 1 design units, including 1 entities, in source file signallight2.v
    Info (12023): Found entity 1: signal_light2
Info (12021): Found 1 design units, including 1 entities, in source file exp7.v
    Info (12023): Found entity 1: exp7
Info (12021): Found 1 design units, including 1 entities, in source file _23.v
    Info (12023): Found entity 1: _23
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file red.bdf
    Info (12023): Found entity 1: red
Info (12021): Found 1 design units, including 1 entities, in source file counter2.v
    Info (12023): Found entity 1: counter2
Info (12021): Found 1 design units, including 1 entities, in source file signallight.v
    Info (12023): Found entity 1: signal_light
Info (12021): Found 1 design units, including 1 entities, in source file 4reg.v
    Info (12023): Found entity 1: _4reg
Info (12021): Found 1 design units, including 1 entities, in source file 21.v
    Info (12023): Found entity 1: _21
Info (12021): Found 1 design units, including 1 entities, in source file 212.v
    Info (12023): Found entity 1: _212
Info (12021): Found 1 design units, including 1 entities, in source file 213.v
    Info (12023): Found entity 1: _213
Warning (10227): Verilog HDL Port Declaration warning at counter2.v(5): data type declaration for "count" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at counter2.v(2): see declaration for object "count"
Info (12127): Elaborating entity "redw" for the top level hierarchy
Warning (275011): Block or symbol "experiment31" of instance "0000" overlaps another block or symbol
Info (12128): Elaborating entity "scan2" for hierarchy "scan2:inst17"
Warning (10230): Verilog HDL assignment warning at scan2.v(10): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at scan2.v(11): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at scan2.v(12): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at scan2.v(13): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at scan2.v(14): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at scan2.v(15): truncated value with size 8 to match size of target (6)
Info (12128): Elaborating entity "exp7" for hierarchy "exp7:inst19"
Info (12128): Elaborating entity "_212" for hierarchy "_212:inst14"
Info (12128): Elaborating entity "nambscld" for hierarchy "nambscld:inst9"
Warning (12125): Using design file experiment31.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: experiment31
Info (12128): Elaborating entity "experiment31" for hierarchy "experiment31:0000"
Critical Warning (10169): Verilog HDL warning at experiment31.v(5): the port and data declarations for array port "out" do not specify the same range for each dimension
Warning (10359): HDL warning at experiment31.v(6): see declaration for object "out"
Warning (10235): Verilog HDL Always Construct warning at experiment31.v(14): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at experiment31.v(15): variable "in5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at experiment31.v(10): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at experiment31.v(7): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[3]" at experiment31.v(18)
Info (10041): Inferred latch for "out[2]" at experiment31.v(18)
Info (10041): Inferred latch for "out[1]" at experiment31.v(18)
Info (10041): Inferred latch for "out[0]" at experiment31.v(18)
Info (12128): Elaborating entity "signal_light" for hierarchy "signal_light:inst16"
Warning (10230): Verilog HDL assignment warning at signallight.v(34): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at signallight.v(35): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at signallight.v(44): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at signallight.v(45): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at signallight.v(54): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at signallight.v(55): truncated value with size 8 to match size of target (4)
Info (12128): Elaborating entity "counter2" for hierarchy "counter2:inst"
Warning (10230): Verilog HDL assignment warning at counter2.v(11): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "_4reg" for hierarchy "_4reg:inst5"
Info (12128): Elaborating entity "_213" for hierarchy "_213:inst8"
Info (12128): Elaborating entity "_23" for hierarchy "_23:inst6"
Info (12128): Elaborating entity "signal_light2" for hierarchy "signal_light2:inst12"
Warning (10230): Verilog HDL assignment warning at signallight2.v(34): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at signallight2.v(35): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at signallight2.v(44): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at signallight2.v(45): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at signallight2.v(54): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at signallight2.v(55): truncated value with size 8 to match size of target (4)
Info (12128): Elaborating entity "_21" for hierarchy "_21:inst11"
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signal_light:inst16|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signal_light:inst16|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signal_light:inst16|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signal_light:inst16|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signal_light:inst16|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signal_light:inst16|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signal_light2:inst12|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signal_light2:inst12|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signal_light2:inst12|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "signal_light2:inst12|Mod1"
Info (12130): Elaborated megafunction instantiation "signal_light:inst16|lpm_divide:Div2"
Info (12133): Instantiated megafunction "signal_light:inst16|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf
    Info (12023): Found entity 1: lpm_divide_agm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf
    Info (12023): Found entity 1: alt_u_div_13f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12130): Elaborated megafunction instantiation "signal_light:inst16|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "signal_light:inst16|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf
    Info (12023): Found entity 1: lpm_divide_d8m
Warning (13012): Latch experiment31:0000|out[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal scan2:inst17|SEL[1]
Warning (13012): Latch experiment31:0000|out[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal scan2:inst17|SEL[1]
Warning (13012): Latch experiment31:0000|out[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal scan2:inst17|SEL[1]
Warning (13012): Latch experiment31:0000|out[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal scan2:inst17|SEL[1]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "h" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/aq1/output_files/red.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 927 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 884 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4640 megabytes
    Info: Processing ended: Mon Dec 23 10:19:11 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/aq1/output_files/red.map.smsg.


