---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 2
      num_constraints: 2
      at: 401937c524c61a28b4fab76d7a1f85bb628850012af62362a0922610372faf92
      bt: cdf9a9cee4f2edf55111a95ae60bde9801080f6bde638a5c79273a39a2f9f7f5
      ct: 643d5437104296e21d906ecb15b2c96ad278f20cfc4af53b12bb6069bd853726
    ir:
      - "decl f0: <0>"
      - "  store &v1, ((v0), (), (), ())"
      - "  store &v3, [1, 2, 3]"
      - "  asget &v4, v3, 0, 2, 2"
      - "  asset &v3, 0, 2, [4, 5]"
      - "  store &v3, v3"
      - "  aget &v5, v3, 0"
      - "  eq &v6, v5, 4"
      - "  aget &v7, v3, 1"
      - "  eq &v8, v7, 5"
      - "  and &v9, v6, v8"
      - "  aget &v10, v3, 2"
      - "  eq &v11, v10, 3"
      - "  and &v12, v9, v11"
      - "  eq &v13, v2, true"
      - "  and &v14, v12, v13"
      - "  retn v14"
      - "decl f1: <15>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f2: <16>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f3: <17>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f4: <18>"
      - "  retn aleo1qnr4dkkvkgfqph0vzc3y6z2eu975wnpz2925ntjccd5cfqxtyu8sta57j8"
      - "decl f5: <19>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f6: <20>"
      - "  retn false"
      - "decl f7: <21>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f8: <22>"
      - "  retn false"
      - "decl f9: <23>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f10: <24>"
      - "  retn 'a'"
      - "decl f11: <25>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f12: <26>"
      - "  retn 'a'"
      - "decl f13: <27>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f14: <28>"
      - "  retn []"
      - "decl f15: <29>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f16: <30>"
      - "  retn []"
      - "decl f17: <31>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f18: <32>"
      - "  retn []group"
      - "decl f19: <33>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f20: <34>"
      - "  retn []group"
      - "decl f21: <35>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f22: <36>"
      - "  retn 0"
      - "decl f23: <37>"
      - "  retn [0]"
      - "decl f24: <38>"
      - "  retn 0"
      - "decl f25: <39>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f26: <40>"
      - "  retn 0"
      - "decl f27: <41>"
      - "  retn [0, 0]"
      - "decl f28: <42>"
      - "  retn 0"
      - "decl f29: <43>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f30: <44>"
      - "  retn 0"
      - "decl f31: <45>"
      - "  retn [0, 0, 0, 0]"
      - "decl f32: <46>"
      - "  retn 0"
      - "decl f33: <47>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f34: <48>"
      - "  retn 0"
      - "decl f35: <49>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f36: <50>"
      - "  retn 0"
      - "decl f37: <51>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f38: <52>"
      - "  retn 0"
      - "decl f39: <53>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f40: <54>"
      - "  retn 0"
      - "decl f41: <55>"
      - "  retn [false, false, false, false, false, false, false, false]"
      - "decl f42: <56>"
      - "  retn 0"
      - "decl f43: <57>"
      - "  retn [0]"
      - "decl f44: <58>"
      - "  retn 0"
      - "decl f45: <59>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f46: <60>"
      - "  retn 0"
      - "decl f47: <61>"
      - "  retn [0, 0]"
      - "decl f48: <62>"
      - "  retn 0"
      - "decl f49: <63>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f50: <64>"
      - "  retn 0"
      - "decl f51: <65>"
      - "  retn [0, 0, 0, 0]"
      - "decl f52: <66>"
      - "  retn 0"
      - "decl f53: <67>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f54: <68>"
      - "  retn 0"
      - "decl f55: <69>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f56: <70>"
      - "  retn 0"
      - "decl f57: <71>"
      - "  retn [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false]"
      - "decl f58: <72>"
      - "  retn 0"
      - "decl f59: <73>"
      - "  retn [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]"
      - "decl f60: <74>"
      - "  retn 0"
      - ""
    output:
      - input_file: input/dummy.in
        output:
          registers:
            r0:
              type: bool
              value: "true"
    initial_ast: b833d3b1e261fdba0c362b82ca153967267b48334cd1454a4054ac365ce5a4ac
    imports_resolved_ast: 5a878870542bafe3d61aa388f2cdf56d7033147cc3914beb27b89121caaad593
    canonicalized_ast: 5a878870542bafe3d61aa388f2cdf56d7033147cc3914beb27b89121caaad593
    type_inferenced_ast: 7c7afd1a705f5dd12c6adb59d41ed6c362cdcb22b0912be85e2024cd2cf36c35
