============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jun 28 11:01:25 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(813)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.421668s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (82.4%)

RUN-1004 : used memory is 283 MB, reserved memory is 259 MB, peak memory is 288 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101167954657280"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101167954657280"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90473486090240"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 9 view nodes, 85 trigger nets, 85 data nets.
KIT-1004 : Chipwatcher code = 1010011111010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=228) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=228) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 14302/37 useful/useless nets, 11715/23 useful/useless insts
SYN-1016 : Merged 46 instances.
SYN-1032 : 13765/10 useful/useless nets, 12383/10 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13749/16 useful/useless nets, 12371/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 679 better
SYN-1014 : Optimize round 2
SYN-1032 : 13211/60 useful/useless nets, 11833/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.234267s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (73.4%)

RUN-1004 : used memory is 296 MB, reserved memory is 270 MB, peak memory is 298 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 47 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 80 instances.
SYN-2501 : Optimize round 1, 162 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 13934/2 useful/useless nets, 12565/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 56994, tnet num: 13934, tinst num: 12564, tnode num: 70027, tedge num: 91780.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13934 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 375 (3.21), #lev = 7 (1.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 375 (3.21), #lev = 7 (1.57)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 826 instances into 375 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 642 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 212 adder to BLE ...
SYN-4008 : Packed 212 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.141276s wall, 1.687500s user + 0.093750s system = 1.781250s CPU (83.2%)

RUN-1004 : used memory is 318 MB, reserved memory is 300 MB, peak memory is 445 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.507225s wall, 2.640625s user + 0.125000s system = 2.765625s CPU (78.9%)

RUN-1004 : used memory is 318 MB, reserved memory is 300 MB, peak memory is 445 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[31] will be merged to another kept net PRDATA[31]
SYN-5055 WARNING: The kept net PRDATA[31] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[30] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net PRDATA[30] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[29] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net PRDATA[29] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[28] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net PRDATA[28] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[27] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net PRDATA[27] will be merged to another kept net PRDATA[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (472 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11498 instances
RUN-0007 : 6721 luts, 3738 seqs, 597 mslices, 297 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 12878 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7536 nets have 2 pins
RUN-1001 : 3985 nets have [3 - 5] pins
RUN-1001 : 787 nets have [6 - 10] pins
RUN-1001 : 337 nets have [11 - 20] pins
RUN-1001 : 212 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     231     
RUN-1001 :   No   |  No   |  Yes  |    1519     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |    1185     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  69   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 92
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11496 instances, 6721 luts, 3738 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-0007 : Cell area utilization is 43%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54572, tnet num: 12876, tinst num: 11496, tnode num: 67394, tedge num: 89178.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12876 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.088328s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (87.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.99725e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11496.
PHY-3001 : Level 1 #clusters 1766.
PHY-3001 : End clustering;  0.088878s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 934373, overlap = 341.375
PHY-3002 : Step(2): len = 825818, overlap = 396.219
PHY-3002 : Step(3): len = 581051, overlap = 467.969
PHY-3002 : Step(4): len = 516226, overlap = 535.406
PHY-3002 : Step(5): len = 408447, overlap = 612.188
PHY-3002 : Step(6): len = 358565, overlap = 652.719
PHY-3002 : Step(7): len = 282549, overlap = 747.656
PHY-3002 : Step(8): len = 249448, overlap = 801.969
PHY-3002 : Step(9): len = 222100, overlap = 839.688
PHY-3002 : Step(10): len = 202479, overlap = 888.438
PHY-3002 : Step(11): len = 181961, overlap = 922.531
PHY-3002 : Step(12): len = 167530, overlap = 960.781
PHY-3002 : Step(13): len = 156232, overlap = 968.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.10992e-06
PHY-3002 : Step(14): len = 165387, overlap = 947.625
PHY-3002 : Step(15): len = 200890, overlap = 824.969
PHY-3002 : Step(16): len = 209637, overlap = 833.125
PHY-3002 : Step(17): len = 213842, overlap = 819.875
PHY-3002 : Step(18): len = 208609, overlap = 760.344
PHY-3002 : Step(19): len = 206845, overlap = 740.438
PHY-3002 : Step(20): len = 200724, overlap = 744.094
PHY-3002 : Step(21): len = 198067, overlap = 714.344
PHY-3002 : Step(22): len = 194744, overlap = 710.125
PHY-3002 : Step(23): len = 192836, overlap = 733.438
PHY-3002 : Step(24): len = 190289, overlap = 754.188
PHY-3002 : Step(25): len = 189566, overlap = 756
PHY-3002 : Step(26): len = 189670, overlap = 757.281
PHY-3002 : Step(27): len = 189086, overlap = 736.219
PHY-3002 : Step(28): len = 187234, overlap = 737.188
PHY-3002 : Step(29): len = 186143, overlap = 716.062
PHY-3002 : Step(30): len = 184450, overlap = 714.344
PHY-3002 : Step(31): len = 182037, overlap = 723.875
PHY-3002 : Step(32): len = 180541, overlap = 727.812
PHY-3002 : Step(33): len = 179484, overlap = 761.094
PHY-3002 : Step(34): len = 178388, overlap = 763.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.21984e-06
PHY-3002 : Step(35): len = 183901, overlap = 743.031
PHY-3002 : Step(36): len = 193855, overlap = 723.719
PHY-3002 : Step(37): len = 199597, overlap = 712.625
PHY-3002 : Step(38): len = 204176, overlap = 664.906
PHY-3002 : Step(39): len = 205423, overlap = 640.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.43969e-06
PHY-3002 : Step(40): len = 217843, overlap = 592.844
PHY-3002 : Step(41): len = 240334, overlap = 530.25
PHY-3002 : Step(42): len = 250978, overlap = 475.562
PHY-3002 : Step(43): len = 255119, overlap = 457.312
PHY-3002 : Step(44): len = 253747, overlap = 443.875
PHY-3002 : Step(45): len = 253393, overlap = 447.656
PHY-3002 : Step(46): len = 251939, overlap = 472.781
PHY-3002 : Step(47): len = 250920, overlap = 487.562
PHY-3002 : Step(48): len = 249376, overlap = 485.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.68794e-05
PHY-3002 : Step(49): len = 264332, overlap = 468.312
PHY-3002 : Step(50): len = 278310, overlap = 424.188
PHY-3002 : Step(51): len = 285539, overlap = 403.188
PHY-3002 : Step(52): len = 288782, overlap = 364.062
PHY-3002 : Step(53): len = 290268, overlap = 347.781
PHY-3002 : Step(54): len = 291399, overlap = 347.844
PHY-3002 : Step(55): len = 291109, overlap = 351.125
PHY-3002 : Step(56): len = 290481, overlap = 365.375
PHY-3002 : Step(57): len = 289079, overlap = 372.281
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.37588e-05
PHY-3002 : Step(58): len = 304218, overlap = 341.156
PHY-3002 : Step(59): len = 320583, overlap = 327.375
PHY-3002 : Step(60): len = 328190, overlap = 316.469
PHY-3002 : Step(61): len = 330065, overlap = 321.875
PHY-3002 : Step(62): len = 331512, overlap = 313.156
PHY-3002 : Step(63): len = 333345, overlap = 307.625
PHY-3002 : Step(64): len = 333043, overlap = 318.094
PHY-3002 : Step(65): len = 331290, overlap = 296.594
PHY-3002 : Step(66): len = 330504, overlap = 293.562
PHY-3002 : Step(67): len = 331134, overlap = 287.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.75175e-05
PHY-3002 : Step(68): len = 347867, overlap = 254
PHY-3002 : Step(69): len = 362753, overlap = 226.625
PHY-3002 : Step(70): len = 366115, overlap = 215.781
PHY-3002 : Step(71): len = 368694, overlap = 206.156
PHY-3002 : Step(72): len = 371116, overlap = 207.75
PHY-3002 : Step(73): len = 373784, overlap = 192.594
PHY-3002 : Step(74): len = 371395, overlap = 188.281
PHY-3002 : Step(75): len = 370937, overlap = 181.344
PHY-3002 : Step(76): len = 370786, overlap = 180.844
PHY-3002 : Step(77): len = 370926, overlap = 184.656
PHY-3002 : Step(78): len = 369275, overlap = 189.469
PHY-3002 : Step(79): len = 370211, overlap = 199.219
PHY-3002 : Step(80): len = 370324, overlap = 194.188
PHY-3002 : Step(81): len = 370578, overlap = 195.875
PHY-3002 : Step(82): len = 368969, overlap = 203.219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000135035
PHY-3002 : Step(83): len = 381553, overlap = 188.562
PHY-3002 : Step(84): len = 389204, overlap = 179.344
PHY-3002 : Step(85): len = 390880, overlap = 177
PHY-3002 : Step(86): len = 392945, overlap = 172.625
PHY-3002 : Step(87): len = 395582, overlap = 169.594
PHY-3002 : Step(88): len = 396993, overlap = 163
PHY-3002 : Step(89): len = 395767, overlap = 163.031
PHY-3002 : Step(90): len = 395465, overlap = 164.438
PHY-3002 : Step(91): len = 395862, overlap = 163.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00027007
PHY-3002 : Step(92): len = 404309, overlap = 152.906
PHY-3002 : Step(93): len = 409229, overlap = 143.375
PHY-3002 : Step(94): len = 408534, overlap = 131.062
PHY-3002 : Step(95): len = 409420, overlap = 126.375
PHY-3002 : Step(96): len = 412046, overlap = 117.688
PHY-3002 : Step(97): len = 414456, overlap = 128.812
PHY-3002 : Step(98): len = 414270, overlap = 127.906
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00049802
PHY-3002 : Step(99): len = 419489, overlap = 111.656
PHY-3002 : Step(100): len = 423197, overlap = 115.781
PHY-3002 : Step(101): len = 423718, overlap = 108.469
PHY-3002 : Step(102): len = 425405, overlap = 107.719
PHY-3002 : Step(103): len = 428224, overlap = 111.125
PHY-3002 : Step(104): len = 430444, overlap = 104.969
PHY-3002 : Step(105): len = 429217, overlap = 114.594
PHY-3002 : Step(106): len = 429815, overlap = 108.281
PHY-3002 : Step(107): len = 432132, overlap = 113.25
PHY-3002 : Step(108): len = 432916, overlap = 114.938
PHY-3002 : Step(109): len = 431925, overlap = 111.375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000908257
PHY-3002 : Step(110): len = 435723, overlap = 114
PHY-3002 : Step(111): len = 440315, overlap = 116.5
PHY-3002 : Step(112): len = 440039, overlap = 115.406
PHY-3002 : Step(113): len = 440619, overlap = 113.719
PHY-3002 : Step(114): len = 443284, overlap = 117.656
PHY-3002 : Step(115): len = 444671, overlap = 125.438
PHY-3002 : Step(116): len = 443606, overlap = 121.906
PHY-3002 : Step(117): len = 443217, overlap = 121.75
PHY-3002 : Step(118): len = 445262, overlap = 117.031
PHY-3002 : Step(119): len = 447353, overlap = 115.219
PHY-3002 : Step(120): len = 446773, overlap = 118.594
PHY-3002 : Step(121): len = 446883, overlap = 120.344
PHY-3002 : Step(122): len = 448543, overlap = 116.531
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0016145
PHY-3002 : Step(123): len = 450318, overlap = 113.875
PHY-3002 : Step(124): len = 452108, overlap = 110.125
PHY-3002 : Step(125): len = 452647, overlap = 106.938
PHY-3002 : Step(126): len = 453363, overlap = 106.688
PHY-3002 : Step(127): len = 454423, overlap = 106.188
PHY-3002 : Step(128): len = 456460, overlap = 102.812
PHY-3002 : Step(129): len = 457100, overlap = 105.031
PHY-3002 : Step(130): len = 457685, overlap = 103.438
PHY-3002 : Step(131): len = 458520, overlap = 99.6562
PHY-3002 : Step(132): len = 459327, overlap = 103.5
PHY-3002 : Step(133): len = 459666, overlap = 104.812
PHY-3002 : Step(134): len = 460008, overlap = 106.312
PHY-3002 : Step(135): len = 460312, overlap = 107.094
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12878.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600216, over cnt = 1403(3%), over = 7537, worst = 30
PHY-1001 : End global iterations;  0.341279s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (77.8%)

PHY-1001 : Congestion index: top1 = 82.59, top5 = 63.78, top10 = 53.89, top15 = 47.64.
PHY-3001 : End congestion estimation;  0.468400s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (76.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12876 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.438908s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (85.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166612
PHY-3002 : Step(136): len = 506569, overlap = 43.25
PHY-3002 : Step(137): len = 511017, overlap = 37.4688
PHY-3002 : Step(138): len = 509587, overlap = 33.875
PHY-3002 : Step(139): len = 508633, overlap = 30.5625
PHY-3002 : Step(140): len = 509873, overlap = 25.1562
PHY-3002 : Step(141): len = 511820, overlap = 22.9375
PHY-3002 : Step(142): len = 510718, overlap = 21.5625
PHY-3002 : Step(143): len = 509483, overlap = 24.3438
PHY-3002 : Step(144): len = 508259, overlap = 23.2812
PHY-3002 : Step(145): len = 505254, overlap = 21.1562
PHY-3002 : Step(146): len = 502490, overlap = 19.3438
PHY-3002 : Step(147): len = 499650, overlap = 22.9062
PHY-3002 : Step(148): len = 498276, overlap = 26.5
PHY-3002 : Step(149): len = 496623, overlap = 27.0938
PHY-3002 : Step(150): len = 494752, overlap = 29.8125
PHY-3002 : Step(151): len = 493618, overlap = 35
PHY-3002 : Step(152): len = 491860, overlap = 35.9688
PHY-3002 : Step(153): len = 491090, overlap = 36.375
PHY-3002 : Step(154): len = 489718, overlap = 37.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000333224
PHY-3002 : Step(155): len = 490603, overlap = 37.5312
PHY-3002 : Step(156): len = 495239, overlap = 40.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000666447
PHY-3002 : Step(157): len = 497242, overlap = 38.75
PHY-3002 : Step(158): len = 509564, overlap = 37
PHY-3002 : Step(159): len = 512171, overlap = 35.1562
PHY-3002 : Step(160): len = 513116, overlap = 34.9062
PHY-3002 : Step(161): len = 515334, overlap = 33.2188
PHY-3002 : Step(162): len = 515343, overlap = 30.9062
PHY-3002 : Step(163): len = 516050, overlap = 31.2812
PHY-3002 : Step(164): len = 516643, overlap = 31.2188
PHY-3002 : Step(165): len = 517341, overlap = 26.75
PHY-3002 : Step(166): len = 517287, overlap = 24.8125
PHY-3002 : Step(167): len = 515077, overlap = 27.0312
PHY-3002 : Step(168): len = 512518, overlap = 28.6562
PHY-3002 : Step(169): len = 511367, overlap = 25.5
PHY-3002 : Step(170): len = 510355, overlap = 26.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00118305
PHY-3002 : Step(171): len = 512714, overlap = 27.4688
PHY-3002 : Step(172): len = 514680, overlap = 28.7812
PHY-3002 : Step(173): len = 519046, overlap = 31.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0023661
PHY-3002 : Step(174): len = 520055, overlap = 32.1562
PHY-3002 : Step(175): len = 527109, overlap = 31.8438
PHY-3002 : Step(176): len = 541381, overlap = 28.625
PHY-3002 : Step(177): len = 541320, overlap = 28.5938
PHY-3002 : Step(178): len = 540153, overlap = 26.0938
PHY-3002 : Step(179): len = 538359, overlap = 27.5312
PHY-3002 : Step(180): len = 536921, overlap = 26.1875
PHY-3002 : Step(181): len = 536721, overlap = 20.875
PHY-3002 : Step(182): len = 536642, overlap = 19.3438
PHY-3002 : Step(183): len = 537303, overlap = 19.25
PHY-3002 : Step(184): len = 537731, overlap = 20
PHY-3002 : Step(185): len = 537573, overlap = 19.75
PHY-3002 : Step(186): len = 536633, overlap = 22.3438
PHY-3002 : Step(187): len = 535434, overlap = 23.4062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00458126
PHY-3002 : Step(188): len = 535497, overlap = 24.9688
PHY-3002 : Step(189): len = 536655, overlap = 25.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 122/12878.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634304, over cnt = 1938(5%), over = 8610, worst = 52
PHY-1001 : End global iterations;  0.369800s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (93.0%)

PHY-1001 : Congestion index: top1 = 83.19, top5 = 61.37, top10 = 52.75, top15 = 47.68.
PHY-3001 : End congestion estimation;  0.514545s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (91.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12876 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.497729s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (87.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000180495
PHY-3002 : Step(190): len = 537068, overlap = 132.031
PHY-3002 : Step(191): len = 534894, overlap = 111.5
PHY-3002 : Step(192): len = 529292, overlap = 99.9062
PHY-3002 : Step(193): len = 524683, overlap = 81.0938
PHY-3002 : Step(194): len = 520331, overlap = 75.875
PHY-3002 : Step(195): len = 515127, overlap = 76.7812
PHY-3002 : Step(196): len = 509875, overlap = 79.5312
PHY-3002 : Step(197): len = 504547, overlap = 69.4375
PHY-3002 : Step(198): len = 500676, overlap = 77.8125
PHY-3002 : Step(199): len = 496483, overlap = 78.625
PHY-3002 : Step(200): len = 492677, overlap = 80.875
PHY-3002 : Step(201): len = 489014, overlap = 73.2188
PHY-3002 : Step(202): len = 484807, overlap = 73.5625
PHY-3002 : Step(203): len = 481118, overlap = 72.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00036099
PHY-3002 : Step(204): len = 483075, overlap = 69.1875
PHY-3002 : Step(205): len = 485997, overlap = 65.1875
PHY-3002 : Step(206): len = 489574, overlap = 54.8438
PHY-3002 : Step(207): len = 490293, overlap = 55.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000721981
PHY-3002 : Step(208): len = 492222, overlap = 55.6562
PHY-3002 : Step(209): len = 500216, overlap = 44.3125
PHY-3002 : Step(210): len = 504833, overlap = 37.5
PHY-3002 : Step(211): len = 504929, overlap = 40.7812
PHY-3002 : Step(212): len = 504720, overlap = 43.5938
PHY-3002 : Step(213): len = 504098, overlap = 42.9688
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54572, tnet num: 12876, tinst num: 11496, tnode num: 67394, tedge num: 89178.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 298.25 peak overflow 2.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 265/12878.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 618400, over cnt = 2106(5%), over = 6932, worst = 36
PHY-1001 : End global iterations;  0.455761s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (96.0%)

PHY-1001 : Congestion index: top1 = 62.93, top5 = 52.21, top10 = 46.38, top15 = 42.79.
PHY-1001 : End incremental global routing;  0.590373s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (95.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12876 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.496894s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (84.9%)

OPT-1001 : 9 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11382 has valid locations, 80 needs to be replaced
PHY-3001 : design contains 11567 instances, 6754 luts, 3776 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 509880
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10762/12949.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 623600, over cnt = 2126(6%), over = 6989, worst = 36
PHY-1001 : End global iterations;  0.085852s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (91.0%)

PHY-1001 : Congestion index: top1 = 63.04, top5 = 52.31, top10 = 46.48, top15 = 42.92.
PHY-3001 : End congestion estimation;  0.239426s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (91.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54823, tnet num: 12947, tinst num: 11567, tnode num: 67759, tedge num: 89538.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.302906s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (83.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(214): len = 509670, overlap = 0
PHY-3002 : Step(215): len = 509666, overlap = 0
PHY-3002 : Step(216): len = 509786, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10776/12949.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 622680, over cnt = 2124(6%), over = 6993, worst = 36
PHY-1001 : End global iterations;  0.076287s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (41.0%)

PHY-1001 : Congestion index: top1 = 63.23, top5 = 52.34, top10 = 46.52, top15 = 42.95.
PHY-3001 : End congestion estimation;  0.240618s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (77.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.480330s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (71.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000601974
PHY-3002 : Step(217): len = 509799, overlap = 43.4062
PHY-3002 : Step(218): len = 509929, overlap = 43.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00120395
PHY-3002 : Step(219): len = 510111, overlap = 43.8125
PHY-3002 : Step(220): len = 510301, overlap = 43.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00240789
PHY-3002 : Step(221): len = 510337, overlap = 43.3438
PHY-3002 : Step(222): len = 510521, overlap = 43.4062
PHY-3001 : Final: Len = 510521, Over = 43.4062
PHY-3001 : End incremental placement;  2.673435s wall, 2.093750s user + 0.093750s system = 2.187500s CPU (81.8%)

OPT-1001 : Total overflow 299.53 peak overflow 2.62
OPT-1001 : End high-fanout net optimization;  4.027946s wall, 3.312500s user + 0.125000s system = 3.437500s CPU (85.3%)

OPT-1001 : Current memory(MB): used = 554, reserve = 538, peak = 566.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10774/12949.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 623640, over cnt = 2119(6%), over = 6853, worst = 36
PHY-1002 : len = 658680, over cnt = 1333(3%), over = 3201, worst = 28
PHY-1002 : len = 674432, over cnt = 730(2%), over = 1635, worst = 16
PHY-1002 : len = 680480, over cnt = 494(1%), over = 1094, worst = 16
PHY-1002 : len = 693928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.752554s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (78.9%)

PHY-1001 : Congestion index: top1 = 54.25, top5 = 47.25, top10 = 43.45, top15 = 40.89.
OPT-1001 : End congestion update;  0.912814s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (80.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.394307s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (83.2%)

OPT-0007 : Start: WNS -3211 TNS -576656 NUM_FEPS 411
OPT-0007 : Iter 1: improved WNS -3211 TNS -412156 NUM_FEPS 411 with 49 cells processed and 5250 slack improved
OPT-0007 : Iter 2: improved WNS -3211 TNS -411956 NUM_FEPS 411 with 6 cells processed and 500 slack improved
OPT-1001 : End global optimization;  1.328530s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (81.2%)

OPT-1001 : Current memory(MB): used = 553, reserve = 537, peak = 566.
OPT-1001 : End physical optimization;  6.452704s wall, 5.281250s user + 0.156250s system = 5.437500s CPU (84.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6754 LUT to BLE ...
SYN-4008 : Packed 6754 LUT and 1372 SEQ to BLE.
SYN-4003 : Packing 2404 remaining SEQ's ...
SYN-4005 : Packed 1754 SEQ with LUT/SLICE
SYN-4006 : 3779 single LUT's are left
SYN-4006 : 650 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7404/8807 primitive instances ...
PHY-3001 : End packing;  0.502928s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (83.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5090 instances
RUN-1001 : 2473 mslices, 2472 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11814 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6237 nets have 2 pins
RUN-1001 : 4053 nets have [3 - 5] pins
RUN-1001 : 879 nets have [6 - 10] pins
RUN-1001 : 372 nets have [11 - 20] pins
RUN-1001 : 261 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 5088 instances, 4945 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : After packing: Len = 525967, Over = 108.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6074/11814.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 681728, over cnt = 1293(3%), over = 2057, worst = 7
PHY-1002 : len = 687072, over cnt = 689(1%), over = 956, worst = 7
PHY-1002 : len = 694168, over cnt = 302(0%), over = 386, worst = 5
PHY-1002 : len = 697600, over cnt = 122(0%), over = 148, worst = 3
PHY-1002 : len = 699528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.827989s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (66.0%)

PHY-1001 : Congestion index: top1 = 54.12, top5 = 47.36, top10 = 43.45, top15 = 40.81.
PHY-3001 : End congestion estimation;  1.026952s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (71.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50793, tnet num: 11812, tinst num: 5088, tnode num: 60666, tedge num: 85755.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11812 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.484400s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (83.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.94262e-05
PHY-3002 : Step(223): len = 516851, overlap = 108.75
PHY-3002 : Step(224): len = 510556, overlap = 111
PHY-3002 : Step(225): len = 507150, overlap = 118.75
PHY-3002 : Step(226): len = 504357, overlap = 128.5
PHY-3002 : Step(227): len = 502588, overlap = 132.25
PHY-3002 : Step(228): len = 501134, overlap = 137.25
PHY-3002 : Step(229): len = 499909, overlap = 137.5
PHY-3002 : Step(230): len = 499001, overlap = 133
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138852
PHY-3002 : Step(231): len = 503982, overlap = 122.5
PHY-3002 : Step(232): len = 509650, overlap = 110.5
PHY-3002 : Step(233): len = 511371, overlap = 108
PHY-3002 : Step(234): len = 512946, overlap = 105.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000277705
PHY-3002 : Step(235): len = 520073, overlap = 100.25
PHY-3002 : Step(236): len = 528184, overlap = 86.25
PHY-3002 : Step(237): len = 532545, overlap = 84.25
PHY-3002 : Step(238): len = 533099, overlap = 83
PHY-3002 : Step(239): len = 533034, overlap = 80.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.958716s wall, 0.125000s user + 0.359375s system = 0.484375s CPU (50.5%)

PHY-3001 : Trial Legalized: Len = 577763
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 722/11814.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 705744, over cnt = 1784(5%), over = 2818, worst = 8
PHY-1002 : len = 717208, over cnt = 963(2%), over = 1315, worst = 6
PHY-1002 : len = 728480, over cnt = 289(0%), over = 408, worst = 6
PHY-1002 : len = 732616, over cnt = 59(0%), over = 82, worst = 4
PHY-1002 : len = 733824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.111994s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (75.9%)

PHY-1001 : Congestion index: top1 = 54.48, top5 = 47.70, top10 = 44.18, top15 = 41.62.
PHY-3001 : End congestion estimation;  1.348199s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (74.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11812 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.476659s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (82.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000172485
PHY-3002 : Step(240): len = 560946, overlap = 11.25
PHY-3002 : Step(241): len = 550885, overlap = 23
PHY-3002 : Step(242): len = 542299, overlap = 35.5
PHY-3002 : Step(243): len = 535257, overlap = 48.5
PHY-3002 : Step(244): len = 532690, overlap = 52.25
PHY-3002 : Step(245): len = 530998, overlap = 56.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000344969
PHY-3002 : Step(246): len = 536226, overlap = 51
PHY-3002 : Step(247): len = 540366, overlap = 46.75
PHY-3002 : Step(248): len = 544242, overlap = 48
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000689938
PHY-3002 : Step(249): len = 549786, overlap = 41.5
PHY-3002 : Step(250): len = 558502, overlap = 40
PHY-3002 : Step(251): len = 561441, overlap = 40.5
PHY-3002 : Step(252): len = 563057, overlap = 38.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012246s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 577058, Over = 0
PHY-3001 : Spreading special nets. 49 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033659s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.8%)

PHY-3001 : 70 instances has been re-located, deltaX = 13, deltaY = 45, maxDist = 1.
PHY-3001 : Final: Len = 578238, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50793, tnet num: 11812, tinst num: 5088, tnode num: 60666, tedge num: 85755.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.082444s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (89.5%)

RUN-1004 : used memory is 509 MB, reserved memory is 491 MB, peak memory is 577 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3367/11814.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719864, over cnt = 1688(4%), over = 2525, worst = 6
PHY-1002 : len = 726632, over cnt = 1108(3%), over = 1514, worst = 5
PHY-1002 : len = 737200, over cnt = 469(1%), over = 600, worst = 5
PHY-1002 : len = 741536, over cnt = 236(0%), over = 281, worst = 3
PHY-1002 : len = 744720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.066901s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (76.2%)

PHY-1001 : Congestion index: top1 = 53.36, top5 = 46.91, top10 = 43.35, top15 = 41.00.
PHY-1001 : End incremental global routing;  1.283672s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (77.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11812 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.471095s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (99.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.050813s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (84.6%)

OPT-1001 : Current memory(MB): used = 559, reserve = 549, peak = 577.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10817/11814.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 744720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.092619s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (84.4%)

PHY-1001 : Congestion index: top1 = 53.36, top5 = 46.91, top10 = 43.35, top15 = 41.00.
OPT-1001 : End congestion update;  0.322005s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (82.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11812 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.423584s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (88.5%)

OPT-0007 : Start: WNS -3006 TNS -256310 NUM_FEPS 285
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4983 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5088 instances, 4945 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 593326, Over = 0
PHY-3001 : Spreading special nets. 21 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032118s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.3%)

PHY-3001 : 37 instances has been re-located, deltaX = 10, deltaY = 23, maxDist = 2.
PHY-3001 : Final: Len = 594076, Over = 0
PHY-3001 : End incremental legalization;  0.220722s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (92.0%)

OPT-0007 : Iter 1: improved WNS -2956 TNS -226527 NUM_FEPS 287 with 165 cells processed and 32241 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4983 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5088 instances, 4945 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 595162, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029729s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.6%)

PHY-3001 : 17 instances has been re-located, deltaX = 5, deltaY = 14, maxDist = 2.
PHY-3001 : Final: Len = 595466, Over = 0
PHY-3001 : End incremental legalization;  0.226523s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (55.2%)

OPT-0007 : Iter 2: improved WNS -2956 TNS -219127 NUM_FEPS 288 with 53 cells processed and 3575 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4983 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5088 instances, 4945 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 598916, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031270s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (50.0%)

PHY-3001 : 17 instances has been re-located, deltaX = 10, deltaY = 7, maxDist = 2.
PHY-3001 : Final: Len = 599470, Over = 0
PHY-3001 : End incremental legalization;  0.227113s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (89.4%)

OPT-0007 : Iter 3: improved WNS -2956 TNS -215920 NUM_FEPS 289 with 40 cells processed and 4632 slack improved
OPT-0007 : Iter 4: improved WNS -2956 TNS -215920 NUM_FEPS 289 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.837924s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (83.3%)

OPT-1001 : Current memory(MB): used = 580, reserve = 568, peak = 583.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11812 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.389337s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (80.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10143/11814.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 764504, over cnt = 192(0%), over = 305, worst = 6
PHY-1002 : len = 765792, over cnt = 93(0%), over = 107, worst = 4
PHY-1002 : len = 767088, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 767336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.506962s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (64.7%)

PHY-1001 : Congestion index: top1 = 53.41, top5 = 47.48, top10 = 44.16, top15 = 41.86.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11812 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.394582s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (75.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2956 TNS -220602 NUM_FEPS 289
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 52.896552
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2956ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -2956ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11814 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11814 nets
OPT-1001 : End physical optimization;  6.724642s wall, 5.343750s user + 0.140625s system = 5.484375s CPU (81.6%)

RUN-1003 : finish command "place" in  29.301850s wall, 19.390625s user + 1.453125s system = 20.843750s CPU (71.1%)

RUN-1004 : used memory is 486 MB, reserved memory is 466 MB, peak memory is 583 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.227985s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (118.3%)

RUN-1004 : used memory is 490 MB, reserved memory is 473 MB, peak memory is 583 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5090 instances
RUN-1001 : 2473 mslices, 2472 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11814 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6237 nets have 2 pins
RUN-1001 : 4053 nets have [3 - 5] pins
RUN-1001 : 879 nets have [6 - 10] pins
RUN-1001 : 372 nets have [11 - 20] pins
RUN-1001 : 261 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50793, tnet num: 11812, tinst num: 5088, tnode num: 60666, tedge num: 85755.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2473 mslices, 2472 lslices, 102 pads, 35 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11812 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 722792, over cnt = 1765(5%), over = 2857, worst = 7
PHY-1002 : len = 734432, over cnt = 1025(2%), over = 1450, worst = 7
PHY-1002 : len = 744416, over cnt = 486(1%), over = 662, worst = 6
PHY-1002 : len = 752528, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 752608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.943216s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (59.6%)

PHY-1001 : Congestion index: top1 = 52.31, top5 = 46.53, top10 = 43.33, top15 = 41.10.
PHY-1001 : End global routing;  1.151689s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (66.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 592, reserve = 577, peak = 592.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 851, reserve = 840, peak = 851.
PHY-1001 : End build detailed router design. 2.803207s wall, 2.328125s user + 0.031250s system = 2.359375s CPU (84.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 145944, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.496251s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (88.8%)

PHY-1001 : Current memory(MB): used = 887, reserve = 876, peak = 887.
PHY-1001 : End phase 1; 1.501831s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (88.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.90838e+06, over cnt = 916(0%), over = 919, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 891, reserve = 879, peak = 891.
PHY-1001 : End initial routed; 28.925697s wall, 18.593750s user + 0.125000s system = 18.718750s CPU (64.7%)

PHY-1001 : Update timing.....
PHY-1001 : 267/11033(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.202   |  -979.127  |  354  
RUN-1001 :   Hold   |   0.089   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.782477s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (68.4%)

PHY-1001 : Current memory(MB): used = 903, reserve = 892, peak = 903.
PHY-1001 : End phase 2; 30.708239s wall, 19.812500s user + 0.125000s system = 19.937500s CPU (64.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 38 pins with SWNS -4.162ns STNS -969.524ns FEP 354.
PHY-1001 : End OPT Iter 1; 0.194582s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (80.3%)

PHY-1022 : len = 1.90834e+06, over cnt = 939(0%), over = 944, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.355847s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (79.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.89202e+06, over cnt = 338(0%), over = 340, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.539642s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (98.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.88534e+06, over cnt = 70(0%), over = 70, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.462184s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (91.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.8851e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.264076s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (65.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.88527e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.181122s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (69.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.8853e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.177676s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (44.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.8853e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.240668s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (64.9%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.8853e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.327808s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (81.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.88529e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.131458s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (35.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.88529e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.104469s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.7%)

PHY-1001 : Update timing.....
PHY-1001 : 265/11033(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.162   |  -976.743  |  354  
RUN-1001 :   Hold   |   0.089   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.790389s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (68.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 275 feed throughs used by 206 nets
PHY-1001 : End commit to database; 1.238315s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (73.2%)

PHY-1001 : Current memory(MB): used = 976, reserve = 968, peak = 976.
PHY-1001 : End phase 3; 6.042775s wall, 4.484375s user + 0.015625s system = 4.500000s CPU (74.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 22 pins with SWNS -4.162ns STNS -968.647ns FEP 354.
PHY-1001 : End OPT Iter 1; 0.201078s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (62.2%)

PHY-1022 : len = 1.88539e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.336915s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (69.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.162ns, -968.647ns, 354}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.88513e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.115413s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.88516e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.116031s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.7%)

PHY-1001 : Update timing.....
PHY-1001 : 265/11033(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.162   |  -970.985  |  354  
RUN-1001 :   Hold   |   0.089   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.782038s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (80.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 279 feed throughs used by 208 nets
PHY-1001 : End commit to database; 1.299565s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (78.2%)

PHY-1001 : Current memory(MB): used = 980, reserve = 972, peak = 980.
PHY-1001 : End phase 4; 3.681141s wall, 2.937500s user + 0.000000s system = 2.937500s CPU (79.8%)

PHY-1003 : Routed, final wirelength = 1.88516e+06
PHY-1001 : Current memory(MB): used = 984, reserve = 976, peak = 984.
PHY-1001 : End export database. 0.036166s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.4%)

PHY-1001 : End detail routing;  45.024031s wall, 31.062500s user + 0.187500s system = 31.250000s CPU (69.4%)

RUN-1003 : finish command "route" in  47.698648s wall, 33.093750s user + 0.187500s system = 33.281250s CPU (69.8%)

RUN-1004 : used memory is 976 MB, reserved memory is 969 MB, peak memory is 984 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     8926   out of  19600   45.54%
#reg                     3939   out of  19600   20.10%
#le                      9574
  #lut only              5635   out of   9574   58.86%
  #reg only               648   out of   9574    6.77%
  #lut&reg               3291   out of   9574   34.37%
#dsp                        3   out of     29   10.34%
#bram                      27   out of     64   42.19%
  #bram9k                  27
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1788
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               269
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    255
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    253
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 73
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    62


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                    |9574   |8032    |894     |3953    |35      |3       |
|  ISP                               |AHBISP                                          |1461   |809     |356     |854     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                               |574    |243     |142     |337     |8       |0       |
|      u_fifo_1                      |fifo_buf                                        |73     |28      |18      |48      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |5      |1       |0       |5       |2       |0       |
|      u_fifo_2                      |fifo_buf                                        |66     |27      |18      |38      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |7      |2       |0       |7       |2       |0       |
|      u_fifo_3                      |fifo_buf                                        |66     |24      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |2      |1       |0       |2       |2       |0       |
|      u_fifo_4                      |fifo_buf                                        |67     |32      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|    u_CC                            |CC                                              |114    |92      |20      |74      |0       |0       |
|    u_bypass                        |bypass                                          |128    |88      |40      |38      |0       |0       |
|    u_demosaic                      |demosaic                                        |435    |202     |142     |283     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                      |111    |43      |31      |82      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                      |75     |32      |27      |47      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                      |72     |33      |27      |44      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                      |89     |40      |33      |70      |0       |0       |
|    u_gamma                         |gamma                                           |36     |36      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                       |12     |12      |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                       |12     |12      |0       |4       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                       |12     |12      |0       |6       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                            |16     |9       |7       |6       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                                |16     |9       |7       |6       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                               |12     |12      |0       |11      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                               |17     |17      |0       |11      |0       |0       |
|  RAM_CODE                          |Block_RAM                                       |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                       |2      |2       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                        |1      |1       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                              |30     |16      |0       |27      |0       |0       |
|  U_APB_UART                        |APB_UART                                        |4      |4       |0       |2       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                                 |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                                |12     |12      |0       |3       |0       |0       |
|  clk_gen_inst                      |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                             |10     |10      |0       |3       |0       |0       |
|  fifo                              |sd2isp_fifo                                     |142    |70      |21      |107     |1       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                           |7      |0       |0       |7       |1       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |39     |23      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |32     |24      |0       |32      |0       |0       |
|  kb                                |Keyboard                                        |90     |74      |16      |45      |0       |0       |
|  sd_reader                         |sd_reader                                       |705    |591     |100     |331     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                      |314    |280     |34      |150     |0       |0       |
|  sdram_top_inst                    |sdram_top                                       |767    |576     |119     |409     |8       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                       |422    |277     |73      |285     |8       |0       |
|      rd_fifo_data                  |fifo_data_out                                   |148    |109     |21      |118     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data_out                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |37     |24      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |38     |37      |0       |38      |0       |0       |
|      wr_fifo_data                  |fifo_data                                       |173    |89      |30      |134     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                             |30     |7       |0       |30      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |40     |24      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |37     |25      |0       |37      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                      |345    |299     |46      |124     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                     |60     |48      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                     |66     |66      |0       |12      |0       |0       |
|      sdram_init_inst               |sdram_init                                      |44     |40      |4       |32      |0       |0       |
|      sdram_read_inst               |sdram_read                                      |106    |88      |18      |30      |0       |0       |
|      sdram_write_inst              |sdram_write                                     |69     |57      |12      |28      |0       |0       |
|  u_logic                           |cortexm0ds_logic                                |5087   |5011    |51      |1385    |0       |3       |
|  u_rs232                           |rs232                                           |80     |69      |8       |56      |0       |0       |
|    uart_rx_inst                    |uart_rx                                         |53     |46      |4       |38      |0       |0       |
|    uart_tx_inst                    |uart_tx                                         |27     |23      |4       |18      |0       |0       |
|  vga_ctrl_inst                     |vga_ctrl                                        |152    |87      |65      |27      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                  |910    |603     |145     |620     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                         |910    |603     |145     |620     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                     |448    |299     |0       |431     |0       |0       |
|        reg_inst                    |register                                        |446    |297     |0       |429     |0       |0       |
|        tap_inst                    |tap                                             |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                         |462    |304     |145     |189     |0       |0       |
|        bus_inst                    |bus_top                                         |259    |168     |88      |98      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                         |32     |22      |10      |16      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                         |29     |19      |10      |12      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                         |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                         |99     |62      |34      |35      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det                                         |92     |58      |34      |28      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                        |112    |83      |29      |57      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6190  
    #2          2       2405  
    #3          3       1027  
    #4          4       620   
    #5        5-10      956   
    #6        11-50     536   
    #7       51-100      18   
    #8       101-500     5    
  Average     3.08            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.561446s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (86.1%)

RUN-1004 : used memory is 968 MB, reserved memory is 961 MB, peak memory is 1030 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50793, tnet num: 11812, tinst num: 5088, tnode num: 60666, tedge num: 85755.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11812 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 55ee338dd32f048d17c5b07802c02f05a4520843737890057e9b6f7149a197c5 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5088
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11814, pip num: 130589
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 279
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3157 valid insts, and 354555 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100000111010011111010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  19.659358s wall, 108.515625s user + 1.671875s system = 110.187500s CPU (560.5%)

RUN-1004 : used memory is 988 MB, reserved memory is 987 MB, peak memory is 1161 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240628_110125.log"
