Carlos Alvarez , Jesus Corbal , Mateo Valero, Fuzzy Memoization for Floating-Point Multimedia Applications, IEEE Transactions on Computers, v.54 n.7, p.922-927, July 2005[doi>10.1109/TC.2005.119]
Vishal Aslot , Max J. Domeika , Rudolf Eigenmann , Greg Gaertner , Wesley B. Jones , Bodo Parady, SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance, Proceedings of the International Workshop on OpenMP Applications and Tools: OpenMP Shared Memory Parallel Programming, p.1-10, July 30-31, 2001
Sandra Barsky. n.d. This Is a Program to Solve Nonlinear 2-D PDE Using One-Step Linearization. Retrieved May 4, 2015, from http://www.mgnet.org/mgnet/Codes/barsky/nl.c.
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Derek Bruening , Timothy Garnett , Saman Amarasinghe, An infrastructure for adaptive dynamic optimization, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California, USA
Mamadou Ciss, Nicolas Parisey, Fabrice Moreau, Charles-Antoine Dedryver, and Jean-Sébastien Pierre. 2013. A spatiotemporal model for predicting grain aphid population dynamics and optimizing insecticide sprays at the scale of continental France. Environmental Science and Pollution Research 21, 7, 4819--4827.
Daniel Citron , Dror Feitelson , Larry Rudolph, Accelerating multi-media processing by implementing memoing in multiplication and division units, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.252-261, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291056]
Daniel A. Connors , Wen-mei W. Hwu, Compiler-directed dynamic computation reuse: rationale and initial results, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.158-169, November 16-18, 1999, Haifa, Israel
Amarildo T.  da Costa , Felipe M.  G. França , Eliseu M. C. Filho, The Dynamic Trace Memorization Reuse Technique, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.92, October 15-19, 2000
Hadi Esmaeilzadeh , Adrian Sampson , Luis Ceze , Doug Burger, Neural Acceleration for General-Purpose Approximate Programs, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.449-460, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.48]
Antonio Gonzalez , Jordi Tubella , Carlos Molina, Trace-Level Reuse, Proceedings of the 1999 International Conference on Parallel Processing, p.30, September 21-24, 1999
John L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, v.34 n.4, p.1-17, September 2006[doi>10.1145/1186736.1186737]
Jian Huang , David Lilja, Exploiting Basic Block Value Locality with Block Reuse, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.106, January 09-12, 1999
Intel Corporation. n.d. Intel Turbo Boost Technology. Retrieved May 4, 2015, from http://www.intel.com/content/www/us/en/architecture-and-technology/turbo-boost/turbo-boost-technology.html.
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Paul McNamee , Marty Hall, Developing a tool for memoizing functions in C++, ACM SIGPLAN Notices, v.33 n.8, p.17-22, Aug. 1998[doi>10.1145/286385.286386]
Pierre Michaud , André Seznec , Damien Fetis , Yiannakis Sazeides , Theofanis Constantinou, A study of thread migration in temperature-constrained multicores, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.2, p.9-es, June 2007[doi>10.1145/1250727.1250729]
Uday Reddy, Objects as closures: abstract semantics of object-oriented languages, Proceedings of the 1988 ACM conference on LISP and functional programming, p.289-297, July 25-27, 1988, Snowbird, Utah, USA[doi>10.1145/62678.62721]
Stephen E. Richardson, Caching Function Results: Faster Arithmetic by Avoiding Unnecessary Computation, Sun Microsystems, Inc., Mountain View, CA, 1992
Emmanuel Riou, Erven Rohou, Philippe Clauss, Nabil Hallou, and Alain Ketterlin. 2014. PADRONE: A platform for online profiling, analysis, and optimization. In Proceedings of the International Workshop on Dynamic Compilation Everywhere (DCE’14). http://hal.inria.fr/hal-00917950.
Hugo Rito , João Cachopo, Memoization of methods using software transactional memory to track internal state dependencies, Proceedings of the 8th International Conference on the Principles and Practice of Programming in Java, September 15-17, 2010, Vienna, Austria[doi>10.1145/1852761.1852775]
James Tuck , Wonsun Ahn , Luis Ceze , Josep Torrellas, SoftSig: software-exposed hardware signatures for code analysis and optimization, Proceedings of the 13th international conference on Architectural support for programming languages and operating systems, March 01-05, 2008, Seattle, WA, USA[doi>10.1145/1346281.1346300]
