Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/IDE/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bd29799250ac432a9d7721ac575949c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GithubExample_tb_behav xil_defaultlib.GithubExample_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.T_FF
Compiling module xil_defaultlib.GithubExample
Compiling module xil_defaultlib.GithubExample_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot GithubExample_tb_behav
