{"Source Block": ["zipcpu/rtl/core/prefetch.v@85:108@HdlStmProcess", "\t// we do one bus cycle to get the instruction.  Later we should\n\t// pipeline this, but for now let's just do one at a time.\n\tinitial\to_wb_cyc = 1'b0;\n\tinitial\to_wb_stb = 1'b0;\n\tinitial\to_wb_addr= 0;\n\talways @(posedge i_clk)\n\t\tif ((i_rst)||(i_wb_ack)||(i_wb_err))\n\t\tbegin\n\t\t\to_wb_cyc <= 1'b0;\n\t\t\to_wb_stb <= 1'b0;\n\t\tend else if ((!o_wb_cyc)&&((i_stalled_n)||(!o_valid)))\n\t\tbegin // Initiate a bus cycle\n\t\t\to_wb_cyc <= 1'b1;\n\t\t\to_wb_stb <= 1'b1;\n\t\tend else if (o_wb_cyc) // Independent of ce\n\t\tbegin\n\t\t\tif (~i_wb_stall)\n\t\t\t\to_wb_stb <= 1'b0;\n\t\tend\n\n\treg\tinvalid;\n\tinitial\tinvalid = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (!o_wb_cyc)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[95, "\t\tend else if ((!o_wb_cyc)&&((i_stalled_n)||(!o_valid)))\n"], [101, "\t\t\tif (~i_wb_stall)\n"]], "Add": [[95, "\t\tend else if ((!o_wb_cyc)&&((i_stalled_n)||(!o_valid)||(i_new_pc)))\n"], [101, "\t\t\tif (!i_wb_stall)\n"]]}}