INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Vivado_Udemy/Design Flow Part 1/project_1/project_1.srcs/sources_1/new/project1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Vivado_Udemy/Design Flow Part 1/project_1/project_1.srcs/sim_1/new/simtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simtb
