// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Primary design header
//
// This header should be included by all source files instantiating the design.
// The class here is then constructed to instantiate the design.
// See the Verilator manual for examples.

#ifndef _VCORTEX_M0_SOC_H_
#define _VCORTEX_M0_SOC_H_  // guard

#include "verilated_heavy.h"

//==========

class VCortex_M0_Soc__Syms;
class VCortex_M0_Soc_VerilatedVcd;


//----------

VL_MODULE(VCortex_M0_Soc) {
  public:
    
    // PORTS
    // The application code writes and reads these signals to
    // propagate new values into/out from the Verilated model.
    VL_IN8(clk,0,0);
    VL_IN8(RSTn,0,0);
    VL_IN8(SWCLK,0,0);
    VL_IN8(CAMERA_PCLK,0,0);
    VL_INOUT8(SWDIO,0,0);
    VL_OUT8(LCD_CS,0,0);
    VL_OUT8(LCD_RS,0,0);
    VL_OUT8(LCD_WR,0,0);
    VL_OUT8(LCD_RD,0,0);
    VL_OUT8(LCD_RST,0,0);
    VL_OUT8(LCD_BL_CTR,0,0);
    VL_IN8(RXD,0,0);
    VL_OUT8(TXD,0,0);
    VL_OUT8(CAMERA_PWDN,0,0);
    VL_OUT8(CAMERA_RST,0,0);
    VL_OUT8(CAMERA_SCL,0,0);
    VL_INOUT8(CAMERA_SDA,0,0);
    VL_IN8(CAMERA_VSYNC,0,0);
    VL_IN8(CAMERA_HREF,0,0);
    VL_IN8(CAMERA_DATA,7,0);
    VL_OUT8(datavalid_test,0,0);
    VL_IN8(col,3,0);
    VL_OUT8(row,3,0);
    VL_OUT16(LCD_DATA,15,0);
    
    // LOCAL SIGNALS
    // Internals; generally not touched by application code
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__cpuresetn;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kxhpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__SWDO;
        CData/*3:0*/ Cortex_M0_Soc__DOT__key_interrupt;
        CData/*2:0*/ Cortex_M0_Soc__DOT__HBURST;
        CData/*3:0*/ Cortex_M0_Soc__DOT__HPROT;
        CData/*2:0*/ Cortex_M0_Soc__DOT__HSIZE;
        CData/*1:0*/ Cortex_M0_Soc__DOT__HTRANS;
        CData/*0:0*/ Cortex_M0_Soc__DOT__HMASTER;
        CData/*0:0*/ Cortex_M0_Soc__DOT__CDBGPWRUPACK;
        CData/*3:0*/ Cortex_M0_Soc__DOT__RAMCODE_WRITE;
        CData/*0:0*/ Cortex_M0_Soc__DOT__REG_READY;
        CData/*3:0*/ Cortex_M0_Soc__DOT__RAMDATA_WRITE;
        CData/*7:0*/ Cortex_M0_Soc__DOT__UART_RX_data;
        CData/*0:0*/ Cortex_M0_Soc__DOT__clk_uart;
        CData/*3:0*/ Cortex_M0_Soc__DOT__Keyboard_IRQ__DOT__key_reg;
        CData/*2:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__CODEHINTDE;
        CData/*3:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_apsr_o;
        CData/*5:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_ipsr_o;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__HALTED;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__LOCKUP;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__SLEEPING;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Npghu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wphhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Drhhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kshhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rthhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yuhhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mekhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I5nhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Raohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yaohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qdohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fiohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tiohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yoohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hqohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oqohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Buohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dvohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fwohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oxohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cyohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jyohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qyohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xyohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ezohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lzohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Szohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zzohu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G0phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N0phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U0phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B1phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I1phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P1phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W1phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D2phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K2phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R2phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y2phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F3phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M3phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T3phu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A4phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H4phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O4phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V4phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C5phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J5phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q5phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X5phu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uephu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bfphu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ruphu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Brrhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ghthu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kjthu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rjthu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Olthu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vlthu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qmthu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xmthu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rqthu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jtthu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qluhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xluhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Emuhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vyuhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P2vhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E7vhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z7vhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G8vhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N8vhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P9vhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xdvhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nfvhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fivhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T3whu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A4whu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ccwhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ekwhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gswhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I0xhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P0xhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W0xhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D1xhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K1xhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R1xhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V3xhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C4xhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J4xhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E5xhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dfxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rfxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yfxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tgxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ahxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sqxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nrxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Isxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ktxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rtxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ytxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fuxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Muxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Avxhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hvxhu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J3yhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X3yhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E4yhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z4yhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N5yhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U5yhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I6yhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y7yhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T8yhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O9yhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cayhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lbyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sbyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Deyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ffyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mfyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tfyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Agyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hgyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ziyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gjyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pkyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rlyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mmyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vnyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Joyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Epyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iryhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pryhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wryhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ksyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ftyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cvyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Swyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iyyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pyyhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T0zhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A1zhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M7zhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T7zhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J9zhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X9zhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tezhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ijzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rkzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Amzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Omzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qnzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iqzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pqzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wqzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Drzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Krzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tszhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vtzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cuzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Juzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xuzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Evzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lvzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Svzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zvzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gwzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nwzhu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uwzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bxzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ixzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pxzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wxzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dyzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kyzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ryzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yyzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fzzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mzzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tzzhu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A00iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H00iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O00iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V00iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C10iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J10iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q10iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X10iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E20iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L20iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S20iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z20iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G30iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N30iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U30iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B40iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I40iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P40iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W40iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D50iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K50iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R50iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y50iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F60iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M60iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A70iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H70iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O70iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V70iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C80iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J80iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q80iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X80iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E90iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L90iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S90iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z90iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ga0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Na0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ua0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bb0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ib0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pb0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wb0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dc0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fd0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Md0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Td0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ae0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__He0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oe0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ve0iu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jf0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qf0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xf0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eg0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lg0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sg0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gh0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bi0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pi0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wi0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dj0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kj0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rj0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yj0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fk0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mk0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tk0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Al0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hl0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ol0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vl0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cm0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jm0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qm0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xm0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__En0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ln0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sn0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zn0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Go0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wp0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vs0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lu0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zu0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nv0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dx0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rx0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yx0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__My0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ty0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hz0iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J71iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X71iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E81iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ef1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lf1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sf1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ng1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bh1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ih1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ph1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Di1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fj1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vk1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cl1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xl1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lm1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sm1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bo1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Po1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wo1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ar1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vr1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cs1iu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xs1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__St1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zt1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iv1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dw1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kw1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rw1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yw1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tx1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vy1iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L72iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ez2iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U03iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W13iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T33iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O43iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C53iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X53iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z63iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N73iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y93iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xj3iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kn3iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yn3iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mo3iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ap3iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vp3iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cq3iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jq3iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ow3iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xx3iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ey3iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M24iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T24iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H34iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O34iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V34iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J44iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q44iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X44iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E54iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L54iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S54iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z54iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G64iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N64iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U64iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B74iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I74iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P74iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W74iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D84iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K84iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R84iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y84iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F94iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M94iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T94iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oa4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jb4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ud4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Df4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oh4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xi4iu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gk4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pl4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ym4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ho4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vo4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eq4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sq4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gr4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ur4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bs4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ws4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dt4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mu4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tu4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qw4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xw4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ex4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lx4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uy4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pz4iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K05iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R05iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M15iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T15iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A25iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O25iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L45iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G55iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N55iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B65iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K75iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F85iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A95iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ja5iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qa5iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sb5iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uc5iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ag5iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ch5iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qh5iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Li5iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N46iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W56iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K66iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A86iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J96iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ea6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nb6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wc6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fe6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Af6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jg6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ni6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bq6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fs6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__At6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nw6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uw6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mz6iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J17iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L27iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z27iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G37iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I47iu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P47iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kc7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rc7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yc7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Md7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Td7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ae7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__He7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ve7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cf7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jf7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qf7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xf7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eg7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lg7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sg7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zg7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ii7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wi7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rj7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yj7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fk7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tk7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hl7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ol7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jm7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ln7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zn7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pp7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kq7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fr7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__As7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vs7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bw7iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L18iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S18iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z18iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F58iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V68iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C78iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E88iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L88iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S88iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U98iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ba8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ia8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yb8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tc8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hd8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ce8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qe8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ef8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ng8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ug8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wh8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ri8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fj8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ok8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jl8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ql8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yp8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fq8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hr8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vr8iu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cs8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Et8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zt8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gu8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nu8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kw8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rw8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tx8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ay8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hy8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oy8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cz8iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U19iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B29iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W29iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D39iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K39iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O59iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V59iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ze9iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wu9iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dv9iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hx9iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vx9iu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U0aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I1aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K2aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y2aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F3aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O4aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J5aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X5aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L6aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S6aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z6aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W8aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R9aiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Taaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qcaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zdaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fhaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Thaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hiaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oiaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ekaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Glaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Imaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Moaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Toaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Apaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lraiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gsaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nsaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Usaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ptaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hwaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jxaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xxaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lyaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uzaiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I0biu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P0biu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F2biu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M2biu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T2biu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P7biu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W7biu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Habiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cbbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xbbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Scbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ndbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Udbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bebiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Webiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rfbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yfbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fgbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xibiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ejbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ljbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kmbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fnbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mnbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hobiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vobiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lqbiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E4ciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z4ciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U5ciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P6ciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W6ciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F8ciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V9ciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qaciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ogciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Njciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ikciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pkciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mtciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vuciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cvciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pyciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kzciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rzciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yzciu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F7diu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M7diu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T7diu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O8diu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eadiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ladiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sadiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nbdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dddiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kddiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rddiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mediu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cgdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jgdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qgdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lhdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bjdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ijdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pjdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kkdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Amdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hmdiu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Omdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jndiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zodiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gpdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Npdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iqdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fsdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tzdiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G3eiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I4eiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D5eiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K5eiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R5eiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y5eiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F6eiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M6eiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J8eiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q8eiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L9eiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fyeiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Azeiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hzeiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ozeiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vzeiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C0fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J0fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q0fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X0fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E1fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L1fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S1fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z1fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G2fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N2fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U2fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B3fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I3fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P3fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y4fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T5fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A6fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H6fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C7fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X7fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E8fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L8fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G9fiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bafiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iafiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pafiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kbfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fcfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mcfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tcfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Odfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jefiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qefiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xefiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sffiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Whfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Difiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kifiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fjfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Emfiu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wofiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rpfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ypfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fqfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vrfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Csfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jsfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ztfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gufiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nufiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dwfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kwfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rwfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hyfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jzfiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E0giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L0giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S0giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I2giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P2giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W2giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R3giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M4giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T4giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A5giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q6giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X6giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E7giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U8giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B9giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I9giu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yagiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fbgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mbgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cdgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jdgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zegiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bggiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rhgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ajgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ckgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qkgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Llgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Slgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zlgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Umgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pngiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wngiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dogiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yogiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fpgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mpgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tpgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aqgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hqgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qrgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xrgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ntgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iugiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pugiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yvgiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vihiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Glhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ynhiu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aphiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ophiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qqhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Erhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lrhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Srhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zrhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pthiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yuhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fvhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mvhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hwhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cxhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jxhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qxhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lyhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uzhiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A3iiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B7iiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D8iiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M9iiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T9iiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aaiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oaiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jbiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qbiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Weiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dfiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kfiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vhiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jiiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xiiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ejiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ljiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wliiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dmiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kmiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rmiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ymiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fniiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Voiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nriiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Isiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hviiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vviiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cwiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jwiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nyiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uyiiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bziiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D0jiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K0jiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y0jiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F1jiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M1jiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T1jiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X3jiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S4jiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z4jiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W6jiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R7jiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qajiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zbjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gcjiu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ncjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ucjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pdjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mfjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lijiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gjjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ujjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bkjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wkjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rljiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yljiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fmjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Onjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xojiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Epjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mtjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aujiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vujiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cvjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jvjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qvjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ewjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lwjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Swjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uxjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Byjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iyjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pyjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wyjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kzjiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M0kiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T0kiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J2kiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S3kiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N4kiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U4kiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D6kiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M7kiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O8kiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J9kiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zakiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nbkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ubkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ickiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kdkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ydkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fekiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mekiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hfkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cgkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jgkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dkkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kkkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rkkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lokiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sokiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pqkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wqkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Drkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jukiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qukiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Evkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lvkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Svkiu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zvkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yykiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fzkiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J1liu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q1liu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X1liu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B4liu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I4liu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P4liu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W4liu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D5liu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K5liu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y5liu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T6liu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V7liu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ualiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bbliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ibliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rcliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ycliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mdliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tdliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aeliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Veliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cfliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jfliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qfliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iiliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hlliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vlliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qmliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Znliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Goliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uoliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bpliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Frliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hsliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Osliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vsliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zuliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nvliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uvliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fyliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tyliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Azliu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E1miu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S1miu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z1miu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D4miu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R4miu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y4miu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C7miu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q7miu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X7miu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bamiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pamiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wamiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Admiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Odmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vdmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zfmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ggmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ngmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rimiu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yimiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fjmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jlmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qlmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xlmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bomiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iomiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pomiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vrmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Csmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jsmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qsmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xsmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Etmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ltmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Stmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ztmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gumiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Numiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uumiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bvmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hymiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oymiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vymiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xzmiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L0niu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S0niu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K3niu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R3niu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X6niu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E7niu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L7niu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G8niu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P9niu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Acniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hcniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gfniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ufniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Igniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dhniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Khniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yhniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Miniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tiniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ajniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ojniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ckniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jkniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gmniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nmniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Umniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wnniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yoniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mpniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Crniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Utniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mwniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Twniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oxniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vxniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qyniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zzniu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H4oiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O4oiu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E6oiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P8oiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vboiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ldoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Geoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Neoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pfoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kgoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fhoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aioiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vioiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jjoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nloiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uloiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Imoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zroiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Btoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Owoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jxoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qxoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nzoiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P0piu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W0piu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D1piu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M2piu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U6piu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iepiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kfpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rfpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yfpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fgpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hhpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xipiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ejpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ljpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sjpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ukpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ovpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vvpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qwpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wzpiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A2qiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C3qiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q3qiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jaqiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qaqiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Reqiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ffqiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jhqiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ylqiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mmqiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tmqiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Anqiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wyqiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dzqiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yzqiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F0riu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U4riu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eariu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lariu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kkriu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bqriu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iqriu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Svriu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uwriu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ixriu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pxriu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ryriu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W4siu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ibsiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bisiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uosiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hssiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nvsiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uvsiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U2tiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N9tiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ggtiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gntiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nntiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Untiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nutiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bvtiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U1uiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U8uiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bguiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Umuiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ntuiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N0viu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P8viu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wfviu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wmviu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wtviu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I0wiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q4wiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X4wiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U6wiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bewiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yfwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ohwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nkwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ukwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ilwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dmwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fnwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mnwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vowiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cpwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eqwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zqwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Urwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bswiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ytwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Avwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pzwiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K0xiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M1xiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A2xiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H2xiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M8xiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Spxiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Irxiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ysxiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ouxiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nxxiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ubyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kdyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Afyiu6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qgyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pjyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wjyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Omyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eoyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zoyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gpyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yryiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Htyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Quyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xuyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Evyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gwyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pxyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wxyiu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J1ziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E2ziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S2ziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N3ziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y5ziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F6ziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J8ziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X8ziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dcziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rcziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tdziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oeziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Veziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Egziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sgziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zgziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Piziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Djziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rjziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tkziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Alziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hlziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cmziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jmziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uoziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ipziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Frziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ctziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kxziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hzziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ozziu6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N20ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I30ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y40ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Db0ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kb0ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rb0ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Je0ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ph0ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wh0ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ak0ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xs0ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Et0ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kw0ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jz0ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qz0ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L01ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z01ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D31ju6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y31ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T41ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G81ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P91ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ya1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fb1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mb1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ac1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xk1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sl1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zl1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gm1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yo1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fp1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aq1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hq1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oq1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Es1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ls1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pu1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yv1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ax1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vx1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ez1ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A42ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S62ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I82ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P82ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W82ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wf2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rg2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Th2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Im2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mo2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Us2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__It2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pt2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ru2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ly2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sy2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gz2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nz2ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P03ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F23ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T23ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q43ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X43ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G63ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P73ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y83ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ha3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oa3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jb3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qb3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zc3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pe3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Df3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kf3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fg3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ah3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oh3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ej3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lj3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gk3ju6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Il3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vo3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cp3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sq3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yt3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mu3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ov3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cw3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jw3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ex3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lx3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sx3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zx3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ny3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bz3ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R04ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F14ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O24ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V24ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C34ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q34ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E44ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L44ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z44ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U54ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F84ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M84ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T84ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A94ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O94ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V94ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xa4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eb4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uc4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Id4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ke4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Re4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ye4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ff4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tf4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ag4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hg4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Og4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ch4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pk4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mm4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jo4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ep4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lp4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gq4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nq4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wr4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ds4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rs4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ys4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mt4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tt4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hu4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qv4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xv4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zw4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__By4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iy4ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T05ju6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E35ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L35ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I55ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R65ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M75ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T75ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A85ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ub5ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ic5ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wc5ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cg5ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xg5ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ui5ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ij5ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ot5ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G36ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kc6ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jf6ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eg6ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kj6ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uo6ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fy6ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z17ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A67ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sf7ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zf7ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wh7ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yi7ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Po7ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vy7ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cz7ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I28ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L78ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ka8ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__In8ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rv8ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sz8ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T39ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W89ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xc9ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__If9ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fh9ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gl9ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vp9ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wt9ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xx9ju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A3aju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H3aju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V3aju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J4aju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y8aju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F9aju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xiaju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zqaju6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F86ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O96ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xa6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pd6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__De6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Re6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nj6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__An6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ep6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ir6ow6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ou6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cv6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xv6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ew6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zw6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dz6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kz6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rz6ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G47ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q97ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X97ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dd7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xg7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wj7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dk7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rk7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Am7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hm7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cn7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kr7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fs7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ot7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qu7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lv7ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L28ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H78ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V78ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q88ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X88ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dc8ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rc8ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oe8ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hl8ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sn8ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hs8ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Su8ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iw8ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ww8ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ty8ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J79ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xe9ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vk9ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tq9ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zt9ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nu9ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jz9ow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N1aow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W2aow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T4aow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q6aow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L7aow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Raaow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bgaow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Llaow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mpaow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ssaow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Buaow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hbbow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Obbow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sdbow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xjbow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pmbow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Knbow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Srbow6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gsbow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Btbow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B0cow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P0cow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K1cow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R1cow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X4cow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L5cow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G6cow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N6cow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I7cow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W7cow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vacow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cbcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xbcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eccow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lccow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kfcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yfcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tgcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ahcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gkcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ukcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Plcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wlcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dtcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ytcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tucow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Avcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ovcow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pkdow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dldow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kldow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fmdow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mmdow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iydow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F0eow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M0eow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C2eow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J2eow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q2eow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I5eow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O8eow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pceow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ydeow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Feeow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Meeow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ofeow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nieow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bjeow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ijeow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yreow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hteow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Queow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lveow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sveow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zveow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gweow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nweow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dyeow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A0fow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V0fow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z2fow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G3fow6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I4fow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K5fow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F6fow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M6fow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O7fow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C8fow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q8fow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ipfow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qtfow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hzfow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dbgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kbgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rbgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mcgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Odgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vdgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cegow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jegow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sfgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bhgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ihgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Whgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Digow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mjgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tjgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hkgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Okgow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K3how6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R3how6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F4how6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T4how6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H5how6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C6how6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X6how6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G8how6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W9how6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dahow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rahow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jdhow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ighow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vjhow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xkhow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zlhow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Umhow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ezhow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lzhow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J5iow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G7iow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vbiow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pfiow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B0jow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aajow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vajow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jbjow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qbjow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ecjow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lcjow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dtjow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D0kow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V2kow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C3kow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O1low6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A8low6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O8low6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ydlow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eolow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Solow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mzlow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tzlow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hemow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jfmow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uvmow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V6now6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C7now6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X7now6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E8now6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N9now6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U9now6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Panow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wanow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ltnow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vynow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cznow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xznow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S0oow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O5oow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N7pow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zdpow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Glpow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bmpow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Knpow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jqpow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dupow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Owpow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vwpow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qxpow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sypow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P0qow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D1qow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y1qow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B7qow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lcqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gdqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dfqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yfqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fgqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ahqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hhqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qiqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ljqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sjqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gkqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dmqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kmqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fnqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mnqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Voqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cpqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xpqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eqqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zqqow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F8row6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M8row6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A9row6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H9row6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Carow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qarow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lbrow6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sbrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gcrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Idrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rerow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yerow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mfrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eirow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sirow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zirow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rlrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ylrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tmrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Anrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hnrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lprow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gqrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uqrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Irrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Prrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dsrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mtrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ewrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lwrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zwrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gxrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nxrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uxrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iyrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pyrow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A1sow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V1sow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C2sow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J2sow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q2sow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X2sow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E3sow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L3sow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z3sow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pcsow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yksow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Amsow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eosow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sosow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gpsow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Npsow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Upsow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bqsow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iqsow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pqsow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qusow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fzsow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tzsow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q1tow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X8tow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E9tow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dctow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yctow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fdtow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tdtow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aetow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hetow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oetow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cftow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jftow6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xftow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Egtow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lgtow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nhtow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rjtow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yjtow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tktow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oltow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zntow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gotow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xttow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pwtow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dxtow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W3uow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D4uow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F5uow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q7uow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E8uow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L8uow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G9uow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rbuow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ybuow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Phuow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Whuow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hkuow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Stuow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kwuow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G8vow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yavow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Acvow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jdvow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sevow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oqvow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N0wow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Abwow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zkwow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nlwow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fvwow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Udxow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mnxow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yyzow6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aq2pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hq2pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lz2pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sz2pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N03pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U03pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A43pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O43pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J53pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ob3pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ne3pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cq3pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fb9pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mb9pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vj9pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ck9pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gm9pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fp9pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nt9pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ut9pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pu9pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tw9pw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ax9pw6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B8apw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ygapw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zkapw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jibpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ljbpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sjbpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ukbpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Blbpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ilbpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rmbpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aobpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zqbpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Grbpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sxbpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uybpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K0cpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V2cpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U5cpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gwdpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nwdpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uwdpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bxdpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ixdpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pxdpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wxdpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dydpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kydpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rydpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yydpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fzdpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mzdpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tzdpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A0epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H0epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O0epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V0epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C1epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J1epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q1epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X1epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E2epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L2epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S2epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z2epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G3epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N3epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U3epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B4epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I4epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P4epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W4epw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D5epw6;
        CData/*3:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H2fpw6;
        CData/*3:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X3fpw6;
        CData/*7:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xlfpw6;
        CData/*7:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vnfpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sufpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iwfpw6;
        CData/*7:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cyfpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L1gpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B3gpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H8gpw6;
        CData/*4:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jfgpw6;
        CData/*4:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dhgpw6;
    };
    struct {
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ligpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Akgpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Plgpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Engpw6;
        CData/*2:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lwgpw6;
        CData/*4:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aygpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pzgpw6;
        CData/*2:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R2hpw6;
        CData/*4:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G4hpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V5hpw6;
        CData/*6:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X8hpw6;
        CData/*4:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zbhpw6;
        CData/*3:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mdhpw6;
        CData/*6:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zehpw6;
        CData/*5:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ighpw6;
        CData/*3:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cjhpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pkhpw6;
        CData/*3:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tnhpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aphpw6;
        CData/*1:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sqhpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Evhpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hwhpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nyhpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T0ipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A3ipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A5ipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W6ipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M8ipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qaipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tcipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Weipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wgipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xiipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wkipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vmipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uoipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uqipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Usipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vuipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uwipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tyipw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V0jpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X2jpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X4jpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X6jpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z8jpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bbjpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bdjpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bfjpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vgjpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qijpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kkjpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kmjpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kojpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lqjpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Isjpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aujpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yvjpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wxjpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vzjpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U1kpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T3kpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S5kpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R7kpw6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T9kpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vbkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rdkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rfkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rhkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tjkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vlkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vnkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vpkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nrkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Stkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jvkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oxkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pzkpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I1lpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H3lpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L5lpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B7lpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y8lpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kalpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bclpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sdlpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jflpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ahlpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rilpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yklpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pmlpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Golpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vplpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Krlpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zslpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oulpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kwlpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gylpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yzlpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O1mpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S3mpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T5mpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S7mpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R9mpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qbmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pdmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ofmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qhmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mjmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mlmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mnmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jpmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Irmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Htmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gvmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gxmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fzmpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E1npw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E3npw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E5npw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E7npw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E9npw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ebnpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ednpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Efnpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ehnpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ejnpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Elnpw6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fnnpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fpnpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Arnpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Usnpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uunpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zwnpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qynpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I0opw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D2opw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T3opw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X5opw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y7opw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z9opw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xbopw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ydopw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ufopw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Shopw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rjopw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qlopw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qnopw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qpopw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Propw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Otopw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ovopw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oxopw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ozopw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O1ppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O3ppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O5ppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N7ppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N9ppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nbppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mdppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lfppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lhppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ljppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Llppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lnppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lpppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lrppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ktppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jvppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ixppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Izppw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I1qpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I3qpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I5qpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I7qpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I9qpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ibqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Idqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nfqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ehqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cjqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xkqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gnqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gpqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nrqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Utqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xvqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xxqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yzqpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D2rpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I4rpw6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M6rpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N8rpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oarpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pcrpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lerpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hgrpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hirpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fkrpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Emrpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dorpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cqrpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bsrpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aurpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zvrpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yxrpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B0spw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A2spw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z3spw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y5spw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X7spw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W9spw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vbspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xdspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wfspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vhspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ujspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wlspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ynspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ypspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yrspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ytspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yvspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yxspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yzspw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z1tpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z3tpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z5tpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z7tpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z9tpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zbtpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zdtpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yftpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xhtpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wjtpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vltpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Untpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tptpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vrtpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xttpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xvtpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xxtpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xztpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X1upw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X3upw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X5upw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y7upw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y9upw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ybupw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ydupw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yfupw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yhupw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yjupw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Amupw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Coupw6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Equpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Asupw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ztupw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Awupw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xxupw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vzupw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T1vpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R3vpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P5vpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K7vpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F9vpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gbvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ldvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cfvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hhvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jjvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jlvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jnvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jpvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jrvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jtvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jvvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dxvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dzvpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C1wpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C3wpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C5wpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C7wpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C9wpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cbwpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cdwpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cfwpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Chwpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cjwpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hlwpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ymwpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dpwpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sqwpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kswpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Puwpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gwwpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lywpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N0xpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P2xpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P4xpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P6xpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P8xpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Paxpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pcxpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pexpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jgxpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iixpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hkxpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hmxpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hoxpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hqxpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hsxpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Huxpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gwxpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gyxpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L0ypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C2ypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H4ypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W5ypw6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X7ypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U9ypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ubypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tdypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sfypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rhypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qjypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Plypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Onypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Npypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jrypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ftypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Evypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Exypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ezypw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D1zpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C3zpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B5zpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A7zpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z8zpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zazpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zczpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zezpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zgzpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yizpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ykzpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ymzpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xozpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wqzpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vszpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uuzpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Twzpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tyzpw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T00qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T20qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T40qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T60qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T80qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ta0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tc0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Te0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tg0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ti0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tk0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tm0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__So0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rq0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ss0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tu0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sw0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ry0qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q01qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P21qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O41qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N61qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M81qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qa1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gc1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ke1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yf1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mh1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qj1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gl1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kn1qw6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jp1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ir1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ht1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gv1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fx1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ez1qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D12qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A32qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X42qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C72qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T82qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ra2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wc2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Le2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dg2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uh2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nj2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fl2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kn2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bp2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gr2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bt2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xu2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bx2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ry2qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L03qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P23qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D43qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V53qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z73qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P93qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tb3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nd3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bf3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pg3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Di3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vj3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jl3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ym3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__No3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cq3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rr3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wt3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nv3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sx3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sz3qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P14qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P34qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P54qw6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gp6ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gr6ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gt6ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gv6ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gx6ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gz6ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F17ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C37ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z47ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z67ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E97ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Va7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ad7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pe7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hg7ax6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Li7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bk7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fm7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xn7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lp7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nr7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pt7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rv7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sx7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sz7ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S18ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S38ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S58ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S78ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S98ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sb8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sd8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xf8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oh8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fj8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kl8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zm8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ro8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wq8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ns8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Su8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hw8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zx8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vz8ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R19ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N39ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J59ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G79ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D99ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ab9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xc9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ue9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rg9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oi9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lk9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Im9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fo9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bq9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xr9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tt9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pv9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lx9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hz9ax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D1aax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z2aax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W4aax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T6aax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q8aax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Naaax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kcaax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Heaax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Egaax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Biaax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yjaax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vlaax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rnaax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Npaax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jraax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ftaax6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bvaax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xwaax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tyaax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P0bax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L2bax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H4bax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X5bax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T7bax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P9bax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lbbax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hdbax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dfbax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zgbax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vibax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rkbax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hmbax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xnbax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Opbax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Krbax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Htbax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Evbax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bxbax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yybax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V0cax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S2cax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P4cax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M6cax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J8cax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Facax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bccax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xdcax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tfcax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Phcax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ljcax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hlcax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dncax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Apcax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xqcax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uscax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rucax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Owcax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lycax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I0dax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F2dax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C4dax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y5dax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U7dax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q9dax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mbdax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iddax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Efdax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ahdax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Widax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tkdax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qmdax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nodax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kqdax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hsdax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eudax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bwdax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yxdax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vzdax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R1eax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N3eax6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J5eax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F7eax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B9eax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xaeax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tceax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Peeax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mgeax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jieax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gkeax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dmeax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aoeax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xpeax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ureax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rteax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oveax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kxeax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gzeax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C1fax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y2fax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U4fax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q6fax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M8fax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eafax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sbfax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hdfax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vefax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zgfax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pifax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Okfax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nmfax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uofax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sqfax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qsfax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qufax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qwfax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ryfax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J0gax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q2gax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N4gax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K6gax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H8gax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eagax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bcgax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ydgax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nfgax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Khgax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hjgax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Elgax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bngax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yogax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vqgax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ksgax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dugax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wvgax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jxgax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vygax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U0hax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R2hax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O4hax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L6hax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I8hax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fahax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cchax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zdhax6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wfhax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Thhax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qjhax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nlhax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Knhax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hphax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Drhax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zshax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vuhax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rwhax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nyhax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J0iax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G2iax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F4iax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E6iax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E8iax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Daiax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bciax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zdiax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xfiax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Thiax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ijiax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eliax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aniax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Woiax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zqiax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ysiax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xuiax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wwiax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wyiax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W0jax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W2jax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W4jax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V6jax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U8jax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tajax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tcjax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sejax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sgjax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sijax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Skjax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Smjax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sojax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sqjax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ssjax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sujax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rwjax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qyjax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P0kax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O2kax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N4kax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M6kax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L8kax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kakax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jckax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iekax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lgkax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oikax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rkkax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Umkax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tokax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sqkax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rskax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qukax6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pwkax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oykax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N0lax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M2lax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L4lax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L6lax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I8lax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Halax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eclax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Delax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cglax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cilax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cklax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cmlax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bolax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aqlax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zrlax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ytlax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xvlax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xxlax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xzlax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X1max6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X3max6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W5max6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W7max6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W9max6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wbmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wdmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wfmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Whmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wjmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wlmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wnmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wpmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wrmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vtmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uvmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Txmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Szmax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S1nax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S3nax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S5nax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R7nax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q9nax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pbnax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Odnax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nfnax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nhnax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Njnax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nlnax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nnnax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Npnax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nrnax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ntnax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nvnax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nxnax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nznax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N1oax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N3oax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N5oax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N7oax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N9oax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mboax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ldoax6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kfoax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Khoax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kjoax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kloax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jnoax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ipoax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hroax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gtoax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fvoax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fxoax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fzoax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F1pax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F3pax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E5pax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E7pax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E9pax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ebpax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Edpax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Efpax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ehpax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ejpax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Elpax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Enpax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eppax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Erpax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dtpax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cvpax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bxpax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Azpax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A1qax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A3qax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A5qax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z6qax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y8qax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xaqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wcqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Veqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vgqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Viqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vkqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vmqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uoqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uqqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Usqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uuqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uwqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uyqax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U0rax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U2rax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U4rax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U6rax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U8rax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uarax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tcrax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Serax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rgrax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qirax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qkrax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qmrax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qorax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pqrax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Osrax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ourax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Owrax6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oyrax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O0sax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O2sax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O4sax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O6sax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O8sax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oasax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ocsax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oesax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ngsax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Misax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lksax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kmsax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kosax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kqsax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kssax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jusax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iwsax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hysax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G0tax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F2tax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F4tax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F6tax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F8tax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fatax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ectax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eetax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Egtax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eitax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ektax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Emtax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eotax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eqtax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Estax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eutax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ewtax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eytax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D0uax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C2uax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B4uax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B6uax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B8uax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bauax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Acuax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zduax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yfuax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xhuax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wjuax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wluax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wnuax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wpuax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wruax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vtuax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vvuax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vxuax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vzuax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V1vax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V3vax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V5vax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V7vax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V9vax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vbvax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vdvax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vfvax6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uhvax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tjvax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Slvax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rnvax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rpvax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rrvax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rtvax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qvvax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pxvax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ozvax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N1wax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M3wax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M5wax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M7wax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M9wax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mbwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ldwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lfwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lhwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ljwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Llwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lnwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lpwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lrwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ltwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lvwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lxwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lzwax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K1xax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J3xax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I5xax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J7xax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L9xax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nbxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pdxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rfxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Thxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ujxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vlxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wnxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xpxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xrxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wtxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vvxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vxxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vzxax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V1yax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U3yax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T5yax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S7yax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R9yax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sbyax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pdyax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mfyax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ohyax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qjyax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Slyax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Unyax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wpyax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yryax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Auyax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cwyax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eyyax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G0zax6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I2zax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H4zax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J6zax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L8zax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nazax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pczax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rezax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tgzax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uizax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vkzax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wmzax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xozax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yqzax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zszax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Avzax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cxzax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Czzax6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C10bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C30bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C50bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D70bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E90bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fb0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gd0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hf0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ih0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jj0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kl0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ln0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mp0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nr0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ot0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pv0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qx0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rz0bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S11bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__U31bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W51bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z71bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ca1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fc1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ie1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lg1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oi1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rk1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Um1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xo1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ar1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dt1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gv1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jx1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mz1bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P12bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S32bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V52bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y72bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aa2bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cc2bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fe2bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ig2bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Li2bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ok2bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rm2bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uo2bx6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xq2bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__At2bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dv2bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gx2bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jz2bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M13bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P33bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S53bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V73bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y93bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bc3bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ee3bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hg3bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ki3bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mk3bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Om3bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qo3bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sq3bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Us3bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wu3bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yw3bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Az3bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C14bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E34bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G54bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I74bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K94bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mb4bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Od4bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qf4bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sh4bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uj4bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tl4bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sn4bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Up4bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wr4bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yt4bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Aw4bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cy4bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E05bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G25bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__I45bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K65bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M85bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oa5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qc5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pe5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Og5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ni5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nk5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nm5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__No5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nq5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ms5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nu5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mw5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jy5bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J06bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F26bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D46bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D66bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D86bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Da6bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dc6bx6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__De6bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dg6bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Di6bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dk6bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dm6bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Do6bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dq6bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cs6bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bu6bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gw6bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xx6bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C07bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C27bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C47bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C67bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C87bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ca7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cc7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ce7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cg7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ci7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ck7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cm7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Co7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cq7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zr7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zt7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zv7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zx7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zz7bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z18bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z38bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z58bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z78bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z98bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zb8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zd8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zf8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zh8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zj8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zl8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zn8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zp8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zr8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yt8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xv8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ux8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rz8bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N19bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J39bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F59bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B79bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q89bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ua9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tc9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pe9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lg9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hi9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dk9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zl9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vn9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jp9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lr9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nt9bx6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nv9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ox9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pz9bx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R1abx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T3abx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__V5abx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X7abx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Z9abx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bcabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ceabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ggabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Liabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qkabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nmabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Koabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hqabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Esabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Buabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yvabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nxabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kzabx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L1bbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L3bbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N5bbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P7bbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__L9bbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pbbbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pdbbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ufbbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lhbbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qjbbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nlbbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Knbbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hpbbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Erbbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Btbbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Yubbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nwbbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nybbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N0cbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S2cbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J4cbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__A6cbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F8cbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Facbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cccbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zdcbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wfcbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Thcbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qjcbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nlcbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cncbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hpcbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Drcbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Itcbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fvcbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cxcbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zycbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W0dbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T2dbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q4dbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F6dbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F8dbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kadbx6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bcdbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Sddbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jfdbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ahdbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fjdbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fldbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cndbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zodbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wqdbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tsdbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qudbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nwdbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cydbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H0ebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M2ebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__M4ebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J6ebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__G8ebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Daebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Acebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xdebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ufebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jhebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ojebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tlebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tnebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tpebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Trebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ttebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tvebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Txebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tzebx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T1fbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T3fbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T5fbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T7fbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T9fbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tbfbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tdfbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tffbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Thfbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tjfbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qlfbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nnfbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kpfbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hrfbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Etfbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bvfbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qwfbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vyfbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Y0gbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B3gbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__C5gbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D7gbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F9gbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hbgbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jdgbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lfgbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nhgbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pjgbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rlgbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tngbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vpgbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Urgbx6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ztgbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Zvgbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wxgbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tzgbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q1hbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N3hbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K5hbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__H7hbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__W8hbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Wahbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tchbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qehbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Eghbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gihbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ikhbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Imhbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Johbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kqhbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Kshbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Muhbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Owhbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Oyhbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__P0ibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Q2ibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F4ibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__X5ibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R7ibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R9ibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rbibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rdibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rfibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rhibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rjibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rlibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rnibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rpibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rribx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rtibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rvibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qxibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pzibx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__O1jbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N3jbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__J5jbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__F7jbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__B9jbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Xajbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tcjbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pejbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pgjbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rijbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tkjbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tmjbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uojbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vqjbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Usjbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tujbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Swjbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Syjbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S0kbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T2kbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S4kbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T6kbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__T8kbx6;
    };
    struct {
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qakbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nckbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Rekbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tgkbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tikbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Pkkbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Lmkbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Cokbx6;
        CData/*0:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Dqkbx6;
        CData/*4:0*/ Cortex_M0_Soc__DOT__Interconncet__DOT__SlaveMUX__DOT__hsel_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__Interconncet__DOT__SlaveMUX__DOT__hready_mux;
        CData/*0:0*/ Cortex_M0_Soc__DOT__Interconncet__DOT__SlaveMUX__DOT__hresp_mux;
        CData/*0:0*/ Cortex_M0_Soc__DOT__RAMCODE_Interface__DOT__trans_en;
        CData/*0:0*/ Cortex_M0_Soc__DOT__RAMCODE_Interface__DOT__write_en;
        CData/*3:0*/ Cortex_M0_Soc__DOT__RAMCODE_Interface__DOT__size_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__RAMCODE_Interface__DOT__wr_en_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__Camera_Interface__DOT__trans_en;
        CData/*0:0*/ Cortex_M0_Soc__DOT__Camera_Interface__DOT__wr_en_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__Camera_Interface__DOT__ram_state;
        CData/*0:0*/ Cortex_M0_Soc__DOT__Camera_Interface__DOT__ram_state_nxt;
        CData/*0:0*/ Cortex_M0_Soc__DOT__Camera_Interface__DOT__scl;
        CData/*0:0*/ Cortex_M0_Soc__DOT__Camera_Interface__DOT__sdao;
        CData/*0:0*/ Cortex_M0_Soc__DOT__Camera_Interface__DOT__sdaoen;
        CData/*0:0*/ Cortex_M0_Soc__DOT__Camera_Interface__DOT__pwdn;
        CData/*0:0*/ Cortex_M0_Soc__DOT__Camera_Interface__DOT__rst;
        CData/*0:0*/ Cortex_M0_Soc__DOT__LCD_Interface__DOT__write_en;
        CData/*5:0*/ Cortex_M0_Soc__DOT__LCD_Interface__DOT__addr;
        CData/*0:0*/ Cortex_M0_Soc__DOT__LCD_Interface__DOT__write_en_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__LCD_Interface__DOT__LCD_CS_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__LCD_Interface__DOT__LCD_RS_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__LCD_Interface__DOT__LCD_WR_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__LCD_Interface__DOT__LCD_RD_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__LCD_Interface__DOT__LCD_RST_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__LCD_Interface__DOT__LCD_BL_CTR_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__RAMDATA_Interface__DOT__trans_en;
        CData/*0:0*/ Cortex_M0_Soc__DOT__RAMDATA_Interface__DOT__write_en;
        CData/*3:0*/ Cortex_M0_Soc__DOT__RAMDATA_Interface__DOT__size_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__RAMDATA_Interface__DOT__wr_en_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_Interface__DOT__read_en;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_Interface__DOT__write_en;
        CData/*3:0*/ Cortex_M0_Soc__DOT__UART_Interface__DOT__addr_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_Interface__DOT__rd_en_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_Interface__DOT__wr_en_reg;
        CData/*7:0*/ Cortex_M0_Soc__DOT__UART_RX__DOT__shift_reg;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_RX__DOT__counter_en;
        CData/*3:0*/ Cortex_M0_Soc__DOT__UART_RX__DOT__counter;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_TX__DOT__FIFOwr_en;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_TX__DOT__FIFOempty;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_TX__DOT__FIFOfull;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_TX__DOT__counter_en;
        CData/*3:0*/ Cortex_M0_Soc__DOT__UART_TX__DOT__counter;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_TX__DOT__trans_finish;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_TX__DOT__trans_start;
        CData/*3:0*/ Cortex_M0_Soc__DOT__UART_TX__DOT__FIFO__DOT__wp;
        CData/*3:0*/ Cortex_M0_Soc__DOT__UART_TX__DOT__FIFO__DOT__rp;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_TX__DOT__FIFO__DOT__w_flag;
        CData/*0:0*/ Cortex_M0_Soc__DOT__UART_TX__DOT__FIFO__DOT__r_flag;
        CData/*1:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__state;
        CData/*1:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__state_nxt;
        CData/*0:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__syn_vsync;
        CData/*0:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__syn_valid;
        CData/*0:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__capture_en;
        CData/*0:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__byte_state;
        CData/*1:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__pixel_cnt;
    };
    struct {
        CData/*1:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__pixel_cnt_nxt;
        SData/*11:0*/ Cortex_M0_Soc__DOT__Keyboard_IRQ__DOT__sreg0;
        SData/*11:0*/ Cortex_M0_Soc__DOT__Keyboard_IRQ__DOT__sreg0_nxt;
        SData/*11:0*/ Cortex_M0_Soc__DOT__Keyboard_IRQ__DOT__sreg1;
        SData/*11:0*/ Cortex_M0_Soc__DOT__Keyboard_IRQ__DOT__sreg1_nxt;
        SData/*11:0*/ Cortex_M0_Soc__DOT__Keyboard_IRQ__DOT__sreg2;
        SData/*11:0*/ Cortex_M0_Soc__DOT__Keyboard_IRQ__DOT__sreg2_nxt;
        SData/*11:0*/ Cortex_M0_Soc__DOT__Keyboard_IRQ__DOT__sreg3;
        SData/*11:0*/ Cortex_M0_Soc__DOT__Keyboard_IRQ__DOT__sreg3_nxt;
        SData/*15:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__D7fpw6;
        SData/*11:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__S8fpw6;
        SData/*13:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tugpw6;
        SData/*13:0*/ Cortex_M0_Soc__DOT__RAMCODE_Interface__DOT__addr_reg;
        SData/*15:0*/ Cortex_M0_Soc__DOT__Camera_Interface__DOT__addr_reg;
        SData/*15:0*/ Cortex_M0_Soc__DOT__LCD_Interface__DOT__LCD_DATA_en;
        SData/*15:0*/ Cortex_M0_Soc__DOT__LCD_Interface__DOT__LCD_DATA_reg;
        SData/*13:0*/ Cortex_M0_Soc__DOT__RAMDATA_Interface__DOT__addr_reg;
        SData/*12:0*/ Cortex_M0_Soc__DOT__clkuart_pwm__DOT__cnt;
        SData/*15:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__addra;
        SData/*15:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__addra_reg;
        IData/*31:0*/ Cortex_M0_Soc__DOT__IRQ;
        IData/*31:0*/ Cortex_M0_Soc__DOT__HADDR;
        IData/*31:0*/ Cortex_M0_Soc__DOT__HWDATA;
        IData/*31:0*/ Cortex_M0_Soc__DOT__HRDATA_P2;
        IData/*31:0*/ Cortex_M0_Soc__DOT__RAMCODE_RDATA;
        IData/*31:0*/ Cortex_M0_Soc__DOT__Camera_RDATA;
        IData/*31:0*/ Cortex_M0_Soc__DOT__CNT;
        IData/*31:0*/ Cortex_M0_Soc__DOT__RAMDATA_RDATA;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r0_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r1_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r2_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r3_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r4_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r5_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r6_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r7_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r8_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r9_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r10_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r11_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r12_o;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_r14_o;
        IData/*29:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_msp_o;
        IData/*29:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_psp_o;
        IData/*30:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__vis_pc_o;
        IData/*28:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__N5fpw6;
        IData/*30:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Qbfpw6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Idfpw6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Affpw6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tgfpw6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Mifpw6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Fkfpw6;
        IData/*16:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ppfpw6;
        IData/*16:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Hrfpw6;
        IData/*23:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Tzfpw6;
        IData/*23:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Bagpw6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vbgpw6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Odgpw6;
        IData/*26:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Togpw6;
        IData/*26:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gqgpw6;
        IData/*26:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Trgpw6;
        IData/*26:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Gtgpw6;
        IData/*29:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__E1hpw6;
        IData/*29:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__K7hpw6;
    };
    struct {
        IData/*30:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Iahpw6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Shhpw6;
        IData/*27:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Jshpw6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Uthpw6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ntkbx6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nvkbx6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__Interconncet__DOT__SlaveMUX__DOT__hrdata_mux;
        IData/*31:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__shift_reg;
        IData/*31:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__shift_reg_nxt;
        QData/*33:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__WICSENSE;
        QData/*63:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__R4gpw6;
        QData/*33:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Vrkbx6;
        QData/*33:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Nxkbx6;
        QData/*33:0*/ Cortex_M0_Soc__DOT__u_logic__DOT__Ozkbx6;
        IData/*31:0*/ Cortex_M0_Soc__DOT__RAM_CODE__DOT__mem[16384];
        IData/*31:0*/ Cortex_M0_Soc__DOT__RAM_DATA__DOT__mem[16384];
        CData/*7:0*/ Cortex_M0_Soc__DOT__UART_TX__DOT__FIFO__DOT__mem[16];
        IData/*31:0*/ Cortex_M0_Soc__DOT__CAMERA__DOT__DuRAM__DOT__mem[65536];
    };
    
    // LOCAL VARIABLES
    // Internals; generally not touched by application code
    CData/*3:0*/ __Vtableidx5;
    CData/*0:0*/ __Vdly__Cortex_M0_Soc__DOT__cpuresetn;
    CData/*3:0*/ __Vdly__Cortex_M0_Soc__DOT__UART_TX__DOT__counter;
    CData/*0:0*/ __VinpClk__TOP__Cortex_M0_Soc__DOT__cpuresetn;
    CData/*0:0*/ __VinpClk__TOP__Cortex_M0_Soc__DOT__u_logic__DOT__Kxhpw6;
    CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__Cortex_M0_Soc__DOT__cpuresetn;
    CData/*0:0*/ __Vclklast__TOP__clk;
    CData/*0:0*/ __Vclklast__TOP__SWCLK;
    CData/*0:0*/ __Vclklast__TOP__RSTn;
    CData/*0:0*/ __Vclklast__TOP____VinpClk__TOP__Cortex_M0_Soc__DOT__u_logic__DOT__Kxhpw6;
    CData/*0:0*/ __Vclklast__TOP__CAMERA_PCLK;
    CData/*3:0*/ __Vchglast__TOP__Cortex_M0_Soc__DOT__HPROT;
    CData/*0:0*/ __Vchglast__TOP__Cortex_M0_Soc__DOT__cpuresetn;
    CData/*0:0*/ __Vchglast__TOP__Cortex_M0_Soc__DOT__u_logic__DOT__Kxhpw6;
    SData/*9:0*/ __Vtableidx1;
    SData/*9:0*/ __Vtableidx2;
    SData/*15:0*/ __Vdly__Cortex_M0_Soc__DOT__CAMERA__DOT__addra;
    IData/*31:0*/ __Vm_traceActivity;
    CData/*1:0*/ __Vtablechg3[256];
    CData/*1:0*/ __Vtablechg4[256];
    static CData/*0:0*/ __Vtable1_Cortex_M0_Soc__DOT__Interconncet__DOT__SlaveMUX__DOT__hready_mux[1024];
    static CData/*0:0*/ __Vtable2_Cortex_M0_Soc__DOT__Interconncet__DOT__SlaveMUX__DOT__hresp_mux[1024];
    static CData/*3:0*/ __Vtable3_Cortex_M0_Soc__DOT__UART_TX__DOT__FIFO__DOT__wp[256];
    static CData/*0:0*/ __Vtable3_Cortex_M0_Soc__DOT__UART_TX__DOT__FIFO__DOT__w_flag[256];
    static CData/*3:0*/ __Vtable4_Cortex_M0_Soc__DOT__UART_TX__DOT__FIFO__DOT__rp[256];
    static CData/*0:0*/ __Vtable4_Cortex_M0_Soc__DOT__UART_TX__DOT__FIFO__DOT__r_flag[256];
    static CData/*1:0*/ __Vtable5_Cortex_M0_Soc__DOT__CAMERA__DOT__state_nxt[16];
    
    // INTERNAL VARIABLES
    // Internals; generally not touched by application code
    VCortex_M0_Soc__Syms* __VlSymsp;  // Symbol table
    
    // CONSTRUCTORS
  private:
    VL_UNCOPYABLE(VCortex_M0_Soc);  ///< Copying not allowed
  public:
    /// Construct the model; called by application code
    /// The special name  may be used to make a wrapper with a
    /// single model invisible with respect to DPI scope names.
    VCortex_M0_Soc(const char* name = "TOP");
    /// Destroy the model; called (often implicitly) by application code
    ~VCortex_M0_Soc();
    /// Trace signals in the model; called by application code
    void trace(VerilatedVcdC* tfp, int levels, int options = 0);
    
    // API METHODS
    /// Evaluate the model.  Application must call when inputs change.
    void eval();
    /// Simulation complete, run final blocks.  Application must call on completion.
    void final();
    
    // INTERNAL METHODS
  private:
    static void _eval_initial_loop(VCortex_M0_Soc__Syms* __restrict vlSymsp);
  public:
    void __Vconfigure(VCortex_M0_Soc__Syms* symsp, bool first);
  private:
    static QData _change_request(VCortex_M0_Soc__Syms* __restrict vlSymsp);
  public:
    static void _combo__TOP__18(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _combo__TOP__23(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _combo__TOP__27(VCortex_M0_Soc__Syms* __restrict vlSymsp);
  private:
    void _ctor_var_reset() VL_ATTR_COLD;
  public:
    static void _eval(VCortex_M0_Soc__Syms* __restrict vlSymsp);
  private:
#ifdef VL_DEBUG
    void _eval_debug_assertions();
#endif  // VL_DEBUG
  public:
    static void _eval_initial(VCortex_M0_Soc__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _eval_settle(VCortex_M0_Soc__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _initial__TOP__1(VCortex_M0_Soc__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void _multiclk__TOP__12(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__15(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__17(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__19(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__21(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__25(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _multiclk__TOP__26(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__10(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__11(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__13(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__14(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__16(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__20(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__22(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__24(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__3(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__4(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__6(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__7(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__8(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _sequent__TOP__9(VCortex_M0_Soc__Syms* __restrict vlSymsp);
    static void _settle__TOP__2(VCortex_M0_Soc__Syms* __restrict vlSymsp) VL_ATTR_COLD;
    static void traceChgThis(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__10(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__100(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__101(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__102(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__103(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__104(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__105(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__106(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__107(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__108(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__109(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__11(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__110(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__111(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__112(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__113(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__114(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__115(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__116(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__117(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__118(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__119(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__12(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__120(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__121(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__122(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__123(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__124(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__125(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__126(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__127(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__128(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__129(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__13(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__130(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__131(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__132(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__133(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__134(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__135(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__136(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__137(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__138(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__139(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__14(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__140(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__141(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__142(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__143(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__144(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__145(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__146(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__147(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__148(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__149(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__15(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__150(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__151(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__152(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__153(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__154(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__155(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__156(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__157(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__158(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__159(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__16(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__160(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__161(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__17(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__18(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__19(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__2(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__20(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__21(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__22(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__23(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__24(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__25(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__26(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__27(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__28(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__29(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__3(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__30(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__31(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__32(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__33(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__34(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__35(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__36(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__37(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__38(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__39(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__4(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__40(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__41(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__42(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__43(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__44(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__45(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__46(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__47(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__48(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__49(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__5(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__50(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__51(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__52(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__53(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__54(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__55(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__56(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__57(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__58(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__59(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__6(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__60(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__61(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__62(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__63(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__64(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__65(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__66(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__67(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__68(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__69(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__7(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__70(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__71(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__72(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__73(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__74(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__75(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__76(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__77(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__78(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__79(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__8(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__80(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__81(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__82(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__83(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__84(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__85(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__86(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__87(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__88(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__89(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__9(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__90(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__91(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__92(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__93(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__94(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__95(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__96(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__97(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__98(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceChgThis__99(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code);
    static void traceFullThis(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) VL_ATTR_COLD;
    static void traceFullThis__1(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) VL_ATTR_COLD;
    static void traceInitThis(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) VL_ATTR_COLD;
    static void traceInitThis__1(VCortex_M0_Soc__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) VL_ATTR_COLD;
    static void traceInit(VerilatedVcd* vcdp, void* userthis, uint32_t code);
    static void traceFull(VerilatedVcd* vcdp, void* userthis, uint32_t code);
    static void traceChg(VerilatedVcd* vcdp, void* userthis, uint32_t code);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

//----------


#endif  // guard
