<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="lpm.lpm_components" />
		<HAS_SIM_LIB VALUE="ON" />
		<TREAT_DEFAULT_PORT_VALUE_AS_UNUSED VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="INTENDED_DEVICE_FAMILY" TYPE="STRING" VALUE="UNUSED" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="LPM_DREPRESENTATION" TYPE="STRING" VALUE="UNSIGNED|SIGNED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_NREPRESENTATION" TYPE="STRING" VALUE="UNSIGNED|SIGNED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_PIPELINE" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="LPM_REMAINDERPOSITIVE" TYPE="STRING" VALUE="TRUE|FALSE" DEFAULT_VALUE_INDEX="0" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="LPM_WIDTHD" TYPE="INTEGER" />
		<PARAMETER NAME="LPM_WIDTHN" TYPE="INTEGER" />
		<PARAMETER NAME="SKIP_BITS" TYPE="INTEGER" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="lpm_divide" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="aclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clken" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="clock" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="denom" TYPE="INPUT" WIDTH="LPM_WIDTHD" />
		<PORT NAME="numer" TYPE="INPUT" WIDTH="LPM_WIDTHN" />
		<PORT NAME="quotient" TYPE="OUTPUT" WIDTH="LPM_WIDTHN" />
		<PORT NAME="remain" TYPE="OUTPUT" WIDTH="LPM_WIDTHD" />
	</PORTS>
</ROOT>
