{"vcs1":{"timestamp_begin":1731516688.442011908, "rt":1.75, "ut":0.27, "st":0.24}}
{"vcselab":{"timestamp_begin":1731516690.265339160, "rt":1.11, "ut":0.29, "st":0.16}}
{"link":{"timestamp_begin":1731516691.451264613, "rt":0.28, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731516687.775934458}
{"VCS_COMP_START_TIME": 1731516687.775934458}
{"VCS_COMP_END_TIME": 1731516693.032945251}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333036}}
{"stitch_vcselab": {"peak_mem": 231572}}
