#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 20 00:16:06 2019
# Process ID: 29584
# Current directory: C:/Users/Aiden/Desktop/ECE562
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35212 C:\Users\Aiden\Desktop\ECE562\ECE562.xpr
# Log file: C:/Users/Aiden/Desktop/ECE562/vivado.log
# Journal file: C:/Users/Aiden/Desktop/ECE562\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Aiden/Desktop/ECE562/ECE562.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 780.984 ; gain = 164.102
update_compile_order -fileset sources_1
set_property flow {Vivado Synthesis 2018} [get_runs synth_1]
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xcku035-fbva900-1L-i
current_run [get_runs synth_2]
set_property part xc7a100tcsg324-1 [current_project]
set_property flow {Vivado Implementation 2017} [get_runs impl_2]
delete_runs "synth_1"
INFO: [Vivado 12-3261] Dependent run, 'impl_1', will be deleted with parent run, 'synth_1'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_1

file mkdir C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/constrs_1
file mkdir C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/constrs_1/new
close [ open C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/constrs_1/new/board.xdc w ]
add_files -fileset constrs_1 C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/constrs_1/new/board.xdc
launch_runs synth_2 -jobs 4
[Sat Apr 20 00:30:21 2019] Launched synth_2...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_2/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: TopLevelCache
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 969.797 ; gain = 62.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevelCache' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:42]
INFO: [Synth 8-3491] module 'CacheController' declared at 'C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:34' bound to instance 'UnitOne' of component 'CacheController' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:77]
INFO: [Synth 8-638] synthesizing module 'CacheController' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'CacheController' (1#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:39]
INFO: [Synth 8-3491] module 'MainMemory' declared at 'C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:5' bound to instance 'UnitTwo' of component 'MainMemory' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:93]
INFO: [Synth 8-638] synthesizing module 'MainMemory' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:15]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:22]
WARNING: [Synth 8-614] signal 'Address' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'MainMemory' (2#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:15]
INFO: [Synth 8-3491] module 'CacheStruct' declared at 'C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:34' bound to instance 'UnitThree' of component 'CacheStruct' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:100]
INFO: [Synth 8-638] synthesizing module 'CacheStruct' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:45]
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:69]
WARNING: [Synth 8-4767] Trying to implement RAM 'lruOne_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruOne_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruTwo_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruTwo_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruThree_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruThree_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruFour_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruFour_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'CacheStruct' (3#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:112]
WARNING: [Synth 8-614] signal 'CacheOutData' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'TopLevelCache' (4#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:42]
WARNING: [Synth 8-3331] design MainMemory has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1109.234 ; gain = 201.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.234 ; gain = 201.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.234 ; gain = 201.758
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/constrs_1/new/board.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/constrs_1/new/board.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1494.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1532.770 ; gain = 625.293
16 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1532.770 ; gain = 625.293
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/constrs_1/new/board.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/constrs_1/new/board.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Apr 20 00:49:22 2019] Launched synth_2...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Sat Apr 20 00:51:23 2019] Launched impl_2...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/impl_2/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1538.813 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevelCache' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:42]
INFO: [Synth 8-3491] module 'CacheController' declared at 'C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:34' bound to instance 'UnitOne' of component 'CacheController' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:77]
INFO: [Synth 8-638] synthesizing module 'CacheController' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'CacheController' (1#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheController.vhd:39]
INFO: [Synth 8-3491] module 'MainMemory' declared at 'C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:5' bound to instance 'UnitTwo' of component 'MainMemory' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:93]
INFO: [Synth 8-638] synthesizing module 'MainMemory' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:15]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:22]
WARNING: [Synth 8-614] signal 'Address' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'MainMemory' (2#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/MainMemory.vhd:15]
INFO: [Synth 8-3491] module 'CacheStruct' declared at 'C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:34' bound to instance 'UnitThree' of component 'CacheStruct' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:100]
INFO: [Synth 8-638] synthesizing module 'CacheStruct' [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:45]
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:69]
WARNING: [Synth 8-4767] Trying to implement RAM 'lruOne_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruOne_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruTwo_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruTwo_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruThree_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruThree_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'lruFour_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lruFour_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'CacheStruct' (3#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/CacheStruct.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:112]
WARNING: [Synth 8-614] signal 'CacheOutData' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'TopLevelCache' (4#1) [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/sources_1/new/TopLevelCache.vhd:42]
WARNING: [Synth 8-3331] design MainMemory has unconnected port CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1645.375 ; gain = 106.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1649.605 ; gain = 110.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1649.605 ; gain = 110.793
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/constrs_1/new/board.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/constrs_1/new/board.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1738.887 ; gain = 200.074
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Apr 20 00:53:45 2019] Launched synth_2...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Sat Apr 20 00:55:43 2019] Launched impl_2...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sat Apr 20 00:58:21 2019] Launched impl_2...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/impl_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Apr 20 01:00:25 2019] Launched synth_2...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_2/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/constrs_1/new/board.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/ECE562/ECE562.srcs/constrs_1/new/board.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_2
launch_runs synth_2 -jobs 4
[Sat Apr 20 01:06:39 2019] Launched synth_2...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Sat Apr 20 01:08:36 2019] Launched impl_2...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Sat Apr 20 01:11:04 2019] Launched impl_2...
Run output will be captured here: C:/Users/Aiden/Desktop/ECE562/ECE562.runs/impl_2/runme.log
