# CMPN301_Project
A 6-stage pipelined Processor with a RISC instruction Set.
