-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Fri Apr  9 14:03:42 2021
-- Host        : DESKTOP-P28JKS5 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_Asteroid_Menu_0_0_sim_netlist.vhdl
-- Design      : design_1_Asteroid_Menu_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_y[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_y[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_x[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pix_x : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen is
  signal \menu_rgb[8]_INST_0_i_240_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_240_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_240_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_240_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_245_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_245_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_245_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_245_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_247_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_247_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_247_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_247_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_250_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_250_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_250_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_250_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_601_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_602_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_603_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_604_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_605_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_606_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_611_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_612_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_613_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_614_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_615_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_616_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_617_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_618_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_619_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_620_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_621_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_622_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_623_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_624_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_625_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_626_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_627_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_628_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_629_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_630_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_631_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_632_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_633_n_0\ : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_240_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_245_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_247_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_250_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_77_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_77_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_79_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_79_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_80_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_80_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_81_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_240\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_245\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_247\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_250\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_77\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_79\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_80\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_81\ : label is 11;
begin
\menu_rgb[8]_INST_0_i_240\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_240_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_240_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_240_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_240_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \menu_rgb[8]_INST_0_i_601_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_602_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_240_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_603_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_604_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_605_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_606_n_0\
    );
\menu_rgb[8]_INST_0_i_245\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_245_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_245_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_245_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_245_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_611_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_612_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_613_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_614_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_245_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_615_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_616_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_617_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_618_n_0\
    );
\menu_rgb[8]_INST_0_i_247\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_247_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_247_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_247_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_247_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_619_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_620_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_621_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_247_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_622_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_623_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_624_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_625_n_0\
    );
\menu_rgb[8]_INST_0_i_250\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_250_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_250_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_250_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_250_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_626_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_627_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_628_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_629_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_250_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_630_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_631_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_632_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_633_n_0\
    );
\menu_rgb[8]_INST_0_i_601\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_601_n_0\
    );
\menu_rgb[8]_INST_0_i_602\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_602_n_0\
    );
\menu_rgb[8]_INST_0_i_603\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_603_n_0\
    );
\menu_rgb[8]_INST_0_i_604\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_604_n_0\
    );
\menu_rgb[8]_INST_0_i_605\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_605_n_0\
    );
\menu_rgb[8]_INST_0_i_606\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_606_n_0\
    );
\menu_rgb[8]_INST_0_i_611\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_611_n_0\
    );
\menu_rgb[8]_INST_0_i_612\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_612_n_0\
    );
\menu_rgb[8]_INST_0_i_613\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_613_n_0\
    );
\menu_rgb[8]_INST_0_i_614\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_614_n_0\
    );
\menu_rgb[8]_INST_0_i_615\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_615_n_0\
    );
\menu_rgb[8]_INST_0_i_616\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_616_n_0\
    );
\menu_rgb[8]_INST_0_i_617\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_617_n_0\
    );
\menu_rgb[8]_INST_0_i_618\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_618_n_0\
    );
\menu_rgb[8]_INST_0_i_619\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_619_n_0\
    );
\menu_rgb[8]_INST_0_i_620\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_620_n_0\
    );
\menu_rgb[8]_INST_0_i_621\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_621_n_0\
    );
\menu_rgb[8]_INST_0_i_622\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_622_n_0\
    );
\menu_rgb[8]_INST_0_i_623\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_623_n_0\
    );
\menu_rgb[8]_INST_0_i_624\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_624_n_0\
    );
\menu_rgb[8]_INST_0_i_625\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_625_n_0\
    );
\menu_rgb[8]_INST_0_i_626\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_626_n_0\
    );
\menu_rgb[8]_INST_0_i_627\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_627_n_0\
    );
\menu_rgb[8]_INST_0_i_628\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_628_n_0\
    );
\menu_rgb[8]_INST_0_i_629\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_629_n_0\
    );
\menu_rgb[8]_INST_0_i_630\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_630_n_0\
    );
\menu_rgb[8]_INST_0_i_631\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_631_n_0\
    );
\menu_rgb[8]_INST_0_i_632\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_632_n_0\
    );
\menu_rgb[8]_INST_0_i_633\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_633_n_0\
    );
\menu_rgb[8]_INST_0_i_77\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_240_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_77_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pix_y[8]_0\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_0\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_77_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_1\(0)
    );
\menu_rgb[8]_INST_0_i_79\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_245_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_79_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_79_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\menu_rgb[8]_INST_0_i_80\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_247_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_80_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pix_y[8]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_80_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22\(0)
    );
\menu_rgb[8]_INST_0_i_81\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_250_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_81_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pix_x[8]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_2\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_81_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_3\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_0 is
  port (
    \pix_x[9]\ : out STD_LOGIC;
    \pix_y[5]\ : out STD_LOGIC;
    pix_y_2_sp_1 : out STD_LOGIC;
    \pix_y[6]\ : out STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_3\ : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \menu_rgb[8]_INST_0_i_63_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_63_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_63_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_197_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_197_1\ : in STD_LOGIC;
    pix_y : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_0 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_0 is
  signal g2_b1_n_0 : STD_LOGIC;
  signal g2_b2_n_0 : STD_LOGIC;
  signal g2_b3_n_0 : STD_LOGIC;
  signal g2_b4_n_0 : STD_LOGIC;
  signal g2_b5_n_0 : STD_LOGIC;
  signal g2_b6_n_0 : STD_LOGIC;
  signal g2_b7_n_0 : STD_LOGIC;
  signal \g3_b1__1_n_0\ : STD_LOGIC;
  signal \g3_b2__3_n_0\ : STD_LOGIC;
  signal \g3_b3__1_n_0\ : STD_LOGIC;
  signal \g3_b4__1_n_0\ : STD_LOGIC;
  signal \g3_b5__1_n_0\ : STD_LOGIC;
  signal \g3_b6__1_n_0\ : STD_LOGIC;
  signal \g3_b7__3_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1041_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1045_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1046_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1577_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1578_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1579_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1580_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1581_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1582_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1583_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_197_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_534_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_536_n_0\ : STD_LOGIC;
  signal \^pix_y[5]\ : STD_LOGIC;
  signal \^pix_y[6]\ : STD_LOGIC;
  signal pix_y_2_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g3_b5__1_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of g5_b0_i_2 : label is "soft_lutpair0";
begin
  \pix_y[5]\ <= \^pix_y[5]\;
  \pix_y[6]\ <= \^pix_y[6]\;
  pix_y_2_sp_1 <= pix_y_2_sn_1;
g2_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8770853A"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      I4 => pix_y_2_sn_1,
      O => g2_b1_n_0
    );
g2_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778877E"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      I4 => pix_y_2_sn_1,
      O => g2_b2_n_0
    );
g2_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A0244"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      I4 => pix_y_2_sn_1,
      O => g2_b3_n_0
    );
g2_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00260244"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      I4 => pix_y_2_sn_1,
      O => g2_b4_n_0
    );
g2_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A0244"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      I4 => pix_y_2_sn_1,
      O => g2_b5_n_0
    );
g2_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778877E"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      I4 => pix_y_2_sn_1,
      O => g2_b6_n_0
    );
g2_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8770853A"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      I4 => pix_y_2_sn_1,
      O => g2_b7_n_0
    );
\g3_b1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"070E853A"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      I4 => pix_y_2_sn_1,
      O => \g3_b1__1_n_0\
    );
\g3_b2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0606877E"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      I4 => pix_y_2_sn_1,
      O => \g3_b2__3_n_0\
    );
\g3_b3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02740244"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      I4 => pix_y_2_sn_1,
      O => \g3_b3__1_n_0\
    );
\g3_b4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0244"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      O => \g3_b4__1_n_0\
    );
\g3_b5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"877E"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      O => \g3_b5__1_n_0\
    );
\g3_b5__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => pix_y(0),
      O => \^pix_y[5]\
    );
\g3_b6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"877E"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      O => \g3_b6__1_n_0\
    );
\g3_b7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000204"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      I3 => \^pix_y[5]\,
      I4 => pix_y_2_sn_1,
      O => \g3_b7__3_n_0\
    );
g5_b0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => pix_y(4),
      O => pix_y_2_sn_1
    );
\g7_b6__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => pix_y(2),
      I3 => pix_y(1),
      I4 => pix_y(0),
      O => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1041\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00AAF0CC"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1577_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1578_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_1579_n_0\,
      I3 => pix_x(1),
      I4 => pix_x(0),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_1041_n_0\
    );
\menu_rgb[8]_INST_0_i_1045\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1580_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1581_n_0\,
      O => \menu_rgb[8]_INST_0_i_1045_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_1046\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1582_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1583_n_0\,
      O => \menu_rgb[8]_INST_0_i_1046_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_1577\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b2_n_0,
      I1 => \g3_b2__3_n_0\,
      O => \menu_rgb[8]_INST_0_i_1577_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1578\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b3_n_0,
      I1 => \g3_b3__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_1578_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1579\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b1_n_0,
      I1 => \g3_b1__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_1579_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1580\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b7_n_0,
      I1 => \g3_b7__3_n_0\,
      O => \menu_rgb[8]_INST_0_i_1580_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1581\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b6_n_0,
      I1 => \g3_b6__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_1581_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1582\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b5_n_0,
      I1 => \g3_b5__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_1582_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1583\: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b4_n_0,
      I1 => \g3_b4__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_1583_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF00000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_534_n_0\,
      I1 => pix_x(7),
      I2 => \menu_rgb[8]_INST_0_i_63_0\,
      I3 => \menu_rgb[8]_INST_0_i_536_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_63_1\,
      I5 => \menu_rgb[8]_INST_0_i_63_2\,
      O => \menu_rgb[8]_INST_0_i_197_n_0\
    );
\menu_rgb[8]_INST_0_i_534\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557F555755FF"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(2),
      I2 => pix_x(3),
      I3 => pix_x(5),
      I4 => pix_x(4),
      I5 => \menu_rgb[8]_INST_0_i_1041_n_0\,
      O => \menu_rgb[8]_INST_0_i_534_n_0\
    );
\menu_rgb[8]_INST_0_i_536\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7373737F73"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_197_0\,
      I1 => pix_x(2),
      I2 => \menu_rgb[8]_INST_0_i_197_1\,
      I3 => \menu_rgb[8]_INST_0_i_1045_n_0\,
      I4 => pix_x(1),
      I5 => \menu_rgb[8]_INST_0_i_1046_n_0\,
      O => \menu_rgb[8]_INST_0_i_536_n_0\
    );
\menu_rgb[8]_INST_0_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAEEEE"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_197_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_17\,
      I2 => \menu_rgb[8]_INST_0_i_17_0\,
      I3 => \menu_rgb[8]_INST_0_i_17_1\,
      I4 => \menu_rgb[8]_INST_0_i_17_2\,
      I5 => \menu_rgb[8]_INST_0_i_17_3\,
      O => \pix_x[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_1 is
  port (
    menu_on_1_sp_1 : out STD_LOGIC;
    sound_setting : out STD_LOGIC;
    pix_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_x : in STD_LOGIC_VECTOR ( 9 downto 0 );
    menu_on : in STD_LOGIC_VECTOR ( 1 downto 0 );
    video_on : in STD_LOGIC;
    \menu_rgb[8]\ : in STD_LOGIC;
    \menu_rgb[8]_0\ : in STD_LOGIC;
    \menu_rgb[0]_INST_0_i_3\ : in STD_LOGIC;
    \menu_rgb[0]_INST_0_i_3_0\ : in STD_LOGIC;
    \menu_rgb[0]_INST_0_i_3_1\ : in STD_LOGIC;
    \menu_rgb[0]_INST_0_i_3_2\ : in STD_LOGIC;
    \menu_rgb[0]_INST_0_i_3_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_2\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    diff_setting : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_59_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_59_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_59_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_184_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_184_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_1 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_1 is
  signal menu_on_1_sn_1 : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1511_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1511_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1511_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1511_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1512_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1513_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1518_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1518_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1518_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1518_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1519_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1520_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1521_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1521_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1521_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1521_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1522_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1523_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1524_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1525_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1526_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1527_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1528_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1529_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1629_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1630_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1631_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1632_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1633_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1634_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1635_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1636_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1637_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1638_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1639_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1640_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1641_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1642_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1643_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1644_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1645_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1646_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1647_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1648_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1649_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1650_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_184_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_503_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_504_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_59_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_991_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_994_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_995_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_996_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_996_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_996_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_996_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_997_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_998_n_0\ : STD_LOGIC;
  signal \^sound_setting\ : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_1511_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1518_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1521_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_504_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_504_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_991_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_991_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_994_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_994_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_995_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_995_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_996_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1511\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1518\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1521\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_504\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_991\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_994\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_995\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_996\ : label is 11;
begin
  menu_on_1_sp_1 <= menu_on_1_sn_1;
  sound_setting <= \^sound_setting\;
\menu_rgb[8]_INST_0_i_1511\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1511_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1511_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1511_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1511_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1629_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_1630_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1631_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1511_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1632_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1633_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1634_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1635_n_0\
    );
\menu_rgb[8]_INST_0_i_1512\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1512_n_0\
    );
\menu_rgb[8]_INST_0_i_1513\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1513_n_0\
    );
\menu_rgb[8]_INST_0_i_1518\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1518_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1518_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1518_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1518_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1636_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1637_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1638_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1639_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1518_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1640_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1641_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1642_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1643_n_0\
    );
\menu_rgb[8]_INST_0_i_1519\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_1519_n_0\
    );
\menu_rgb[8]_INST_0_i_1520\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_1520_n_0\
    );
\menu_rgb[8]_INST_0_i_1521\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1521_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1521_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1521_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1521_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1644_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_1645_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1646_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1521_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1647_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1648_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1649_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1650_n_0\
    );
\menu_rgb[8]_INST_0_i_1522\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1522_n_0\
    );
\menu_rgb[8]_INST_0_i_1523\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1523_n_0\
    );
\menu_rgb[8]_INST_0_i_1524\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1524_n_0\
    );
\menu_rgb[8]_INST_0_i_1525\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1525_n_0\
    );
\menu_rgb[8]_INST_0_i_1526\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1526_n_0\
    );
\menu_rgb[8]_INST_0_i_1527\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_1527_n_0\
    );
\menu_rgb[8]_INST_0_i_1528\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1528_n_0\
    );
\menu_rgb[8]_INST_0_i_1529\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1529_n_0\
    );
\menu_rgb[8]_INST_0_i_1629\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_1629_n_0\
    );
\menu_rgb[8]_INST_0_i_1630\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1630_n_0\
    );
\menu_rgb[8]_INST_0_i_1631\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1631_n_0\
    );
\menu_rgb[8]_INST_0_i_1632\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1632_n_0\
    );
\menu_rgb[8]_INST_0_i_1633\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1633_n_0\
    );
\menu_rgb[8]_INST_0_i_1634\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1634_n_0\
    );
\menu_rgb[8]_INST_0_i_1635\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1635_n_0\
    );
\menu_rgb[8]_INST_0_i_1636\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1636_n_0\
    );
\menu_rgb[8]_INST_0_i_1637\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1637_n_0\
    );
\menu_rgb[8]_INST_0_i_1638\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1638_n_0\
    );
\menu_rgb[8]_INST_0_i_1639\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1639_n_0\
    );
\menu_rgb[8]_INST_0_i_1640\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1640_n_0\
    );
\menu_rgb[8]_INST_0_i_1641\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_1641_n_0\
    );
\menu_rgb[8]_INST_0_i_1642\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1642_n_0\
    );
\menu_rgb[8]_INST_0_i_1643\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1643_n_0\
    );
\menu_rgb[8]_INST_0_i_1644\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1644_n_0\
    );
\menu_rgb[8]_INST_0_i_1645\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1645_n_0\
    );
\menu_rgb[8]_INST_0_i_1646\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1646_n_0\
    );
\menu_rgb[8]_INST_0_i_1647\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1647_n_0\
    );
\menu_rgb[8]_INST_0_i_1648\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1648_n_0\
    );
\menu_rgb[8]_INST_0_i_1649\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1649_n_0\
    );
\menu_rgb[8]_INST_0_i_1650\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1650_n_0\
    );
\menu_rgb[8]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \menu_rgb[0]_INST_0_i_3\,
      I1 => \menu_rgb[8]_INST_0_i_59_n_0\,
      I2 => \menu_rgb[0]_INST_0_i_3_0\,
      I3 => \menu_rgb[0]_INST_0_i_3_1\,
      I4 => \menu_rgb[0]_INST_0_i_3_2\,
      I5 => \menu_rgb[0]_INST_0_i_3_3\,
      O => \^sound_setting\
    );
\menu_rgb[8]_INST_0_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_503_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_504_n_3\,
      I2 => \menu_rgb[8]_INST_0_i_59_0\,
      I3 => CO(0),
      I4 => \menu_rgb[8]_INST_0_i_59_1\(0),
      I5 => \menu_rgb[8]_INST_0_i_59_2\(0),
      O => \menu_rgb[8]_INST_0_i_184_n_0\
    );
\menu_rgb[8]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000E00030002000"
    )
        port map (
      I0 => \^sound_setting\,
      I1 => menu_on(1),
      I2 => video_on,
      I3 => menu_on(0),
      I4 => \menu_rgb[8]\,
      I5 => \menu_rgb[8]_0\,
      O => menu_on_1_sn_1
    );
\menu_rgb[8]_INST_0_i_503\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_991_n_3\,
      I1 => \menu_rgb[8]_INST_0_i_184_0\,
      I2 => pix_x(3),
      I3 => \menu_rgb[8]_INST_0_i_184_1\,
      I4 => \menu_rgb[8]_INST_0_i_994_n_3\,
      I5 => \menu_rgb[8]_INST_0_i_995_n_3\,
      O => \menu_rgb[8]_INST_0_i_503_n_0\
    );
\menu_rgb[8]_INST_0_i_504\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_996_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_504_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_504_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_997_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_504_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_998_n_0\
    );
\menu_rgb[8]_INST_0_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEE0000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_17_0\,
      I1 => \menu_rgb[8]_INST_0_i_184_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_17_1\,
      I3 => \menu_rgb[8]_INST_0_i_17_2\,
      I4 => p_0_in,
      I5 => diff_setting,
      O => \menu_rgb[8]_INST_0_i_59_n_0\
    );
\menu_rgb[8]_INST_0_i_991\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1511_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_991_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_991_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1512_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_991_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1513_n_0\
    );
\menu_rgb[8]_INST_0_i_994\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1518_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_994_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_994_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1519_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_994_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1520_n_0\
    );
\menu_rgb[8]_INST_0_i_995\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1521_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_995_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_995_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_y(9),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_995_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1522_n_0\
    );
\menu_rgb[8]_INST_0_i_996\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_996_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_996_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_996_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_996_n_3\,
      CYINIT => '1',
      DI(3) => pix_x(7),
      DI(2) => \menu_rgb[8]_INST_0_i_1523_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1524_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1525_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_996_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1526_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1527_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1528_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1529_n_0\
    );
\menu_rgb[8]_INST_0_i_997\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_997_n_0\
    );
\menu_rgb[8]_INST_0_i_998\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_998_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_10 is
  port (
    \HS_on__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\ : in STD_LOGIC;
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_28_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_28_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_28_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_10 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_10 is
  signal \menu_rgb[8]_INST_0_i_107_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_108_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_109_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_110_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_331_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_331_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_331_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_331_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_332_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_333_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_333_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_333_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_333_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_336_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_336_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_336_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_336_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_338_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_338_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_338_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_338_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_822_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_823_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_824_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_825_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_826_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_827_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_828_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_829_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_830_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_831_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_832_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_833_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_834_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_835_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_836_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_837_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_838_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_839_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_840_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_841_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_842_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_843_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_844_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_845_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_846_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_847_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_848_n_0\ : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_107_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_107_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_108_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_108_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_109_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_109_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_110_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_110_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_331_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_333_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_336_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_338_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_107\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_108\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_109\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_110\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_331\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_333\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_336\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_338\ : label is 11;
begin
\menu_rgb[8]_INST_0_i_107\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_331_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_107_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_107_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_107_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_332_n_0\
    );
\menu_rgb[8]_INST_0_i_108\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_333_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_108_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_108_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_28_1\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_108_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_28_2\(0)
    );
\menu_rgb[8]_INST_0_i_109\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_336_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_109_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_109_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_109_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\menu_rgb[8]_INST_0_i_110\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_338_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_110_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_110_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_110_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_28_0\(0)
    );
\menu_rgb[8]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\,
      I1 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\,
      I2 => \menu_rgb[8]_INST_0_i_107_n_3\,
      I3 => \menu_rgb[8]_INST_0_i_108_n_3\,
      I4 => \menu_rgb[8]_INST_0_i_109_n_3\,
      I5 => \menu_rgb[8]_INST_0_i_110_n_3\,
      O => \HS_on__0\(0)
    );
\menu_rgb[8]_INST_0_i_331\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_331_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_331_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_331_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_331_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_822_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_823_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_824_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_331_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_825_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_826_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_827_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_828_n_0\
    );
\menu_rgb[8]_INST_0_i_332\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_332_n_0\
    );
\menu_rgb[8]_INST_0_i_333\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_333_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_333_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_333_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_333_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => pix_x(5),
      DI(1) => \menu_rgb[8]_INST_0_i_829_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_830_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_333_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_831_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_832_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_833_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_834_n_0\
    );
\menu_rgb[8]_INST_0_i_336\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_336_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_336_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_336_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_336_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_835_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_836_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_837_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_838_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_336_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_839_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_840_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_841_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_842_n_0\
    );
\menu_rgb[8]_INST_0_i_338\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_338_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_338_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_338_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_338_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_843_n_0\,
      DI(2) => pix_y(5),
      DI(1) => pix_y(3),
      DI(0) => \menu_rgb[8]_INST_0_i_844_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_338_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_845_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_846_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_847_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_848_n_0\
    );
\menu_rgb[8]_INST_0_i_822\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_822_n_0\
    );
\menu_rgb[8]_INST_0_i_823\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_823_n_0\
    );
\menu_rgb[8]_INST_0_i_824\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_824_n_0\
    );
\menu_rgb[8]_INST_0_i_825\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_825_n_0\
    );
\menu_rgb[8]_INST_0_i_826\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_826_n_0\
    );
\menu_rgb[8]_INST_0_i_827\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_827_n_0\
    );
\menu_rgb[8]_INST_0_i_828\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_828_n_0\
    );
\menu_rgb[8]_INST_0_i_829\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_829_n_0\
    );
\menu_rgb[8]_INST_0_i_830\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_830_n_0\
    );
\menu_rgb[8]_INST_0_i_831\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_831_n_0\
    );
\menu_rgb[8]_INST_0_i_832\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_832_n_0\
    );
\menu_rgb[8]_INST_0_i_833\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_833_n_0\
    );
\menu_rgb[8]_INST_0_i_834\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_834_n_0\
    );
\menu_rgb[8]_INST_0_i_835\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_835_n_0\
    );
\menu_rgb[8]_INST_0_i_836\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_836_n_0\
    );
\menu_rgb[8]_INST_0_i_837\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_837_n_0\
    );
\menu_rgb[8]_INST_0_i_838\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_838_n_0\
    );
\menu_rgb[8]_INST_0_i_839\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_839_n_0\
    );
\menu_rgb[8]_INST_0_i_840\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_840_n_0\
    );
\menu_rgb[8]_INST_0_i_841\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_841_n_0\
    );
\menu_rgb[8]_INST_0_i_842\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_842_n_0\
    );
\menu_rgb[8]_INST_0_i_843\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_843_n_0\
    );
\menu_rgb[8]_INST_0_i_844\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_844_n_0\
    );
\menu_rgb[8]_INST_0_i_845\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_845_n_0\
    );
\menu_rgb[8]_INST_0_i_846\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_846_n_0\
    );
\menu_rgb[8]_INST_0_i_847\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_847_n_0\
    );
\menu_rgb[8]_INST_0_i_848\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_848_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_11 is
  port (
    \HS_on__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_x : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25\ : in STD_LOGIC;
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_0\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_94_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_94_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_94_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_11 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_11 is
  signal \menu_rgb[8]_INST_0_i_1251_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1252_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1253_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1254_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1255_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1256_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1257_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1258_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1259_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1260_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1261_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1262_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1263_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1264_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1265_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1266_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1267_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1268_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1269_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1270_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1271_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1272_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1273_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1274_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1275_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1276_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1277_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_295_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_296_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_297_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_298_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_731_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_731_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_731_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_731_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_732_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_733_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_733_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_733_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_733_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_735_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_735_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_735_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_735_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_738_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_738_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_738_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_738_n_3\ : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_295_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_295_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_296_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_296_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_297_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_297_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_298_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_298_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_731_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_733_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_735_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_738_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_295\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_296\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_297\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_298\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_731\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_733\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_735\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_738\ : label is 11;
begin
\menu_rgb[8]_INST_0_i_1251\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_1251_n_0\
    );
\menu_rgb[8]_INST_0_i_1252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1252_n_0\
    );
\menu_rgb[8]_INST_0_i_1253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1253_n_0\
    );
\menu_rgb[8]_INST_0_i_1254\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1254_n_0\
    );
\menu_rgb[8]_INST_0_i_1255\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1255_n_0\
    );
\menu_rgb[8]_INST_0_i_1256\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1256_n_0\
    );
\menu_rgb[8]_INST_0_i_1257\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1257_n_0\
    );
\menu_rgb[8]_INST_0_i_1258\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1258_n_0\
    );
\menu_rgb[8]_INST_0_i_1259\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1259_n_0\
    );
\menu_rgb[8]_INST_0_i_1260\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1260_n_0\
    );
\menu_rgb[8]_INST_0_i_1261\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1261_n_0\
    );
\menu_rgb[8]_INST_0_i_1262\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1262_n_0\
    );
\menu_rgb[8]_INST_0_i_1263\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1263_n_0\
    );
\menu_rgb[8]_INST_0_i_1264\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1264_n_0\
    );
\menu_rgb[8]_INST_0_i_1265\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1265_n_0\
    );
\menu_rgb[8]_INST_0_i_1266\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1266_n_0\
    );
\menu_rgb[8]_INST_0_i_1267\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1267_n_0\
    );
\menu_rgb[8]_INST_0_i_1268\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1268_n_0\
    );
\menu_rgb[8]_INST_0_i_1269\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1269_n_0\
    );
\menu_rgb[8]_INST_0_i_1270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1270_n_0\
    );
\menu_rgb[8]_INST_0_i_1271\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1271_n_0\
    );
\menu_rgb[8]_INST_0_i_1272\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1272_n_0\
    );
\menu_rgb[8]_INST_0_i_1273\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1273_n_0\
    );
\menu_rgb[8]_INST_0_i_1274\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1274_n_0\
    );
\menu_rgb[8]_INST_0_i_1275\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1275_n_0\
    );
\menu_rgb[8]_INST_0_i_1276\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1276_n_0\
    );
\menu_rgb[8]_INST_0_i_1277\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1277_n_0\
    );
\menu_rgb[8]_INST_0_i_295\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_731_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_295_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_295_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_295_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_732_n_0\
    );
\menu_rgb[8]_INST_0_i_296\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_733_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_296_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_296_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_x(8),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_296_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_94_2\(0)
    );
\menu_rgb[8]_INST_0_i_297\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_735_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_297_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_297_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_297_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\menu_rgb[8]_INST_0_i_298\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_738_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_298_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_298_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_94_0\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_298_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_94_1\(0)
    );
\menu_rgb[8]_INST_0_i_731\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_731_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_731_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_731_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_731_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1251_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1252_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_1253_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_731_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1254_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1255_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1256_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1257_n_0\
    );
\menu_rgb[8]_INST_0_i_732\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_732_n_0\
    );
\menu_rgb[8]_INST_0_i_733\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_733_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_733_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_733_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_733_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1258_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1259_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1260_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1261_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_733_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1262_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1263_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1264_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1265_n_0\
    );
\menu_rgb[8]_INST_0_i_735\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_735_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_735_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_735_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_735_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \menu_rgb[8]_INST_0_i_1266_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1267_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_735_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1268_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1269_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1270_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1271_n_0\
    );
\menu_rgb[8]_INST_0_i_738\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_738_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_738_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_738_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_738_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1272_n_0\,
      DI(2) => pix_y(5),
      DI(1) => pix_y(3),
      DI(0) => \menu_rgb[8]_INST_0_i_1273_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_738_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1274_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1275_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1276_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1277_n_0\
    );
\menu_rgb[8]_INST_0_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25\,
      I1 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_0\,
      I2 => \menu_rgb[8]_INST_0_i_295_n_3\,
      I3 => \menu_rgb[8]_INST_0_i_296_n_3\,
      I4 => \menu_rgb[8]_INST_0_i_297_n_3\,
      I5 => \menu_rgb[8]_INST_0_i_298_n_3\,
      O => \HS_on__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_12 is
  port (
    \pix_x[4]\ : out STD_LOGIC;
    \pix_y[6]\ : out STD_LOGIC;
    \pix_y[5]\ : out STD_LOGIC;
    \pix_y[5]_0\ : out STD_LOGIC;
    pix_y_4_sp_1 : out STD_LOGIC;
    \pix_y[4]_0\ : out STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_0\ : in STD_LOGIC;
    difficulty : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_17_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_60_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_60_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_60_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_60_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_60_4\ : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \menu_rgb[8]_INST_0_i_187_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_190_0\ : in STD_LOGIC;
    pix_y : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_12 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_12 is
  signal \g4_b2__4_n_0\ : STD_LOGIC;
  signal \g4_b3__4_n_0\ : STD_LOGIC;
  signal \g4_b4__4_n_0\ : STD_LOGIC;
  signal \g4_b5__1_n_0\ : STD_LOGIC;
  signal \g4_b6__2_n_0\ : STD_LOGIC;
  signal \g4_b7__2_n_0\ : STD_LOGIC;
  signal \g5_b2__0_n_0\ : STD_LOGIC;
  signal \g5_b3__0_n_0\ : STD_LOGIC;
  signal \g5_b4__0_n_0\ : STD_LOGIC;
  signal \g5_b5__0_n_0\ : STD_LOGIC;
  signal \g5_b6__0_n_0\ : STD_LOGIC;
  signal \g5_b7__0_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1020_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1029_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1030_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1031_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1032_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1033_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1573_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1574_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_187_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_190_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_516_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_522_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_523_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_524_n_0\ : STD_LOGIC;
  signal \^pix_y[4]_0\ : STD_LOGIC;
  signal \^pix_y[5]\ : STD_LOGIC;
  signal \^pix_y[5]_0\ : STD_LOGIC;
  signal \^pix_y[6]\ : STD_LOGIC;
  signal pix_y_4_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g3_b5__3_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \g7_b6__7_i_1\ : label is "soft_lutpair1";
begin
  \pix_y[4]_0\ <= \^pix_y[4]_0\;
  \pix_y[5]\ <= \^pix_y[5]\;
  \pix_y[5]_0\ <= \^pix_y[5]_0\;
  \pix_y[6]\ <= \^pix_y[6]\;
  pix_y_4_sp_1 <= pix_y_4_sn_1;
\g3_b5__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0111"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(0),
      I3 => pix_y(1),
      I4 => pix_y(4),
      O => \^pix_y[5]\
    );
\g4_b1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => pix_y_4_sn_1
    );
\g4_b2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20080028"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \g4_b2__4_n_0\
    );
\g4_b3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6ABD001D"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \g4_b3__4_n_0\
    );
\g4_b4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6ABD200C"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \g4_b4__4_n_0\
    );
\g4_b5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20086ABD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \g4_b5__1_n_0\
    );
\g4_b6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006ABD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \g4_b6__2_n_0\
    );
\g4_b7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002008"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \g4_b7__2_n_0\
    );
\g5_b0__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555556A"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(0),
      I3 => pix_y(2),
      I4 => pix_y(3),
      O => \^pix_y[6]\
    );
\g5_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6ABD0008"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \^pix_y[4]_0\
    );
\g5_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A14ABD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \g5_b2__0_n_0\
    );
\g5_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00856ABD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \g5_b3__0_n_0\
    );
\g5_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00852008"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \g5_b4__0_n_0\
    );
\g5_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A12000"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \g5_b5__0_n_0\
    );
\g5_b6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6ABD6A00"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \g5_b6__0_n_0\
    );
\g5_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6ABD4A00"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => \^pix_y[5]_0\,
      I4 => \^pix_y[5]\,
      O => \g5_b7__0_n_0\
    );
\g7_b6__7_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA95"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(1),
      I2 => pix_y(0),
      I3 => pix_y(2),
      O => \^pix_y[5]_0\
    );
\menu_rgb[8]_INST_0_i_1020\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1573_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1574_n_0\,
      O => \menu_rgb[8]_INST_0_i_1020_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_1029\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b7__2_n_0\,
      I1 => \g5_b7__0_n_0\,
      O => \menu_rgb[8]_INST_0_i_1029_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1030\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b6__2_n_0\,
      I1 => \g5_b6__0_n_0\,
      O => \menu_rgb[8]_INST_0_i_1030_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1031\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b5__1_n_0\,
      I1 => \g5_b5__0_n_0\,
      O => \menu_rgb[8]_INST_0_i_1031_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1032\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b4__4_n_0\,
      I1 => \g5_b4__0_n_0\,
      O => \menu_rgb[8]_INST_0_i_1032_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1033\: unisim.vcomponents.MUXF7
     port map (
      I0 => pix_y_4_sn_1,
      I1 => \^pix_y[4]_0\,
      O => \menu_rgb[8]_INST_0_i_1033_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1573\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b3__4_n_0\,
      I1 => \g5_b3__0_n_0\,
      O => \menu_rgb[8]_INST_0_i_1573_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_1574\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b2__4_n_0\,
      I1 => \g5_b2__0_n_0\,
      O => \menu_rgb[8]_INST_0_i_1574_n_0\,
      S => \^pix_y[6]\
    );
\menu_rgb[8]_INST_0_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01010000010F0000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_60_0\,
      I1 => \menu_rgb[8]_INST_0_i_60_1\,
      I2 => \menu_rgb[8]_INST_0_i_60_2\,
      I3 => \menu_rgb[8]_INST_0_i_60_3\,
      I4 => \menu_rgb[8]_INST_0_i_60_4\,
      I5 => \menu_rgb[8]_INST_0_i_516_n_0\,
      O => \menu_rgb[8]_INST_0_i_187_n_0\
    );
\menu_rgb[8]_INST_0_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808AAAAA808"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_60_4\,
      I1 => \menu_rgb[8]_INST_0_i_522_n_0\,
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_523_n_0\,
      I4 => pix_x(2),
      I5 => \menu_rgb[8]_INST_0_i_524_n_0\,
      O => \menu_rgb[8]_INST_0_i_190_n_0\
    );
\menu_rgb[8]_INST_0_i_516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AF2020A0AF2F2F"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_187_0\,
      I1 => \menu_rgb[8]_INST_0_i_1020_n_0\,
      I2 => pix_x(2),
      I3 => \menu_rgb[8]_INST_0_i_523_n_0\,
      I4 => pix_x(1),
      I5 => \menu_rgb[8]_INST_0_i_522_n_0\,
      O => \menu_rgb[8]_INST_0_i_516_n_0\
    );
\menu_rgb[8]_INST_0_i_522\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1029_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1030_n_0\,
      O => \menu_rgb[8]_INST_0_i_522_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_523\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1031_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1032_n_0\,
      O => \menu_rgb[8]_INST_0_i_523_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_524\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707F0000707FFFFF"
    )
        port map (
      I0 => \^pix_y[6]\,
      I1 => \menu_rgb[8]_INST_0_i_190_0\,
      I2 => pix_x(0),
      I3 => \menu_rgb[8]_INST_0_i_1033_n_0\,
      I4 => pix_x(1),
      I5 => \menu_rgb[8]_INST_0_i_1020_n_0\,
      O => \menu_rgb[8]_INST_0_i_524_n_0\
    );
\menu_rgb[8]_INST_0_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_187_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_17\,
      I2 => \menu_rgb[8]_INST_0_i_17_0\,
      I3 => \menu_rgb[8]_INST_0_i_190_n_0\,
      I4 => difficulty(0),
      I5 => \menu_rgb[8]_INST_0_i_17_1\,
      O => \pix_x[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_13 is
  port (
    pix_x_8_sp_1 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \menu_rgb[8]_INST_0_i_11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_11_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_11_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_x : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \menu_rgb[8]_INST_0_i_11_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    quit_on : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_bit_font : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_13 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_13 is
  signal \menu_rgb[8]_INST_0_i_164_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_164_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_164_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_164_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_169_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_169_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_169_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_169_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_172_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_172_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_172_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_172_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_174_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_174_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_174_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_174_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_458_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_459_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_45_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_460_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_461_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_462_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_463_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_464_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_469_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_470_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_471_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_472_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_473_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_474_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_475_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_476_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_477_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_478_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_479_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_47_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_480_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_481_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_482_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_483_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_484_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_485_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_486_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_487_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_488_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_489_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_48_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_49_n_3\ : STD_LOGIC;
  signal pix_x_8_sn_1 : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_164_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_169_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_172_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_174_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_47_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_47_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_48_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_49_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_164\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_169\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_172\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_174\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_45\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_47\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_48\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_49\ : label is 11;
begin
  pix_x_8_sp_1 <= pix_x_8_sn_1;
\menu_rgb[8]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => quit_on(0),
      I1 => \menu_rgb[8]_INST_0_i_45_n_3\,
      I2 => rom_bit_font,
      I3 => \menu_rgb[8]_INST_0_i_47_n_3\,
      I4 => \menu_rgb[8]_INST_0_i_48_n_3\,
      I5 => \menu_rgb[8]_INST_0_i_49_n_3\,
      O => pix_x_8_sn_1
    );
\menu_rgb[8]_INST_0_i_164\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_164_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_164_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_164_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_164_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_458_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_459_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_460_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_164_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_461_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_462_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_463_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_464_n_0\
    );
\menu_rgb[8]_INST_0_i_169\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_169_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_169_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_169_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_169_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_469_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_470_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_471_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_472_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_169_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_473_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_474_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_475_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_476_n_0\
    );
\menu_rgb[8]_INST_0_i_172\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_172_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_172_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_172_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_172_n_3\,
      CYINIT => '1',
      DI(3) => pix_y(7),
      DI(2) => \menu_rgb[8]_INST_0_i_477_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_478_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_172_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_479_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_480_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_481_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_482_n_0\
    );
\menu_rgb[8]_INST_0_i_174\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_174_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_174_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_174_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_174_n_3\,
      CYINIT => '1',
      DI(3) => pix_x(7),
      DI(2) => \menu_rgb[8]_INST_0_i_483_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_484_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_485_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_174_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_486_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_487_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_488_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_489_n_0\
    );
\menu_rgb[8]_INST_0_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_164_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_45_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_11_1\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_45_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_11_2\(0)
    );
\menu_rgb[8]_INST_0_i_458\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_458_n_0\
    );
\menu_rgb[8]_INST_0_i_459\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_459_n_0\
    );
\menu_rgb[8]_INST_0_i_460\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_460_n_0\
    );
\menu_rgb[8]_INST_0_i_461\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_461_n_0\
    );
\menu_rgb[8]_INST_0_i_462\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_462_n_0\
    );
\menu_rgb[8]_INST_0_i_463\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_463_n_0\
    );
\menu_rgb[8]_INST_0_i_464\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_464_n_0\
    );
\menu_rgb[8]_INST_0_i_469\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_469_n_0\
    );
\menu_rgb[8]_INST_0_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_169_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_47_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_47_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\menu_rgb[8]_INST_0_i_470\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_470_n_0\
    );
\menu_rgb[8]_INST_0_i_471\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_471_n_0\
    );
\menu_rgb[8]_INST_0_i_472\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_472_n_0\
    );
\menu_rgb[8]_INST_0_i_473\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_473_n_0\
    );
\menu_rgb[8]_INST_0_i_474\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_474_n_0\
    );
\menu_rgb[8]_INST_0_i_475\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_475_n_0\
    );
\menu_rgb[8]_INST_0_i_476\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_476_n_0\
    );
\menu_rgb[8]_INST_0_i_477\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_477_n_0\
    );
\menu_rgb[8]_INST_0_i_478\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_478_n_0\
    );
\menu_rgb[8]_INST_0_i_479\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_479_n_0\
    );
\menu_rgb[8]_INST_0_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_172_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_48_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_48_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_y(8),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_48_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_11_0\(0)
    );
\menu_rgb[8]_INST_0_i_480\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_480_n_0\
    );
\menu_rgb[8]_INST_0_i_481\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_481_n_0\
    );
\menu_rgb[8]_INST_0_i_482\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_482_n_0\
    );
\menu_rgb[8]_INST_0_i_483\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_483_n_0\
    );
\menu_rgb[8]_INST_0_i_484\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_484_n_0\
    );
\menu_rgb[8]_INST_0_i_485\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_485_n_0\
    );
\menu_rgb[8]_INST_0_i_486\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_486_n_0\
    );
\menu_rgb[8]_INST_0_i_487\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_487_n_0\
    );
\menu_rgb[8]_INST_0_i_488\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_488_n_0\
    );
\menu_rgb[8]_INST_0_i_489\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_489_n_0\
    );
\menu_rgb[8]_INST_0_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_174_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_49_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_49_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_x(8),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_49_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_11_3\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_14 is
  port (
    \pix_x[6]\ : out STD_LOGIC;
    \pix_y[7]\ : out STD_LOGIC;
    pix_y_4_sp_1 : out STD_LOGIC;
    \pix_y[6]\ : out STD_LOGIC;
    \pix_y[6]_0\ : out STD_LOGIC;
    \menu_rgb[8]_INST_0_i_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_4_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_4_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_4_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_4_3\ : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \menu_rgb[8]_INST_0_i_18_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_18_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_18_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_67_0\ : in STD_LOGIC;
    pix_y : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_14 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_14 is
  signal \g4_b1__8_n_0\ : STD_LOGIC;
  signal \g4_b2__8_n_0\ : STD_LOGIC;
  signal \g4_b3__8_n_0\ : STD_LOGIC;
  signal \g4_b4__8_n_0\ : STD_LOGIC;
  signal \g4_b5__4_n_0\ : STD_LOGIC;
  signal \g4_b6__5_n_0\ : STD_LOGIC;
  signal \g4_b7__5_n_0\ : STD_LOGIC;
  signal \g5_b1__2_n_0\ : STD_LOGIC;
  signal \g5_b2__2_n_0\ : STD_LOGIC;
  signal \g5_b3__2_n_0\ : STD_LOGIC;
  signal \g5_b4__2_n_0\ : STD_LOGIC;
  signal \g5_b5__2_n_0\ : STD_LOGIC;
  signal \g5_b6__1_n_0\ : STD_LOGIC;
  signal \g5_b7__1_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1081_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1082_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1083_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1084_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1085_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1086_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_213_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_216_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_562_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_563_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_564_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_565_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_67_n_0\ : STD_LOGIC;
  signal \^pix_y[6]\ : STD_LOGIC;
  signal \^pix_y[6]_0\ : STD_LOGIC;
  signal \^pix_y[7]\ : STD_LOGIC;
  signal pix_y_4_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g3_b1__9_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \g7_b0__8_i_1\ : label is "soft_lutpair2";
begin
  \pix_y[6]\ <= \^pix_y[6]\;
  \pix_y[6]_0\ <= \^pix_y[6]_0\;
  \pix_y[7]\ <= \^pix_y[7]\;
  pix_y_4_sp_1 <= pix_y_4_sn_1;
\g3_b1__9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y(2),
      O => pix_y_4_sn_1
    );
\g3_b1__9_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(1),
      I2 => pix_y(0),
      I3 => pix_y(2),
      O => \^pix_y[6]\
    );
\g3_b1__9_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9995"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(0),
      I3 => pix_y(1),
      I4 => pix_y(3),
      O => \^pix_y[7]\
    );
\g4_b1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000049"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g4_b1__8_n_0\
    );
\g4_b2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01080009"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g4_b2__8_n_0\
    );
\g4_b3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF900B8"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g4_b3__8_n_0\
    );
\g4_b4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF90188"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g4_b4__8_n_0\
    );
\g4_b5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01080FF9"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g4_b5__4_n_0\
    );
\g4_b6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000FF9"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g4_b6__5_n_0\
    );
\g4_b7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000108"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g4_b7__5_n_0\
    );
\g5_b1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF90008"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g5_b1__2_n_0\
    );
\g5_b2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00610EF9"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g5_b2__2_n_0\
    );
\g5_b3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00FF9"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g5_b3__2_n_0\
    );
\g5_b4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00108"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g5_b4__2_n_0\
    );
\g5_b5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00610100"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g5_b5__2_n_0\
    );
\g5_b6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF90F00"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g5_b6__1_n_0\
    );
\g5_b7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF90E00"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      I2 => pix_y_4_sn_1,
      I3 => \^pix_y[6]\,
      I4 => \^pix_y[6]_0\,
      O => \g5_b7__1_n_0\
    );
\g7_b0__8_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0155FEAA"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(1),
      I2 => pix_y(0),
      I3 => pix_y(2),
      I4 => pix_y(4),
      O => \^pix_y[6]_0\
    );
\menu_rgb[8]_INST_0_i_1081\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b3__8_n_0\,
      I1 => \g5_b3__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_1081_n_0\,
      S => \^pix_y[7]\
    );
\menu_rgb[8]_INST_0_i_1082\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b2__8_n_0\,
      I1 => \g5_b2__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_1082_n_0\,
      S => \^pix_y[7]\
    );
\menu_rgb[8]_INST_0_i_1083\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b5__4_n_0\,
      I1 => \g5_b5__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_1083_n_0\,
      S => \^pix_y[7]\
    );
\menu_rgb[8]_INST_0_i_1084\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b4__8_n_0\,
      I1 => \g5_b4__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_1084_n_0\,
      S => \^pix_y[7]\
    );
\menu_rgb[8]_INST_0_i_1085\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b7__5_n_0\,
      I1 => \g5_b7__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_1085_n_0\,
      S => \^pix_y[7]\
    );
\menu_rgb[8]_INST_0_i_1086\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b6__5_n_0\,
      I1 => \g5_b6__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_1086_n_0\,
      S => \^pix_y[7]\
    );
\menu_rgb[8]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_4\,
      I1 => \menu_rgb[8]_INST_0_i_4_0\,
      I2 => \menu_rgb[8]_INST_0_i_4_1\,
      I3 => \menu_rgb[8]_INST_0_i_67_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_4_2\,
      I5 => \menu_rgb[8]_INST_0_i_4_3\,
      O => \pix_x[6]\
    );
\menu_rgb[8]_INST_0_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \^pix_y[7]\,
      I1 => \menu_rgb[8]_INST_0_i_67_0\,
      I2 => pix_x(0),
      I3 => \menu_rgb[8]_INST_0_i_562_n_0\,
      I4 => pix_x(1),
      I5 => \menu_rgb[8]_INST_0_i_563_n_0\,
      O => \menu_rgb[8]_INST_0_i_213_n_0\
    );
\menu_rgb[8]_INST_0_i_216\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
        port map (
      I0 => \^pix_y[7]\,
      I1 => \menu_rgb[8]_INST_0_i_564_n_0\,
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_565_n_0\,
      I4 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_216_n_0\
    );
\menu_rgb[8]_INST_0_i_562\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b1__8_n_0\,
      I1 => \g5_b1__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_562_n_0\,
      S => \^pix_y[7]\
    );
\menu_rgb[8]_INST_0_i_563\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1081_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1082_n_0\,
      O => \menu_rgb[8]_INST_0_i_563_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_564\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1083_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1084_n_0\,
      O => \menu_rgb[8]_INST_0_i_564_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_565\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1085_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1086_n_0\,
      O => \menu_rgb[8]_INST_0_i_565_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
        port map (
      I0 => pix_x(2),
      I1 => \menu_rgb[8]_INST_0_i_213_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_18_0\,
      I3 => \menu_rgb[8]_INST_0_i_18_1\,
      I4 => \menu_rgb[8]_INST_0_i_18_2\,
      I5 => \menu_rgb[8]_INST_0_i_216_n_0\,
      O => \menu_rgb[8]_INST_0_i_67_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_15 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    pix_x_3_sp_1 : out STD_LOGIC;
    pix_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_x : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_1\ : in STD_LOGIC;
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_15 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_15 is
  signal \menu_rgb[8]_INST_0_i_1230_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1231_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1232_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1233_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1234_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1235_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1236_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1237_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1238_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1239_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1240_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1241_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1242_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1243_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1244_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1245_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1246_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1247_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1248_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1249_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1250_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_284_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_284_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_284_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_284_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_287_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_290_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_291_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_709_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_710_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_711_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_712_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_713_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_714_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_715_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_716_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_716_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_716_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_716_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_717_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_722_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_722_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_722_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_722_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_723_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_724_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_724_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_724_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_724_n_3\ : STD_LOGIC;
  signal pix_x_3_sn_1 : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_284_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_287_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_287_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_290_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_290_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_291_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_291_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_716_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_722_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_724_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_91_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_284\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_287\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_290\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_291\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_716\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_722\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_724\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_91\ : label is 11;
begin
  pix_x_3_sp_1 <= pix_x_3_sn_1;
\menu_rgb[8]_INST_0_i_1230\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_1230_n_0\
    );
\menu_rgb[8]_INST_0_i_1231\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1231_n_0\
    );
\menu_rgb[8]_INST_0_i_1232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1232_n_0\
    );
\menu_rgb[8]_INST_0_i_1233\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1233_n_0\
    );
\menu_rgb[8]_INST_0_i_1234\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1234_n_0\
    );
\menu_rgb[8]_INST_0_i_1235\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1235_n_0\
    );
\menu_rgb[8]_INST_0_i_1236\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1236_n_0\
    );
\menu_rgb[8]_INST_0_i_1237\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1237_n_0\
    );
\menu_rgb[8]_INST_0_i_1238\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1238_n_0\
    );
\menu_rgb[8]_INST_0_i_1239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1239_n_0\
    );
\menu_rgb[8]_INST_0_i_1240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1240_n_0\
    );
\menu_rgb[8]_INST_0_i_1241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_1241_n_0\
    );
\menu_rgb[8]_INST_0_i_1242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_1242_n_0\
    );
\menu_rgb[8]_INST_0_i_1243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1243_n_0\
    );
\menu_rgb[8]_INST_0_i_1244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1244_n_0\
    );
\menu_rgb[8]_INST_0_i_1245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1245_n_0\
    );
\menu_rgb[8]_INST_0_i_1246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1246_n_0\
    );
\menu_rgb[8]_INST_0_i_1247\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1247_n_0\
    );
\menu_rgb[8]_INST_0_i_1248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1248_n_0\
    );
\menu_rgb[8]_INST_0_i_1249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1249_n_0\
    );
\menu_rgb[8]_INST_0_i_1250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1250_n_0\
    );
\menu_rgb[8]_INST_0_i_284\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_284_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_284_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_284_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_284_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \menu_rgb[8]_INST_0_i_709_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_710_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_711_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_284_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_712_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_713_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_714_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_715_n_0\
    );
\menu_rgb[8]_INST_0_i_287\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_716_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_287_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_287_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_287_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_717_n_0\
    );
\menu_rgb[8]_INST_0_i_290\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_722_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_290_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_290_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_290_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_723_n_0\
    );
\menu_rgb[8]_INST_0_i_291\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_724_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_291_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_291_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_291_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\menu_rgb[8]_INST_0_i_709\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_709_n_0\
    );
\menu_rgb[8]_INST_0_i_710\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_710_n_0\
    );
\menu_rgb[8]_INST_0_i_711\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_711_n_0\
    );
\menu_rgb[8]_INST_0_i_712\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_712_n_0\
    );
\menu_rgb[8]_INST_0_i_713\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_713_n_0\
    );
\menu_rgb[8]_INST_0_i_714\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_714_n_0\
    );
\menu_rgb[8]_INST_0_i_715\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_715_n_0\
    );
\menu_rgb[8]_INST_0_i_716\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_716_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_716_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_716_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_716_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1230_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1231_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_1232_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_716_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1233_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1234_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1235_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1236_n_0\
    );
\menu_rgb[8]_INST_0_i_717\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_717_n_0\
    );
\menu_rgb[8]_INST_0_i_722\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_722_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_722_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_722_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_722_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1237_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1238_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1239_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1240_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_722_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1241_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1242_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1243_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1244_n_0\
    );
\menu_rgb[8]_INST_0_i_723\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_723_n_0\
    );
\menu_rgb[8]_INST_0_i_724\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_724_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_724_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_724_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_724_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1245_n_0\,
      DI(2) => pix_y(5),
      DI(1) => pix_y(3),
      DI(0) => \menu_rgb[8]_INST_0_i_1246_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_724_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1247_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1248_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1249_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1250_n_0\
    );
\menu_rgb[8]_INST_0_i_91\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_284_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_91_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_91_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_0\(0)
    );
\menu_rgb[8]_INST_0_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_287_n_3\,
      I1 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_1\,
      I2 => pix_x(3),
      I3 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_2\,
      I4 => \menu_rgb[8]_INST_0_i_290_n_3\,
      I5 => \menu_rgb[8]_INST_0_i_291_n_3\,
      O => pix_x_3_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_16 is
  port (
    \HS_on__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\ : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \menu_rgb[8]_INST_0_i_348_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_348_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_348_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_348_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_348_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_348_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_348_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_348_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_347_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_347_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_347_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_347_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_347_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_347_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_347_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_347_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_346_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_346_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_346_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_346_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_346_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_346_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_346_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_346_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_345_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_345_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_345_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_345_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_345_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_345_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_345_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_345_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_352_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_352_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_352_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_352_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_352_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_352_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_352_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_352_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_351_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_351_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_351_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_351_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_351_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_351_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_351_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_351_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_350_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_350_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_350_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_350_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_350_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_350_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_350_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_350_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_114_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_114_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_16 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_16 is
  signal \menu_rgb[8]_INST_0_i_113_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_114_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_345_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_346_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_347_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_348_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_349_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_350_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_351_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_352_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_864_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_865_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_866_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_867_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_868_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_869_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_870_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_871_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_877_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_878_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_879_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_880_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_881_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_882_n_0\ : STD_LOGIC;
begin
\menu_rgb[8]_INST_0_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_345_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_346_n_0\,
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_347_n_0\,
      I4 => pix_x(0),
      I5 => \menu_rgb[8]_INST_0_i_348_n_0\,
      O => \menu_rgb[8]_INST_0_i_113_n_0\
    );
\menu_rgb[8]_INST_0_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_349_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_350_n_0\,
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_351_n_0\,
      I4 => pix_x(0),
      I5 => \menu_rgb[8]_INST_0_i_352_n_0\,
      O => \menu_rgb[8]_INST_0_i_114_n_0\
    );
\menu_rgb[8]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => CO(0),
      I1 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\,
      I2 => \menu_rgb[8]_INST_0_i_113_n_0\,
      I3 => pix_x(2),
      I4 => \menu_rgb[8]_INST_0_i_114_n_0\,
      I5 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\(0),
      O => \HS_on__0\(0)
    );
\menu_rgb[8]_INST_0_i_345\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_864_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_865_n_0\,
      O => \menu_rgb[8]_INST_0_i_345_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_346\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_866_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_867_n_0\,
      O => \menu_rgb[8]_INST_0_i_346_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_347\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_868_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_869_n_0\,
      O => \menu_rgb[8]_INST_0_i_347_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_348\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_870_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_871_n_0\,
      O => \menu_rgb[8]_INST_0_i_348_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00808000000000"
    )
        port map (
      I0 => sel(3),
      I1 => \menu_rgb[8]_INST_0_i_114_0\,
      I2 => sel(2),
      I3 => \menu_rgb[8]_INST_0_i_114_1\,
      I4 => sel(0),
      I5 => sel(1),
      O => \menu_rgb[8]_INST_0_i_349_n_0\
    );
\menu_rgb[8]_INST_0_i_350\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_877_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_878_n_0\,
      O => \menu_rgb[8]_INST_0_i_350_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_351\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_879_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_880_n_0\,
      O => \menu_rgb[8]_INST_0_i_351_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_352\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_881_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_882_n_0\,
      O => \menu_rgb[8]_INST_0_i_352_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_864\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_345_4\,
      I1 => \menu_rgb[8]_INST_0_i_345_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_345_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_345_7\,
      O => \menu_rgb[8]_INST_0_i_864_n_0\
    );
\menu_rgb[8]_INST_0_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_345_0\,
      I1 => \menu_rgb[8]_INST_0_i_345_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_345_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_345_3\,
      O => \menu_rgb[8]_INST_0_i_865_n_0\
    );
\menu_rgb[8]_INST_0_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_346_4\,
      I1 => \menu_rgb[8]_INST_0_i_346_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_346_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_346_7\,
      O => \menu_rgb[8]_INST_0_i_866_n_0\
    );
\menu_rgb[8]_INST_0_i_867\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_346_0\,
      I1 => \menu_rgb[8]_INST_0_i_346_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_346_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_346_3\,
      O => \menu_rgb[8]_INST_0_i_867_n_0\
    );
\menu_rgb[8]_INST_0_i_868\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_347_4\,
      I1 => \menu_rgb[8]_INST_0_i_347_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_347_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_347_7\,
      O => \menu_rgb[8]_INST_0_i_868_n_0\
    );
\menu_rgb[8]_INST_0_i_869\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_347_0\,
      I1 => \menu_rgb[8]_INST_0_i_347_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_347_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_347_3\,
      O => \menu_rgb[8]_INST_0_i_869_n_0\
    );
\menu_rgb[8]_INST_0_i_870\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_348_4\,
      I1 => \menu_rgb[8]_INST_0_i_348_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_348_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_348_7\,
      O => \menu_rgb[8]_INST_0_i_870_n_0\
    );
\menu_rgb[8]_INST_0_i_871\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_348_0\,
      I1 => \menu_rgb[8]_INST_0_i_348_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_348_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_348_3\,
      O => \menu_rgb[8]_INST_0_i_871_n_0\
    );
\menu_rgb[8]_INST_0_i_877\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_350_4\,
      I1 => \menu_rgb[8]_INST_0_i_350_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_350_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_350_7\,
      O => \menu_rgb[8]_INST_0_i_877_n_0\
    );
\menu_rgb[8]_INST_0_i_878\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_350_0\,
      I1 => \menu_rgb[8]_INST_0_i_350_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_350_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_350_3\,
      O => \menu_rgb[8]_INST_0_i_878_n_0\
    );
\menu_rgb[8]_INST_0_i_879\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_351_4\,
      I1 => \menu_rgb[8]_INST_0_i_351_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_351_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_351_7\,
      O => \menu_rgb[8]_INST_0_i_879_n_0\
    );
\menu_rgb[8]_INST_0_i_880\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_351_0\,
      I1 => \menu_rgb[8]_INST_0_i_351_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_351_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_351_3\,
      O => \menu_rgb[8]_INST_0_i_880_n_0\
    );
\menu_rgb[8]_INST_0_i_881\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_352_4\,
      I1 => \menu_rgb[8]_INST_0_i_352_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_352_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_352_7\,
      O => \menu_rgb[8]_INST_0_i_881_n_0\
    );
\menu_rgb[8]_INST_0_i_882\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_352_0\,
      I1 => \menu_rgb[8]_INST_0_i_352_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_352_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_352_3\,
      O => \menu_rgb[8]_INST_0_i_882_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_17 is
  port (
    \game_over__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_82_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_82_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_82_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rom_bit_font : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_17 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_17 is
  signal \menu_rgb[8]_INST_0_i_1142_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1143_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1144_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1145_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1146_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1147_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1148_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1149_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1150_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1151_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1152_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1153_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1154_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1155_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1156_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1157_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1158_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1159_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1160_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1161_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1162_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1163_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1168_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1169_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1170_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1171_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1172_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1173_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_253_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_254_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_255_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_257_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_634_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_634_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_634_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_634_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_637_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_637_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_637_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_637_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_640_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_640_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_640_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_640_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_644_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_644_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_644_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_644_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_645_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_646_n_0\ : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_253_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_253_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_254_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_254_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_255_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_255_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_257_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_257_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_634_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_637_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_640_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_644_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_253\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_254\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_255\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_257\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_634\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_637\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_640\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_644\ : label is 11;
begin
\menu_rgb[8]_INST_0_i_1142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1142_n_0\
    );
\menu_rgb[8]_INST_0_i_1143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1143_n_0\
    );
\menu_rgb[8]_INST_0_i_1144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1144_n_0\
    );
\menu_rgb[8]_INST_0_i_1145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_1145_n_0\
    );
\menu_rgb[8]_INST_0_i_1146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1146_n_0\
    );
\menu_rgb[8]_INST_0_i_1147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1147_n_0\
    );
\menu_rgb[8]_INST_0_i_1148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1148_n_0\
    );
\menu_rgb[8]_INST_0_i_1149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1149_n_0\
    );
\menu_rgb[8]_INST_0_i_1150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1150_n_0\
    );
\menu_rgb[8]_INST_0_i_1151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1151_n_0\
    );
\menu_rgb[8]_INST_0_i_1152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1152_n_0\
    );
\menu_rgb[8]_INST_0_i_1153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1153_n_0\
    );
\menu_rgb[8]_INST_0_i_1154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1154_n_0\
    );
\menu_rgb[8]_INST_0_i_1155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1155_n_0\
    );
\menu_rgb[8]_INST_0_i_1156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1156_n_0\
    );
\menu_rgb[8]_INST_0_i_1157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1157_n_0\
    );
\menu_rgb[8]_INST_0_i_1158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1158_n_0\
    );
\menu_rgb[8]_INST_0_i_1159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1159_n_0\
    );
\menu_rgb[8]_INST_0_i_1160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_1160_n_0\
    );
\menu_rgb[8]_INST_0_i_1161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1161_n_0\
    );
\menu_rgb[8]_INST_0_i_1162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1162_n_0\
    );
\menu_rgb[8]_INST_0_i_1163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1163_n_0\
    );
\menu_rgb[8]_INST_0_i_1168\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1168_n_0\
    );
\menu_rgb[8]_INST_0_i_1169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1169_n_0\
    );
\menu_rgb[8]_INST_0_i_1170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1170_n_0\
    );
\menu_rgb[8]_INST_0_i_1171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1171_n_0\
    );
\menu_rgb[8]_INST_0_i_1172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1172_n_0\
    );
\menu_rgb[8]_INST_0_i_1173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1173_n_0\
    );
\menu_rgb[8]_INST_0_i_253\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_634_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_253_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_253_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_82_1\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_253_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_82_2\(0)
    );
\menu_rgb[8]_INST_0_i_254\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_637_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_254_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_254_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_254_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_82_0\(0)
    );
\menu_rgb[8]_INST_0_i_255\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_640_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_255_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_255_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_255_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\menu_rgb[8]_INST_0_i_257\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_644_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_257_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_257_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_645_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_257_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_646_n_0\
    );
\menu_rgb[8]_INST_0_i_634\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_634_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_634_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_634_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_634_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \menu_rgb[8]_INST_0_i_1142_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1143_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1144_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_634_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1145_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1146_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1147_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1148_n_0\
    );
\menu_rgb[8]_INST_0_i_637\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_637_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_637_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_637_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_637_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1149_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1150_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_1151_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_637_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1152_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1153_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1154_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1155_n_0\
    );
\menu_rgb[8]_INST_0_i_640\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_640_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_640_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_640_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_640_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1156_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1157_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1158_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1159_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_640_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1160_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1161_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1162_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1163_n_0\
    );
\menu_rgb[8]_INST_0_i_644\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_644_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_644_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_644_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_644_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \menu_rgb[8]_INST_0_i_1168_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1169_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_644_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1170_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1171_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1172_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1173_n_0\
    );
\menu_rgb[8]_INST_0_i_645\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_645_n_0\
    );
\menu_rgb[8]_INST_0_i_646\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_646_n_0\
    );
\menu_rgb[8]_INST_0_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_253_n_3\,
      I1 => \menu_rgb[8]_INST_0_i_254_n_3\,
      I2 => \menu_rgb[8]_INST_0_i_255_n_3\,
      I3 => rom_bit_font,
      I4 => \menu_rgb[8]_INST_0_i_257_n_3\,
      O => \game_over__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_18 is
  port (
    \pix_x[4]\ : out STD_LOGIC;
    \menu_rgb[8]_INST_0_i_9\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_9_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_9_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_9_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_9_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_37_0\ : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \menu_rgb[8]_INST_0_i_140_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_405_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_405_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_405_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_405_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_405_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_406_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_406_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_406_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_406_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_407_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_407_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_18 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_18 is
  signal \menu_rgb[8]_INST_0_i_140_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_405_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_406_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_407_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_942_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_943_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_944_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_945_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_946_n_0\ : STD_LOGIC;
begin
\menu_rgb[8]_INST_0_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_37_0\,
      I1 => \menu_rgb[8]_INST_0_i_405_n_0\,
      I2 => pix_x(2),
      I3 => \menu_rgb[8]_INST_0_i_406_n_0\,
      I4 => pix_x(1),
      I5 => \menu_rgb[8]_INST_0_i_407_n_0\,
      O => \menu_rgb[8]_INST_0_i_140_n_0\
    );
\menu_rgb[8]_INST_0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00AA000000AA00"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_140_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_9\,
      I2 => \menu_rgb[8]_INST_0_i_9_0\,
      I3 => \menu_rgb[8]_INST_0_i_9_1\,
      I4 => \menu_rgb[8]_INST_0_i_9_2\,
      I5 => \menu_rgb[8]_INST_0_i_9_3\,
      O => \pix_x[4]\
    );
\menu_rgb[8]_INST_0_i_405\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_942_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_943_n_0\,
      O => \menu_rgb[8]_INST_0_i_405_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_406\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_944_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_945_n_0\,
      O => \menu_rgb[8]_INST_0_i_406_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_407\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_946_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_140_0\,
      O => \menu_rgb[8]_INST_0_i_407_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_942\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_405_3\,
      I1 => \menu_rgb[8]_INST_0_i_405_1\,
      I2 => \menu_rgb[8]_INST_0_i_405_4\,
      O => \menu_rgb[8]_INST_0_i_942_n_0\
    );
\menu_rgb[8]_INST_0_i_943\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_405_0\,
      I1 => \menu_rgb[8]_INST_0_i_405_1\,
      I2 => \menu_rgb[8]_INST_0_i_405_2\,
      O => \menu_rgb[8]_INST_0_i_943_n_0\
    );
\menu_rgb[8]_INST_0_i_944\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_406_2\,
      I1 => \menu_rgb[8]_INST_0_i_405_1\,
      I2 => \menu_rgb[8]_INST_0_i_406_3\,
      O => \menu_rgb[8]_INST_0_i_944_n_0\
    );
\menu_rgb[8]_INST_0_i_945\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_406_0\,
      I1 => \menu_rgb[8]_INST_0_i_405_1\,
      I2 => \menu_rgb[8]_INST_0_i_406_1\,
      O => \menu_rgb[8]_INST_0_i_945_n_0\
    );
\menu_rgb[8]_INST_0_i_946\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_407_0\,
      I1 => \menu_rgb[8]_INST_0_i_405_1\,
      I2 => \menu_rgb[8]_INST_0_i_407_1\,
      O => \menu_rgb[8]_INST_0_i_946_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_19 is
  port (
    \HS_on__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\ : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \menu_rgb[8]_INST_0_i_320_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_320_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_320_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_320_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_320_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_320_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_320_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_320_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_319_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_319_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_319_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_319_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_319_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_319_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_319_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_319_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_318_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_318_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_318_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_318_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_318_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_318_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_318_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_318_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_317_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_317_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_317_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_317_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_317_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_317_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_317_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_317_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_324_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_324_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_324_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_324_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_324_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_324_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_324_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_324_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_323_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_323_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_323_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_323_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_323_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_323_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_323_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_323_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_322_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_322_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_322_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_322_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_322_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_322_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_322_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_322_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_103_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_103_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_19 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_19 is
  signal \menu_rgb[8]_INST_0_i_102_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_103_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_317_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_318_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_319_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_320_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_321_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_322_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_323_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_324_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_796_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_797_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_798_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_799_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_800_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_801_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_802_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_803_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_809_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_810_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_811_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_812_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_813_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_814_n_0\ : STD_LOGIC;
begin
\menu_rgb[8]_INST_0_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_317_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_318_n_0\,
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_319_n_0\,
      I4 => pix_x(0),
      I5 => \menu_rgb[8]_INST_0_i_320_n_0\,
      O => \menu_rgb[8]_INST_0_i_102_n_0\
    );
\menu_rgb[8]_INST_0_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_321_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_322_n_0\,
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_323_n_0\,
      I4 => pix_x(0),
      I5 => \menu_rgb[8]_INST_0_i_324_n_0\,
      O => \menu_rgb[8]_INST_0_i_103_n_0\
    );
\menu_rgb[8]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => CO(0),
      I1 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\,
      I2 => \menu_rgb[8]_INST_0_i_102_n_0\,
      I3 => pix_x(2),
      I4 => \menu_rgb[8]_INST_0_i_103_n_0\,
      I5 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\(0),
      O => \HS_on__0\(0)
    );
\menu_rgb[8]_INST_0_i_317\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_796_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_797_n_0\,
      O => \menu_rgb[8]_INST_0_i_317_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_318\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_798_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_799_n_0\,
      O => \menu_rgb[8]_INST_0_i_318_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_319\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_800_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_801_n_0\,
      O => \menu_rgb[8]_INST_0_i_319_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_320\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_802_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_803_n_0\,
      O => \menu_rgb[8]_INST_0_i_320_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00808000000000"
    )
        port map (
      I0 => sel(3),
      I1 => \menu_rgb[8]_INST_0_i_103_0\,
      I2 => sel(2),
      I3 => \menu_rgb[8]_INST_0_i_103_1\,
      I4 => sel(0),
      I5 => sel(1),
      O => \menu_rgb[8]_INST_0_i_321_n_0\
    );
\menu_rgb[8]_INST_0_i_322\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_809_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_810_n_0\,
      O => \menu_rgb[8]_INST_0_i_322_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_323\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_811_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_812_n_0\,
      O => \menu_rgb[8]_INST_0_i_323_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_324\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_813_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_814_n_0\,
      O => \menu_rgb[8]_INST_0_i_324_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_796\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_317_4\,
      I1 => \menu_rgb[8]_INST_0_i_317_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_317_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_317_7\,
      O => \menu_rgb[8]_INST_0_i_796_n_0\
    );
\menu_rgb[8]_INST_0_i_797\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_317_0\,
      I1 => \menu_rgb[8]_INST_0_i_317_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_317_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_317_3\,
      O => \menu_rgb[8]_INST_0_i_797_n_0\
    );
\menu_rgb[8]_INST_0_i_798\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_318_4\,
      I1 => \menu_rgb[8]_INST_0_i_318_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_318_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_318_7\,
      O => \menu_rgb[8]_INST_0_i_798_n_0\
    );
\menu_rgb[8]_INST_0_i_799\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_318_0\,
      I1 => \menu_rgb[8]_INST_0_i_318_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_318_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_318_3\,
      O => \menu_rgb[8]_INST_0_i_799_n_0\
    );
\menu_rgb[8]_INST_0_i_800\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_319_4\,
      I1 => \menu_rgb[8]_INST_0_i_319_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_319_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_319_7\,
      O => \menu_rgb[8]_INST_0_i_800_n_0\
    );
\menu_rgb[8]_INST_0_i_801\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_319_0\,
      I1 => \menu_rgb[8]_INST_0_i_319_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_319_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_319_3\,
      O => \menu_rgb[8]_INST_0_i_801_n_0\
    );
\menu_rgb[8]_INST_0_i_802\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_320_4\,
      I1 => \menu_rgb[8]_INST_0_i_320_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_320_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_320_7\,
      O => \menu_rgb[8]_INST_0_i_802_n_0\
    );
\menu_rgb[8]_INST_0_i_803\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_320_0\,
      I1 => \menu_rgb[8]_INST_0_i_320_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_320_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_320_3\,
      O => \menu_rgb[8]_INST_0_i_803_n_0\
    );
\menu_rgb[8]_INST_0_i_809\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_322_4\,
      I1 => \menu_rgb[8]_INST_0_i_322_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_322_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_322_7\,
      O => \menu_rgb[8]_INST_0_i_809_n_0\
    );
\menu_rgb[8]_INST_0_i_810\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_322_0\,
      I1 => \menu_rgb[8]_INST_0_i_322_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_322_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_322_3\,
      O => \menu_rgb[8]_INST_0_i_810_n_0\
    );
\menu_rgb[8]_INST_0_i_811\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_323_4\,
      I1 => \menu_rgb[8]_INST_0_i_323_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_323_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_323_7\,
      O => \menu_rgb[8]_INST_0_i_811_n_0\
    );
\menu_rgb[8]_INST_0_i_812\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_323_0\,
      I1 => \menu_rgb[8]_INST_0_i_323_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_323_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_323_3\,
      O => \menu_rgb[8]_INST_0_i_812_n_0\
    );
\menu_rgb[8]_INST_0_i_813\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_324_4\,
      I1 => \menu_rgb[8]_INST_0_i_324_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_324_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_324_7\,
      O => \menu_rgb[8]_INST_0_i_813_n_0\
    );
\menu_rgb[8]_INST_0_i_814\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_324_0\,
      I1 => \menu_rgb[8]_INST_0_i_324_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_324_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_324_3\,
      O => \menu_rgb[8]_INST_0_i_814_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_2 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_y[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_y[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_x[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    menu_on_1_sp_1 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_x : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \menu_rgb[0]\ : in STD_LOGIC;
    \menu_rgb[0]_0\ : in STD_LOGIC;
    \menu_rgb[0]_1\ : in STD_LOGIC;
    \menu_rgb[0]_2\ : in STD_LOGIC;
    \menu_rgb[0]_3\ : in STD_LOGIC;
    menu_on : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \menu_rgb[0]_INST_0_i_3_0\ : in STD_LOGIC;
    \menu_rgb[0]_INST_0_i_3_1\ : in STD_LOGIC;
    \menu_rgb[0]_INST_0_i_3_2\ : in STD_LOGIC;
    video_on : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_2 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_2 is
  signal menu_on_1_sn_1 : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_258_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_258_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_258_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_258_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_263_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_263_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_263_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_263_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_266_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_266_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_266_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_266_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_269_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_269_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_269_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_269_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_647_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_648_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_649_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_650_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_651_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_652_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_657_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_658_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_659_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_660_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_661_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_662_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_663_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_664_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_665_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_666_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_667_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_668_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_669_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_670_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_671_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_672_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_673_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_674_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_675_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_676_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_677_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_678_n_0\ : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_258_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_263_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_266_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_269_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_83_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_83_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_85_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_85_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_86_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_86_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_87_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_87_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_258\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_263\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_266\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_269\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_83\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_85\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_86\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_87\ : label is 11;
begin
  menu_on_1_sp_1 <= menu_on_1_sn_1;
\menu_rgb[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFAFFFA"
    )
        port map (
      I0 => \menu_rgb[0]_INST_0_i_9_n_0\,
      I1 => \menu_rgb[0]\,
      I2 => \menu_rgb[0]_0\,
      I3 => \menu_rgb[0]_1\,
      I4 => \menu_rgb[0]_2\,
      I5 => \menu_rgb[0]_3\,
      O => menu_on_1_sn_1
    );
\menu_rgb[0]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8000000000000"
    )
        port map (
      I0 => menu_on(1),
      I1 => \menu_rgb[0]_INST_0_i_3_0\,
      I2 => \menu_rgb[0]_INST_0_i_3_1\,
      I3 => \menu_rgb[0]_INST_0_i_3_2\,
      I4 => menu_on(0),
      I5 => video_on,
      O => \menu_rgb[0]_INST_0_i_9_n_0\
    );
\menu_rgb[8]_INST_0_i_258\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_258_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_258_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_258_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_258_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \menu_rgb[8]_INST_0_i_647_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_648_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_258_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_649_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_650_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_651_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_652_n_0\
    );
\menu_rgb[8]_INST_0_i_263\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_263_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_263_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_263_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_263_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \menu_rgb[8]_INST_0_i_657_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_658_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_659_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_263_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_660_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_661_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_662_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_663_n_0\
    );
\menu_rgb[8]_INST_0_i_266\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_266_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_266_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_266_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_266_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_664_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_665_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_666_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_266_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_667_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_668_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_669_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_670_n_0\
    );
\menu_rgb[8]_INST_0_i_269\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_269_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_269_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_269_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_269_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_671_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_672_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_673_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_674_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_269_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_675_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_676_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_677_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_678_n_0\
    );
\menu_rgb[8]_INST_0_i_647\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_647_n_0\
    );
\menu_rgb[8]_INST_0_i_648\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_648_n_0\
    );
\menu_rgb[8]_INST_0_i_649\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_649_n_0\
    );
\menu_rgb[8]_INST_0_i_650\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_650_n_0\
    );
\menu_rgb[8]_INST_0_i_651\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_651_n_0\
    );
\menu_rgb[8]_INST_0_i_652\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_652_n_0\
    );
\menu_rgb[8]_INST_0_i_657\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_657_n_0\
    );
\menu_rgb[8]_INST_0_i_658\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_658_n_0\
    );
\menu_rgb[8]_INST_0_i_659\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_659_n_0\
    );
\menu_rgb[8]_INST_0_i_660\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_660_n_0\
    );
\menu_rgb[8]_INST_0_i_661\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_661_n_0\
    );
\menu_rgb[8]_INST_0_i_662\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_662_n_0\
    );
\menu_rgb[8]_INST_0_i_663\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_663_n_0\
    );
\menu_rgb[8]_INST_0_i_664\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_664_n_0\
    );
\menu_rgb[8]_INST_0_i_665\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_665_n_0\
    );
\menu_rgb[8]_INST_0_i_666\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_666_n_0\
    );
\menu_rgb[8]_INST_0_i_667\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_667_n_0\
    );
\menu_rgb[8]_INST_0_i_668\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_668_n_0\
    );
\menu_rgb[8]_INST_0_i_669\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_669_n_0\
    );
\menu_rgb[8]_INST_0_i_670\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_670_n_0\
    );
\menu_rgb[8]_INST_0_i_671\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_671_n_0\
    );
\menu_rgb[8]_INST_0_i_672\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_672_n_0\
    );
\menu_rgb[8]_INST_0_i_673\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_673_n_0\
    );
\menu_rgb[8]_INST_0_i_674\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_674_n_0\
    );
\menu_rgb[8]_INST_0_i_675\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_675_n_0\
    );
\menu_rgb[8]_INST_0_i_676\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_676_n_0\
    );
\menu_rgb[8]_INST_0_i_677\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_677_n_0\
    );
\menu_rgb[8]_INST_0_i_678\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_678_n_0\
    );
\menu_rgb[8]_INST_0_i_83\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_258_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_83_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pix_y[8]_0\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_1\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_83_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_2\(0)
    );
\menu_rgb[8]_INST_0_i_85\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_263_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_85_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_85_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\menu_rgb[8]_INST_0_i_86\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_266_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_86_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pix_y[8]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_86_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_0\(0)
    );
\menu_rgb[8]_INST_0_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_269_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_87_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pix_x[9]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_x(8),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_87_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_3\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_20 is
  port (
    \game_over__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_88_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_88_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_x : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \menu_rgb[8]_INST_0_i_88_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rom_bit_font : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_20 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_20 is
  signal \menu_rgb[8]_INST_0_i_1174_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1175_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1176_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1177_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1178_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1179_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1180_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1181_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1182_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1183_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1184_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1185_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1186_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1187_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1188_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1189_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1190_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1191_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1192_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1193_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1194_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1195_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1196_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1201_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1202_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1203_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1204_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1205_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1206_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1207_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_271_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_272_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_273_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_275_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_679_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_679_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_679_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_679_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_681_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_681_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_681_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_681_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_684_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_684_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_684_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_684_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_685_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_686_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_689_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_689_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_689_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_689_n_3\ : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_271_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_271_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_272_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_272_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_273_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_273_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_275_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_275_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_679_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_681_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_684_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_689_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_271\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_272\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_273\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_275\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_679\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_681\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_684\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_689\ : label is 11;
begin
\menu_rgb[8]_INST_0_i_1174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_1174_n_0\
    );
\menu_rgb[8]_INST_0_i_1175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1175_n_0\
    );
\menu_rgb[8]_INST_0_i_1176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1176_n_0\
    );
\menu_rgb[8]_INST_0_i_1177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1177_n_0\
    );
\menu_rgb[8]_INST_0_i_1178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_1178_n_0\
    );
\menu_rgb[8]_INST_0_i_1179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1179_n_0\
    );
\menu_rgb[8]_INST_0_i_1180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1180_n_0\
    );
\menu_rgb[8]_INST_0_i_1181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1181_n_0\
    );
\menu_rgb[8]_INST_0_i_1182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1182_n_0\
    );
\menu_rgb[8]_INST_0_i_1183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1183_n_0\
    );
\menu_rgb[8]_INST_0_i_1184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1184_n_0\
    );
\menu_rgb[8]_INST_0_i_1185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1185_n_0\
    );
\menu_rgb[8]_INST_0_i_1186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1186_n_0\
    );
\menu_rgb[8]_INST_0_i_1187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1187_n_0\
    );
\menu_rgb[8]_INST_0_i_1188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1188_n_0\
    );
\menu_rgb[8]_INST_0_i_1189\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1189_n_0\
    );
\menu_rgb[8]_INST_0_i_1190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1190_n_0\
    );
\menu_rgb[8]_INST_0_i_1191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1191_n_0\
    );
\menu_rgb[8]_INST_0_i_1192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1192_n_0\
    );
\menu_rgb[8]_INST_0_i_1193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_1193_n_0\
    );
\menu_rgb[8]_INST_0_i_1194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1194_n_0\
    );
\menu_rgb[8]_INST_0_i_1195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1195_n_0\
    );
\menu_rgb[8]_INST_0_i_1196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1196_n_0\
    );
\menu_rgb[8]_INST_0_i_1201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1201_n_0\
    );
\menu_rgb[8]_INST_0_i_1202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1202_n_0\
    );
\menu_rgb[8]_INST_0_i_1203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1203_n_0\
    );
\menu_rgb[8]_INST_0_i_1204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1204_n_0\
    );
\menu_rgb[8]_INST_0_i_1205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1205_n_0\
    );
\menu_rgb[8]_INST_0_i_1206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1206_n_0\
    );
\menu_rgb[8]_INST_0_i_1207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1207_n_0\
    );
\menu_rgb[8]_INST_0_i_271\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_679_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_271_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_271_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_x(9),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_271_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_88_2\(0)
    );
\menu_rgb[8]_INST_0_i_272\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_681_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_272_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_272_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_272_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\menu_rgb[8]_INST_0_i_273\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_684_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_273_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_273_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_685_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_273_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_686_n_0\
    );
\menu_rgb[8]_INST_0_i_275\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_689_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_275_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_275_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_88_0\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_275_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_88_1\(0)
    );
\menu_rgb[8]_INST_0_i_679\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_679_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_679_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_679_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_679_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1174_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1175_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1176_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1177_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_679_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1178_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1179_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1180_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1181_n_0\
    );
\menu_rgb[8]_INST_0_i_681\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_681_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_681_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_681_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_681_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \menu_rgb[8]_INST_0_i_1182_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1183_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1184_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_681_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1185_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1186_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1187_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1188_n_0\
    );
\menu_rgb[8]_INST_0_i_684\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_684_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_684_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_684_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_684_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1189_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1190_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1191_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1192_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_684_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1193_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1194_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1195_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1196_n_0\
    );
\menu_rgb[8]_INST_0_i_685\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_685_n_0\
    );
\menu_rgb[8]_INST_0_i_686\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_686_n_0\
    );
\menu_rgb[8]_INST_0_i_689\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_689_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_689_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_689_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_689_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \menu_rgb[8]_INST_0_i_1201_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1202_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1203_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_689_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1204_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1205_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1206_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1207_n_0\
    );
\menu_rgb[8]_INST_0_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_271_n_3\,
      I1 => \menu_rgb[8]_INST_0_i_272_n_3\,
      I2 => \menu_rgb[8]_INST_0_i_273_n_3\,
      I3 => rom_bit_font,
      I4 => \menu_rgb[8]_INST_0_i_275_n_3\,
      O => \game_over__0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_21 is
  port (
    diff_setting_0 : out STD_LOGIC;
    pix_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_x : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \menu_rgb[8]_INST_0_i_63\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    diff_setting : in STD_LOGIC;
    menu_control : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_bit_font_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_21 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_21 is
  signal diff_pro : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \menu_rgb[8]_INST_0_i_1062_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1063_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1064_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1066_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1590_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1590_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1590_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1590_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1591_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1592_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1593_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1593_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1593_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1593_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1594_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1595_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1595_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1595_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1595_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1596_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1597_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1600_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1600_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1600_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1600_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1601_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1602_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1658_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1659_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1660_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1661_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1662_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1663_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1664_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1665_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1666_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1667_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1668_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1669_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1670_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1671_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1672_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1673_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1674_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1675_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1676_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1677_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1678_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1679_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1684_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1685_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1686_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1687_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1688_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1689_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1690_n_0\ : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_1062_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1062_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1063_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1063_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1064_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1064_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1066_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1066_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1590_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1593_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1595_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1600_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1062\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1063\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1064\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1066\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1590\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1593\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1595\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1600\ : label is 11;
begin
\menu_rgb[8]_INST_0_i_1062\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1590_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1062_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1062_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1591_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1062_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1592_n_0\
    );
\menu_rgb[8]_INST_0_i_1063\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1593_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1063_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1063_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_y(9),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1063_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1594_n_0\
    );
\menu_rgb[8]_INST_0_i_1064\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1595_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1064_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1064_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1596_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1064_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1597_n_0\
    );
\menu_rgb[8]_INST_0_i_1066\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1600_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1066_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1066_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1601_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1066_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1602_n_0\
    );
\menu_rgb[8]_INST_0_i_1590\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1590_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1590_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1590_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1590_n_3\,
      CYINIT => '1',
      DI(3) => pix_x(7),
      DI(2) => \menu_rgb[8]_INST_0_i_1658_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1659_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1660_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1590_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1661_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1662_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1663_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1664_n_0\
    );
\menu_rgb[8]_INST_0_i_1591\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_1591_n_0\
    );
\menu_rgb[8]_INST_0_i_1592\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_1592_n_0\
    );
\menu_rgb[8]_INST_0_i_1593\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1593_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1593_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1593_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1593_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1665_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_1666_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1667_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1593_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1668_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1669_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1670_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1671_n_0\
    );
\menu_rgb[8]_INST_0_i_1594\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1594_n_0\
    );
\menu_rgb[8]_INST_0_i_1595\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1595_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1595_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1595_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1595_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1672_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1673_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1674_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1675_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1595_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1676_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1677_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1678_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1679_n_0\
    );
\menu_rgb[8]_INST_0_i_1596\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_1596_n_0\
    );
\menu_rgb[8]_INST_0_i_1597\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_1597_n_0\
    );
\menu_rgb[8]_INST_0_i_1600\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1600_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1600_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1600_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1600_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1684_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_1685_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1686_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1600_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1687_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1688_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1689_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1690_n_0\
    );
\menu_rgb[8]_INST_0_i_1601\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1601_n_0\
    );
\menu_rgb[8]_INST_0_i_1602\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1602_n_0\
    );
\menu_rgb[8]_INST_0_i_1658\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1658_n_0\
    );
\menu_rgb[8]_INST_0_i_1659\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1659_n_0\
    );
\menu_rgb[8]_INST_0_i_1660\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1660_n_0\
    );
\menu_rgb[8]_INST_0_i_1661\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1661_n_0\
    );
\menu_rgb[8]_INST_0_i_1662\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_1662_n_0\
    );
\menu_rgb[8]_INST_0_i_1663\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1663_n_0\
    );
\menu_rgb[8]_INST_0_i_1664\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1664_n_0\
    );
\menu_rgb[8]_INST_0_i_1665\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1665_n_0\
    );
\menu_rgb[8]_INST_0_i_1666\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1666_n_0\
    );
\menu_rgb[8]_INST_0_i_1667\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1667_n_0\
    );
\menu_rgb[8]_INST_0_i_1668\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1668_n_0\
    );
\menu_rgb[8]_INST_0_i_1669\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1669_n_0\
    );
\menu_rgb[8]_INST_0_i_1670\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1670_n_0\
    );
\menu_rgb[8]_INST_0_i_1671\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1671_n_0\
    );
\menu_rgb[8]_INST_0_i_1672\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1672_n_0\
    );
\menu_rgb[8]_INST_0_i_1673\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1673_n_0\
    );
\menu_rgb[8]_INST_0_i_1674\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1674_n_0\
    );
\menu_rgb[8]_INST_0_i_1675\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1675_n_0\
    );
\menu_rgb[8]_INST_0_i_1676\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1676_n_0\
    );
\menu_rgb[8]_INST_0_i_1677\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_1677_n_0\
    );
\menu_rgb[8]_INST_0_i_1678\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1678_n_0\
    );
\menu_rgb[8]_INST_0_i_1679\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1679_n_0\
    );
\menu_rgb[8]_INST_0_i_1684\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_1684_n_0\
    );
\menu_rgb[8]_INST_0_i_1685\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1685_n_0\
    );
\menu_rgb[8]_INST_0_i_1686\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1686_n_0\
    );
\menu_rgb[8]_INST_0_i_1687\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1687_n_0\
    );
\menu_rgb[8]_INST_0_i_1688\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1688_n_0\
    );
\menu_rgb[8]_INST_0_i_1689\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1689_n_0\
    );
\menu_rgb[8]_INST_0_i_1690\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1690_n_0\
    );
\menu_rgb[8]_INST_0_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE000000"
    )
        port map (
      I0 => diff_pro(2),
      I1 => \menu_rgb[8]_INST_0_i_63\(1),
      I2 => \menu_rgb[8]_INST_0_i_63\(0),
      I3 => diff_setting,
      I4 => menu_control(1),
      I5 => menu_control(0),
      O => diff_setting_0
    );
\menu_rgb[8]_INST_0_i_549\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1062_n_3\,
      I1 => \menu_rgb[8]_INST_0_i_1063_n_3\,
      I2 => \menu_rgb[8]_INST_0_i_1064_n_3\,
      I3 => rom_bit_font_1,
      I4 => \menu_rgb[8]_INST_0_i_1066_n_3\,
      O => diff_pro(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_22 is
  port (
    \pix_y[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_x : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rom_bit_font : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_22 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_22 is
  signal \menu_rgb[8]_INST_0_i_1072_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1073_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1074_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1076_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1616_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1616_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1616_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1616_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1617_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1618_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1619_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1619_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1619_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1619_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1620_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1621_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1621_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1621_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1621_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1622_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1623_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1626_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1626_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1626_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1626_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1627_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1628_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1723_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1724_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1725_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1726_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1727_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1728_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1729_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1730_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1731_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1732_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1733_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1734_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1735_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1736_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1737_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1738_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1739_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1740_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1741_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1742_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1743_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1748_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1749_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1750_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1751_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1752_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1753_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1754_n_0\ : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_1072_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1072_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1073_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1073_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1074_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1074_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1076_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1076_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1616_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1619_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1621_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1626_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1072\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1073\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1074\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1076\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1616\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1619\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1621\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1626\ : label is 11;
begin
\menu_rgb[8]_INST_0_i_1072\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1616_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1072_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1072_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1617_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1072_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1618_n_0\
    );
\menu_rgb[8]_INST_0_i_1073\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1619_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1073_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1073_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_y(9),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1073_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1620_n_0\
    );
\menu_rgb[8]_INST_0_i_1074\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1621_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1074_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1074_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1622_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1074_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1623_n_0\
    );
\menu_rgb[8]_INST_0_i_1076\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1626_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1076_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1076_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1627_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1076_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1628_n_0\
    );
\menu_rgb[8]_INST_0_i_1616\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1616_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1616_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1616_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1616_n_3\,
      CYINIT => '1',
      DI(3) => pix_x(7),
      DI(2) => \menu_rgb[8]_INST_0_i_1723_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1724_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1725_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1616_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1726_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1727_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1728_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1729_n_0\
    );
\menu_rgb[8]_INST_0_i_1617\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_1617_n_0\
    );
\menu_rgb[8]_INST_0_i_1618\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_1618_n_0\
    );
\menu_rgb[8]_INST_0_i_1619\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1619_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1619_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1619_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1619_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1730_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_1731_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1732_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1619_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1733_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1734_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1735_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1736_n_0\
    );
\menu_rgb[8]_INST_0_i_1620\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1620_n_0\
    );
\menu_rgb[8]_INST_0_i_1621\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1621_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1621_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1621_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1621_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1737_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_1738_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1739_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1621_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1740_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1741_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1742_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1743_n_0\
    );
\menu_rgb[8]_INST_0_i_1622\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_1622_n_0\
    );
\menu_rgb[8]_INST_0_i_1623\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_1623_n_0\
    );
\menu_rgb[8]_INST_0_i_1626\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1626_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1626_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1626_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1626_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1748_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_1749_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1750_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1626_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1751_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1752_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1753_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1754_n_0\
    );
\menu_rgb[8]_INST_0_i_1627\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1627_n_0\
    );
\menu_rgb[8]_INST_0_i_1628\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1628_n_0\
    );
\menu_rgb[8]_INST_0_i_1723\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1723_n_0\
    );
\menu_rgb[8]_INST_0_i_1724\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1724_n_0\
    );
\menu_rgb[8]_INST_0_i_1725\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1725_n_0\
    );
\menu_rgb[8]_INST_0_i_1726\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1726_n_0\
    );
\menu_rgb[8]_INST_0_i_1727\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1727_n_0\
    );
\menu_rgb[8]_INST_0_i_1728\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1728_n_0\
    );
\menu_rgb[8]_INST_0_i_1729\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1729_n_0\
    );
\menu_rgb[8]_INST_0_i_1730\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1730_n_0\
    );
\menu_rgb[8]_INST_0_i_1731\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1731_n_0\
    );
\menu_rgb[8]_INST_0_i_1732\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1732_n_0\
    );
\menu_rgb[8]_INST_0_i_1733\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1733_n_0\
    );
\menu_rgb[8]_INST_0_i_1734\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1734_n_0\
    );
\menu_rgb[8]_INST_0_i_1735\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1735_n_0\
    );
\menu_rgb[8]_INST_0_i_1736\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1736_n_0\
    );
\menu_rgb[8]_INST_0_i_1737\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1737_n_0\
    );
\menu_rgb[8]_INST_0_i_1738\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1738_n_0\
    );
\menu_rgb[8]_INST_0_i_1739\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1739_n_0\
    );
\menu_rgb[8]_INST_0_i_1740\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1740_n_0\
    );
\menu_rgb[8]_INST_0_i_1741\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1741_n_0\
    );
\menu_rgb[8]_INST_0_i_1742\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1742_n_0\
    );
\menu_rgb[8]_INST_0_i_1743\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1743_n_0\
    );
\menu_rgb[8]_INST_0_i_1748\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_1748_n_0\
    );
\menu_rgb[8]_INST_0_i_1749\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1749_n_0\
    );
\menu_rgb[8]_INST_0_i_1750\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1750_n_0\
    );
\menu_rgb[8]_INST_0_i_1751\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1751_n_0\
    );
\menu_rgb[8]_INST_0_i_1752\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1752_n_0\
    );
\menu_rgb[8]_INST_0_i_1753\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1753_n_0\
    );
\menu_rgb[8]_INST_0_i_1754\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1754_n_0\
    );
\menu_rgb[8]_INST_0_i_551\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1072_n_3\,
      I1 => \menu_rgb[8]_INST_0_i_1073_n_3\,
      I2 => \menu_rgb[8]_INST_0_i_1074_n_3\,
      I3 => rom_bit_font,
      I4 => \menu_rgb[8]_INST_0_i_1076_n_3\,
      O => \pix_y[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_23 is
  port (
    pix_x_4_sp_1 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \menu_rgb[8]_INST_0_i_10_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_10_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_10_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_x : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \menu_rgb[8]_INST_0_i_10_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_bit_font : in STD_LOGIC;
    quit_on : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_23 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_23 is
  signal \menu_rgb[8]_INST_0_i_145_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_145_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_145_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_145_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_150_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_150_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_150_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_150_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_153_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_153_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_153_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_153_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_155_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_155_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_155_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_155_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_38_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_40_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_410_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_411_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_412_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_413_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_414_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_415_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_416_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_41_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_421_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_422_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_423_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_424_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_425_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_426_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_427_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_428_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_429_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_42_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_430_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_431_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_432_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_433_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_434_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_435_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_436_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_437_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_438_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_439_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_440_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_441_n_0\ : STD_LOGIC;
  signal pix_x_4_sn_1 : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_145_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_150_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_153_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_155_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_41_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_145\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_150\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_153\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_155\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_38\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_40\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_41\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_42\ : label is 11;
begin
  pix_x_4_sp_1 <= pix_x_4_sn_1;
\menu_rgb[8]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_38_n_3\,
      I1 => rom_bit_font,
      I2 => \menu_rgb[8]_INST_0_i_40_n_3\,
      I3 => \menu_rgb[8]_INST_0_i_41_n_3\,
      I4 => \menu_rgb[8]_INST_0_i_42_n_3\,
      I5 => quit_on(0),
      O => pix_x_4_sn_1
    );
\menu_rgb[8]_INST_0_i_145\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_145_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_145_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_145_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_145_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_410_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_411_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_412_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_145_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_413_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_414_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_415_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_416_n_0\
    );
\menu_rgb[8]_INST_0_i_150\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_150_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_150_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_150_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_150_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \menu_rgb[8]_INST_0_i_421_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_422_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_423_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_150_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_424_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_425_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_426_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_427_n_0\
    );
\menu_rgb[8]_INST_0_i_153\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_153_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_153_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_153_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_153_n_3\,
      CYINIT => '1',
      DI(3) => pix_y(7),
      DI(2) => \menu_rgb[8]_INST_0_i_428_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_429_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_153_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_430_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_431_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_432_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_433_n_0\
    );
\menu_rgb[8]_INST_0_i_155\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_155_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_155_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_155_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_155_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_434_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_435_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_436_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_437_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_155_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_438_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_439_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_440_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_441_n_0\
    );
\menu_rgb[8]_INST_0_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_145_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_38_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_10_1\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_38_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_10_2\(0)
    );
\menu_rgb[8]_INST_0_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_150_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_40_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_40_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\menu_rgb[8]_INST_0_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_153_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_41_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_y(8),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_41_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_10_0\(0)
    );
\menu_rgb[8]_INST_0_i_410\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_410_n_0\
    );
\menu_rgb[8]_INST_0_i_411\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_411_n_0\
    );
\menu_rgb[8]_INST_0_i_412\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_412_n_0\
    );
\menu_rgb[8]_INST_0_i_413\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_413_n_0\
    );
\menu_rgb[8]_INST_0_i_414\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_414_n_0\
    );
\menu_rgb[8]_INST_0_i_415\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_415_n_0\
    );
\menu_rgb[8]_INST_0_i_416\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_416_n_0\
    );
\menu_rgb[8]_INST_0_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_155_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_42_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_42_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_x(8),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_42_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_10_3\(0)
    );
\menu_rgb[8]_INST_0_i_421\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_421_n_0\
    );
\menu_rgb[8]_INST_0_i_422\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_422_n_0\
    );
\menu_rgb[8]_INST_0_i_423\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_423_n_0\
    );
\menu_rgb[8]_INST_0_i_424\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_424_n_0\
    );
\menu_rgb[8]_INST_0_i_425\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_425_n_0\
    );
\menu_rgb[8]_INST_0_i_426\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_426_n_0\
    );
\menu_rgb[8]_INST_0_i_427\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_427_n_0\
    );
\menu_rgb[8]_INST_0_i_428\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_428_n_0\
    );
\menu_rgb[8]_INST_0_i_429\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_429_n_0\
    );
\menu_rgb[8]_INST_0_i_430\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_430_n_0\
    );
\menu_rgb[8]_INST_0_i_431\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_431_n_0\
    );
\menu_rgb[8]_INST_0_i_432\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_432_n_0\
    );
\menu_rgb[8]_INST_0_i_433\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_433_n_0\
    );
\menu_rgb[8]_INST_0_i_434\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_434_n_0\
    );
\menu_rgb[8]_INST_0_i_435\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_435_n_0\
    );
\menu_rgb[8]_INST_0_i_436\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_436_n_0\
    );
\menu_rgb[8]_INST_0_i_437\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_437_n_0\
    );
\menu_rgb[8]_INST_0_i_438\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_438_n_0\
    );
\menu_rgb[8]_INST_0_i_439\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_439_n_0\
    );
\menu_rgb[8]_INST_0_i_440\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_440_n_0\
    );
\menu_rgb[8]_INST_0_i_441\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_441_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_24 is
  port (
    \pix_y[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_x : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rom_bit_font_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_24 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_24 is
  signal \menu_rgb[8]_INST_0_i_1067_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1068_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1069_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1071_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1603_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1603_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1603_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1603_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1604_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1605_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1606_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1606_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1606_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1606_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1607_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1608_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1608_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1608_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1608_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1609_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1610_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1613_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1613_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1613_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1613_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1614_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1615_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1691_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1692_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1693_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1694_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1695_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1696_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1697_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1698_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1699_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1700_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1701_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1702_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1703_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1704_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1705_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1706_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1707_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1708_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1709_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1710_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1711_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1716_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1717_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1718_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1719_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1720_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1721_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1722_n_0\ : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_1067_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1067_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1068_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1068_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1069_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1069_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1071_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1071_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1603_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1606_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1608_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1613_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1067\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1068\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1069\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1071\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1603\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1606\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1608\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1613\ : label is 11;
begin
\menu_rgb[8]_INST_0_i_1067\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1603_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1067_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1067_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1604_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1067_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1605_n_0\
    );
\menu_rgb[8]_INST_0_i_1068\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1606_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1068_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1068_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_y(9),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1068_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1607_n_0\
    );
\menu_rgb[8]_INST_0_i_1069\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1608_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1069_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1069_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1609_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1069_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1610_n_0\
    );
\menu_rgb[8]_INST_0_i_1071\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1613_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1071_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1071_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1614_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1071_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1615_n_0\
    );
\menu_rgb[8]_INST_0_i_1603\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1603_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1603_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1603_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1603_n_3\,
      CYINIT => '1',
      DI(3) => pix_x(7),
      DI(2) => pix_x(5),
      DI(1) => \menu_rgb[8]_INST_0_i_1691_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1692_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1603_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1693_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1694_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1695_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1696_n_0\
    );
\menu_rgb[8]_INST_0_i_1604\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_1604_n_0\
    );
\menu_rgb[8]_INST_0_i_1605\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_1605_n_0\
    );
\menu_rgb[8]_INST_0_i_1606\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1606_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1606_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1606_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1606_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1697_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_1698_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1699_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1606_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1700_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1701_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1702_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1703_n_0\
    );
\menu_rgb[8]_INST_0_i_1607\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1607_n_0\
    );
\menu_rgb[8]_INST_0_i_1608\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1608_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1608_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1608_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1608_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1704_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1705_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1706_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1707_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1608_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1708_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1709_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1710_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1711_n_0\
    );
\menu_rgb[8]_INST_0_i_1609\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_1609_n_0\
    );
\menu_rgb[8]_INST_0_i_1610\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_1610_n_0\
    );
\menu_rgb[8]_INST_0_i_1613\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1613_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1613_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1613_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1613_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1716_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_1717_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1718_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1613_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1719_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1720_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1721_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1722_n_0\
    );
\menu_rgb[8]_INST_0_i_1614\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1614_n_0\
    );
\menu_rgb[8]_INST_0_i_1615\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1615_n_0\
    );
\menu_rgb[8]_INST_0_i_1691\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1691_n_0\
    );
\menu_rgb[8]_INST_0_i_1692\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1692_n_0\
    );
\menu_rgb[8]_INST_0_i_1693\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1693_n_0\
    );
\menu_rgb[8]_INST_0_i_1694\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1694_n_0\
    );
\menu_rgb[8]_INST_0_i_1695\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1695_n_0\
    );
\menu_rgb[8]_INST_0_i_1696\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1696_n_0\
    );
\menu_rgb[8]_INST_0_i_1697\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1697_n_0\
    );
\menu_rgb[8]_INST_0_i_1698\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1698_n_0\
    );
\menu_rgb[8]_INST_0_i_1699\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1699_n_0\
    );
\menu_rgb[8]_INST_0_i_1700\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1700_n_0\
    );
\menu_rgb[8]_INST_0_i_1701\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1701_n_0\
    );
\menu_rgb[8]_INST_0_i_1702\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1702_n_0\
    );
\menu_rgb[8]_INST_0_i_1703\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1703_n_0\
    );
\menu_rgb[8]_INST_0_i_1704\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1704_n_0\
    );
\menu_rgb[8]_INST_0_i_1705\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1705_n_0\
    );
\menu_rgb[8]_INST_0_i_1706\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1706_n_0\
    );
\menu_rgb[8]_INST_0_i_1707\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1707_n_0\
    );
\menu_rgb[8]_INST_0_i_1708\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1708_n_0\
    );
\menu_rgb[8]_INST_0_i_1709\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1709_n_0\
    );
\menu_rgb[8]_INST_0_i_1710\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1710_n_0\
    );
\menu_rgb[8]_INST_0_i_1711\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1711_n_0\
    );
\menu_rgb[8]_INST_0_i_1716\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_1716_n_0\
    );
\menu_rgb[8]_INST_0_i_1717\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1717_n_0\
    );
\menu_rgb[8]_INST_0_i_1718\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1718_n_0\
    );
\menu_rgb[8]_INST_0_i_1719\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1719_n_0\
    );
\menu_rgb[8]_INST_0_i_1720\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1720_n_0\
    );
\menu_rgb[8]_INST_0_i_1721\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1721_n_0\
    );
\menu_rgb[8]_INST_0_i_1722\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1722_n_0\
    );
\menu_rgb[8]_INST_0_i_550\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1067_n_3\,
      I1 => \menu_rgb[8]_INST_0_i_1068_n_3\,
      I2 => \menu_rgb[8]_INST_0_i_1069_n_3\,
      I3 => rom_bit_font_0,
      I4 => \menu_rgb[8]_INST_0_i_1071_n_3\,
      O => \pix_y[9]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_25 is
  port (
    \pix_x[5]\ : out STD_LOGIC;
    \menu_rgb[8]_INST_0_i_8\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_8_0\ : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \menu_rgb[8]_INST_0_i_8_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_8_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_34_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_129_0\ : in STD_LOGIC;
    pix_y : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_25 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_25 is
  signal \menu_rgb[8]_INST_0_i_129_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_382_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_918_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_919_n_0\ : STD_LOGIC;
begin
\menu_rgb[8]_INST_0_i_129\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_34_0\,
      I1 => \menu_rgb[8]_INST_0_i_382_n_0\,
      O => \menu_rgb[8]_INST_0_i_129_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_8\,
      I1 => \menu_rgb[8]_INST_0_i_8_0\,
      I2 => \menu_rgb[8]_INST_0_i_129_n_0\,
      I3 => pix_x(2),
      I4 => \menu_rgb[8]_INST_0_i_8_1\,
      I5 => \menu_rgb[8]_INST_0_i_8_2\,
      O => \pix_x[5]\
    );
\menu_rgb[8]_INST_0_i_382\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_918_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_129_0\,
      I2 => pix_x(0),
      I3 => \menu_rgb[8]_INST_0_i_919_n_0\,
      O => \menu_rgb[8]_INST_0_i_382_n_0\
    );
\menu_rgb[8]_INST_0_i_918\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003F80"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => \menu_rgb[8]_INST_0_i_8_0\,
      O => \menu_rgb[8]_INST_0_i_918_n_0\
    );
\menu_rgb[8]_INST_0_i_919\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555540007FFF8000"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(0),
      I3 => pix_y(1),
      I4 => pix_y(3),
      I5 => \menu_rgb[8]_INST_0_i_8_0\,
      O => \menu_rgb[8]_INST_0_i_919_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_26 is
  port (
    quit_on : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \menu_rgb[8]_INST_0_i_43_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_x : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \menu_rgb[8]_INST_0_i_43_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_bit_font : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_26 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_26 is
  signal \menu_rgb[8]_INST_0_i_157_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_158_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_159_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_161_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_442_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_442_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_442_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_442_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_444_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_444_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_444_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_444_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_446_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_446_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_446_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_446_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_451_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_451_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_451_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_451_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_452_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_453_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_951_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_952_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_953_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_954_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_955_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_956_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_957_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_958_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_959_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_960_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_961_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_962_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_963_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_964_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_965_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_966_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_967_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_968_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_969_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_970_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_971_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_976_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_977_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_978_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_979_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_980_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_981_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_982_n_0\ : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_157_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_157_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_158_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_158_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_159_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_159_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_161_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_161_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_442_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_444_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_446_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_451_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_157\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_158\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_159\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_161\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_442\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_444\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_446\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_451\ : label is 11;
begin
\menu_rgb[8]_INST_0_i_157\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_442_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_157_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_157_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_x(8),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_157_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_43_1\(0)
    );
\menu_rgb[8]_INST_0_i_158\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_444_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_158_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_158_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_y(9),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_158_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_43_0\(0)
    );
\menu_rgb[8]_INST_0_i_159\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_446_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_159_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_159_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_159_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\menu_rgb[8]_INST_0_i_161\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_451_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_161_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_161_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_452_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_161_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_453_n_0\
    );
\menu_rgb[8]_INST_0_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_157_n_3\,
      I1 => \menu_rgb[8]_INST_0_i_158_n_3\,
      I2 => \menu_rgb[8]_INST_0_i_159_n_3\,
      I3 => rom_bit_font,
      I4 => \menu_rgb[8]_INST_0_i_161_n_3\,
      O => quit_on(0)
    );
\menu_rgb[8]_INST_0_i_442\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_442_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_442_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_442_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_442_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_951_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_952_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_953_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_954_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_442_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_955_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_956_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_957_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_958_n_0\
    );
\menu_rgb[8]_INST_0_i_444\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_444_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_444_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_444_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_444_n_3\,
      CYINIT => '1',
      DI(3) => pix_y(7),
      DI(2) => \menu_rgb[8]_INST_0_i_959_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_960_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_444_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_961_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_962_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_963_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_964_n_0\
    );
\menu_rgb[8]_INST_0_i_446\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_446_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_446_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_446_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_446_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => \menu_rgb[8]_INST_0_i_965_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_966_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_967_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_446_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_968_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_969_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_970_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_971_n_0\
    );
\menu_rgb[8]_INST_0_i_451\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_451_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_451_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_451_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_451_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_976_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_977_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_978_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_451_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_979_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_980_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_981_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_982_n_0\
    );
\menu_rgb[8]_INST_0_i_452\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_452_n_0\
    );
\menu_rgb[8]_INST_0_i_453\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_453_n_0\
    );
\menu_rgb[8]_INST_0_i_951\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_951_n_0\
    );
\menu_rgb[8]_INST_0_i_952\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_952_n_0\
    );
\menu_rgb[8]_INST_0_i_953\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_953_n_0\
    );
\menu_rgb[8]_INST_0_i_954\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_954_n_0\
    );
\menu_rgb[8]_INST_0_i_955\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_955_n_0\
    );
\menu_rgb[8]_INST_0_i_956\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_956_n_0\
    );
\menu_rgb[8]_INST_0_i_957\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_957_n_0\
    );
\menu_rgb[8]_INST_0_i_958\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_958_n_0\
    );
\menu_rgb[8]_INST_0_i_959\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_959_n_0\
    );
\menu_rgb[8]_INST_0_i_960\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_960_n_0\
    );
\menu_rgb[8]_INST_0_i_961\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_961_n_0\
    );
\menu_rgb[8]_INST_0_i_962\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_962_n_0\
    );
\menu_rgb[8]_INST_0_i_963\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_963_n_0\
    );
\menu_rgb[8]_INST_0_i_964\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_964_n_0\
    );
\menu_rgb[8]_INST_0_i_965\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_965_n_0\
    );
\menu_rgb[8]_INST_0_i_966\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_966_n_0\
    );
\menu_rgb[8]_INST_0_i_967\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_967_n_0\
    );
\menu_rgb[8]_INST_0_i_968\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_968_n_0\
    );
\menu_rgb[8]_INST_0_i_969\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_969_n_0\
    );
\menu_rgb[8]_INST_0_i_970\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_970_n_0\
    );
\menu_rgb[8]_INST_0_i_971\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_971_n_0\
    );
\menu_rgb[8]_INST_0_i_976\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_976_n_0\
    );
\menu_rgb[8]_INST_0_i_977\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_977_n_0\
    );
\menu_rgb[8]_INST_0_i_978\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_978_n_0\
    );
\menu_rgb[8]_INST_0_i_979\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_979_n_0\
    );
\menu_rgb[8]_INST_0_i_980\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_980_n_0\
    );
\menu_rgb[8]_INST_0_i_981\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_981_n_0\
    );
\menu_rgb[8]_INST_0_i_982\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_982_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_27 is
  port (
    pix_x_1_sp_1 : out STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \menu_rgb[8]_INST_0_i_184\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_505_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_505_1\ : in STD_LOGIC;
    pix_y : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_27 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_27 is
  signal \menu_rgb[8]_INST_0_i_1000_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1530_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_999_n_0\ : STD_LOGIC;
  signal pix_x_1_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1000\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1530\ : label is "soft_lutpair3";
begin
  pix_x_1_sp_1 <= pix_x_1_sn_1;
\menu_rgb[8]_INST_0_i_1000\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E1"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1000_n_0\
    );
\menu_rgb[8]_INST_0_i_1530\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C4FF23"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(3),
      I2 => pix_y(4),
      I3 => pix_y(1),
      I4 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1530_n_0\
    );
\menu_rgb[8]_INST_0_i_505\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAABFFFFFFFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_999_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1000_n_0\,
      I2 => pix_x(0),
      I3 => pix_x(1),
      I4 => pix_x(2),
      I5 => \menu_rgb[8]_INST_0_i_184\(0),
      O => pix_x_1_sn_1
    );
\menu_rgb[8]_INST_0_i_999\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D317C4C0D017040"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1530_n_0\,
      I1 => pix_x(1),
      I2 => pix_x(2),
      I3 => \menu_rgb[8]_INST_0_i_505_0\,
      I4 => pix_x(0),
      I5 => \menu_rgb[8]_INST_0_i_505_1\,
      O => \menu_rgb[8]_INST_0_i_999_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_28 is
  port (
    player_score : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    menu_rgb1 : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    menu_rgb1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    menu_rgb1_i_74_0 : in STD_LOGIC;
    menu_rgb1_i_74_1 : in STD_LOGIC;
    menu_rgb1_i_74_2 : in STD_LOGIC;
    menu_rgb1_i_74_3 : in STD_LOGIC;
    menu_rgb1_i_75_0 : in STD_LOGIC;
    menu_rgb1_i_75_1 : in STD_LOGIC;
    menu_rgb1_i_75_2 : in STD_LOGIC;
    menu_rgb1_i_75_3 : in STD_LOGIC;
    menu_rgb1_i_76_0 : in STD_LOGIC;
    menu_rgb1_i_76_1 : in STD_LOGIC;
    menu_rgb1_i_76_2 : in STD_LOGIC;
    menu_rgb1_i_76_3 : in STD_LOGIC;
    menu_rgb1_i_74_4 : in STD_LOGIC;
    menu_rgb1_i_74_5 : in STD_LOGIC;
    menu_rgb1_i_74_6 : in STD_LOGIC;
    menu_rgb1_i_74_7 : in STD_LOGIC;
    menu_rgb1_i_69_0 : in STD_LOGIC;
    menu_rgb1_i_69_1 : in STD_LOGIC;
    menu_rgb1_i_69_2 : in STD_LOGIC;
    menu_rgb1_i_69_3 : in STD_LOGIC;
    menu_rgb1_i_76_4 : in STD_LOGIC;
    menu_rgb1_i_76_5 : in STD_LOGIC;
    menu_rgb1_i_76_6 : in STD_LOGIC;
    menu_rgb1_i_76_7 : in STD_LOGIC;
    menu_rgb1_i_70_0 : in STD_LOGIC;
    menu_rgb1_i_70_1 : in STD_LOGIC;
    menu_rgb1_i_70_2 : in STD_LOGIC;
    menu_rgb1_i_70_3 : in STD_LOGIC;
    menu_rgb1_i_71_0 : in STD_LOGIC;
    menu_rgb1_i_71_1 : in STD_LOGIC;
    menu_rgb1_i_71_2 : in STD_LOGIC;
    menu_rgb1_i_71_3 : in STD_LOGIC;
    menu_rgb1_i_71_4 : in STD_LOGIC;
    menu_rgb1_i_71_5 : in STD_LOGIC;
    menu_rgb1_i_71_6 : in STD_LOGIC;
    menu_rgb1_i_71_7 : in STD_LOGIC;
    menu_rgb1_i_75_4 : in STD_LOGIC;
    menu_rgb1_i_75_5 : in STD_LOGIC;
    menu_rgb1_i_75_6 : in STD_LOGIC;
    menu_rgb1_i_75_7 : in STD_LOGIC;
    menu_rgb1_i_72_0 : in STD_LOGIC;
    menu_rgb1_i_72_1 : in STD_LOGIC;
    menu_rgb1_i_72_2 : in STD_LOGIC;
    menu_rgb1_i_72_3 : in STD_LOGIC;
    menu_rgb1_i_69_4 : in STD_LOGIC;
    menu_rgb1_i_69_5 : in STD_LOGIC;
    menu_rgb1_i_69_6 : in STD_LOGIC;
    menu_rgb1_i_69_7 : in STD_LOGIC;
    menu_rgb1_i_72_4 : in STD_LOGIC;
    menu_rgb1_i_72_5 : in STD_LOGIC;
    menu_rgb1_i_72_6 : in STD_LOGIC;
    menu_rgb1_i_72_7 : in STD_LOGIC;
    menu_rgb1_i_23_0 : in STD_LOGIC;
    menu_rgb1_i_23_1 : in STD_LOGIC;
    menu_rgb1_i_70_4 : in STD_LOGIC;
    menu_rgb1_i_70_5 : in STD_LOGIC;
    menu_rgb1_i_70_6 : in STD_LOGIC;
    menu_rgb1_i_70_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_28 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_28 is
  signal menu_rgb1_i_141_n_0 : STD_LOGIC;
  signal menu_rgb1_i_142_n_0 : STD_LOGIC;
  signal menu_rgb1_i_143_n_0 : STD_LOGIC;
  signal menu_rgb1_i_144_n_0 : STD_LOGIC;
  signal menu_rgb1_i_145_n_0 : STD_LOGIC;
  signal menu_rgb1_i_146_n_0 : STD_LOGIC;
  signal menu_rgb1_i_147_n_0 : STD_LOGIC;
  signal menu_rgb1_i_148_n_0 : STD_LOGIC;
  signal menu_rgb1_i_154_n_0 : STD_LOGIC;
  signal menu_rgb1_i_155_n_0 : STD_LOGIC;
  signal menu_rgb1_i_156_n_0 : STD_LOGIC;
  signal menu_rgb1_i_157_n_0 : STD_LOGIC;
  signal menu_rgb1_i_158_n_0 : STD_LOGIC;
  signal menu_rgb1_i_159_n_0 : STD_LOGIC;
  signal menu_rgb1_i_22_n_0 : STD_LOGIC;
  signal menu_rgb1_i_23_n_0 : STD_LOGIC;
  signal menu_rgb1_i_69_n_0 : STD_LOGIC;
  signal menu_rgb1_i_70_n_0 : STD_LOGIC;
  signal menu_rgb1_i_71_n_0 : STD_LOGIC;
  signal menu_rgb1_i_72_n_0 : STD_LOGIC;
  signal menu_rgb1_i_73_n_0 : STD_LOGIC;
  signal menu_rgb1_i_74_n_0 : STD_LOGIC;
  signal menu_rgb1_i_75_n_0 : STD_LOGIC;
  signal menu_rgb1_i_76_n_0 : STD_LOGIC;
begin
menu_rgb1_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_69_0,
      I1 => menu_rgb1_i_69_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_69_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_69_3,
      O => menu_rgb1_i_141_n_0
    );
menu_rgb1_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_69_4,
      I1 => menu_rgb1_i_69_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_69_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_69_7,
      O => menu_rgb1_i_142_n_0
    );
menu_rgb1_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_70_0,
      I1 => menu_rgb1_i_70_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_70_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_70_3,
      O => menu_rgb1_i_143_n_0
    );
menu_rgb1_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_70_4,
      I1 => menu_rgb1_i_70_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_70_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_70_7,
      O => menu_rgb1_i_144_n_0
    );
menu_rgb1_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_71_0,
      I1 => menu_rgb1_i_71_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_71_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_71_3,
      O => menu_rgb1_i_145_n_0
    );
menu_rgb1_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_71_4,
      I1 => menu_rgb1_i_71_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_71_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_71_7,
      O => menu_rgb1_i_146_n_0
    );
menu_rgb1_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_72_0,
      I1 => menu_rgb1_i_72_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_72_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_72_3,
      O => menu_rgb1_i_147_n_0
    );
menu_rgb1_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_72_4,
      I1 => menu_rgb1_i_72_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_72_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_72_7,
      O => menu_rgb1_i_148_n_0
    );
menu_rgb1_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_74_0,
      I1 => menu_rgb1_i_74_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_74_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_74_3,
      O => menu_rgb1_i_154_n_0
    );
menu_rgb1_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_74_4,
      I1 => menu_rgb1_i_74_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_74_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_74_7,
      O => menu_rgb1_i_155_n_0
    );
menu_rgb1_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_75_0,
      I1 => menu_rgb1_i_75_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_75_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_75_3,
      O => menu_rgb1_i_156_n_0
    );
menu_rgb1_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_75_4,
      I1 => menu_rgb1_i_75_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_75_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_75_7,
      O => menu_rgb1_i_157_n_0
    );
menu_rgb1_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_76_4,
      I1 => menu_rgb1_i_76_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_76_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_76_7,
      O => menu_rgb1_i_158_n_0
    );
menu_rgb1_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_76_0,
      I1 => menu_rgb1_i_76_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_76_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_76_3,
      O => menu_rgb1_i_159_n_0
    );
menu_rgb1_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_69_n_0,
      I1 => menu_rgb1_i_70_n_0,
      I2 => pix_x(1),
      I3 => menu_rgb1_i_71_n_0,
      I4 => pix_x(0),
      I5 => menu_rgb1_i_72_n_0,
      O => menu_rgb1_i_22_n_0
    );
menu_rgb1_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_73_n_0,
      I1 => menu_rgb1_i_74_n_0,
      I2 => pix_x(1),
      I3 => menu_rgb1_i_75_n_0,
      I4 => pix_x(0),
      I5 => menu_rgb1_i_76_n_0,
      O => menu_rgb1_i_23_n_0
    );
menu_rgb1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => CO(0),
      I1 => menu_rgb1,
      I2 => menu_rgb1_i_22_n_0,
      I3 => pix_x(2),
      I4 => menu_rgb1_i_23_n_0,
      I5 => menu_rgb1_0(0),
      O => player_score(0)
    );
menu_rgb1_i_69: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_141_n_0,
      I1 => menu_rgb1_i_142_n_0,
      O => menu_rgb1_i_69_n_0,
      S => sel(1)
    );
menu_rgb1_i_70: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_143_n_0,
      I1 => menu_rgb1_i_144_n_0,
      O => menu_rgb1_i_70_n_0,
      S => sel(1)
    );
menu_rgb1_i_71: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_145_n_0,
      I1 => menu_rgb1_i_146_n_0,
      O => menu_rgb1_i_71_n_0,
      S => sel(1)
    );
menu_rgb1_i_72: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_147_n_0,
      I1 => menu_rgb1_i_148_n_0,
      O => menu_rgb1_i_72_n_0,
      S => sel(1)
    );
menu_rgb1_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00808000000000"
    )
        port map (
      I0 => sel(3),
      I1 => menu_rgb1_i_23_0,
      I2 => sel(2),
      I3 => menu_rgb1_i_23_1,
      I4 => sel(0),
      I5 => sel(1),
      O => menu_rgb1_i_73_n_0
    );
menu_rgb1_i_74: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_154_n_0,
      I1 => menu_rgb1_i_155_n_0,
      O => menu_rgb1_i_74_n_0,
      S => sel(1)
    );
menu_rgb1_i_75: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_156_n_0,
      I1 => menu_rgb1_i_157_n_0,
      O => menu_rgb1_i_75_n_0,
      S => sel(1)
    );
menu_rgb1_i_76: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_158_n_0,
      I1 => menu_rgb1_i_159_n_0,
      O => menu_rgb1_i_76_n_0,
      S => sel(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_29 is
  port (
    player_score : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_x[3]\ : out STD_LOGIC;
    \pix_y[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[0]_INST_0_i_10\ : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    menu_rgb1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 4 downto 0 );
    score : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rom_addr_font0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    menu_rgb1_i_9_0 : in STD_LOGIC;
    menu_rgb1_i_32_0 : in STD_LOGIC;
    menu_rgb1_i_32_1 : in STD_LOGIC;
    menu_rgb1_i_32_2 : in STD_LOGIC;
    menu_rgb1_i_35_0 : in STD_LOGIC;
    menu_rgb1_i_35_1 : in STD_LOGIC;
    menu_rgb1_i_35_2 : in STD_LOGIC;
    menu_rgb1_i_35_3 : in STD_LOGIC;
    menu_rgb1_i_34_0 : in STD_LOGIC;
    menu_rgb1_i_34_1 : in STD_LOGIC;
    menu_rgb1_i_34_2 : in STD_LOGIC;
    menu_rgb1_i_34_3 : in STD_LOGIC;
    menu_rgb1_i_30_0 : in STD_LOGIC;
    menu_rgb1_i_30_1 : in STD_LOGIC;
    menu_rgb1_i_30_2 : in STD_LOGIC;
    menu_rgb1_i_30_3 : in STD_LOGIC;
    menu_rgb1_i_34_4 : in STD_LOGIC;
    menu_rgb1_i_34_5 : in STD_LOGIC;
    menu_rgb1_i_34_6 : in STD_LOGIC;
    menu_rgb1_i_34_7 : in STD_LOGIC;
    menu_rgb1_i_31_0 : in STD_LOGIC;
    menu_rgb1_i_31_1 : in STD_LOGIC;
    menu_rgb1_i_31_2 : in STD_LOGIC;
    menu_rgb1_i_31_3 : in STD_LOGIC;
    menu_rgb1_i_32_3 : in STD_LOGIC;
    menu_rgb1_i_32_4 : in STD_LOGIC;
    menu_rgb1_i_32_5 : in STD_LOGIC;
    menu_rgb1_i_32_6 : in STD_LOGIC;
    menu_rgb1_i_35_4 : in STD_LOGIC;
    menu_rgb1_i_35_5 : in STD_LOGIC;
    menu_rgb1_i_35_6 : in STD_LOGIC;
    menu_rgb1_i_35_7 : in STD_LOGIC;
    menu_rgb1_i_33_0 : in STD_LOGIC;
    menu_rgb1_i_33_1 : in STD_LOGIC;
    menu_rgb1_i_33_2 : in STD_LOGIC;
    menu_rgb1_i_33_3 : in STD_LOGIC;
    menu_rgb1_i_30_4 : in STD_LOGIC;
    menu_rgb1_i_30_5 : in STD_LOGIC;
    menu_rgb1_i_30_6 : in STD_LOGIC;
    menu_rgb1_i_30_7 : in STD_LOGIC;
    menu_rgb1_i_33_4 : in STD_LOGIC;
    menu_rgb1_i_33_5 : in STD_LOGIC;
    menu_rgb1_i_33_6 : in STD_LOGIC;
    menu_rgb1_i_33_7 : in STD_LOGIC;
    menu_rgb1_i_31_4 : in STD_LOGIC;
    menu_rgb1_i_31_5 : in STD_LOGIC;
    menu_rgb1_i_31_6 : in STD_LOGIC;
    menu_rgb1_i_31_7 : in STD_LOGIC;
    menu_rgb1_i_9_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_29 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_29 is
  signal menu_rgb1_i_100_n_0 : STD_LOGIC;
  signal menu_rgb1_i_101_n_0 : STD_LOGIC;
  signal menu_rgb1_i_102_n_0 : STD_LOGIC;
  signal menu_rgb1_i_103_n_0 : STD_LOGIC;
  signal menu_rgb1_i_104_n_0 : STD_LOGIC;
  signal menu_rgb1_i_105_n_0 : STD_LOGIC;
  signal menu_rgb1_i_112_n_0 : STD_LOGIC;
  signal menu_rgb1_i_113_n_0 : STD_LOGIC;
  signal menu_rgb1_i_114_n_0 : STD_LOGIC;
  signal menu_rgb1_i_115_n_0 : STD_LOGIC;
  signal menu_rgb1_i_116_n_0 : STD_LOGIC;
  signal menu_rgb1_i_117_n_0 : STD_LOGIC;
  signal menu_rgb1_i_118_n_0 : STD_LOGIC;
  signal menu_rgb1_i_119_n_0 : STD_LOGIC;
  signal menu_rgb1_i_30_n_0 : STD_LOGIC;
  signal menu_rgb1_i_31_n_0 : STD_LOGIC;
  signal menu_rgb1_i_32_n_0 : STD_LOGIC;
  signal menu_rgb1_i_33_n_0 : STD_LOGIC;
  signal menu_rgb1_i_34_n_0 : STD_LOGIC;
  signal menu_rgb1_i_35_n_0 : STD_LOGIC;
  signal menu_rgb1_i_36_n_0 : STD_LOGIC;
  signal menu_rgb1_i_37_n_0 : STD_LOGIC;
  signal menu_rgb1_i_39_n_0 : STD_LOGIC;
  signal menu_rgb1_i_7_n_0 : STD_LOGIC;
  signal menu_rgb1_i_8_n_0 : STD_LOGIC;
  signal menu_rgb1_i_94_n_0 : STD_LOGIC;
  signal menu_rgb1_i_95_n_0 : STD_LOGIC;
  signal menu_rgb1_i_96_n_0 : STD_LOGIC;
  signal menu_rgb1_i_97_n_0 : STD_LOGIC;
  signal menu_rgb1_i_98_n_0 : STD_LOGIC;
  signal menu_rgb1_i_99_n_0 : STD_LOGIC;
  signal menu_rgb1_i_9_n_0 : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \^pix_y[3]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 8 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of menu_rgb1_i_106 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of menu_rgb1_i_108 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of menu_rgb1_i_109 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of menu_rgb1_i_111 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \menu_rgb[0]_INST_0_i_23\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \menu_rgb[0]_INST_0_i_24\ : label is "soft_lutpair6";
begin
  \pix_y[3]\(1 downto 0) <= \^pix_y[3]\(1 downto 0);
menu_rgb1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DFFFFFFFF"
    )
        port map (
      I0 => menu_rgb1_i_7_n_0,
      I1 => pix_x(2),
      I2 => menu_rgb1_i_8_n_0,
      I3 => pix_x(1),
      I4 => menu_rgb1_i_9_n_0,
      I5 => menu_rgb1(0),
      O => \pix_x[3]\
    );
menu_rgb1_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_33_0,
      I1 => menu_rgb1_i_33_1,
      I2 => sel(8),
      I3 => menu_rgb1_i_33_2,
      I4 => sel(7),
      I5 => menu_rgb1_i_33_3,
      O => menu_rgb1_i_100_n_0
    );
menu_rgb1_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_33_4,
      I1 => menu_rgb1_i_33_5,
      I2 => sel(8),
      I3 => menu_rgb1_i_33_6,
      I4 => sel(7),
      I5 => menu_rgb1_i_33_7,
      O => menu_rgb1_i_101_n_0
    );
menu_rgb1_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_34_4,
      I1 => menu_rgb1_i_34_5,
      I2 => sel(8),
      I3 => menu_rgb1_i_34_6,
      I4 => sel(7),
      I5 => menu_rgb1_i_34_7,
      O => menu_rgb1_i_102_n_0
    );
menu_rgb1_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_34_0,
      I1 => menu_rgb1_i_34_1,
      I2 => sel(8),
      I3 => menu_rgb1_i_34_2,
      I4 => sel(7),
      I5 => menu_rgb1_i_34_3,
      O => menu_rgb1_i_103_n_0
    );
menu_rgb1_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_35_0,
      I1 => menu_rgb1_i_35_1,
      I2 => sel(8),
      I3 => menu_rgb1_i_35_2,
      I4 => sel(7),
      I5 => menu_rgb1_i_35_3,
      O => menu_rgb1_i_104_n_0
    );
menu_rgb1_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_35_4,
      I1 => menu_rgb1_i_35_5,
      I2 => sel(8),
      I3 => menu_rgb1_i_35_6,
      I4 => sel(7),
      I5 => menu_rgb1_i_35_7,
      O => menu_rgb1_i_105_n_0
    );
menu_rgb1_i_106: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => pix_y(2),
      I3 => score(0),
      O => \^pix_y[3]\(0)
    );
menu_rgb1_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FF1E00"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(4),
      I3 => score(0),
      I4 => score(1),
      O => \^pix_y[3]\(1)
    );
menu_rgb1_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => score(1),
      I1 => rom_addr_font0(0),
      I2 => score(0),
      I3 => score(2),
      I4 => score(3),
      O => sel(7)
    );
menu_rgb1_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => score(3),
      I1 => score(1),
      I2 => rom_addr_font0(0),
      I3 => score(0),
      I4 => score(2),
      O => sel(8)
    );
menu_rgb1_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"622AE288C08CC0CC"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[3]\(0),
      I3 => \^pix_y[3]\(1),
      I4 => pix_y(0),
      I5 => pix_y(1),
      O => menu_rgb1_i_112_n_0
    );
menu_rgb1_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0C880E8A2C040"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[3]\(0),
      I3 => \^pix_y[3]\(1),
      I4 => pix_y(1),
      I5 => pix_y(0),
      O => menu_rgb1_i_113_n_0
    );
menu_rgb1_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A426A4888C8C4C4C"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[3]\(0),
      I3 => \^pix_y[3]\(1),
      I4 => pix_y(0),
      I5 => pix_y(1),
      O => menu_rgb1_i_114_n_0
    );
menu_rgb1_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"244C488028A04880"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[3]\(0),
      I3 => \^pix_y[3]\(1),
      I4 => pix_y(1),
      I5 => pix_y(0),
      O => menu_rgb1_i_115_n_0
    );
menu_rgb1_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62C06ECED4C4CCCC"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[3]\(0),
      I3 => pix_y(0),
      I4 => \^pix_y[3]\(1),
      I5 => pix_y(1),
      O => menu_rgb1_i_116_n_0
    );
menu_rgb1_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE20E820C800CC4"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[3]\(0),
      I3 => \^pix_y[3]\(1),
      I4 => pix_y(0),
      I5 => pix_y(1),
      O => menu_rgb1_i_117_n_0
    );
menu_rgb1_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C466C448C4CC88CC"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[3]\(0),
      I3 => \^pix_y[3]\(1),
      I4 => pix_y(0),
      I5 => pix_y(1),
      O => menu_rgb1_i_118_n_0
    );
menu_rgb1_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A86C00C880CC40C"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[3]\(0),
      I3 => \^pix_y[3]\(1),
      I4 => pix_y(1),
      I5 => pix_y(0),
      O => menu_rgb1_i_119_n_0
    );
menu_rgb1_i_30: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_94_n_0,
      I1 => menu_rgb1_i_95_n_0,
      O => menu_rgb1_i_30_n_0,
      S => sel(6)
    );
menu_rgb1_i_31: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_96_n_0,
      I1 => menu_rgb1_i_97_n_0,
      O => menu_rgb1_i_31_n_0,
      S => sel(6)
    );
menu_rgb1_i_32: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_98_n_0,
      I1 => menu_rgb1_i_99_n_0,
      O => menu_rgb1_i_32_n_0,
      S => sel(6)
    );
menu_rgb1_i_33: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_100_n_0,
      I1 => menu_rgb1_i_101_n_0,
      O => menu_rgb1_i_33_n_0,
      S => sel(6)
    );
menu_rgb1_i_34: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_102_n_0,
      I1 => menu_rgb1_i_103_n_0,
      O => menu_rgb1_i_34_n_0,
      S => sel(6)
    );
menu_rgb1_i_35: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_104_n_0,
      I1 => menu_rgb1_i_105_n_0,
      O => menu_rgb1_i_35_n_0,
      S => sel(6)
    );
menu_rgb1_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5080008000000000"
    )
        port map (
      I0 => \^pix_y[3]\(0),
      I1 => menu_rgb1_i_9_0,
      I2 => \^pix_y[3]\(1),
      I3 => sel(7),
      I4 => menu_rgb1_i_9_1,
      I5 => sel(8),
      O => menu_rgb1_i_36_n_0
    );
menu_rgb1_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_112_n_0,
      I1 => menu_rgb1_i_113_n_0,
      I2 => sel(8),
      I3 => menu_rgb1_i_114_n_0,
      I4 => sel(7),
      I5 => menu_rgb1_i_115_n_0,
      O => menu_rgb1_i_37_n_0
    );
menu_rgb1_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD7FFFF22280000"
    )
        port map (
      I0 => score(0),
      I1 => pix_y(4),
      I2 => pix_y(3),
      I3 => pix_y(2),
      I4 => score(1),
      I5 => score(2),
      O => sel(6)
    );
menu_rgb1_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_116_n_0,
      I1 => menu_rgb1_i_117_n_0,
      I2 => sel(8),
      I3 => menu_rgb1_i_118_n_0,
      I4 => sel(7),
      I5 => menu_rgb1_i_119_n_0,
      O => menu_rgb1_i_39_n_0
    );
menu_rgb1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_30_n_0,
      I1 => menu_rgb1_i_31_n_0,
      I2 => pix_x(1),
      I3 => menu_rgb1_i_32_n_0,
      I4 => pix_x(0),
      I5 => menu_rgb1_i_33_n_0,
      O => menu_rgb1_i_7_n_0
    );
menu_rgb1_i_8: unisim.vcomponents.MUXF8
     port map (
      I0 => menu_rgb1_i_34_n_0,
      I1 => menu_rgb1_i_35_n_0,
      O => menu_rgb1_i_8_n_0,
      S => pix_x(0)
    );
menu_rgb1_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => menu_rgb1_i_36_n_0,
      I1 => pix_x(0),
      I2 => menu_rgb1_i_37_n_0,
      I3 => sel(6),
      I4 => menu_rgb1_i_39_n_0,
      O => menu_rgb1_i_9_n_0
    );
menu_rgb1_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_30_0,
      I1 => menu_rgb1_i_30_1,
      I2 => sel(8),
      I3 => menu_rgb1_i_30_2,
      I4 => sel(7),
      I5 => menu_rgb1_i_30_3,
      O => menu_rgb1_i_94_n_0
    );
menu_rgb1_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_30_4,
      I1 => menu_rgb1_i_30_5,
      I2 => sel(8),
      I3 => menu_rgb1_i_30_6,
      I4 => sel(7),
      I5 => menu_rgb1_i_30_7,
      O => menu_rgb1_i_95_n_0
    );
menu_rgb1_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_31_0,
      I1 => menu_rgb1_i_31_1,
      I2 => sel(8),
      I3 => menu_rgb1_i_31_2,
      I4 => sel(7),
      I5 => menu_rgb1_i_31_3,
      O => menu_rgb1_i_96_n_0
    );
menu_rgb1_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_31_4,
      I1 => menu_rgb1_i_31_5,
      I2 => sel(8),
      I3 => menu_rgb1_i_31_6,
      I4 => sel(7),
      I5 => menu_rgb1_i_31_7,
      O => menu_rgb1_i_97_n_0
    );
menu_rgb1_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_9_0,
      I1 => menu_rgb1_i_32_0,
      I2 => sel(8),
      I3 => menu_rgb1_i_32_1,
      I4 => sel(7),
      I5 => menu_rgb1_i_32_2,
      O => menu_rgb1_i_98_n_0
    );
menu_rgb1_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_32_3,
      I1 => menu_rgb1_i_32_4,
      I2 => sel(8),
      I3 => menu_rgb1_i_32_5,
      I4 => sel(7),
      I5 => menu_rgb1_i_32_6,
      O => menu_rgb1_i_99_n_0
    );
\menu_rgb[0]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => CO(0),
      I1 => \menu_rgb[0]_INST_0_i_10\,
      I2 => menu_rgb1_i_7_n_0,
      I3 => pix_x(2),
      I4 => \menu_rgb[0]_INST_0_i_20_n_0\,
      I5 => menu_rgb1(0),
      O => player_score(0)
    );
\menu_rgb[0]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[0]_INST_0_i_21_n_0\,
      I1 => \menu_rgb[0]_INST_0_i_22_n_0\,
      I2 => pix_x(1),
      I3 => menu_rgb1_i_35_n_0,
      I4 => pix_x(0),
      I5 => menu_rgb1_i_34_n_0,
      O => \menu_rgb[0]_INST_0_i_20_n_0\
    );
\menu_rgb[0]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00808000000000"
    )
        port map (
      I0 => sel(8),
      I1 => \menu_rgb[0]_INST_0_i_23_n_0\,
      I2 => sel(7),
      I3 => \menu_rgb[0]_INST_0_i_24_n_0\,
      I4 => \^pix_y[3]\(0),
      I5 => sel(6),
      O => \menu_rgb[0]_INST_0_i_21_n_0\
    );
\menu_rgb[0]_INST_0_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_39_n_0,
      I1 => menu_rgb1_i_37_n_0,
      O => \menu_rgb[0]_INST_0_i_22_n_0\,
      S => sel(6)
    );
\menu_rgb[0]_INST_0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20240000"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => pix_y(0),
      I4 => \^pix_y[3]\(1),
      O => \menu_rgb[0]_INST_0_i_23_n_0\
    );
\menu_rgb[0]_INST_0_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC00"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => \^pix_y[3]\(1),
      O => \menu_rgb[0]_INST_0_i_24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_3 is
  port (
    \menu_on[1]\ : out STD_LOGIC;
    game_over : out STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]\ : in STD_LOGIC;
    \menu_rgb[8]_0\ : in STD_LOGIC;
    \menu_rgb[8]_1\ : in STD_LOGIC;
    \menu_rgb[8]_2\ : in STD_LOGIC;
    \menu_rgb[8]_3\ : in STD_LOGIC;
    menu_on : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_x : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_21\ : in STD_LOGIC;
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_21_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_585_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_585_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_585_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_585_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_584_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_584_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_584_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_584_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_583_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_583_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_583_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_583_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_582_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_582_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_582_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_582_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_579_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_579_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_579_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_579_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_580_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_580_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_580_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_580_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_581_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_581_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_581_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_581_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_3 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_3 is
  signal \menu_rgb[8]_INST_0_i_228_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_230_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1092_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1093_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1094_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1095_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1096_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1097_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1098_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1099_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1100_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1101_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1102_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1103_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1104_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1105_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_579_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_580_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_581_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_582_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_583_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_584_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_585_n_0\ : STD_LOGIC;
begin
\menu_rgb[8]_INST_0_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => pix_x(2),
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_579_n_0\,
      I2 => pix_x(0),
      I3 => \text_ROM[0]/menu_rgb[8]_INST_0_i_580_n_0\,
      I4 => pix_x(1),
      I5 => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_n_0\,
      O => \menu_rgb[8]_INST_0_i_228_n_0\
    );
\menu_rgb[8]_INST_0_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_582_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_583_n_0\,
      I2 => pix_x(1),
      I3 => \text_ROM[0]/menu_rgb[8]_INST_0_i_584_n_0\,
      I4 => pix_x(0),
      I5 => \text_ROM[0]/menu_rgb[8]_INST_0_i_585_n_0\,
      O => \menu_rgb[8]_INST_0_i_230_n_0\
    );
\menu_rgb[8]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0000FF000000"
    )
        port map (
      I0 => \menu_rgb[8]\,
      I1 => \menu_rgb[8]_0\,
      I2 => \menu_rgb[8]_1\,
      I3 => \menu_rgb[8]_2\,
      I4 => \menu_rgb[8]_3\,
      I5 => menu_on(0),
      O => \menu_on[1]\
    );
\menu_rgb[8]_INST_0_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010100"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_228_n_0\,
      I1 => pix_x(3),
      I2 => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_21\,
      I3 => pix_x(2),
      I4 => \menu_rgb[8]_INST_0_i_230_n_0\,
      I5 => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_21_0\,
      O => game_over(0)
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1092\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_579_2\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_579_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1092_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1093\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_579_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_579_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1093_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1094\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_580_2\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_580_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1094_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1095\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_580_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_580_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1095_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1096\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_3\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_4\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1096_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1097\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_1\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_2\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1097_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1098\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_582_2\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_582_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1098_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1099\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_582_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_582_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1099_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1100\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_583_2\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_583_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1100_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1101\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_583_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_583_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1101_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1102\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_584_2\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_584_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1102_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1103\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_584_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_584_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1103_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1104\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_585_2\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_585_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1104_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1105\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_585_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_585_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1105_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_579\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1092_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1093_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_579_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_580\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1094_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1095_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_580_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_581\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1096_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1097_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_582\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1098_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1099_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_582_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_583\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1100_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1101_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_583_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_584\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1102_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1103_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_584_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_585\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1104_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1105_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_585_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_30 is
  port (
    \menu_on[1]\ : out STD_LOGIC;
    player_score : out STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[0]_INST_0_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \menu_rgb[0]_INST_0_i_3_0\ : in STD_LOGIC;
    \menu_rgb[0]_INST_0_i_3_1\ : in STD_LOGIC;
    menu_on : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    menu_rgb1 : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    menu_rgb1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    menu_rgb1_i_86_0 : in STD_LOGIC;
    menu_rgb1_i_86_1 : in STD_LOGIC;
    menu_rgb1_i_86_2 : in STD_LOGIC;
    menu_rgb1_i_86_3 : in STD_LOGIC;
    menu_rgb1_i_90_0 : in STD_LOGIC;
    menu_rgb1_i_90_1 : in STD_LOGIC;
    menu_rgb1_i_90_2 : in STD_LOGIC;
    menu_rgb1_i_90_3 : in STD_LOGIC;
    menu_rgb1_i_89_0 : in STD_LOGIC;
    menu_rgb1_i_89_1 : in STD_LOGIC;
    menu_rgb1_i_89_2 : in STD_LOGIC;
    menu_rgb1_i_89_3 : in STD_LOGIC;
    menu_rgb1_i_91_0 : in STD_LOGIC;
    menu_rgb1_i_91_1 : in STD_LOGIC;
    menu_rgb1_i_91_2 : in STD_LOGIC;
    menu_rgb1_i_91_3 : in STD_LOGIC;
    menu_rgb1_i_89_4 : in STD_LOGIC;
    menu_rgb1_i_89_5 : in STD_LOGIC;
    menu_rgb1_i_89_6 : in STD_LOGIC;
    menu_rgb1_i_89_7 : in STD_LOGIC;
    menu_rgb1_i_84_0 : in STD_LOGIC;
    menu_rgb1_i_84_1 : in STD_LOGIC;
    menu_rgb1_i_84_2 : in STD_LOGIC;
    menu_rgb1_i_84_3 : in STD_LOGIC;
    menu_rgb1_i_91_4 : in STD_LOGIC;
    menu_rgb1_i_91_5 : in STD_LOGIC;
    menu_rgb1_i_91_6 : in STD_LOGIC;
    menu_rgb1_i_91_7 : in STD_LOGIC;
    menu_rgb1_i_85_0 : in STD_LOGIC;
    menu_rgb1_i_85_1 : in STD_LOGIC;
    menu_rgb1_i_85_2 : in STD_LOGIC;
    menu_rgb1_i_85_3 : in STD_LOGIC;
    menu_rgb1_i_86_4 : in STD_LOGIC;
    menu_rgb1_i_86_5 : in STD_LOGIC;
    menu_rgb1_i_86_6 : in STD_LOGIC;
    menu_rgb1_i_86_7 : in STD_LOGIC;
    menu_rgb1_i_90_4 : in STD_LOGIC;
    menu_rgb1_i_90_5 : in STD_LOGIC;
    menu_rgb1_i_90_6 : in STD_LOGIC;
    menu_rgb1_i_90_7 : in STD_LOGIC;
    menu_rgb1_i_87_0 : in STD_LOGIC;
    menu_rgb1_i_87_1 : in STD_LOGIC;
    menu_rgb1_i_87_2 : in STD_LOGIC;
    menu_rgb1_i_87_3 : in STD_LOGIC;
    menu_rgb1_i_84_4 : in STD_LOGIC;
    menu_rgb1_i_84_5 : in STD_LOGIC;
    menu_rgb1_i_84_6 : in STD_LOGIC;
    menu_rgb1_i_84_7 : in STD_LOGIC;
    menu_rgb1_i_87_4 : in STD_LOGIC;
    menu_rgb1_i_87_5 : in STD_LOGIC;
    menu_rgb1_i_87_6 : in STD_LOGIC;
    menu_rgb1_i_87_7 : in STD_LOGIC;
    menu_rgb1_i_85_4 : in STD_LOGIC;
    menu_rgb1_i_85_5 : in STD_LOGIC;
    menu_rgb1_i_85_6 : in STD_LOGIC;
    menu_rgb1_i_85_7 : in STD_LOGIC;
    menu_rgb1_i_28_0 : in STD_LOGIC;
    menu_rgb1_i_28_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_30 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_30 is
  signal menu_rgb1_i_181_n_0 : STD_LOGIC;
  signal menu_rgb1_i_182_n_0 : STD_LOGIC;
  signal menu_rgb1_i_183_n_0 : STD_LOGIC;
  signal menu_rgb1_i_184_n_0 : STD_LOGIC;
  signal menu_rgb1_i_185_n_0 : STD_LOGIC;
  signal menu_rgb1_i_186_n_0 : STD_LOGIC;
  signal menu_rgb1_i_187_n_0 : STD_LOGIC;
  signal menu_rgb1_i_188_n_0 : STD_LOGIC;
  signal menu_rgb1_i_194_n_0 : STD_LOGIC;
  signal menu_rgb1_i_195_n_0 : STD_LOGIC;
  signal menu_rgb1_i_196_n_0 : STD_LOGIC;
  signal menu_rgb1_i_197_n_0 : STD_LOGIC;
  signal menu_rgb1_i_198_n_0 : STD_LOGIC;
  signal menu_rgb1_i_199_n_0 : STD_LOGIC;
  signal menu_rgb1_i_27_n_0 : STD_LOGIC;
  signal menu_rgb1_i_28_n_0 : STD_LOGIC;
  signal menu_rgb1_i_84_n_0 : STD_LOGIC;
  signal menu_rgb1_i_85_n_0 : STD_LOGIC;
  signal menu_rgb1_i_86_n_0 : STD_LOGIC;
  signal menu_rgb1_i_87_n_0 : STD_LOGIC;
  signal menu_rgb1_i_88_n_0 : STD_LOGIC;
  signal menu_rgb1_i_89_n_0 : STD_LOGIC;
  signal menu_rgb1_i_90_n_0 : STD_LOGIC;
  signal menu_rgb1_i_91_n_0 : STD_LOGIC;
  signal \^player_score\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  player_score(0) <= \^player_score\(0);
menu_rgb1_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_84_0,
      I1 => menu_rgb1_i_84_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_84_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_84_3,
      O => menu_rgb1_i_181_n_0
    );
menu_rgb1_i_182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_84_4,
      I1 => menu_rgb1_i_84_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_84_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_84_7,
      O => menu_rgb1_i_182_n_0
    );
menu_rgb1_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_85_0,
      I1 => menu_rgb1_i_85_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_85_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_85_3,
      O => menu_rgb1_i_183_n_0
    );
menu_rgb1_i_184: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_85_4,
      I1 => menu_rgb1_i_85_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_85_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_85_7,
      O => menu_rgb1_i_184_n_0
    );
menu_rgb1_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_86_0,
      I1 => menu_rgb1_i_86_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_86_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_86_3,
      O => menu_rgb1_i_185_n_0
    );
menu_rgb1_i_186: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_86_4,
      I1 => menu_rgb1_i_86_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_86_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_86_7,
      O => menu_rgb1_i_186_n_0
    );
menu_rgb1_i_187: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_87_0,
      I1 => menu_rgb1_i_87_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_87_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_87_3,
      O => menu_rgb1_i_187_n_0
    );
menu_rgb1_i_188: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_87_4,
      I1 => menu_rgb1_i_87_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_87_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_87_7,
      O => menu_rgb1_i_188_n_0
    );
menu_rgb1_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_89_0,
      I1 => menu_rgb1_i_89_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_89_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_89_3,
      O => menu_rgb1_i_194_n_0
    );
menu_rgb1_i_195: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_89_4,
      I1 => menu_rgb1_i_89_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_89_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_89_7,
      O => menu_rgb1_i_195_n_0
    );
menu_rgb1_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_90_0,
      I1 => menu_rgb1_i_90_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_90_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_90_3,
      O => menu_rgb1_i_196_n_0
    );
menu_rgb1_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_90_4,
      I1 => menu_rgb1_i_90_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_90_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_90_7,
      O => menu_rgb1_i_197_n_0
    );
menu_rgb1_i_198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_91_4,
      I1 => menu_rgb1_i_91_5,
      I2 => sel(3),
      I3 => menu_rgb1_i_91_6,
      I4 => sel(2),
      I5 => menu_rgb1_i_91_7,
      O => menu_rgb1_i_198_n_0
    );
menu_rgb1_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_91_0,
      I1 => menu_rgb1_i_91_1,
      I2 => sel(3),
      I3 => menu_rgb1_i_91_2,
      I4 => sel(2),
      I5 => menu_rgb1_i_91_3,
      O => menu_rgb1_i_199_n_0
    );
menu_rgb1_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_84_n_0,
      I1 => menu_rgb1_i_85_n_0,
      I2 => pix_x(1),
      I3 => menu_rgb1_i_86_n_0,
      I4 => pix_x(0),
      I5 => menu_rgb1_i_87_n_0,
      O => menu_rgb1_i_27_n_0
    );
menu_rgb1_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => menu_rgb1_i_88_n_0,
      I1 => menu_rgb1_i_89_n_0,
      I2 => pix_x(1),
      I3 => menu_rgb1_i_90_n_0,
      I4 => pix_x(0),
      I5 => menu_rgb1_i_91_n_0,
      O => menu_rgb1_i_28_n_0
    );
menu_rgb1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => CO(0),
      I1 => menu_rgb1,
      I2 => menu_rgb1_i_27_n_0,
      I3 => pix_x(2),
      I4 => menu_rgb1_i_28_n_0,
      I5 => menu_rgb1_0(0),
      O => \^player_score\(0)
    );
menu_rgb1_i_84: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_181_n_0,
      I1 => menu_rgb1_i_182_n_0,
      O => menu_rgb1_i_84_n_0,
      S => sel(1)
    );
menu_rgb1_i_85: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_183_n_0,
      I1 => menu_rgb1_i_184_n_0,
      O => menu_rgb1_i_85_n_0,
      S => sel(1)
    );
menu_rgb1_i_86: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_185_n_0,
      I1 => menu_rgb1_i_186_n_0,
      O => menu_rgb1_i_86_n_0,
      S => sel(1)
    );
menu_rgb1_i_87: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_187_n_0,
      I1 => menu_rgb1_i_188_n_0,
      O => menu_rgb1_i_87_n_0,
      S => sel(1)
    );
menu_rgb1_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00808000000000"
    )
        port map (
      I0 => sel(3),
      I1 => menu_rgb1_i_28_0,
      I2 => sel(2),
      I3 => menu_rgb1_i_28_1,
      I4 => sel(0),
      I5 => sel(1),
      O => menu_rgb1_i_88_n_0
    );
menu_rgb1_i_89: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_194_n_0,
      I1 => menu_rgb1_i_195_n_0,
      O => menu_rgb1_i_89_n_0,
      S => sel(1)
    );
menu_rgb1_i_90: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_196_n_0,
      I1 => menu_rgb1_i_197_n_0,
      O => menu_rgb1_i_90_n_0,
      S => sel(1)
    );
menu_rgb1_i_91: unisim.vcomponents.MUXF7
     port map (
      I0 => menu_rgb1_i_198_n_0,
      I1 => menu_rgb1_i_199_n_0,
      O => menu_rgb1_i_91_n_0,
      S => sel(1)
    );
\menu_rgb[0]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE0000FF000000"
    )
        port map (
      I0 => \^player_score\(0),
      I1 => \menu_rgb[0]_INST_0_i_3\(0),
      I2 => \menu_rgb[0]_INST_0_i_3\(1),
      I3 => \menu_rgb[0]_INST_0_i_3_0\,
      I4 => \menu_rgb[0]_INST_0_i_3_1\,
      I5 => menu_on(0),
      O => \menu_on[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_31 is
  port (
    \HS_on__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\ : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \menu_rgb[8]_INST_0_i_306_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_306_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_306_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_306_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_306_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_306_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_306_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_306_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_305_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_305_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_305_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_305_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_305_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_305_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_305_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_305_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_304_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_304_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_304_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_304_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_304_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_304_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_304_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_304_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_303_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_303_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_303_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_303_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_303_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_303_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_303_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_303_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_310_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_310_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_310_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_310_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_310_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_310_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_310_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_310_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_309_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_309_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_309_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_309_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_309_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_309_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_309_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_309_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_308_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_308_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_308_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_308_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_308_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_308_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_308_6\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_308_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_98_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_98_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_31 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_31 is
  signal \menu_rgb[8]_INST_0_i_303_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_304_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_305_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_306_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_307_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_308_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_309_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_310_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_755_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_756_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_757_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_758_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_759_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_760_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_761_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_762_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_768_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_769_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_770_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_771_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_772_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_773_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_97_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_98_n_0\ : STD_LOGIC;
begin
\menu_rgb[8]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => CO(0),
      I1 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\,
      I2 => \menu_rgb[8]_INST_0_i_97_n_0\,
      I3 => pix_x(2),
      I4 => \menu_rgb[8]_INST_0_i_98_n_0\,
      I5 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\(0),
      O => \HS_on__0\(0)
    );
\menu_rgb[8]_INST_0_i_303\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_755_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_756_n_0\,
      O => \menu_rgb[8]_INST_0_i_303_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_304\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_757_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_758_n_0\,
      O => \menu_rgb[8]_INST_0_i_304_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_305\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_759_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_760_n_0\,
      O => \menu_rgb[8]_INST_0_i_305_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_306\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_761_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_762_n_0\,
      O => \menu_rgb[8]_INST_0_i_306_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00808000000000"
    )
        port map (
      I0 => sel(3),
      I1 => \menu_rgb[8]_INST_0_i_98_0\,
      I2 => sel(2),
      I3 => \menu_rgb[8]_INST_0_i_98_1\,
      I4 => sel(0),
      I5 => sel(1),
      O => \menu_rgb[8]_INST_0_i_307_n_0\
    );
\menu_rgb[8]_INST_0_i_308\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_768_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_769_n_0\,
      O => \menu_rgb[8]_INST_0_i_308_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_309\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_770_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_771_n_0\,
      O => \menu_rgb[8]_INST_0_i_309_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_310\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_772_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_773_n_0\,
      O => \menu_rgb[8]_INST_0_i_310_n_0\,
      S => sel(1)
    );
\menu_rgb[8]_INST_0_i_755\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_303_4\,
      I1 => \menu_rgb[8]_INST_0_i_303_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_303_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_303_7\,
      O => \menu_rgb[8]_INST_0_i_755_n_0\
    );
\menu_rgb[8]_INST_0_i_756\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_303_0\,
      I1 => \menu_rgb[8]_INST_0_i_303_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_303_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_303_3\,
      O => \menu_rgb[8]_INST_0_i_756_n_0\
    );
\menu_rgb[8]_INST_0_i_757\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_304_4\,
      I1 => \menu_rgb[8]_INST_0_i_304_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_304_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_304_7\,
      O => \menu_rgb[8]_INST_0_i_757_n_0\
    );
\menu_rgb[8]_INST_0_i_758\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_304_0\,
      I1 => \menu_rgb[8]_INST_0_i_304_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_304_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_304_3\,
      O => \menu_rgb[8]_INST_0_i_758_n_0\
    );
\menu_rgb[8]_INST_0_i_759\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_305_4\,
      I1 => \menu_rgb[8]_INST_0_i_305_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_305_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_305_7\,
      O => \menu_rgb[8]_INST_0_i_759_n_0\
    );
\menu_rgb[8]_INST_0_i_760\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_305_0\,
      I1 => \menu_rgb[8]_INST_0_i_305_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_305_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_305_3\,
      O => \menu_rgb[8]_INST_0_i_760_n_0\
    );
\menu_rgb[8]_INST_0_i_761\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_306_4\,
      I1 => \menu_rgb[8]_INST_0_i_306_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_306_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_306_7\,
      O => \menu_rgb[8]_INST_0_i_761_n_0\
    );
\menu_rgb[8]_INST_0_i_762\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_306_0\,
      I1 => \menu_rgb[8]_INST_0_i_306_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_306_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_306_3\,
      O => \menu_rgb[8]_INST_0_i_762_n_0\
    );
\menu_rgb[8]_INST_0_i_768\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_308_4\,
      I1 => \menu_rgb[8]_INST_0_i_308_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_308_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_308_7\,
      O => \menu_rgb[8]_INST_0_i_768_n_0\
    );
\menu_rgb[8]_INST_0_i_769\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_308_0\,
      I1 => \menu_rgb[8]_INST_0_i_308_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_308_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_308_3\,
      O => \menu_rgb[8]_INST_0_i_769_n_0\
    );
\menu_rgb[8]_INST_0_i_770\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_309_4\,
      I1 => \menu_rgb[8]_INST_0_i_309_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_309_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_309_7\,
      O => \menu_rgb[8]_INST_0_i_770_n_0\
    );
\menu_rgb[8]_INST_0_i_771\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_309_0\,
      I1 => \menu_rgb[8]_INST_0_i_309_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_309_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_309_3\,
      O => \menu_rgb[8]_INST_0_i_771_n_0\
    );
\menu_rgb[8]_INST_0_i_772\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_310_4\,
      I1 => \menu_rgb[8]_INST_0_i_310_5\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_310_6\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_310_7\,
      O => \menu_rgb[8]_INST_0_i_772_n_0\
    );
\menu_rgb[8]_INST_0_i_773\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_310_0\,
      I1 => \menu_rgb[8]_INST_0_i_310_1\,
      I2 => sel(3),
      I3 => \menu_rgb[8]_INST_0_i_310_2\,
      I4 => sel(2),
      I5 => \menu_rgb[8]_INST_0_i_310_3\,
      O => \menu_rgb[8]_INST_0_i_773_n_0\
    );
\menu_rgb[8]_INST_0_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_303_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_304_n_0\,
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_305_n_0\,
      I4 => pix_x(0),
      I5 => \menu_rgb[8]_INST_0_i_306_n_0\,
      O => \menu_rgb[8]_INST_0_i_97_n_0\
    );
\menu_rgb[8]_INST_0_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_307_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_308_n_0\,
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_309_n_0\,
      I4 => pix_x(0),
      I5 => \menu_rgb[8]_INST_0_i_310_n_0\,
      O => \menu_rgb[8]_INST_0_i_98_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_4 is
  port (
    \pix_x[7]\ : out STD_LOGIC;
    \menu_rgb[8]_INST_0_i_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_1_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_1_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_1_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_1_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_8_0\ : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \menu_rgb[8]_INST_0_i_8_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_123_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_914_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_914_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_914_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_914_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_914_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_913_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_913_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_913_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_913_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_912_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_912_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_912_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_912_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_4 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_4 is
  signal \menu_rgb[8]_INST_0_i_123_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_371_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_912_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_913_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_914_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1494_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1495_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1496_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1497_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1498_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1499_n_0\ : STD_LOGIC;
begin
\menu_rgb[8]_INST_0_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_371_n_0\,
      I1 => pix_x(3),
      I2 => pix_x(5),
      I3 => pix_x(6),
      I4 => pix_x(4),
      I5 => \menu_rgb[8]_INST_0_i_1_1\,
      O => \menu_rgb[8]_INST_0_i_123_n_0\
    );
\menu_rgb[8]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1_1\,
      I1 => \menu_rgb[8]_INST_0_i_8_0\,
      I2 => pix_x(4),
      I3 => pix_x(3),
      I4 => \menu_rgb[8]_INST_0_i_8_1\,
      I5 => \menu_rgb[8]_INST_0_i_123_n_0\,
      O => \menu_rgb[8]_INST_0_i_31_n_0\
    );
\menu_rgb[8]_INST_0_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_123_0\,
      I1 => \menu_rgb[8]_INST_0_i_912_n_0\,
      I2 => pix_x(2),
      I3 => \menu_rgb[8]_INST_0_i_913_n_0\,
      I4 => pix_x(1),
      I5 => \menu_rgb[8]_INST_0_i_914_n_0\,
      O => \menu_rgb[8]_INST_0_i_371_n_0\
    );
\menu_rgb[8]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7050"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_31_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1\,
      I2 => \menu_rgb[8]_INST_0_i_1_0\,
      I3 => \menu_rgb[8]_INST_0_i_1_1\,
      I4 => \menu_rgb[8]_INST_0_i_1_2\,
      I5 => \menu_rgb[8]_INST_0_i_1_3\,
      O => \pix_x[7]\
    );
\menu_rgb[8]_INST_0_i_912\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1494_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1495_n_0\,
      O => \menu_rgb[8]_INST_0_i_912_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_913\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1496_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1497_n_0\,
      O => \menu_rgb[8]_INST_0_i_913_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_914\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1498_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1499_n_0\,
      O => \menu_rgb[8]_INST_0_i_914_n_0\,
      S => pix_x(0)
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1494\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_912_0\,
      I1 => \menu_rgb[8]_INST_0_i_914_1\,
      I2 => \menu_rgb[8]_INST_0_i_912_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1494_n_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1495\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_912_2\,
      I1 => \menu_rgb[8]_INST_0_i_914_1\,
      I2 => \menu_rgb[8]_INST_0_i_912_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1495_n_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1496\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_913_0\,
      I1 => \menu_rgb[8]_INST_0_i_914_1\,
      I2 => \menu_rgb[8]_INST_0_i_913_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1496_n_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1497\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_913_2\,
      I1 => \menu_rgb[8]_INST_0_i_914_1\,
      I2 => \menu_rgb[8]_INST_0_i_913_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1497_n_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1498\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_914_0\,
      I1 => \menu_rgb[8]_INST_0_i_914_1\,
      I2 => \menu_rgb[8]_INST_0_i_914_2\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1498_n_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1499\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_914_3\,
      I1 => \menu_rgb[8]_INST_0_i_914_1\,
      I2 => \menu_rgb[8]_INST_0_i_914_4\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1499_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_5 is
  port (
    pix_x_7_sp_1 : out STD_LOGIC;
    \menu_rgb[8]_INST_0_i_9\ : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \menu_rgb[8]_INST_0_i_9_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_36_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_139_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_139_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_402_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_940_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_940_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_940_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_938_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_938_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_938_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_938_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_5 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_5 is
  signal \menu_rgb[8]_INST_0_i_139_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_402_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_938_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_940_n_0\ : STD_LOGIC;
  signal pix_x_7_sn_1 : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1504_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1505_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1506_n_0\ : STD_LOGIC;
begin
  pix_x_7_sp_1 <= pix_x_7_sn_1;
\menu_rgb[8]_INST_0_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      I2 => pix_x(3),
      I3 => pix_x(4),
      I4 => \menu_rgb[8]_INST_0_i_402_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_36_0\,
      O => \menu_rgb[8]_INST_0_i_139_n_0\
    );
\menu_rgb[8]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_9\,
      I1 => pix_x(5),
      I2 => pix_x(4),
      I3 => pix_x(3),
      I4 => \menu_rgb[8]_INST_0_i_9_0\,
      I5 => \menu_rgb[8]_INST_0_i_139_n_0\,
      O => pix_x_7_sn_1
    );
\menu_rgb[8]_INST_0_i_402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_139_0\,
      I1 => \menu_rgb[8]_INST_0_i_938_n_0\,
      I2 => pix_x(2),
      I3 => \menu_rgb[8]_INST_0_i_139_1\,
      I4 => pix_x(1),
      I5 => \menu_rgb[8]_INST_0_i_940_n_0\,
      O => \menu_rgb[8]_INST_0_i_402_n_0\
    );
\menu_rgb[8]_INST_0_i_938\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1504_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1505_n_0\,
      O => \menu_rgb[8]_INST_0_i_938_n_0\,
      S => pix_x(0)
    );
\menu_rgb[8]_INST_0_i_940\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1506_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_402_0\,
      O => \menu_rgb[8]_INST_0_i_940_n_0\,
      S => pix_x(0)
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1504\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_938_0\,
      I1 => \menu_rgb[8]_INST_0_i_940_1\,
      I2 => \menu_rgb[8]_INST_0_i_938_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1504_n_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1505\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_938_2\,
      I1 => \menu_rgb[8]_INST_0_i_940_1\,
      I2 => \menu_rgb[8]_INST_0_i_938_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1505_n_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1506\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_940_0\,
      I1 => \menu_rgb[8]_INST_0_i_940_1\,
      I2 => \menu_rgb[8]_INST_0_i_940_2\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1506_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_6 is
  port (
    \pix_x[3]\ : out STD_LOGIC;
    pix_y_4_sp_1 : out STD_LOGIC;
    \pix_y[5]\ : out STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pix_y : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_6 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_6 is
  signal g0_b1_n_0 : STD_LOGIC;
  signal \g0_b2__0_n_0\ : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal g3_b1_n_0 : STD_LOGIC;
  signal \g3_b2__0_n_0\ : STD_LOGIC;
  signal g3_b3_n_0 : STD_LOGIC;
  signal \g3_b4__0_n_0\ : STD_LOGIC;
  signal \g3_b5__0_n_0\ : STD_LOGIC;
  signal \g3_b6__0_n_0\ : STD_LOGIC;
  signal \g3_b7__0_n_0\ : STD_LOGIC;
  signal \g4_b1__0_n_0\ : STD_LOGIC;
  signal \g4_b2__0_n_0\ : STD_LOGIC;
  signal \g4_b3__0_n_0\ : STD_LOGIC;
  signal \g4_b4__0_n_0\ : STD_LOGIC;
  signal g4_b5_n_0 : STD_LOGIC;
  signal g4_b6_n_0 : STD_LOGIC;
  signal g4_b7_n_0 : STD_LOGIC;
  signal g7_b1_n_0 : STD_LOGIC;
  signal \g7_b2__0_n_0\ : STD_LOGIC;
  signal g7_b3_n_0 : STD_LOGIC;
  signal g7_b4_n_0 : STD_LOGIC;
  signal g7_b5_n_0 : STD_LOGIC;
  signal \g7_b6__0_n_0\ : STD_LOGIC;
  signal g7_b7_n_0 : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_509_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_510_n_0\ : STD_LOGIC;
  signal \^pix_y[5]\ : STD_LOGIC;
  signal pix_y_4_sn_1 : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1010_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1011_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1012_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1013_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1014_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1015_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1016_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1557_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1558_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1559_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1560_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1561_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1562_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1563_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1564_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1565_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1566_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1567_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1568_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1569_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1570_n_0\ : STD_LOGIC;
begin
  \pix_y[5]\ <= \^pix_y[5]\;
  pix_y_4_sp_1 <= pix_y_4_sn_1;
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A95AA95"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g0_b1_n_0
    );
\g0_b2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(1),
      I2 => pix_y(2),
      O => \g0_b2__0_n_0\
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20602860"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2060A060"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20608061"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAD"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y_4_sn_1,
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090AA95"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g0_b7_n_0
    );
g3_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02F48A95"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g3_b1_n_0
    );
\g3_b2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAD"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y_4_sn_1,
      O => \g3_b2__0_n_0\
    );
g3_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8602060"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g3_b3_n_0
    );
\g3_b4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2060"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      O => \g3_b4__0_n_0\
    );
\g3_b5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(1),
      I2 => pix_y(2),
      O => \g3_b5__0_n_0\
    );
\g3_b6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(1),
      I2 => pix_y(2),
      O => \g3_b6__0_n_0\
    );
\g3_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => \g3_b7__0_n_0\
    );
\g4_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002A0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => \g4_b1__0_n_0\
    );
\g4_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006000A0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => \g4_b2__0_n_0\
    );
\g4_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF5A820"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => \g4_b3__0_n_0\
    );
\g4_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF52060"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => \g4_b4__0_n_0\
    );
g4_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0060AAF5"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g4_b5_n_0
    );
g4_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AD"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y_4_sn_1,
      O => g4_b6_n_0
    );
g4_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000060"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g4_b7_n_0
    );
g6_b1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      O => pix_y_4_sn_1
    );
g6_b1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      O => \^pix_y[5]\
    );
g7_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAB50AD5"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g7_b1_n_0
    );
\g7_b2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(1),
      I2 => pix_y(2),
      O => \g7_b2__0_n_0\
    );
g7_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040A020"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g7_b3_n_0
    );
g7_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00402020"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g7_b4_n_0
    );
g7_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040AAF5"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g7_b5_n_0
    );
\g7_b6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(1),
      I2 => pix_y(2),
      O => \g7_b6__0_n_0\
    );
g7_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAB50060"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(0),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y_4_sn_1,
      O => g7_b7_n_0
    );
\menu_rgb[8]_INST_0_i_185\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_509_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_510_n_0\,
      O => \pix_x[3]\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_509\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1010_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1011_n_0\,
      I2 => pix_x(1),
      I3 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1012_n_0\,
      I4 => pix_x(0),
      I5 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1013_n_0\,
      O => \menu_rgb[8]_INST_0_i_509_n_0\
    );
\menu_rgb[8]_INST_0_i_510\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1014_n_0\,
      I1 => pix_x(1),
      I2 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1015_n_0\,
      I3 => pix_x(0),
      I4 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1016_n_0\,
      O => \menu_rgb[8]_INST_0_i_510_n_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1010\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1557_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1558_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1010_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1011\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1559_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1560_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1011_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1012\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1561_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1562_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1012_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1013\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1563_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1564_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1013_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1014\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1565_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1566_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1014_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1015\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1567_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1568_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1015_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1016\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1569_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1570_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1016_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1557\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b4__0_n_0\,
      I1 => g0_b4_n_0,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1557_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1558\: unisim.vcomponents.MUXF7
     port map (
      I0 => g7_b4_n_0,
      I1 => \g4_b4__0_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1558_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1559\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b5__0_n_0\,
      I1 => g0_b5_n_0,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1559_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1560\: unisim.vcomponents.MUXF7
     port map (
      I0 => g7_b5_n_0,
      I1 => g4_b5_n_0,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1560_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1561\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b6__0_n_0\,
      I1 => g0_b6_n_0,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1561_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1562\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b6__0_n_0\,
      I1 => g4_b6_n_0,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1562_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1563\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b7__0_n_0\,
      I1 => g0_b7_n_0,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1563_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1564\: unisim.vcomponents.MUXF7
     port map (
      I0 => g7_b7_n_0,
      I1 => g4_b7_n_0,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1564_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1565\: unisim.vcomponents.MUXF7
     port map (
      I0 => g3_b1_n_0,
      I1 => g0_b1_n_0,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1565_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1566\: unisim.vcomponents.MUXF7
     port map (
      I0 => g7_b1_n_0,
      I1 => \g4_b1__0_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1566_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1567\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b2__0_n_0\,
      I1 => \g0_b2__0_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1567_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1568\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b2__0_n_0\,
      I1 => \g4_b2__0_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1568_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1569\: unisim.vcomponents.MUXF7
     port map (
      I0 => g3_b3_n_0,
      I1 => g0_b3_n_0,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1569_n_0\,
      S => \^pix_y[5]\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1570\: unisim.vcomponents.MUXF7
     port map (
      I0 => g7_b3_n_0,
      I1 => \g4_b3__0_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1570_n_0\,
      S => \^pix_y[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_7 is
  port (
    \pix_x[7]\ : out STD_LOGIC;
    pix_x_2_sp_1 : out STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_30\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_364_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_364_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_364_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_364_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_363_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_363_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_363_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_363_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_362_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_362_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_362_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_362_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_361_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_361_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_361_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_361_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_898_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_898_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_898_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_898_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_899_0\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_899_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_899_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_899_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_900_1\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_900_2\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_900_3\ : in STD_LOGIC;
    \text_ROM[0]/menu_rgb[8]_INST_0_i_900_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_7 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_7 is
  signal \menu_rgb[8]_INST_0_i_359_n_0\ : STD_LOGIC;
  signal pix_x_2_sn_1 : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1488_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1489_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1490_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1491_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1492_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_1493_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_361_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_362_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_363_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_364_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_898_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_899_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_900_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_901_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_902_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_903_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_904_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_905_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_906_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_907_n_0\ : STD_LOGIC;
  signal \text_ROM[0]/menu_rgb[8]_INST_0_i_908_n_0\ : STD_LOGIC;
begin
  pix_x_2_sp_1 <= pix_x_2_sn_1;
\menu_rgb[8]_INST_0_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_359_n_0\,
      I1 => pix_x(4),
      I2 => pix_x(6),
      I3 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_30\,
      I4 => pix_x(5),
      I5 => pix_x(3),
      O => \pix_x[7]\
    );
\menu_rgb[8]_INST_0_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_361_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_362_n_0\,
      I2 => pix_x(1),
      I3 => \text_ROM[0]/menu_rgb[8]_INST_0_i_363_n_0\,
      I4 => pix_x(0),
      I5 => \text_ROM[0]/menu_rgb[8]_INST_0_i_364_n_0\,
      O => pix_x_2_sn_1
    );
\menu_rgb[8]_INST_0_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E2FFFFFFFF"
    )
        port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_898_n_0\,
      I1 => pix_x(0),
      I2 => \text_ROM[0]/menu_rgb[8]_INST_0_i_899_n_0\,
      I3 => pix_x(1),
      I4 => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_n_0\,
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_359_n_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1488\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_898_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_898_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1488_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1489\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_898_2\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_898_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1489_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1490\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_899_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_899_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1490_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1491\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_899_2\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_899_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1491_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1492\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_1\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_2\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1492_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_1493\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_3\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_4\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_1493_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_361\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_901_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_902_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_361_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_362\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_903_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_904_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_362_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_363\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_905_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_906_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_363_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_364\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_907_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_908_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_364_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_898\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1488_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1489_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_898_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_899\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1490_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1491_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_899_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_900\: unisim.vcomponents.MUXF8
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1492_n_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_1493_n_0\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_901\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_361_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_361_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_901_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_902\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_361_2\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_361_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_902_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_903\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_362_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_362_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_903_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_904\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_362_2\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_362_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_904_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_905\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_363_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_363_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_905_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_906\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_363_2\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_363_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_906_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_907\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_364_0\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_364_1\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_907_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
\text_ROM[0]/menu_rgb[8]_INST_0_i_908\: unisim.vcomponents.MUXF7
     port map (
      I0 => \text_ROM[0]/menu_rgb[8]_INST_0_i_364_2\,
      I1 => \text_ROM[0]/menu_rgb[8]_INST_0_i_364_3\,
      O => \text_ROM[0]/menu_rgb[8]_INST_0_i_908_n_0\,
      S => \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_8 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_y[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_y[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_x[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_8 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_8 is
  signal \menu_rgb[8]_INST_0_i_1108_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1109_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1110_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1111_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1112_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1113_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1118_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1119_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1120_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1121_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1122_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1123_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1124_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1125_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1126_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1127_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1128_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1129_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1130_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1131_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1132_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1133_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1134_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1135_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1136_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1137_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1138_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1139_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_588_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_588_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_588_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_588_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_593_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_593_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_593_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_593_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_595_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_595_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_595_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_595_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_598_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_598_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_598_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_598_n_3\ : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_235_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_235_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_237_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_237_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_238_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_238_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_239_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_239_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_588_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_593_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_595_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_598_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_235\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_237\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_238\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_239\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_588\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_593\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_595\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_598\ : label is 11;
begin
\menu_rgb[8]_INST_0_i_1108\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1108_n_0\
    );
\menu_rgb[8]_INST_0_i_1109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1109_n_0\
    );
\menu_rgb[8]_INST_0_i_1110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1110_n_0\
    );
\menu_rgb[8]_INST_0_i_1111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1111_n_0\
    );
\menu_rgb[8]_INST_0_i_1112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1112_n_0\
    );
\menu_rgb[8]_INST_0_i_1113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1113_n_0\
    );
\menu_rgb[8]_INST_0_i_1118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1118_n_0\
    );
\menu_rgb[8]_INST_0_i_1119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1119_n_0\
    );
\menu_rgb[8]_INST_0_i_1120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1120_n_0\
    );
\menu_rgb[8]_INST_0_i_1121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1121_n_0\
    );
\menu_rgb[8]_INST_0_i_1122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1122_n_0\
    );
\menu_rgb[8]_INST_0_i_1123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1123_n_0\
    );
\menu_rgb[8]_INST_0_i_1124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1124_n_0\
    );
\menu_rgb[8]_INST_0_i_1125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1125_n_0\
    );
\menu_rgb[8]_INST_0_i_1126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1126_n_0\
    );
\menu_rgb[8]_INST_0_i_1127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1127_n_0\
    );
\menu_rgb[8]_INST_0_i_1128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1128_n_0\
    );
\menu_rgb[8]_INST_0_i_1129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1129_n_0\
    );
\menu_rgb[8]_INST_0_i_1130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1130_n_0\
    );
\menu_rgb[8]_INST_0_i_1131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1131_n_0\
    );
\menu_rgb[8]_INST_0_i_1132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1132_n_0\
    );
\menu_rgb[8]_INST_0_i_1133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1133_n_0\
    );
\menu_rgb[8]_INST_0_i_1134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1134_n_0\
    );
\menu_rgb[8]_INST_0_i_1135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1135_n_0\
    );
\menu_rgb[8]_INST_0_i_1136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1136_n_0\
    );
\menu_rgb[8]_INST_0_i_1137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1137_n_0\
    );
\menu_rgb[8]_INST_0_i_1138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1138_n_0\
    );
\menu_rgb[8]_INST_0_i_1139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1139_n_0\
    );
\menu_rgb[8]_INST_0_i_235\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_588_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_235_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pix_y[8]_0\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_0\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_235_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_1\(0)
    );
\menu_rgb[8]_INST_0_i_237\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_593_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_237_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_237_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\menu_rgb[8]_INST_0_i_238\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_595_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_238_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pix_y[8]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_238_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76\(0)
    );
\menu_rgb[8]_INST_0_i_239\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_598_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_239_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \pix_x[7]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_2\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_239_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_3\(0)
    );
\menu_rgb[8]_INST_0_i_588\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_588_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_588_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_588_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_588_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \menu_rgb[8]_INST_0_i_1108_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1109_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_588_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1110_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1111_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1112_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1113_n_0\
    );
\menu_rgb[8]_INST_0_i_593\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_593_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_593_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_593_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_593_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1118_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1119_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1120_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1121_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_593_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1122_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1123_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1124_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1125_n_0\
    );
\menu_rgb[8]_INST_0_i_595\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_595_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_595_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_595_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_595_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1126_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1127_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_1128_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_595_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1129_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1130_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1131_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1132_n_0\
    );
\menu_rgb[8]_INST_0_i_598\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_598_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_598_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_598_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_598_n_3\,
      CYINIT => '1',
      DI(3) => pix_x(7),
      DI(2) => \menu_rgb[8]_INST_0_i_1133_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1134_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1135_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_598_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1136_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1137_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1138_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1139_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_9 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    menu_rgb : out STD_LOGIC_VECTOR ( 2 downto 0 );
    pix_x_3_sp_1 : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_90_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]\ : in STD_LOGIC;
    \menu_rgb[8]_0\ : in STD_LOGIC;
    \menu_rgb[4]\ : in STD_LOGIC;
    \menu_rgb[8]_1\ : in STD_LOGIC;
    \menu_rgb[8]_2\ : in STD_LOGIC;
    \menu_rgb[8]_3\ : in STD_LOGIC;
    menu_rgb_0_sp_1 : in STD_LOGIC;
    \menu_rgb[0]_0\ : in STD_LOGIC;
    \menu_rgb[0]_1\ : in STD_LOGIC;
    \menu_rgb[4]_0\ : in STD_LOGIC;
    pix_x : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_1\ : in STD_LOGIC;
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_9 : entity is "text_gen";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_9 is
  signal \menu_rgb[8]_INST_0_i_1208_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1209_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1210_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1211_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1212_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1213_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1214_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1216_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1217_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1218_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1219_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1220_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1221_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1222_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1223_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1224_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1225_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1226_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1227_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1228_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1229_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_276_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_276_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_276_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_276_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_279_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_282_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_283_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_692_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_693_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_694_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_695_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_696_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_697_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_698_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_698_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_698_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_698_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_699_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_704_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_704_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_704_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_704_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_706_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_706_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_706_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_706_n_3\ : STD_LOGIC;
  signal menu_rgb_0_sn_1 : STD_LOGIC;
  signal pix_x_3_sn_1 : STD_LOGIC;
  signal \NLW_menu_rgb[8]_INST_0_i_276_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_279_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_279_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_282_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_282_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_283_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_283_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_698_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_704_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_706_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_89_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_89_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_276\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_279\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_282\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_283\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_698\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_704\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_706\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_89\ : label is 11;
begin
  menu_rgb_0_sn_1 <= menu_rgb_0_sp_1;
  pix_x_3_sp_1 <= pix_x_3_sn_1;
\menu_rgb[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEFE0000"
    )
        port map (
      I0 => menu_rgb_0_sn_1,
      I1 => \menu_rgb[8]\,
      I2 => \menu_rgb[0]_0\,
      I3 => \menu_rgb[8]_0\,
      I4 => \menu_rgb[4]\,
      I5 => \menu_rgb[0]_1\,
      O => menu_rgb(0)
    );
\menu_rgb[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \menu_rgb[8]\,
      I1 => \menu_rgb[4]\,
      I2 => \menu_rgb[8]_1\,
      I3 => \menu_rgb[4]_0\,
      I4 => \menu_rgb[8]_3\,
      O => menu_rgb(1)
    );
\menu_rgb[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => \menu_rgb[8]\,
      I1 => \menu_rgb[8]_0\,
      I2 => \menu_rgb[4]\,
      I3 => \menu_rgb[8]_1\,
      I4 => \menu_rgb[8]_2\,
      I5 => \menu_rgb[8]_3\,
      O => menu_rgb(2)
    );
\menu_rgb[8]_INST_0_i_1208\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_1208_n_0\
    );
\menu_rgb[8]_INST_0_i_1209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1209_n_0\
    );
\menu_rgb[8]_INST_0_i_1210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1210_n_0\
    );
\menu_rgb[8]_INST_0_i_1211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1211_n_0\
    );
\menu_rgb[8]_INST_0_i_1212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1212_n_0\
    );
\menu_rgb[8]_INST_0_i_1213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1213_n_0\
    );
\menu_rgb[8]_INST_0_i_1214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1214_n_0\
    );
\menu_rgb[8]_INST_0_i_1216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1216_n_0\
    );
\menu_rgb[8]_INST_0_i_1217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1217_n_0\
    );
\menu_rgb[8]_INST_0_i_1218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1218_n_0\
    );
\menu_rgb[8]_INST_0_i_1219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1219_n_0\
    );
\menu_rgb[8]_INST_0_i_1220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_1220_n_0\
    );
\menu_rgb[8]_INST_0_i_1221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1221_n_0\
    );
\menu_rgb[8]_INST_0_i_1222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1222_n_0\
    );
\menu_rgb[8]_INST_0_i_1223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1223_n_0\
    );
\menu_rgb[8]_INST_0_i_1224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1224_n_0\
    );
\menu_rgb[8]_INST_0_i_1225\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1225_n_0\
    );
\menu_rgb[8]_INST_0_i_1226\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1226_n_0\
    );
\menu_rgb[8]_INST_0_i_1227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1227_n_0\
    );
\menu_rgb[8]_INST_0_i_1228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1228_n_0\
    );
\menu_rgb[8]_INST_0_i_1229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1229_n_0\
    );
\menu_rgb[8]_INST_0_i_276\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_276_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_276_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_276_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_276_n_3\,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => \menu_rgb[8]_INST_0_i_692_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_693_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_276_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_694_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_695_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_696_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_697_n_0\
    );
\menu_rgb[8]_INST_0_i_279\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_698_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_279_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_279_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_279_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_699_n_0\
    );
\menu_rgb[8]_INST_0_i_282\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_704_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_282_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_282_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_282_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
\menu_rgb[8]_INST_0_i_283\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_706_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_283_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_283_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_283_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_90_0\(0)
    );
\menu_rgb[8]_INST_0_i_692\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_692_n_0\
    );
\menu_rgb[8]_INST_0_i_693\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_693_n_0\
    );
\menu_rgb[8]_INST_0_i_694\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_694_n_0\
    );
\menu_rgb[8]_INST_0_i_695\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_695_n_0\
    );
\menu_rgb[8]_INST_0_i_696\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_696_n_0\
    );
\menu_rgb[8]_INST_0_i_697\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_697_n_0\
    );
\menu_rgb[8]_INST_0_i_698\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_698_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_698_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_698_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_698_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1208_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1209_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_1210_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_698_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1211_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1212_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1213_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1214_n_0\
    );
\menu_rgb[8]_INST_0_i_699\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_699_n_0\
    );
\menu_rgb[8]_INST_0_i_704\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_704_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_704_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_704_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_704_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1216_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1217_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1218_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1219_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_704_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1220_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1221_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1222_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1223_n_0\
    );
\menu_rgb[8]_INST_0_i_706\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_706_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_706_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_706_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_706_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1224_n_0\,
      DI(2) => pix_y(5),
      DI(1) => pix_y(3),
      DI(0) => \menu_rgb[8]_INST_0_i_1225_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_706_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1226_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1227_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1228_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1229_n_0\
    );
\menu_rgb[8]_INST_0_i_89\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_276_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_89_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25\(0),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_89_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_0\(0)
    );
\menu_rgb[8]_INST_0_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80000000000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_279_n_3\,
      I1 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_1\,
      I2 => pix_x(3),
      I3 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_2\,
      I4 => \menu_rgb[8]_INST_0_i_282_n_3\,
      I5 => \menu_rgb[8]_INST_0_i_283_n_3\,
      O => pix_x_3_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Asteroid_Menu is
  port (
    pix_y_6_sp_1 : out STD_LOGIC;
    pix_y_8_sp_1 : out STD_LOGIC;
    pix_y_7_sp_1 : out STD_LOGIC;
    \pix_y[7]_0\ : out STD_LOGIC;
    pix_x_7_sp_1 : out STD_LOGIC;
    pix_y_4_sp_1 : out STD_LOGIC;
    menu_control_1_sp_1 : out STD_LOGIC;
    pix_x_8_sp_1 : out STD_LOGIC;
    \pix_y[8]_0\ : out STD_LOGIC;
    pix_x_6_sp_1 : out STD_LOGIC;
    \pix_y[6]_0\ : out STD_LOGIC;
    menu_rgb : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rom_addr_font : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_y[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pix_x_4_sp_1 : out STD_LOGIC;
    \pix_y[7]_1\ : out STD_LOGIC;
    pix_y_3_sp_1 : out STD_LOGIC;
    \pix_y[5]_0\ : out STD_LOGIC;
    \pix_y[6]_1\ : out STD_LOGIC;
    \pix_y[5]_1\ : out STD_LOGIC;
    \pix_y[4]_0\ : out STD_LOGIC;
    \pix_y[6]_2\ : out STD_LOGIC;
    sel : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_y[4]_1\ : out STD_LOGIC;
    pix_y_9_sp_1 : out STD_LOGIC;
    pix_x_5_sp_1 : out STD_LOGIC;
    \pix_x[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_y[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pix_y[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pix_y_2_sp_1 : out STD_LOGIC;
    \pix_y[6]_3\ : out STD_LOGIC;
    \pix_y[4]_2\ : out STD_LOGIC;
    \pix_y[6]_4\ : out STD_LOGIC;
    \pix_y[4]_3\ : out STD_LOGIC;
    \pix_y[4]_4\ : out STD_LOGIC;
    pix_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_x : in STD_LOGIC_VECTOR ( 9 downto 0 );
    menu_control : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lives : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \menu_rgb[4]\ : in STD_LOGIC;
    \menu_rgb[8]\ : in STD_LOGIC;
    menu_rgb_0_sp_1 : in STD_LOGIC;
    \menu_rgb[4]_0\ : in STD_LOGIC;
    \menu_rgb[0]_0\ : in STD_LOGIC;
    menu_on : in STD_LOGIC_VECTOR ( 1 downto 0 );
    video_on : in STD_LOGIC;
    \menu_rgb[8]_0\ : in STD_LOGIC;
    \menu_rgb[0]_INST_0_i_3\ : in STD_LOGIC;
    \menu_rgb[0]_INST_0_i_3_0\ : in STD_LOGIC;
    \menu_rgb[0]_INST_0_i_3_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_4\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    diff_setting : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_59\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_59_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_63\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_63_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_63_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_197\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_197_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_4\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_4_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_4_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_4_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_4_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_5\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_17_6\ : in STD_LOGIC;
    difficulty : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_17_7\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_60\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_60_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_60_1\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_60_2\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_60_3\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_187\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_190\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_18\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_18_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_67\ : in STD_LOGIC;
    rom_bit_font : in STD_LOGIC;
    rom_bit_font_0 : in STD_LOGIC;
    rom_bit_font_1 : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_184\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_184_0\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_184_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_505\ : in STD_LOGIC;
    \menu_rgb[8]_INST_0_i_505_0\ : in STD_LOGIC;
    \menu_rgb[0]_INST_0_i_10\ : in STD_LOGIC;
    score : in STD_LOGIC_VECTOR ( 11 downto 0 );
    menu_rgb1_i_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    menu_rgb1_i_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    high_score : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \menu_rgb[8]_INST_0_i_29\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_26\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \menu_rgb[8]_INST_0_i_27\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Asteroid_Menu;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Asteroid_Menu is
  signal A11_n_0 : STD_LOGIC;
  signal A11_n_1 : STD_LOGIC;
  signal A11_n_2 : STD_LOGIC;
  signal A11_n_3 : STD_LOGIC;
  signal As_n_0 : STD_LOGIC;
  signal Bp_n_0 : STD_LOGIC;
  signal Bp_n_1 : STD_LOGIC;
  signal E11_n_0 : STD_LOGIC;
  signal E11_n_1 : STD_LOGIC;
  signal E11_n_2 : STD_LOGIC;
  signal E11_n_3 : STD_LOGIC;
  signal E11_n_4 : STD_LOGIC;
  signal E11x_n_0 : STD_LOGIC;
  signal E22_n_0 : STD_LOGIC;
  signal E3x3_n_0 : STD_LOGIC;
  signal Ep_n_0 : STD_LOGIC;
  signal Exx_n_0 : STD_LOGIC;
  signal Exx_n_1 : STD_LOGIC;
  signal G11_n_0 : STD_LOGIC;
  signal G11_n_1 : STD_LOGIC;
  signal G11_n_2 : STD_LOGIC;
  signal G11_n_3 : STD_LOGIC;
  signal Gx_n_0 : STD_LOGIC;
  signal Gx_n_4 : STD_LOGIC;
  signal HS_on : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \HS_on__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Id_n_0 : STD_LOGIC;
  signal Iqq_n_0 : STD_LOGIC;
  signal Ix_n_0 : STD_LOGIC;
  signal Ixx_n_0 : STD_LOGIC;
  signal Ixx_n_1 : STD_LOGIC;
  signal M33_n_0 : STD_LOGIC;
  signal Op_n_0 : STD_LOGIC;
  signal Qqq_n_0 : STD_LOGIC;
  signal U22_n_0 : STD_LOGIC;
  signal Wp_n_0 : STD_LOGIC;
  signal diff_pro : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \g0_b1__0_n_0\ : STD_LOGIC;
  signal \g0_b1__1_i_1_n_0\ : STD_LOGIC;
  signal \g0_b1__1_n_0\ : STD_LOGIC;
  signal \g0_b2__1_n_0\ : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal \g0_b3__0_n_0\ : STD_LOGIC;
  signal \g0_b3__1_n_0\ : STD_LOGIC;
  signal \g0_b4__0_n_0\ : STD_LOGIC;
  signal \g0_b4__1_n_0\ : STD_LOGIC;
  signal \g0_b5__0_n_0\ : STD_LOGIC;
  signal \g0_b5__1_n_0\ : STD_LOGIC;
  signal \g0_b6__0_n_0\ : STD_LOGIC;
  signal \g0_b6__1_n_0\ : STD_LOGIC;
  signal \g0_b7__0_n_0\ : STD_LOGIC;
  signal \g0_b7__1_n_0\ : STD_LOGIC;
  signal \g2_b1__0_i_1_n_0\ : STD_LOGIC;
  signal \g2_b1__0_n_0\ : STD_LOGIC;
  signal \g2_b1__1_i_1_n_0\ : STD_LOGIC;
  signal \g2_b1__1_n_0\ : STD_LOGIC;
  signal \g2_b1__3_n_0\ : STD_LOGIC;
  signal \g2_b2__0_n_0\ : STD_LOGIC;
  signal \g2_b2__1_n_0\ : STD_LOGIC;
  signal \g2_b2__3_n_0\ : STD_LOGIC;
  signal \g2_b3__0_n_0\ : STD_LOGIC;
  signal \g2_b3__1_n_0\ : STD_LOGIC;
  signal \g2_b3__3_n_0\ : STD_LOGIC;
  signal \g2_b4__0_n_0\ : STD_LOGIC;
  signal \g2_b4__1_n_0\ : STD_LOGIC;
  signal \g2_b4__3_n_0\ : STD_LOGIC;
  signal \g2_b5__0_n_0\ : STD_LOGIC;
  signal \g2_b5__2_n_0\ : STD_LOGIC;
  signal \g2_b6__0_n_0\ : STD_LOGIC;
  signal \g2_b6__2_n_0\ : STD_LOGIC;
  signal \g2_b7__0_n_0\ : STD_LOGIC;
  signal \g2_b7__2_n_0\ : STD_LOGIC;
  signal \g3_b1__0_n_0\ : STD_LOGIC;
  signal \g3_b1__11_i_1_n_0\ : STD_LOGIC;
  signal \g3_b1__11_n_0\ : STD_LOGIC;
  signal \g3_b1__12_n_0\ : STD_LOGIC;
  signal \g3_b1__2_n_0\ : STD_LOGIC;
  signal \g3_b1__5_n_0\ : STD_LOGIC;
  signal \g3_b1__6_n_0\ : STD_LOGIC;
  signal \g3_b1__7_n_0\ : STD_LOGIC;
  signal \g3_b2__10_n_0\ : STD_LOGIC;
  signal \g3_b2__14_n_0\ : STD_LOGIC;
  signal \g3_b2__15_n_0\ : STD_LOGIC;
  signal \g3_b2__1_n_0\ : STD_LOGIC;
  signal \g3_b2__4_n_0\ : STD_LOGIC;
  signal \g3_b2__8_n_0\ : STD_LOGIC;
  signal \g3_b2__9_n_0\ : STD_LOGIC;
  signal \g3_b3__0_n_0\ : STD_LOGIC;
  signal \g3_b3__11_n_0\ : STD_LOGIC;
  signal \g3_b3__12_n_0\ : STD_LOGIC;
  signal \g3_b3__2_n_0\ : STD_LOGIC;
  signal \g3_b3__5_n_0\ : STD_LOGIC;
  signal \g3_b3__6_n_0\ : STD_LOGIC;
  signal \g3_b3__7_n_0\ : STD_LOGIC;
  signal \g3_b4__10_n_0\ : STD_LOGIC;
  signal \g3_b4__11_n_0\ : STD_LOGIC;
  signal \g3_b4__12_n_0\ : STD_LOGIC;
  signal \g3_b4__4_n_0\ : STD_LOGIC;
  signal \g3_b4__5_n_0\ : STD_LOGIC;
  signal \g3_b4__6_n_0\ : STD_LOGIC;
  signal g3_b4_n_0 : STD_LOGIC;
  signal \g3_b5__11_n_0\ : STD_LOGIC;
  signal \g3_b5__4_n_0\ : STD_LOGIC;
  signal \g3_b5__5_n_0\ : STD_LOGIC;
  signal \g3_b5__6_n_0\ : STD_LOGIC;
  signal \g3_b5__8_n_0\ : STD_LOGIC;
  signal \g3_b5__9_n_0\ : STD_LOGIC;
  signal g3_b5_n_0 : STD_LOGIC;
  signal \g3_b6__3_n_0\ : STD_LOGIC;
  signal \g3_b6__4_n_0\ : STD_LOGIC;
  signal \g3_b6__5_n_0\ : STD_LOGIC;
  signal \g3_b6__7_n_0\ : STD_LOGIC;
  signal \g3_b6__8_n_0\ : STD_LOGIC;
  signal g3_b6_n_0 : STD_LOGIC;
  signal \g3_b7__10_n_0\ : STD_LOGIC;
  signal \g3_b7__14_n_0\ : STD_LOGIC;
  signal \g3_b7__15_n_0\ : STD_LOGIC;
  signal \g3_b7__1_n_0\ : STD_LOGIC;
  signal \g3_b7__4_n_0\ : STD_LOGIC;
  signal \g3_b7__8_n_0\ : STD_LOGIC;
  signal \g3_b7__9_n_0\ : STD_LOGIC;
  signal \g4_b1__10_n_0\ : STD_LOGIC;
  signal \g4_b1__1_n_0\ : STD_LOGIC;
  signal \g4_b1__3_n_0\ : STD_LOGIC;
  signal \g4_b1__6_n_0\ : STD_LOGIC;
  signal \g4_b1__7_n_0\ : STD_LOGIC;
  signal \g4_b2__10_n_0\ : STD_LOGIC;
  signal \g4_b2__1_n_0\ : STD_LOGIC;
  signal \g4_b2__3_n_0\ : STD_LOGIC;
  signal \g4_b2__6_n_0\ : STD_LOGIC;
  signal \g4_b2__7_n_0\ : STD_LOGIC;
  signal \g4_b2__9_n_0\ : STD_LOGIC;
  signal \g4_b3__1_n_0\ : STD_LOGIC;
  signal \g4_b3__3_n_0\ : STD_LOGIC;
  signal \g4_b3__6_n_0\ : STD_LOGIC;
  signal \g4_b3__7_n_0\ : STD_LOGIC;
  signal \g4_b3__9_n_0\ : STD_LOGIC;
  signal \g4_b4__1_n_0\ : STD_LOGIC;
  signal \g4_b4__3_n_0\ : STD_LOGIC;
  signal \g4_b4__6_n_0\ : STD_LOGIC;
  signal \g4_b4__7_n_0\ : STD_LOGIC;
  signal \g4_b4__9_n_0\ : STD_LOGIC;
  signal \g4_b5__0_n_0\ : STD_LOGIC;
  signal \g4_b5__2_n_0\ : STD_LOGIC;
  signal \g4_b5__3_n_0\ : STD_LOGIC;
  signal \g4_b5__5_n_0\ : STD_LOGIC;
  signal \g4_b6__0_n_0\ : STD_LOGIC;
  signal \g4_b6__1_n_0\ : STD_LOGIC;
  signal \g4_b6__3_n_0\ : STD_LOGIC;
  signal \g4_b6__4_n_0\ : STD_LOGIC;
  signal \g4_b6__6_n_0\ : STD_LOGIC;
  signal \g4_b7__0_n_0\ : STD_LOGIC;
  signal \g4_b7__1_n_0\ : STD_LOGIC;
  signal \g4_b7__3_n_0\ : STD_LOGIC;
  signal \g4_b7__4_n_0\ : STD_LOGIC;
  signal \g4_b7__6_n_0\ : STD_LOGIC;
  signal g5_b0_n_0 : STD_LOGIC;
  signal g5_b1_n_0 : STD_LOGIC;
  signal g5_b2_n_0 : STD_LOGIC;
  signal g5_b3_n_0 : STD_LOGIC;
  signal g5_b4_n_0 : STD_LOGIC;
  signal g5_b5_n_0 : STD_LOGIC;
  signal g5_b6_n_0 : STD_LOGIC;
  signal g5_b7_n_0 : STD_LOGIC;
  signal \g6_b1__2_n_0\ : STD_LOGIC;
  signal \g6_b1__4_n_0\ : STD_LOGIC;
  signal \g6_b1__8_n_0\ : STD_LOGIC;
  signal \g6_b2__1_n_0\ : STD_LOGIC;
  signal \g6_b2__2_n_0\ : STD_LOGIC;
  signal \g6_b2__6_n_0\ : STD_LOGIC;
  signal \g6_b3__1_n_0\ : STD_LOGIC;
  signal \g6_b3__2_n_0\ : STD_LOGIC;
  signal \g6_b3__6_n_0\ : STD_LOGIC;
  signal \g6_b4__1_n_0\ : STD_LOGIC;
  signal \g6_b4__2_n_0\ : STD_LOGIC;
  signal \g6_b4__6_n_0\ : STD_LOGIC;
  signal \g6_b5__1_n_0\ : STD_LOGIC;
  signal \g6_b5__2_n_0\ : STD_LOGIC;
  signal g6_b6_n_0 : STD_LOGIC;
  signal \g6_b7__0_n_0\ : STD_LOGIC;
  signal \g6_b7__1_n_0\ : STD_LOGIC;
  signal \g6_b7__4_n_0\ : STD_LOGIC;
  signal \g7_b0__11_n_0\ : STD_LOGIC;
  signal \g7_b0__1_n_0\ : STD_LOGIC;
  signal \g7_b0__2_n_0\ : STD_LOGIC;
  signal \g7_b0__3_n_0\ : STD_LOGIC;
  signal \g7_b0__4_n_0\ : STD_LOGIC;
  signal \g7_b0__5_n_0\ : STD_LOGIC;
  signal \g7_b0__7_n_0\ : STD_LOGIC;
  signal \g7_b1__0_n_0\ : STD_LOGIC;
  signal \g7_b1__10_n_0\ : STD_LOGIC;
  signal \g7_b1__11_n_0\ : STD_LOGIC;
  signal \g7_b1__12_n_0\ : STD_LOGIC;
  signal \g7_b1__13_n_0\ : STD_LOGIC;
  signal \g7_b1__15_n_0\ : STD_LOGIC;
  signal \g7_b1__1_n_0\ : STD_LOGIC;
  signal \g7_b1__20_n_0\ : STD_LOGIC;
  signal \g7_b1__5_n_0\ : STD_LOGIC;
  signal \g7_b1__6_n_0\ : STD_LOGIC;
  signal \g7_b1__7_n_0\ : STD_LOGIC;
  signal \g7_b1__8_n_0\ : STD_LOGIC;
  signal \g7_b1__9_n_0\ : STD_LOGIC;
  signal \g7_b2__10_n_0\ : STD_LOGIC;
  signal \g7_b2__11_n_0\ : STD_LOGIC;
  signal \g7_b2__12_n_0\ : STD_LOGIC;
  signal \g7_b2__13_n_0\ : STD_LOGIC;
  signal \g7_b2__14_n_0\ : STD_LOGIC;
  signal \g7_b2__16_n_0\ : STD_LOGIC;
  signal \g7_b2__1_n_0\ : STD_LOGIC;
  signal \g7_b2__21_n_0\ : STD_LOGIC;
  signal \g7_b2__5_n_0\ : STD_LOGIC;
  signal \g7_b2__6_n_0\ : STD_LOGIC;
  signal \g7_b2__8_n_0\ : STD_LOGIC;
  signal \g7_b2__9_n_0\ : STD_LOGIC;
  signal g7_b2_n_0 : STD_LOGIC;
  signal \g7_b3__0_n_0\ : STD_LOGIC;
  signal \g7_b3__10_n_0\ : STD_LOGIC;
  signal \g7_b3__11_n_0\ : STD_LOGIC;
  signal \g7_b3__12_n_0\ : STD_LOGIC;
  signal \g7_b3__13_n_0\ : STD_LOGIC;
  signal \g7_b3__15_n_0\ : STD_LOGIC;
  signal \g7_b3__1_n_0\ : STD_LOGIC;
  signal \g7_b3__20_n_0\ : STD_LOGIC;
  signal \g7_b3__5_n_0\ : STD_LOGIC;
  signal \g7_b3__6_n_0\ : STD_LOGIC;
  signal \g7_b3__7_n_0\ : STD_LOGIC;
  signal \g7_b3__8_n_0\ : STD_LOGIC;
  signal \g7_b3__9_n_0\ : STD_LOGIC;
  signal \g7_b4__0_n_0\ : STD_LOGIC;
  signal \g7_b4__10_n_0\ : STD_LOGIC;
  signal \g7_b4__15_n_0\ : STD_LOGIC;
  signal \g7_b4__1_n_0\ : STD_LOGIC;
  signal \g7_b4__4_n_0\ : STD_LOGIC;
  signal \g7_b4__5_n_0\ : STD_LOGIC;
  signal \g7_b4__6_n_0\ : STD_LOGIC;
  signal \g7_b4__7_n_0\ : STD_LOGIC;
  signal \g7_b4__8_n_0\ : STD_LOGIC;
  signal \g7_b4__9_n_0\ : STD_LOGIC;
  signal \g7_b5__0_n_0\ : STD_LOGIC;
  signal \g7_b5__10_n_0\ : STD_LOGIC;
  signal \g7_b5__11_n_0\ : STD_LOGIC;
  signal \g7_b5__12_n_0\ : STD_LOGIC;
  signal \g7_b5__13_n_0\ : STD_LOGIC;
  signal \g7_b5__15_n_0\ : STD_LOGIC;
  signal \g7_b5__1_n_0\ : STD_LOGIC;
  signal \g7_b5__20_n_0\ : STD_LOGIC;
  signal \g7_b5__5_n_0\ : STD_LOGIC;
  signal \g7_b5__6_n_0\ : STD_LOGIC;
  signal \g7_b5__7_n_0\ : STD_LOGIC;
  signal \g7_b5__8_n_0\ : STD_LOGIC;
  signal \g7_b5__9_n_0\ : STD_LOGIC;
  signal \g7_b6__10_n_0\ : STD_LOGIC;
  signal \g7_b6__11_n_0\ : STD_LOGIC;
  signal \g7_b6__12_n_0\ : STD_LOGIC;
  signal \g7_b6__14_n_0\ : STD_LOGIC;
  signal \g7_b6__15_n_0\ : STD_LOGIC;
  signal \g7_b6__19_n_0\ : STD_LOGIC;
  signal \g7_b6__1_n_0\ : STD_LOGIC;
  signal \g7_b6__5_n_0\ : STD_LOGIC;
  signal \g7_b6__6_n_0\ : STD_LOGIC;
  signal \g7_b6__7_n_0\ : STD_LOGIC;
  signal \g7_b6__8_n_0\ : STD_LOGIC;
  signal \g7_b6__9_n_0\ : STD_LOGIC;
  signal g7_b6_n_0 : STD_LOGIC;
  signal \g7_b7__0_n_0\ : STD_LOGIC;
  signal \g7_b7__10_n_0\ : STD_LOGIC;
  signal \g7_b7__11_i_1_n_0\ : STD_LOGIC;
  signal \g7_b7__11_i_2_n_0\ : STD_LOGIC;
  signal \g7_b7__11_i_3_n_0\ : STD_LOGIC;
  signal \g7_b7__11_n_0\ : STD_LOGIC;
  signal \g7_b7__12_n_0\ : STD_LOGIC;
  signal \g7_b7__13_n_0\ : STD_LOGIC;
  signal \g7_b7__15_n_0\ : STD_LOGIC;
  signal \g7_b7__1_n_0\ : STD_LOGIC;
  signal \g7_b7__20_n_0\ : STD_LOGIC;
  signal \g7_b7__5_n_0\ : STD_LOGIC;
  signal \g7_b7__6_n_0\ : STD_LOGIC;
  signal \g7_b7__7_n_0\ : STD_LOGIC;
  signal \g7_b7__8_n_0\ : STD_LOGIC;
  signal \g7_b7__9_n_0\ : STD_LOGIC;
  signal g8_b0_n_0 : STD_LOGIC;
  signal g8_b1_n_0 : STD_LOGIC;
  signal g8_b2_n_0 : STD_LOGIC;
  signal g8_b3_n_0 : STD_LOGIC;
  signal game_over : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \game_over__0\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal menu_control_1_sn_1 : STD_LOGIC;
  signal menu_rgb1_i_107_n_0 : STD_LOGIC;
  signal menu_rgb1_i_10_n_3 : STD_LOGIC;
  signal menu_rgb1_i_110_n_0 : STD_LOGIC;
  signal menu_rgb1_i_11_n_0 : STD_LOGIC;
  signal menu_rgb1_i_11_n_1 : STD_LOGIC;
  signal menu_rgb1_i_11_n_2 : STD_LOGIC;
  signal menu_rgb1_i_11_n_3 : STD_LOGIC;
  signal menu_rgb1_i_120_n_0 : STD_LOGIC;
  signal menu_rgb1_i_121_n_0 : STD_LOGIC;
  signal menu_rgb1_i_122_n_0 : STD_LOGIC;
  signal menu_rgb1_i_123_n_0 : STD_LOGIC;
  signal menu_rgb1_i_124_n_0 : STD_LOGIC;
  signal menu_rgb1_i_125_n_0 : STD_LOGIC;
  signal menu_rgb1_i_126_n_0 : STD_LOGIC;
  signal menu_rgb1_i_127_n_0 : STD_LOGIC;
  signal menu_rgb1_i_128_n_0 : STD_LOGIC;
  signal menu_rgb1_i_129_n_0 : STD_LOGIC;
  signal menu_rgb1_i_12_n_0 : STD_LOGIC;
  signal menu_rgb1_i_130_n_0 : STD_LOGIC;
  signal menu_rgb1_i_131_n_0 : STD_LOGIC;
  signal menu_rgb1_i_132_n_0 : STD_LOGIC;
  signal menu_rgb1_i_133_n_0 : STD_LOGIC;
  signal menu_rgb1_i_134_n_0 : STD_LOGIC;
  signal menu_rgb1_i_134_n_1 : STD_LOGIC;
  signal menu_rgb1_i_134_n_2 : STD_LOGIC;
  signal menu_rgb1_i_134_n_3 : STD_LOGIC;
  signal menu_rgb1_i_135_n_0 : STD_LOGIC;
  signal menu_rgb1_i_136_n_0 : STD_LOGIC;
  signal menu_rgb1_i_13_n_0 : STD_LOGIC;
  signal menu_rgb1_i_14_n_0 : STD_LOGIC;
  signal menu_rgb1_i_14_n_1 : STD_LOGIC;
  signal menu_rgb1_i_14_n_2 : STD_LOGIC;
  signal menu_rgb1_i_14_n_3 : STD_LOGIC;
  signal menu_rgb1_i_150_n_0 : STD_LOGIC;
  signal menu_rgb1_i_152_n_0 : STD_LOGIC;
  signal menu_rgb1_i_15_n_0 : STD_LOGIC;
  signal menu_rgb1_i_160_n_0 : STD_LOGIC;
  signal menu_rgb1_i_161_n_0 : STD_LOGIC;
  signal menu_rgb1_i_162_n_0 : STD_LOGIC;
  signal menu_rgb1_i_163_n_0 : STD_LOGIC;
  signal menu_rgb1_i_164_n_0 : STD_LOGIC;
  signal menu_rgb1_i_165_n_0 : STD_LOGIC;
  signal menu_rgb1_i_166_n_0 : STD_LOGIC;
  signal menu_rgb1_i_167_n_0 : STD_LOGIC;
  signal menu_rgb1_i_168_n_0 : STD_LOGIC;
  signal menu_rgb1_i_169_n_0 : STD_LOGIC;
  signal menu_rgb1_i_16_n_0 : STD_LOGIC;
  signal menu_rgb1_i_170_n_0 : STD_LOGIC;
  signal menu_rgb1_i_171_n_0 : STD_LOGIC;
  signal menu_rgb1_i_172_n_0 : STD_LOGIC;
  signal menu_rgb1_i_173_n_0 : STD_LOGIC;
  signal menu_rgb1_i_174_n_0 : STD_LOGIC;
  signal menu_rgb1_i_174_n_1 : STD_LOGIC;
  signal menu_rgb1_i_174_n_2 : STD_LOGIC;
  signal menu_rgb1_i_174_n_3 : STD_LOGIC;
  signal menu_rgb1_i_175_n_0 : STD_LOGIC;
  signal menu_rgb1_i_176_n_0 : STD_LOGIC;
  signal menu_rgb1_i_17_n_0 : STD_LOGIC;
  signal menu_rgb1_i_17_n_1 : STD_LOGIC;
  signal menu_rgb1_i_17_n_2 : STD_LOGIC;
  signal menu_rgb1_i_17_n_3 : STD_LOGIC;
  signal menu_rgb1_i_18_n_0 : STD_LOGIC;
  signal menu_rgb1_i_190_n_0 : STD_LOGIC;
  signal menu_rgb1_i_192_n_0 : STD_LOGIC;
  signal menu_rgb1_i_19_n_0 : STD_LOGIC;
  signal menu_rgb1_i_200_n_0 : STD_LOGIC;
  signal menu_rgb1_i_201_n_0 : STD_LOGIC;
  signal menu_rgb1_i_202_n_0 : STD_LOGIC;
  signal menu_rgb1_i_203_n_0 : STD_LOGIC;
  signal menu_rgb1_i_204_n_0 : STD_LOGIC;
  signal menu_rgb1_i_205_n_0 : STD_LOGIC;
  signal menu_rgb1_i_206_n_0 : STD_LOGIC;
  signal menu_rgb1_i_207_n_0 : STD_LOGIC;
  signal menu_rgb1_i_208_n_0 : STD_LOGIC;
  signal menu_rgb1_i_209_n_0 : STD_LOGIC;
  signal menu_rgb1_i_20_n_3 : STD_LOGIC;
  signal menu_rgb1_i_210_n_0 : STD_LOGIC;
  signal menu_rgb1_i_211_n_0 : STD_LOGIC;
  signal menu_rgb1_i_212_n_0 : STD_LOGIC;
  signal menu_rgb1_i_213_n_0 : STD_LOGIC;
  signal menu_rgb1_i_214_n_0 : STD_LOGIC;
  signal menu_rgb1_i_215_n_0 : STD_LOGIC;
  signal menu_rgb1_i_216_n_0 : STD_LOGIC;
  signal menu_rgb1_i_217_n_0 : STD_LOGIC;
  signal menu_rgb1_i_218_n_0 : STD_LOGIC;
  signal menu_rgb1_i_219_n_0 : STD_LOGIC;
  signal menu_rgb1_i_21_n_0 : STD_LOGIC;
  signal menu_rgb1_i_220_n_0 : STD_LOGIC;
  signal menu_rgb1_i_221_n_0 : STD_LOGIC;
  signal menu_rgb1_i_222_n_0 : STD_LOGIC;
  signal menu_rgb1_i_223_n_0 : STD_LOGIC;
  signal menu_rgb1_i_224_n_0 : STD_LOGIC;
  signal menu_rgb1_i_225_n_0 : STD_LOGIC;
  signal menu_rgb1_i_226_n_0 : STD_LOGIC;
  signal menu_rgb1_i_227_n_0 : STD_LOGIC;
  signal menu_rgb1_i_228_n_0 : STD_LOGIC;
  signal menu_rgb1_i_229_n_0 : STD_LOGIC;
  signal menu_rgb1_i_230_n_0 : STD_LOGIC;
  signal menu_rgb1_i_231_n_0 : STD_LOGIC;
  signal menu_rgb1_i_232_n_0 : STD_LOGIC;
  signal menu_rgb1_i_233_n_0 : STD_LOGIC;
  signal menu_rgb1_i_234_n_0 : STD_LOGIC;
  signal menu_rgb1_i_235_n_0 : STD_LOGIC;
  signal menu_rgb1_i_236_n_0 : STD_LOGIC;
  signal menu_rgb1_i_237_n_0 : STD_LOGIC;
  signal menu_rgb1_i_238_n_0 : STD_LOGIC;
  signal menu_rgb1_i_239_n_0 : STD_LOGIC;
  signal menu_rgb1_i_240_n_0 : STD_LOGIC;
  signal menu_rgb1_i_241_n_0 : STD_LOGIC;
  signal menu_rgb1_i_242_n_0 : STD_LOGIC;
  signal menu_rgb1_i_243_n_0 : STD_LOGIC;
  signal menu_rgb1_i_244_n_0 : STD_LOGIC;
  signal menu_rgb1_i_245_n_0 : STD_LOGIC;
  signal menu_rgb1_i_246_n_0 : STD_LOGIC;
  signal menu_rgb1_i_247_n_0 : STD_LOGIC;
  signal menu_rgb1_i_248_n_0 : STD_LOGIC;
  signal menu_rgb1_i_249_n_0 : STD_LOGIC;
  signal menu_rgb1_i_24_n_3 : STD_LOGIC;
  signal menu_rgb1_i_250_n_0 : STD_LOGIC;
  signal menu_rgb1_i_251_n_0 : STD_LOGIC;
  signal menu_rgb1_i_252_n_0 : STD_LOGIC;
  signal menu_rgb1_i_253_n_0 : STD_LOGIC;
  signal menu_rgb1_i_255_n_0 : STD_LOGIC;
  signal menu_rgb1_i_256_n_0 : STD_LOGIC;
  signal menu_rgb1_i_257_n_0 : STD_LOGIC;
  signal menu_rgb1_i_258_n_0 : STD_LOGIC;
  signal menu_rgb1_i_259_n_0 : STD_LOGIC;
  signal menu_rgb1_i_25_n_3 : STD_LOGIC;
  signal menu_rgb1_i_260_n_0 : STD_LOGIC;
  signal menu_rgb1_i_261_n_0 : STD_LOGIC;
  signal menu_rgb1_i_262_n_0 : STD_LOGIC;
  signal menu_rgb1_i_26_n_0 : STD_LOGIC;
  signal menu_rgb1_i_271_n_0 : STD_LOGIC;
  signal menu_rgb1_i_272_n_0 : STD_LOGIC;
  signal menu_rgb1_i_273_n_0 : STD_LOGIC;
  signal menu_rgb1_i_274_n_0 : STD_LOGIC;
  signal menu_rgb1_i_275_n_0 : STD_LOGIC;
  signal menu_rgb1_i_276_n_0 : STD_LOGIC;
  signal menu_rgb1_i_277_n_0 : STD_LOGIC;
  signal menu_rgb1_i_278_n_0 : STD_LOGIC;
  signal menu_rgb1_i_279_n_0 : STD_LOGIC;
  signal menu_rgb1_i_280_n_0 : STD_LOGIC;
  signal menu_rgb1_i_281_n_0 : STD_LOGIC;
  signal menu_rgb1_i_282_n_0 : STD_LOGIC;
  signal menu_rgb1_i_283_n_0 : STD_LOGIC;
  signal menu_rgb1_i_284_n_0 : STD_LOGIC;
  signal menu_rgb1_i_285_n_0 : STD_LOGIC;
  signal menu_rgb1_i_286_n_0 : STD_LOGIC;
  signal menu_rgb1_i_287_n_0 : STD_LOGIC;
  signal menu_rgb1_i_288_n_0 : STD_LOGIC;
  signal menu_rgb1_i_289_n_0 : STD_LOGIC;
  signal menu_rgb1_i_290_n_0 : STD_LOGIC;
  signal menu_rgb1_i_291_n_0 : STD_LOGIC;
  signal menu_rgb1_i_292_n_0 : STD_LOGIC;
  signal menu_rgb1_i_293_n_0 : STD_LOGIC;
  signal menu_rgb1_i_294_n_0 : STD_LOGIC;
  signal menu_rgb1_i_295_n_0 : STD_LOGIC;
  signal menu_rgb1_i_296_n_0 : STD_LOGIC;
  signal menu_rgb1_i_297_n_0 : STD_LOGIC;
  signal menu_rgb1_i_298_n_0 : STD_LOGIC;
  signal menu_rgb1_i_299_n_0 : STD_LOGIC;
  signal menu_rgb1_i_29_n_3 : STD_LOGIC;
  signal menu_rgb1_i_300_n_0 : STD_LOGIC;
  signal menu_rgb1_i_301_n_0 : STD_LOGIC;
  signal menu_rgb1_i_303_n_0 : STD_LOGIC;
  signal menu_rgb1_i_304_n_0 : STD_LOGIC;
  signal menu_rgb1_i_305_n_0 : STD_LOGIC;
  signal menu_rgb1_i_306_n_0 : STD_LOGIC;
  signal menu_rgb1_i_307_n_0 : STD_LOGIC;
  signal menu_rgb1_i_308_n_0 : STD_LOGIC;
  signal menu_rgb1_i_309_n_0 : STD_LOGIC;
  signal menu_rgb1_i_310_n_0 : STD_LOGIC;
  signal menu_rgb1_i_311_n_0 : STD_LOGIC;
  signal menu_rgb1_i_312_n_0 : STD_LOGIC;
  signal menu_rgb1_i_313_n_0 : STD_LOGIC;
  signal menu_rgb1_i_314_n_0 : STD_LOGIC;
  signal menu_rgb1_i_315_n_0 : STD_LOGIC;
  signal menu_rgb1_i_316_n_0 : STD_LOGIC;
  signal menu_rgb1_i_317_n_0 : STD_LOGIC;
  signal menu_rgb1_i_318_n_0 : STD_LOGIC;
  signal menu_rgb1_i_319_n_0 : STD_LOGIC;
  signal menu_rgb1_i_320_n_0 : STD_LOGIC;
  signal menu_rgb1_i_321_n_0 : STD_LOGIC;
  signal menu_rgb1_i_322_n_0 : STD_LOGIC;
  signal menu_rgb1_i_323_n_0 : STD_LOGIC;
  signal menu_rgb1_i_324_n_0 : STD_LOGIC;
  signal menu_rgb1_i_325_n_0 : STD_LOGIC;
  signal menu_rgb1_i_326_n_0 : STD_LOGIC;
  signal menu_rgb1_i_327_n_0 : STD_LOGIC;
  signal menu_rgb1_i_328_n_0 : STD_LOGIC;
  signal menu_rgb1_i_329_n_0 : STD_LOGIC;
  signal menu_rgb1_i_330_n_0 : STD_LOGIC;
  signal menu_rgb1_i_331_n_0 : STD_LOGIC;
  signal menu_rgb1_i_332_n_0 : STD_LOGIC;
  signal menu_rgb1_i_333_n_0 : STD_LOGIC;
  signal menu_rgb1_i_334_n_0 : STD_LOGIC;
  signal menu_rgb1_i_342_n_0 : STD_LOGIC;
  signal menu_rgb1_i_343_n_0 : STD_LOGIC;
  signal menu_rgb1_i_344_n_0 : STD_LOGIC;
  signal menu_rgb1_i_345_n_0 : STD_LOGIC;
  signal menu_rgb1_i_346_n_0 : STD_LOGIC;
  signal menu_rgb1_i_347_n_0 : STD_LOGIC;
  signal menu_rgb1_i_348_n_0 : STD_LOGIC;
  signal menu_rgb1_i_349_n_0 : STD_LOGIC;
  signal menu_rgb1_i_350_n_0 : STD_LOGIC;
  signal menu_rgb1_i_351_n_0 : STD_LOGIC;
  signal menu_rgb1_i_352_n_0 : STD_LOGIC;
  signal menu_rgb1_i_353_n_0 : STD_LOGIC;
  signal menu_rgb1_i_354_n_0 : STD_LOGIC;
  signal menu_rgb1_i_355_n_0 : STD_LOGIC;
  signal menu_rgb1_i_356_n_0 : STD_LOGIC;
  signal menu_rgb1_i_357_n_0 : STD_LOGIC;
  signal menu_rgb1_i_358_n_0 : STD_LOGIC;
  signal menu_rgb1_i_359_n_0 : STD_LOGIC;
  signal menu_rgb1_i_360_n_0 : STD_LOGIC;
  signal menu_rgb1_i_361_n_0 : STD_LOGIC;
  signal menu_rgb1_i_362_n_0 : STD_LOGIC;
  signal menu_rgb1_i_363_n_0 : STD_LOGIC;
  signal menu_rgb1_i_364_n_0 : STD_LOGIC;
  signal menu_rgb1_i_365_n_0 : STD_LOGIC;
  signal menu_rgb1_i_366_n_0 : STD_LOGIC;
  signal menu_rgb1_i_367_n_0 : STD_LOGIC;
  signal menu_rgb1_i_368_n_0 : STD_LOGIC;
  signal menu_rgb1_i_369_n_0 : STD_LOGIC;
  signal menu_rgb1_i_370_n_0 : STD_LOGIC;
  signal menu_rgb1_i_371_n_0 : STD_LOGIC;
  signal menu_rgb1_i_372_n_0 : STD_LOGIC;
  signal menu_rgb1_i_374_n_0 : STD_LOGIC;
  signal menu_rgb1_i_375_n_0 : STD_LOGIC;
  signal menu_rgb1_i_376_n_0 : STD_LOGIC;
  signal menu_rgb1_i_377_n_0 : STD_LOGIC;
  signal menu_rgb1_i_378_n_0 : STD_LOGIC;
  signal menu_rgb1_i_379_n_0 : STD_LOGIC;
  signal menu_rgb1_i_380_n_0 : STD_LOGIC;
  signal menu_rgb1_i_381_n_0 : STD_LOGIC;
  signal menu_rgb1_i_382_n_0 : STD_LOGIC;
  signal menu_rgb1_i_383_n_0 : STD_LOGIC;
  signal menu_rgb1_i_384_n_0 : STD_LOGIC;
  signal menu_rgb1_i_385_n_0 : STD_LOGIC;
  signal menu_rgb1_i_386_n_0 : STD_LOGIC;
  signal menu_rgb1_i_387_n_0 : STD_LOGIC;
  signal menu_rgb1_i_388_n_0 : STD_LOGIC;
  signal menu_rgb1_i_389_n_0 : STD_LOGIC;
  signal menu_rgb1_i_390_n_0 : STD_LOGIC;
  signal menu_rgb1_i_391_n_0 : STD_LOGIC;
  signal menu_rgb1_i_392_n_0 : STD_LOGIC;
  signal menu_rgb1_i_393_n_0 : STD_LOGIC;
  signal menu_rgb1_i_394_n_0 : STD_LOGIC;
  signal menu_rgb1_i_395_n_0 : STD_LOGIC;
  signal menu_rgb1_i_396_n_0 : STD_LOGIC;
  signal menu_rgb1_i_397_n_0 : STD_LOGIC;
  signal menu_rgb1_i_40_n_0 : STD_LOGIC;
  signal menu_rgb1_i_40_n_1 : STD_LOGIC;
  signal menu_rgb1_i_40_n_2 : STD_LOGIC;
  signal menu_rgb1_i_40_n_3 : STD_LOGIC;
  signal menu_rgb1_i_41_n_0 : STD_LOGIC;
  signal menu_rgb1_i_42_n_0 : STD_LOGIC;
  signal menu_rgb1_i_43_n_0 : STD_LOGIC;
  signal menu_rgb1_i_44_n_0 : STD_LOGIC;
  signal menu_rgb1_i_45_n_0 : STD_LOGIC;
  signal menu_rgb1_i_46_n_0 : STD_LOGIC;
  signal menu_rgb1_i_47_n_0 : STD_LOGIC;
  signal menu_rgb1_i_48_n_0 : STD_LOGIC;
  signal menu_rgb1_i_49_n_0 : STD_LOGIC;
  signal menu_rgb1_i_4_n_3 : STD_LOGIC;
  signal menu_rgb1_i_50_n_0 : STD_LOGIC;
  signal menu_rgb1_i_51_n_0 : STD_LOGIC;
  signal menu_rgb1_i_52_n_0 : STD_LOGIC;
  signal menu_rgb1_i_53_n_0 : STD_LOGIC;
  signal menu_rgb1_i_54_n_0 : STD_LOGIC;
  signal menu_rgb1_i_55_n_0 : STD_LOGIC;
  signal menu_rgb1_i_56_n_0 : STD_LOGIC;
  signal menu_rgb1_i_57_n_0 : STD_LOGIC;
  signal menu_rgb1_i_58_n_0 : STD_LOGIC;
  signal menu_rgb1_i_59_n_0 : STD_LOGIC;
  signal menu_rgb1_i_60_n_0 : STD_LOGIC;
  signal menu_rgb1_i_61_n_0 : STD_LOGIC;
  signal menu_rgb1_i_62_n_0 : STD_LOGIC;
  signal menu_rgb1_i_63_n_0 : STD_LOGIC;
  signal menu_rgb1_i_64_n_0 : STD_LOGIC;
  signal menu_rgb1_i_64_n_1 : STD_LOGIC;
  signal menu_rgb1_i_64_n_2 : STD_LOGIC;
  signal menu_rgb1_i_64_n_3 : STD_LOGIC;
  signal menu_rgb1_i_65_n_0 : STD_LOGIC;
  signal menu_rgb1_i_66_n_0 : STD_LOGIC;
  signal menu_rgb1_i_67_n_3 : STD_LOGIC;
  signal menu_rgb1_i_77_n_0 : STD_LOGIC;
  signal menu_rgb1_i_77_n_1 : STD_LOGIC;
  signal menu_rgb1_i_77_n_2 : STD_LOGIC;
  signal menu_rgb1_i_77_n_3 : STD_LOGIC;
  signal menu_rgb1_i_78_n_0 : STD_LOGIC;
  signal menu_rgb1_i_79_n_0 : STD_LOGIC;
  signal menu_rgb1_i_79_n_1 : STD_LOGIC;
  signal menu_rgb1_i_79_n_2 : STD_LOGIC;
  signal menu_rgb1_i_79_n_3 : STD_LOGIC;
  signal menu_rgb1_i_80_n_0 : STD_LOGIC;
  signal menu_rgb1_i_81_n_0 : STD_LOGIC;
  signal menu_rgb1_i_82_n_3 : STD_LOGIC;
  signal menu_rgb1_i_92_n_0 : STD_LOGIC;
  signal menu_rgb1_i_92_n_1 : STD_LOGIC;
  signal menu_rgb1_i_92_n_2 : STD_LOGIC;
  signal menu_rgb1_i_92_n_3 : STD_LOGIC;
  signal menu_rgb1_i_93_n_0 : STD_LOGIC;
  signal \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_n_0\ : STD_LOGIC;
  signal \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_116_n_0\ : STD_LOGIC;
  signal \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal menu_rgb1_n_0 : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_100_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_101_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_105_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_106_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1091_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1106_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1107_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1114_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1115_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1116_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1117_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_111_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_112_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1141_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1164_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1165_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1166_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1167_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1197_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1198_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1199_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_119_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1200_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1215_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_121_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_122_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_124_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_125_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_126_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1278_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1279_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_127_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1280_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1281_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1282_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1283_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_128_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1292_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1293_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1294_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1295_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1296_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1297_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1298_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1299_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1300_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1301_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1302_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1303_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1304_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1305_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1306_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1307_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1308_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1309_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_130_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1310_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1311_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1312_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1313_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1314_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1315_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1316_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1317_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1318_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1319_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_131_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1320_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1321_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1322_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1323_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1325_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1326_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1327_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1328_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1329_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1330_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1331_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1332_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1333_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1334_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1335_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1336_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1337_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1338_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1339_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_133_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1340_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1341_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1342_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1343_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1344_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1345_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1346_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1347_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1348_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1349_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_134_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1350_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1351_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1352_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1353_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1354_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_135_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1362_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1363_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1364_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1365_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1366_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1367_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1368_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1369_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_136_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1370_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1371_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1372_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1373_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1374_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1375_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1376_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1377_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1378_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1379_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_137_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1380_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1381_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1382_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1383_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1384_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1385_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1386_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1387_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1388_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1389_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_138_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1390_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1391_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1392_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1394_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1395_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1396_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1397_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1398_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1399_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1400_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1401_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1402_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1403_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1404_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1405_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1406_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1407_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1408_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1409_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1410_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1411_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1412_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1413_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1414_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1415_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1416_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1417_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1418_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1419_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_141_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1420_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1421_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1422_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1423_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_142_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1432_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1433_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1434_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1435_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1436_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1437_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1438_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1439_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_143_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1440_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1441_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1442_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1443_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1444_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1445_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1446_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1447_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1448_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1449_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_144_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1450_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1451_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1452_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1453_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1454_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1455_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1456_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1457_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1458_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1459_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1460_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1461_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1462_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1464_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1465_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1466_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1467_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1468_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1469_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_146_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1470_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1471_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1472_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1473_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1474_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1475_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1476_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1477_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1478_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1479_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_147_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1480_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1481_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1482_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1483_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1484_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1485_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1486_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1487_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_148_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_149_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1500_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1501_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1502_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1503_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1507_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1508_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1509_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1510_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_151_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_152_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_154_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_156_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_165_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_166_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_167_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_168_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_170_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_171_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_173_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_175_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_176_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_177_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_229_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_231_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_232_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_233_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_241_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_242_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_243_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_244_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_246_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_248_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_249_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_251_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_252_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_259_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_260_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_261_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_262_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_264_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_265_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_267_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_268_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_270_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_277_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_278_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_280_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_281_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_285_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_286_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_288_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_289_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_292_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_293_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_294_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_299_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_299_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_299_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_299_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_300_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_301_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_313_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_313_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_313_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_313_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_314_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_315_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_327_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_328_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_329_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_330_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_334_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_335_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_337_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_339_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_340_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_341_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_341_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_341_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_341_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_342_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_343_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_355_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_356_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_357_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_358_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_35_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_365_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_366_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_367_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_368_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_369_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_370_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_372_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_373_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_374_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_375_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_376_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_377_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_378_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_379_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_380_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_381_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_383_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_384_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_385_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_386_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_387_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_388_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_389_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_390_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_391_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_392_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_393_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_394_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_395_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_396_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_397_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_398_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_399_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_400_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_401_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_403_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_404_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_408_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_409_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_417_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_418_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_419_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_420_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_443_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_445_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_447_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_448_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_449_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_450_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_454_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_455_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_456_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_465_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_466_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_467_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_468_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_51_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_52_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_53_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_54_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_55_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_56_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_586_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_587_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_589_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_590_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_591_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_592_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_594_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_596_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_597_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_599_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_600_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_607_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_608_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_609_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_610_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_635_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_636_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_638_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_639_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_641_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_642_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_643_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_653_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_654_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_655_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_656_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_680_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_682_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_683_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_687_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_688_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_690_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_691_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_700_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_701_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_702_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_703_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_705_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_707_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_708_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_718_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_719_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_720_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_721_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_725_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_726_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_727_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_728_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_729_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_730_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_734_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_736_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_737_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_739_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_73_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_740_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_741_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_742_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_743_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_744_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_745_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_746_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_747_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_748_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_748_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_748_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_748_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_749_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_74_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_750_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_75_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_764_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_766_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_781_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_782_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_783_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_784_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_785_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_786_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_787_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_788_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_789_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_789_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_789_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_789_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_790_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_791_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_805_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_807_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_849_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_850_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_851_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_852_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_853_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_854_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_855_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_856_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_857_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_857_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_857_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_857_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_858_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_859_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_873_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_875_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_890_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_891_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_892_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_893_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_894_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_895_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_896_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_897_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_909_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_910_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_911_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_915_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_916_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_917_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_920_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_921_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_922_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_923_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_924_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_925_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_926_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_927_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_928_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_929_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_930_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_931_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_932_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_933_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_934_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_935_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_936_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_937_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_939_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_941_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_947_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_948_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_949_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_950_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_95_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_96_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_972_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_973_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_974_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_975_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal menu_rgb_0_sn_1 : STD_LOGIC;
  signal \^pix_x[9]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pix_x_4_sn_1 : STD_LOGIC;
  signal pix_x_5_sn_1 : STD_LOGIC;
  signal pix_x_6_sn_1 : STD_LOGIC;
  signal pix_x_7_sn_1 : STD_LOGIC;
  signal pix_x_8_sn_1 : STD_LOGIC;
  signal \^pix_y[4]_0\ : STD_LOGIC;
  signal \^pix_y[4]_2\ : STD_LOGIC;
  signal \^pix_y[5]_1\ : STD_LOGIC;
  signal \^pix_y[5]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pix_y[6]_0\ : STD_LOGIC;
  signal \^pix_y[6]_1\ : STD_LOGIC;
  signal \^pix_y[6]_3\ : STD_LOGIC;
  signal \^pix_y[6]_4\ : STD_LOGIC;
  signal \^pix_y[7]_0\ : STD_LOGIC;
  signal \^pix_y[7]_1\ : STD_LOGIC;
  signal \^pix_y[8]_0\ : STD_LOGIC;
  signal \^pix_y[8]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pix_y_2_sn_1 : STD_LOGIC;
  signal pix_y_3_sn_1 : STD_LOGIC;
  signal pix_y_4_sn_1 : STD_LOGIC;
  signal pix_y_6_sn_1 : STD_LOGIC;
  signal pix_y_7_sn_1 : STD_LOGIC;
  signal pix_y_8_sn_1 : STD_LOGIC;
  signal pix_y_9_sn_1 : STD_LOGIC;
  signal player_score : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal quit_on : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal restart_on : STD_LOGIC_VECTOR ( 6 to 6 );
  signal rom_addr_font0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rom_addr_font0_0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rom_addr_font0_1 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal rom_addr_font0_2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \rom_addr_font0__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal rom_bit_font_10 : STD_LOGIC;
  signal rom_bit_font_11 : STD_LOGIC;
  signal rom_bit_font_12 : STD_LOGIC;
  signal rom_bit_font_13 : STD_LOGIC;
  signal rom_bit_font_14 : STD_LOGIC;
  signal rom_bit_font_15 : STD_LOGIC;
  signal rom_bit_font_8 : STD_LOGIC;
  signal rom_bit_font_9 : STD_LOGIC;
  signal scoreMD_n_1 : STD_LOGIC;
  signal scoreUD_n_0 : STD_LOGIC;
  signal sel_16 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal sel_3 : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal sel_4 : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal sel_5 : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal sel_6 : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal sel_7 : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal NLW_menu_rgb1_i_10_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_menu_rgb1_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_134_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_14_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_174_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_menu_rgb1_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_20_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_menu_rgb1_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_24_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_menu_rgb1_i_24_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_25_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_menu_rgb1_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_29_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_menu_rgb1_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_menu_rgb1_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_menu_rgb1_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_40_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_64_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_67_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_menu_rgb1_i_67_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_77_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_79_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_82_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_menu_rgb1_i_82_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_92_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_100_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_100_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_111_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_111_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_299_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_301_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_301_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_313_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_315_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_315_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_341_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_343_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_343_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_748_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_789_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_857_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_95_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_95_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g2_b1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \g2_b1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \g2_b1__1_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \g2_b1__3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \g2_b2__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \g2_b2__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \g2_b2__3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \g2_b3__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \g2_b3__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \g2_b3__3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \g2_b4__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \g2_b4__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \g2_b4__3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \g2_b5__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \g2_b5__2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \g2_b6__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \g2_b6__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \g2_b7__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \g2_b7__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \g3_b1__11\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \g3_b1__12\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \g3_b1__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \g3_b1__7\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \g3_b1__8_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \g3_b1__8_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \g3_b1__8_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \g3_b2__10\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \g3_b2__14\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \g3_b2__15\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \g3_b2__4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \g3_b3__11\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \g3_b3__12\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \g3_b3__2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \g3_b3__7\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \g3_b4__10\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \g3_b4__11\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \g3_b4__6\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \g3_b5__6\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \g3_b5__8\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \g3_b5__9\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \g3_b6__5\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \g3_b6__7\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \g3_b7__10\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \g3_b7__14\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \g3_b7__15\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \g3_b7__4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \g4_b1__10\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \g4_b1__3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \g4_b1__7\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \g4_b2__10\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \g4_b2__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \g4_b2__9\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \g4_b3__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \g4_b3__9\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \g4_b4__3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \g4_b4__9\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \g4_b5__5\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \g4_b6__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \g4_b6__6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \g4_b7__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \g4_b7__6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of g5_b0 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of g5_b1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of g5_b2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of g5_b3 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of g5_b4 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of g5_b5 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of g5_b7 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \g6_b1__2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \g6_b1__8\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \g6_b2__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \g6_b2__6\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \g6_b3__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \g6_b3__6\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \g6_b4__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \g6_b4__6\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \g6_b5__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \g6_b7__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \g6_b7__4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \g7_b0__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \g7_b0__4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \g7_b0__7\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \g7_b1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \g7_b1__11\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \g7_b1__12\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \g7_b1__15\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \g7_b1__5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \g7_b1__7\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \g7_b1__9\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \g7_b2__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \g7_b2__10\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \g7_b2__13\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \g7_b2__16\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \g7_b2__8\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \g7_b3__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \g7_b3__12\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \g7_b3__15\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \g7_b3__7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \g7_b3__9\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \g7_b5__12\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \g7_b5__15\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \g7_b5__7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \g7_b6__14\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \g7_b6__15\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \g7_b6__7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \g7_b6__7_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \g7_b7__11_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \g7_b7__12\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \g7_b7__14_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \g7_b7__15\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \g7_b7__7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \g7_b7__9_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of g8_b0 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of g8_b1 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of g8_b2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of g8_b3 : label is "soft_lutpair23";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_10 : label is 11;
  attribute SOFT_HLUTNM of menu_rgb1_i_107 : label is "soft_lutpair87";
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_11 : label is 11;
  attribute SOFT_HLUTNM of menu_rgb1_i_110 : label is "soft_lutpair16";
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_134 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_14 : label is 11;
  attribute SOFT_HLUTNM of menu_rgb1_i_149 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of menu_rgb1_i_150 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of menu_rgb1_i_151 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of menu_rgb1_i_152 : label is "soft_lutpair75";
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_17 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_174 : label is 11;
  attribute SOFT_HLUTNM of menu_rgb1_i_189 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of menu_rgb1_i_190 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of menu_rgb1_i_191 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of menu_rgb1_i_192 : label is "soft_lutpair76";
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_20 : label is 11;
  attribute SOFT_HLUTNM of menu_rgb1_i_221 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of menu_rgb1_i_227 : label is "soft_lutpair79";
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_24 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_25 : label is 11;
  attribute SOFT_HLUTNM of menu_rgb1_i_254 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of menu_rgb1_i_285 : label is "soft_lutpair77";
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_29 : label is 11;
  attribute SOFT_HLUTNM of menu_rgb1_i_291 : label is "soft_lutpair77";
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_3 : label is 11;
  attribute SOFT_HLUTNM of menu_rgb1_i_356 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of menu_rgb1_i_362 : label is "soft_lutpair78";
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_4 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_40 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_64 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_67 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_77 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_79 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_82 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_92 : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[0]_INST_0_i_14\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \menu_rgb[0]_INST_0_i_15\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \menu_rgb[0]_INST_0_i_7\ : label is "soft_lutpair98";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_100\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_105\ : label is "soft_lutpair94";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_111\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1140\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1141\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1215\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_125\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1306\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1308\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1313\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1376\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1382\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_141\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_142\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_143\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1446\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1452\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_206\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_229\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_231\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_294\ : label is "soft_lutpair12";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_299\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_301\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_313\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_315\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_32\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_329\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_330\ : label is "soft_lutpair86";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_341\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_343\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_365\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_366\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_380\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_456\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_457\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_50\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_51\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_52\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_53\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_54\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_56\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_74\ : label is "soft_lutpair95";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_748\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_75\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_763\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_764\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_765\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_766\ : label is "soft_lutpair20";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_789\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_804\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_805\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_806\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_807\ : label is "soft_lutpair18";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_857\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_872\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_873\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_874\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_875\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_922\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_926\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_927\ : label is "soft_lutpair7";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_95\ : label is 11;
begin
  menu_control_1_sp_1 <= menu_control_1_sn_1;
  menu_rgb_0_sn_1 <= menu_rgb_0_sp_1;
  \pix_x[9]\(0) <= \^pix_x[9]\(0);
  pix_x_4_sp_1 <= pix_x_4_sn_1;
  pix_x_5_sp_1 <= pix_x_5_sn_1;
  pix_x_6_sp_1 <= pix_x_6_sn_1;
  pix_x_7_sp_1 <= pix_x_7_sn_1;
  pix_x_8_sp_1 <= pix_x_8_sn_1;
  \pix_y[4]_0\ <= \^pix_y[4]_0\;
  \pix_y[4]_2\ <= \^pix_y[4]_2\;
  \pix_y[5]_1\ <= \^pix_y[5]_1\;
  \pix_y[5]_2\(0) <= \^pix_y[5]_2\(0);
  \pix_y[6]_0\ <= \^pix_y[6]_0\;
  \pix_y[6]_1\ <= \^pix_y[6]_1\;
  \pix_y[6]_3\ <= \^pix_y[6]_3\;
  \pix_y[6]_4\ <= \^pix_y[6]_4\;
  \pix_y[7]_0\ <= \^pix_y[7]_0\;
  \pix_y[7]_1\ <= \^pix_y[7]_1\;
  \pix_y[8]_0\ <= \^pix_y[8]_0\;
  \pix_y[8]_1\(0) <= \^pix_y[8]_1\(0);
  pix_y_2_sp_1 <= pix_y_2_sn_1;
  pix_y_3_sp_1 <= pix_y_3_sn_1;
  pix_y_4_sp_1 <= pix_y_4_sn_1;
  pix_y_6_sp_1 <= pix_y_6_sn_1;
  pix_y_7_sp_1 <= pix_y_7_sn_1;
  pix_y_8_sp_1 <= pix_y_8_sn_1;
  pix_y_9_sp_1 <= pix_y_9_sn_1;
A11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen
     port map (
      CO(0) => A11_n_0,
      DI(0) => \menu_rgb[8]_INST_0_i_248_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_246_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22\(0) => \menu_rgb[8]_INST_0_i_249_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_0\(0) => \menu_rgb[8]_INST_0_i_241_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_1\(0) => \menu_rgb[8]_INST_0_i_242_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_2\(0) => \menu_rgb[8]_INST_0_i_251_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_3\(0) => \menu_rgb[8]_INST_0_i_252_n_0\,
      pix_x(7 downto 0) => pix_x(7 downto 0),
      \pix_x[8]\(0) => A11_n_3,
      pix_y(7 downto 0) => pix_y(7 downto 0),
      \pix_y[8]\(0) => A11_n_1,
      \pix_y[8]_0\(0) => A11_n_2
    );
As: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_0
     port map (
      \menu_rgb[8]_INST_0_i_17\ => \menu_rgb[8]_INST_0_i_17\,
      \menu_rgb[8]_INST_0_i_17_0\ => \menu_rgb[8]_INST_0_i_17_0\,
      \menu_rgb[8]_INST_0_i_17_1\ => \menu_rgb[8]_INST_0_i_17_1\,
      \menu_rgb[8]_INST_0_i_17_2\ => \menu_rgb[8]_INST_0_i_17_2\,
      \menu_rgb[8]_INST_0_i_17_3\ => Op_n_0,
      \menu_rgb[8]_INST_0_i_197_0\ => \menu_rgb[8]_INST_0_i_197\,
      \menu_rgb[8]_INST_0_i_197_1\ => \menu_rgb[8]_INST_0_i_197_0\,
      \menu_rgb[8]_INST_0_i_63_0\ => \menu_rgb[8]_INST_0_i_63\,
      \menu_rgb[8]_INST_0_i_63_1\ => \menu_rgb[8]_INST_0_i_63_0\,
      \menu_rgb[8]_INST_0_i_63_2\ => \menu_rgb[8]_INST_0_i_63_1\,
      pix_x(7 downto 0) => pix_x(9 downto 2),
      \pix_x[9]\ => As_n_0,
      pix_y(4 downto 0) => pix_y(6 downto 2),
      \pix_y[5]\ => \pix_y[5]_0\,
      \pix_y[6]\ => \^pix_y[6]_0\,
      pix_y_2_sp_1 => pix_y_2_sn_1
    );
Bp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_1
     port map (
      CO(0) => CO(0),
      diff_setting => diff_setting,
      menu_on(1 downto 0) => menu_on(1 downto 0),
      menu_on_1_sp_1 => Bp_n_0,
      \menu_rgb[0]_INST_0_i_3\ => \menu_rgb[0]_INST_0_i_3\,
      \menu_rgb[0]_INST_0_i_3_0\ => Id_n_0,
      \menu_rgb[0]_INST_0_i_3_1\ => \menu_rgb[0]_INST_0_i_3_0\,
      \menu_rgb[0]_INST_0_i_3_2\ => \menu_rgb[0]_INST_0_i_3_1\,
      \menu_rgb[0]_INST_0_i_3_3\ => As_n_0,
      \menu_rgb[8]\ => Ix_n_0,
      \menu_rgb[8]_0\ => menu_rgb1_n_0,
      \menu_rgb[8]_INST_0_i_17_0\ => \menu_rgb[8]_INST_0_i_17_3\,
      \menu_rgb[8]_INST_0_i_17_1\ => Ep_n_0,
      \menu_rgb[8]_INST_0_i_17_2\ => \menu_rgb[8]_INST_0_i_17_4\,
      \menu_rgb[8]_INST_0_i_184_0\ => \menu_rgb[8]_INST_0_i_184\,
      \menu_rgb[8]_INST_0_i_184_1\ => \menu_rgb[8]_INST_0_i_184_0\,
      \menu_rgb[8]_INST_0_i_59_0\ => Wp_n_0,
      \menu_rgb[8]_INST_0_i_59_1\(0) => \menu_rgb[8]_INST_0_i_59\(0),
      \menu_rgb[8]_INST_0_i_59_2\(0) => \menu_rgb[8]_INST_0_i_59_0\(0),
      p_0_in => p_0_in,
      pix_x(9 downto 0) => pix_x(9 downto 0),
      pix_y(9 downto 0) => pix_y(9 downto 0),
      sound_setting => Bp_n_1,
      video_on => video_on
    );
E11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_2
     port map (
      CO(0) => E11_n_0,
      DI(0) => \menu_rgb[8]_INST_0_i_264_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_265_n_0\,
      menu_on(1 downto 0) => menu_on(1 downto 0),
      menu_on_1_sp_1 => E11_n_4,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23\(0) => \menu_rgb[8]_INST_0_i_267_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_0\(0) => \menu_rgb[8]_INST_0_i_268_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_1\(0) => \menu_rgb[8]_INST_0_i_259_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_2\(0) => \menu_rgb[8]_INST_0_i_260_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_3\(0) => \menu_rgb[8]_INST_0_i_270_n_0\,
      \menu_rgb[0]\ => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_n_0\,
      \menu_rgb[0]_0\ => \menu_rgb[4]_0\,
      \menu_rgb[0]_1\ => scoreUD_n_0,
      \menu_rgb[0]_2\ => Bp_n_1,
      \menu_rgb[0]_3\ => \menu_rgb[0]_0\,
      \menu_rgb[0]_INST_0_i_3_0\ => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_n_0\,
      \menu_rgb[0]_INST_0_i_3_1\ => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_n_0\,
      \menu_rgb[0]_INST_0_i_3_2\ => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_21_n_0\,
      pix_x(8) => pix_x(9),
      pix_x(7 downto 0) => pix_x(7 downto 0),
      \pix_x[9]\(0) => E11_n_3,
      pix_y(7 downto 0) => pix_y(7 downto 0),
      \pix_y[8]\(0) => E11_n_1,
      \pix_y[8]_0\(0) => E11_n_2,
      video_on => video_on
    );
E11x: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_3
     port map (
      game_over(0) => game_over(6),
      menu_on(0) => menu_on(1),
      \menu_on[1]\ => E11x_n_0,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_21\ => \menu_rgb[8]_INST_0_i_229_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_21_0\ => \menu_rgb[8]_INST_0_i_231_n_0\,
      \menu_rgb[8]\ => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_21_n_0\,
      \menu_rgb[8]_0\ => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_n_0\,
      \menu_rgb[8]_1\ => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_n_0\,
      \menu_rgb[8]_2\ => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_n_0\,
      \menu_rgb[8]_3\ => \menu_rgb[8]_0\,
      pix_x(3 downto 0) => pix_x(6 downto 3),
      \text_ROM[0]/menu_rgb[8]_INST_0_i_579_0\ => \g7_b3__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_579_1\ => \g4_b3__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_579_2\ => \g3_b3__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_579_3\ => \g0_b3__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_580_0\ => g7_b2_n_0,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_580_1\ => \g4_b2__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_580_2\ => \g3_b2__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_580_3\ => g0_b2_n_0,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_581_0\ => \menu_rgb[8]_INST_0_i_1091_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_581_1\ => \g7_b1__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_581_2\ => \g4_b1__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_581_3\ => \g3_b1__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_581_4\ => \g0_b1__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_582_0\ => \g7_b4__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_582_1\ => \g4_b4__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_582_2\ => g3_b4_n_0,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_582_3\ => \g0_b4__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_583_0\ => \g7_b5__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_583_1\ => \g4_b5__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_583_2\ => g3_b5_n_0,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_583_3\ => \g0_b5__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_584_0\ => g7_b6_n_0,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_584_1\ => \g4_b6__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_584_2\ => g3_b6_n_0,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_584_3\ => \g0_b6__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_585_0\ => \g7_b7__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_585_1\ => \g4_b7__0_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_585_2\ => \g3_b7__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_585_3\ => \g0_b7__0_n_0\
    );
E22: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_4
     port map (
      \menu_rgb[8]_INST_0_i_1\ => \menu_rgb[8]_INST_0_i_32_n_0\,
      \menu_rgb[8]_INST_0_i_123_0\ => \menu_rgb[8]_INST_0_i_911_n_0\,
      \menu_rgb[8]_INST_0_i_1_0\ => pix_y_6_sn_1,
      \menu_rgb[8]_INST_0_i_1_1\ => pix_y_8_sn_1,
      \menu_rgb[8]_INST_0_i_1_2\ => \menu_rgb[8]_INST_0_i_33_n_0\,
      \menu_rgb[8]_INST_0_i_1_3\ => U22_n_0,
      \menu_rgb[8]_INST_0_i_8_0\ => \menu_rgb[8]_INST_0_i_121_n_0\,
      \menu_rgb[8]_INST_0_i_8_1\ => \menu_rgb[8]_INST_0_i_122_n_0\,
      \menu_rgb[8]_INST_0_i_912_0\ => \g4_b3__9_n_0\,
      \menu_rgb[8]_INST_0_i_912_1\ => \g3_b3__12_n_0\,
      \menu_rgb[8]_INST_0_i_912_2\ => \g4_b2__10_n_0\,
      \menu_rgb[8]_INST_0_i_912_3\ => \g3_b2__15_n_0\,
      \menu_rgb[8]_INST_0_i_913_0\ => \g4_b5__5_n_0\,
      \menu_rgb[8]_INST_0_i_913_1\ => \g3_b5__8_n_0\,
      \menu_rgb[8]_INST_0_i_913_2\ => \g4_b4__9_n_0\,
      \menu_rgb[8]_INST_0_i_913_3\ => \g3_b4__11_n_0\,
      \menu_rgb[8]_INST_0_i_914_0\ => \g4_b7__6_n_0\,
      \menu_rgb[8]_INST_0_i_914_1\ => pix_y_7_sn_1,
      \menu_rgb[8]_INST_0_i_914_2\ => \g3_b7__15_n_0\,
      \menu_rgb[8]_INST_0_i_914_3\ => \g4_b6__6_n_0\,
      \menu_rgb[8]_INST_0_i_914_4\ => \g3_b6__7_n_0\,
      pix_x(6 downto 0) => pix_x(9 downto 3),
      \pix_x[7]\ => E22_n_0
    );
E3x3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_5
     port map (
      \menu_rgb[8]_INST_0_i_139_0\ => \menu_rgb[8]_INST_0_i_937_n_0\,
      \menu_rgb[8]_INST_0_i_139_1\ => \menu_rgb[8]_INST_0_i_939_n_0\,
      \menu_rgb[8]_INST_0_i_36_0\ => \menu_rgb[8]_INST_0_i_403_n_0\,
      \menu_rgb[8]_INST_0_i_402_0\ => \g3_b6__8_n_0\,
      \menu_rgb[8]_INST_0_i_9\ => \menu_rgb[8]_INST_0_i_121_n_0\,
      \menu_rgb[8]_INST_0_i_938_0\ => \g4_b3__3_n_0\,
      \menu_rgb[8]_INST_0_i_938_1\ => \g3_b3__2_n_0\,
      \menu_rgb[8]_INST_0_i_938_2\ => \g4_b2__3_n_0\,
      \menu_rgb[8]_INST_0_i_938_3\ => \g3_b2__4_n_0\,
      \menu_rgb[8]_INST_0_i_940_0\ => \g4_b7__1_n_0\,
      \menu_rgb[8]_INST_0_i_940_1\ => \^pix_y[6]_0\,
      \menu_rgb[8]_INST_0_i_940_2\ => \g3_b7__4_n_0\,
      \menu_rgb[8]_INST_0_i_9_0\ => \menu_rgb[8]_INST_0_i_138_n_0\,
      pix_x(7 downto 0) => pix_x(9 downto 2),
      pix_x_7_sp_1 => E3x3_n_0
    );
Ep: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_6
     port map (
      pix_x(2 downto 0) => pix_x(3 downto 1),
      \pix_x[3]\ => Ep_n_0,
      pix_y(4 downto 0) => pix_y(5 downto 1),
      \pix_y[5]\ => \pix_y[5]\(0),
      pix_y_4_sp_1 => rom_addr_font(0)
    );
Exx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_7
     port map (
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_30\ => pix_x_5_sn_1,
      pix_x(6 downto 3) => pix_x(9 downto 6),
      pix_x(2 downto 0) => pix_x(3 downto 1),
      \pix_x[7]\ => Exx_n_0,
      pix_x_2_sp_1 => Exx_n_1,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_361_0\ => \g4_b4__6_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_361_1\ => \g7_b4__6_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_361_2\ => \g0_b4__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_361_3\ => \g3_b4__4_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_362_0\ => \g4_b5__2_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_362_1\ => \g7_b5__8_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_362_2\ => \g0_b5__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_362_3\ => \g3_b5__4_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_363_0\ => \g4_b6__3_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_363_1\ => \g7_b6__8_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_363_2\ => \g0_b6__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_363_3\ => \g3_b6__3_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_364_0\ => \g4_b7__3_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_364_1\ => \g7_b7__8_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_364_2\ => \g0_b7__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_364_3\ => \g3_b7__8_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_898_0\ => \g4_b3__6_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_898_1\ => \g7_b3__8_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_898_2\ => \g0_b3__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_898_3\ => \g3_b3__5_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_899_0\ => \g4_b2__6_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_899_1\ => \g7_b2__9_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_899_2\ => \g0_b2__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_899_3\ => \g3_b2__8_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_900_0\ => \g0_b1__1_i_1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_900_1\ => \g4_b1__6_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_900_2\ => \g7_b1__8_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_900_3\ => \g0_b1__1_n_0\,
      \text_ROM[0]/menu_rgb[8]_INST_0_i_900_4\ => \g3_b1__5_n_0\
    );
G11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_8
     port map (
      CO(0) => G11_n_0,
      DI(0) => \menu_rgb[8]_INST_0_i_596_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_594_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76\(0) => \menu_rgb[8]_INST_0_i_597_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_0\(0) => \menu_rgb[8]_INST_0_i_589_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_1\(0) => \menu_rgb[8]_INST_0_i_590_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_2\(0) => \menu_rgb[8]_INST_0_i_599_n_0\,
      \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_3\(0) => \menu_rgb[8]_INST_0_i_600_n_0\,
      pix_x(7 downto 0) => pix_x(7 downto 0),
      \pix_x[7]\(0) => G11_n_3,
      pix_y(7 downto 0) => pix_y(7 downto 0),
      \pix_y[8]\(0) => G11_n_1,
      \pix_y[8]_0\(0) => G11_n_2
    );
Gx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_9
     port map (
      CO(0) => Gx_n_0,
      DI(0) => \menu_rgb[8]_INST_0_i_707_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_705_n_0\,
      menu_rgb(2 downto 0) => menu_rgb(2 downto 0),
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25\(0) => \menu_rgb[8]_INST_0_i_277_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_0\(0) => \menu_rgb[8]_INST_0_i_278_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_1\ => \menu_rgb[8]_INST_0_i_280_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_2\ => \menu_rgb[8]_INST_0_i_281_n_0\,
      \menu_rgb[0]_0\ => menu_rgb_0_sn_1,
      \menu_rgb[0]_1\ => E11_n_4,
      \menu_rgb[4]\ => \menu_rgb[4]\,
      \menu_rgb[4]_0\ => \menu_rgb[4]_0\,
      \menu_rgb[8]\ => \menu_rgb[8]_INST_0_i_1_n_0\,
      \menu_rgb[8]_0\ => \menu_rgb[8]_INST_0_i_2_n_0\,
      \menu_rgb[8]_1\ => Bp_n_0,
      \menu_rgb[8]_2\ => \menu_rgb[8]\,
      \menu_rgb[8]_3\ => E11x_n_0,
      \menu_rgb[8]_INST_0_i_90_0\(0) => \menu_rgb[8]_INST_0_i_708_n_0\,
      menu_rgb_0_sp_1 => \menu_rgb[0]_INST_0_i_1_n_0\,
      pix_x(7 downto 0) => pix_x(7 downto 0),
      pix_x_3_sp_1 => Gx_n_4,
      pix_y(9 downto 0) => pix_y(9 downto 0)
    );
Hx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_10
     port map (
      DI(0) => \menu_rgb[8]_INST_0_i_339_n_0\,
      \HS_on__0\(0) => \HS_on__0\(0),
      S(0) => \menu_rgb[8]_INST_0_i_337_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\ => \menu_rgb[8]_INST_0_i_105_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\ => \menu_rgb[8]_INST_0_i_106_n_0\,
      \menu_rgb[8]_INST_0_i_28_0\(0) => \menu_rgb[8]_INST_0_i_340_n_0\,
      \menu_rgb[8]_INST_0_i_28_1\(0) => \menu_rgb[8]_INST_0_i_334_n_0\,
      \menu_rgb[8]_INST_0_i_28_2\(0) => \menu_rgb[8]_INST_0_i_335_n_0\,
      pix_x(7 downto 0) => pix_x(7 downto 0),
      pix_y(9 downto 0) => pix_y(9 downto 0)
    );
Hxx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_11
     port map (
      DI(0) => \menu_rgb[8]_INST_0_i_736_n_0\,
      \HS_on__0\(0) => \HS_on__0\(3),
      S(0) => \menu_rgb[8]_INST_0_i_737_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25\ => \menu_rgb[8]_INST_0_i_105_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_0\ => \menu_rgb[8]_INST_0_i_106_n_0\,
      \menu_rgb[8]_INST_0_i_94_0\(0) => \menu_rgb[8]_INST_0_i_739_n_0\,
      \menu_rgb[8]_INST_0_i_94_1\(0) => \menu_rgb[8]_INST_0_i_740_n_0\,
      \menu_rgb[8]_INST_0_i_94_2\(0) => \menu_rgb[8]_INST_0_i_734_n_0\,
      pix_x(8) => pix_x(9),
      pix_x(7 downto 0) => pix_x(7 downto 0),
      pix_y(9 downto 0) => pix_y(9 downto 0)
    );
Id: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_12
     port map (
      difficulty(0) => difficulty(0),
      \menu_rgb[8]_INST_0_i_17\ => \menu_rgb[8]_INST_0_i_17_5\,
      \menu_rgb[8]_INST_0_i_17_0\ => \menu_rgb[8]_INST_0_i_17_6\,
      \menu_rgb[8]_INST_0_i_17_1\ => \menu_rgb[8]_INST_0_i_17_7\,
      \menu_rgb[8]_INST_0_i_187_0\ => \menu_rgb[8]_INST_0_i_187\,
      \menu_rgb[8]_INST_0_i_190_0\ => \menu_rgb[8]_INST_0_i_190\,
      \menu_rgb[8]_INST_0_i_60_0\ => \menu_rgb[8]_INST_0_i_60\,
      \menu_rgb[8]_INST_0_i_60_1\ => \menu_rgb[8]_INST_0_i_60_0\,
      \menu_rgb[8]_INST_0_i_60_2\ => \menu_rgb[8]_INST_0_i_60_1\,
      \menu_rgb[8]_INST_0_i_60_3\ => \menu_rgb[8]_INST_0_i_60_2\,
      \menu_rgb[8]_INST_0_i_60_4\ => \menu_rgb[8]_INST_0_i_60_3\,
      pix_x(2 downto 0) => pix_x(4 downto 2),
      \pix_x[4]\ => Id_n_0,
      pix_y(4 downto 0) => pix_y(6 downto 2),
      \pix_y[4]_0\ => \pix_y[4]_4\,
      \pix_y[5]\ => sel(0),
      \pix_y[5]_0\ => \^pix_y[5]_2\(0),
      \pix_y[6]\ => \pix_y[6]_2\,
      pix_y_4_sp_1 => \pix_y[4]_3\
    );
Iqq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_13
     port map (
      DI(0) => \menu_rgb[8]_INST_0_i_170_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_171_n_0\,
      \menu_rgb[8]_INST_0_i_11_0\(0) => \menu_rgb[8]_INST_0_i_173_n_0\,
      \menu_rgb[8]_INST_0_i_11_1\(0) => \menu_rgb[8]_INST_0_i_165_n_0\,
      \menu_rgb[8]_INST_0_i_11_2\(0) => \menu_rgb[8]_INST_0_i_166_n_0\,
      \menu_rgb[8]_INST_0_i_11_3\(0) => \menu_rgb[8]_INST_0_i_175_n_0\,
      pix_x(8) => pix_x(9),
      pix_x(7 downto 0) => pix_x(7 downto 0),
      pix_x_8_sp_1 => Iqq_n_0,
      pix_y(8) => pix_y(9),
      pix_y(7 downto 0) => pix_y(7 downto 0),
      quit_on(0) => quit_on(3),
      rom_bit_font => rom_bit_font_10
    );
Ix: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_14
     port map (
      \menu_rgb[8]_INST_0_i_18_0\ => pix_y_8_sn_1,
      \menu_rgb[8]_INST_0_i_18_1\ => \menu_rgb[8]_INST_0_i_18\,
      \menu_rgb[8]_INST_0_i_18_2\ => \menu_rgb[8]_INST_0_i_18_0\,
      \menu_rgb[8]_INST_0_i_4\ => \menu_rgb[8]_INST_0_i_4\,
      \menu_rgb[8]_INST_0_i_4_0\ => \menu_rgb[8]_INST_0_i_4_0\,
      \menu_rgb[8]_INST_0_i_4_1\ => \menu_rgb[8]_INST_0_i_4_1\,
      \menu_rgb[8]_INST_0_i_4_2\ => \menu_rgb[8]_INST_0_i_4_2\,
      \menu_rgb[8]_INST_0_i_4_3\ => \menu_rgb[8]_INST_0_i_4_3\,
      \menu_rgb[8]_INST_0_i_67_0\ => \menu_rgb[8]_INST_0_i_67\,
      pix_x(2 downto 0) => pix_x(5 downto 3),
      \pix_x[6]\ => Ix_n_0,
      pix_y(4 downto 0) => pix_y(7 downto 3),
      \pix_y[6]\ => \^pix_y[6]_4\,
      \pix_y[6]_0\ => pix_y_6_sn_1,
      \pix_y[7]\ => pix_y_7_sn_1,
      pix_y_4_sp_1 => \pix_y[4]_1\
    );
Ixx: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_15
     port map (
      CO(0) => Ixx_n_0,
      DI(0) => \menu_rgb[8]_INST_0_i_725_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_726_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25\(0) => \menu_rgb[8]_INST_0_i_285_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_0\(0) => \menu_rgb[8]_INST_0_i_286_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_1\ => \menu_rgb[8]_INST_0_i_288_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_2\ => \menu_rgb[8]_INST_0_i_289_n_0\,
      pix_x(9 downto 0) => pix_x(9 downto 0),
      pix_x_3_sp_1 => Ixx_n_1,
      pix_y(9 downto 0) => pix_y(9 downto 0)
    );
LSBno: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_16
     port map (
      CO(0) => \menu_rgb[8]_INST_0_i_111_n_3\,
      \HS_on__0\(0) => \HS_on__0\(11),
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\ => \menu_rgb[8]_INST_0_i_112_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\(0) => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\(0),
      \menu_rgb[8]_INST_0_i_114_0\ => \menu_rgb[8]_INST_0_i_873_n_0\,
      \menu_rgb[8]_INST_0_i_114_1\ => \menu_rgb[8]_INST_0_i_875_n_0\,
      \menu_rgb[8]_INST_0_i_345_0\ => \menu_rgb[8]_INST_0_i_1436_n_0\,
      \menu_rgb[8]_INST_0_i_345_1\ => \menu_rgb[8]_INST_0_i_1437_n_0\,
      \menu_rgb[8]_INST_0_i_345_2\ => \menu_rgb[8]_INST_0_i_1438_n_0\,
      \menu_rgb[8]_INST_0_i_345_3\ => \menu_rgb[8]_INST_0_i_1439_n_0\,
      \menu_rgb[8]_INST_0_i_345_4\ => \menu_rgb[8]_INST_0_i_1432_n_0\,
      \menu_rgb[8]_INST_0_i_345_5\ => \menu_rgb[8]_INST_0_i_1433_n_0\,
      \menu_rgb[8]_INST_0_i_345_6\ => \menu_rgb[8]_INST_0_i_1434_n_0\,
      \menu_rgb[8]_INST_0_i_345_7\ => \menu_rgb[8]_INST_0_i_1435_n_0\,
      \menu_rgb[8]_INST_0_i_346_0\ => \menu_rgb[8]_INST_0_i_1444_n_0\,
      \menu_rgb[8]_INST_0_i_346_1\ => \menu_rgb[8]_INST_0_i_1445_n_0\,
      \menu_rgb[8]_INST_0_i_346_2\ => \menu_rgb[8]_INST_0_i_1446_n_0\,
      \menu_rgb[8]_INST_0_i_346_3\ => \menu_rgb[8]_INST_0_i_1447_n_0\,
      \menu_rgb[8]_INST_0_i_346_4\ => \menu_rgb[8]_INST_0_i_1440_n_0\,
      \menu_rgb[8]_INST_0_i_346_5\ => \menu_rgb[8]_INST_0_i_1441_n_0\,
      \menu_rgb[8]_INST_0_i_346_6\ => \menu_rgb[8]_INST_0_i_1442_n_0\,
      \menu_rgb[8]_INST_0_i_346_7\ => \menu_rgb[8]_INST_0_i_1443_n_0\,
      \menu_rgb[8]_INST_0_i_347_0\ => \menu_rgb[8]_INST_0_i_1451_n_0\,
      \menu_rgb[8]_INST_0_i_347_1\ => \menu_rgb[8]_INST_0_i_1452_n_0\,
      \menu_rgb[8]_INST_0_i_347_2\ => \menu_rgb[8]_INST_0_i_1453_n_0\,
      \menu_rgb[8]_INST_0_i_347_3\ => \menu_rgb[8]_INST_0_i_1454_n_0\,
      \menu_rgb[8]_INST_0_i_347_4\ => \menu_rgb[8]_INST_0_i_1308_n_0\,
      \menu_rgb[8]_INST_0_i_347_5\ => \menu_rgb[8]_INST_0_i_1448_n_0\,
      \menu_rgb[8]_INST_0_i_347_6\ => \menu_rgb[8]_INST_0_i_1449_n_0\,
      \menu_rgb[8]_INST_0_i_347_7\ => \menu_rgb[8]_INST_0_i_1450_n_0\,
      \menu_rgb[8]_INST_0_i_348_0\ => \menu_rgb[8]_INST_0_i_1459_n_0\,
      \menu_rgb[8]_INST_0_i_348_1\ => \menu_rgb[8]_INST_0_i_1460_n_0\,
      \menu_rgb[8]_INST_0_i_348_2\ => \menu_rgb[8]_INST_0_i_1461_n_0\,
      \menu_rgb[8]_INST_0_i_348_3\ => \menu_rgb[8]_INST_0_i_1462_n_0\,
      \menu_rgb[8]_INST_0_i_348_4\ => \menu_rgb[8]_INST_0_i_1455_n_0\,
      \menu_rgb[8]_INST_0_i_348_5\ => \menu_rgb[8]_INST_0_i_1456_n_0\,
      \menu_rgb[8]_INST_0_i_348_6\ => \menu_rgb[8]_INST_0_i_1457_n_0\,
      \menu_rgb[8]_INST_0_i_348_7\ => \menu_rgb[8]_INST_0_i_1458_n_0\,
      \menu_rgb[8]_INST_0_i_350_0\ => \menu_rgb[8]_INST_0_i_1468_n_0\,
      \menu_rgb[8]_INST_0_i_350_1\ => \menu_rgb[8]_INST_0_i_1469_n_0\,
      \menu_rgb[8]_INST_0_i_350_2\ => \menu_rgb[8]_INST_0_i_1470_n_0\,
      \menu_rgb[8]_INST_0_i_350_3\ => \menu_rgb[8]_INST_0_i_1471_n_0\,
      \menu_rgb[8]_INST_0_i_350_4\ => \menu_rgb[8]_INST_0_i_1464_n_0\,
      \menu_rgb[8]_INST_0_i_350_5\ => \menu_rgb[8]_INST_0_i_1465_n_0\,
      \menu_rgb[8]_INST_0_i_350_6\ => \menu_rgb[8]_INST_0_i_1466_n_0\,
      \menu_rgb[8]_INST_0_i_350_7\ => \menu_rgb[8]_INST_0_i_1467_n_0\,
      \menu_rgb[8]_INST_0_i_351_0\ => \menu_rgb[8]_INST_0_i_1476_n_0\,
      \menu_rgb[8]_INST_0_i_351_1\ => \menu_rgb[8]_INST_0_i_1477_n_0\,
      \menu_rgb[8]_INST_0_i_351_2\ => \menu_rgb[8]_INST_0_i_1478_n_0\,
      \menu_rgb[8]_INST_0_i_351_3\ => \menu_rgb[8]_INST_0_i_1479_n_0\,
      \menu_rgb[8]_INST_0_i_351_4\ => \menu_rgb[8]_INST_0_i_1472_n_0\,
      \menu_rgb[8]_INST_0_i_351_5\ => \menu_rgb[8]_INST_0_i_1473_n_0\,
      \menu_rgb[8]_INST_0_i_351_6\ => \menu_rgb[8]_INST_0_i_1474_n_0\,
      \menu_rgb[8]_INST_0_i_351_7\ => \menu_rgb[8]_INST_0_i_1475_n_0\,
      \menu_rgb[8]_INST_0_i_352_0\ => \menu_rgb[8]_INST_0_i_1484_n_0\,
      \menu_rgb[8]_INST_0_i_352_1\ => \menu_rgb[8]_INST_0_i_1485_n_0\,
      \menu_rgb[8]_INST_0_i_352_2\ => \menu_rgb[8]_INST_0_i_1486_n_0\,
      \menu_rgb[8]_INST_0_i_352_3\ => \menu_rgb[8]_INST_0_i_1487_n_0\,
      \menu_rgb[8]_INST_0_i_352_4\ => \menu_rgb[8]_INST_0_i_1480_n_0\,
      \menu_rgb[8]_INST_0_i_352_5\ => \menu_rgb[8]_INST_0_i_1481_n_0\,
      \menu_rgb[8]_INST_0_i_352_6\ => \menu_rgb[8]_INST_0_i_1482_n_0\,
      \menu_rgb[8]_INST_0_i_352_7\ => \menu_rgb[8]_INST_0_i_1483_n_0\,
      pix_x(2 downto 0) => pix_x(3 downto 1),
      sel(3 downto 1) => sel_5(8 downto 6),
      sel(0) => sel_5(4)
    );
M11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_17
     port map (
      DI(0) => \menu_rgb[8]_INST_0_i_638_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_641_n_0\,
      \game_over__0\(0) => \game_over__0\(2),
      \menu_rgb[8]_INST_0_i_82_0\(0) => \menu_rgb[8]_INST_0_i_639_n_0\,
      \menu_rgb[8]_INST_0_i_82_1\(0) => \menu_rgb[8]_INST_0_i_635_n_0\,
      \menu_rgb[8]_INST_0_i_82_2\(0) => \menu_rgb[8]_INST_0_i_636_n_0\,
      pix_x(7 downto 0) => pix_x(7 downto 0),
      pix_y(9 downto 0) => pix_y(9 downto 0),
      rom_bit_font => rom_bit_font_13
    );
M33: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_18
     port map (
      \menu_rgb[8]_INST_0_i_140_0\ => g5_b6_n_0,
      \menu_rgb[8]_INST_0_i_37_0\ => \menu_rgb[8]_INST_0_i_404_n_0\,
      \menu_rgb[8]_INST_0_i_405_0\ => \g6_b2__1_n_0\,
      \menu_rgb[8]_INST_0_i_405_1\ => \^pix_y[6]_0\,
      \menu_rgb[8]_INST_0_i_405_2\ => g5_b2_n_0,
      \menu_rgb[8]_INST_0_i_405_3\ => \g6_b3__1_n_0\,
      \menu_rgb[8]_INST_0_i_405_4\ => g5_b3_n_0,
      \menu_rgb[8]_INST_0_i_406_0\ => \g6_b4__1_n_0\,
      \menu_rgb[8]_INST_0_i_406_1\ => g5_b4_n_0,
      \menu_rgb[8]_INST_0_i_406_2\ => \g6_b5__1_n_0\,
      \menu_rgb[8]_INST_0_i_406_3\ => g5_b5_n_0,
      \menu_rgb[8]_INST_0_i_407_0\ => \g6_b7__0_n_0\,
      \menu_rgb[8]_INST_0_i_407_1\ => g5_b7_n_0,
      \menu_rgb[8]_INST_0_i_9\ => \menu_rgb[8]_INST_0_i_141_n_0\,
      \menu_rgb[8]_INST_0_i_9_0\ => \menu_rgb[8]_INST_0_i_121_n_0\,
      \menu_rgb[8]_INST_0_i_9_1\ => \menu_rgb[8]_INST_0_i_142_n_0\,
      \menu_rgb[8]_INST_0_i_9_2\ => \menu_rgb[8]_INST_0_i_143_n_0\,
      \menu_rgb[8]_INST_0_i_9_3\ => \menu_rgb[8]_INST_0_i_144_n_0\,
      pix_x(2 downto 0) => pix_x(4 downto 2),
      \pix_x[4]\ => M33_n_0
    );
MSBno: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_19
     port map (
      CO(0) => \menu_rgb[8]_INST_0_i_100_n_3\,
      \HS_on__0\(0) => \HS_on__0\(9),
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\ => \menu_rgb[8]_INST_0_i_101_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\(0) => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_2\(0),
      \menu_rgb[8]_INST_0_i_103_0\ => \menu_rgb[8]_INST_0_i_805_n_0\,
      \menu_rgb[8]_INST_0_i_103_1\ => \menu_rgb[8]_INST_0_i_807_n_0\,
      \menu_rgb[8]_INST_0_i_317_0\ => \menu_rgb[8]_INST_0_i_1366_n_0\,
      \menu_rgb[8]_INST_0_i_317_1\ => \menu_rgb[8]_INST_0_i_1367_n_0\,
      \menu_rgb[8]_INST_0_i_317_2\ => \menu_rgb[8]_INST_0_i_1368_n_0\,
      \menu_rgb[8]_INST_0_i_317_3\ => \menu_rgb[8]_INST_0_i_1369_n_0\,
      \menu_rgb[8]_INST_0_i_317_4\ => \menu_rgb[8]_INST_0_i_1362_n_0\,
      \menu_rgb[8]_INST_0_i_317_5\ => \menu_rgb[8]_INST_0_i_1363_n_0\,
      \menu_rgb[8]_INST_0_i_317_6\ => \menu_rgb[8]_INST_0_i_1364_n_0\,
      \menu_rgb[8]_INST_0_i_317_7\ => \menu_rgb[8]_INST_0_i_1365_n_0\,
      \menu_rgb[8]_INST_0_i_318_0\ => \menu_rgb[8]_INST_0_i_1374_n_0\,
      \menu_rgb[8]_INST_0_i_318_1\ => \menu_rgb[8]_INST_0_i_1375_n_0\,
      \menu_rgb[8]_INST_0_i_318_2\ => \menu_rgb[8]_INST_0_i_1376_n_0\,
      \menu_rgb[8]_INST_0_i_318_3\ => \menu_rgb[8]_INST_0_i_1377_n_0\,
      \menu_rgb[8]_INST_0_i_318_4\ => \menu_rgb[8]_INST_0_i_1370_n_0\,
      \menu_rgb[8]_INST_0_i_318_5\ => \menu_rgb[8]_INST_0_i_1371_n_0\,
      \menu_rgb[8]_INST_0_i_318_6\ => \menu_rgb[8]_INST_0_i_1372_n_0\,
      \menu_rgb[8]_INST_0_i_318_7\ => \menu_rgb[8]_INST_0_i_1373_n_0\,
      \menu_rgb[8]_INST_0_i_319_0\ => \menu_rgb[8]_INST_0_i_1381_n_0\,
      \menu_rgb[8]_INST_0_i_319_1\ => \menu_rgb[8]_INST_0_i_1382_n_0\,
      \menu_rgb[8]_INST_0_i_319_2\ => \menu_rgb[8]_INST_0_i_1383_n_0\,
      \menu_rgb[8]_INST_0_i_319_3\ => \menu_rgb[8]_INST_0_i_1384_n_0\,
      \menu_rgb[8]_INST_0_i_319_4\ => \menu_rgb[8]_INST_0_i_1308_n_0\,
      \menu_rgb[8]_INST_0_i_319_5\ => \menu_rgb[8]_INST_0_i_1378_n_0\,
      \menu_rgb[8]_INST_0_i_319_6\ => \menu_rgb[8]_INST_0_i_1379_n_0\,
      \menu_rgb[8]_INST_0_i_319_7\ => \menu_rgb[8]_INST_0_i_1380_n_0\,
      \menu_rgb[8]_INST_0_i_320_0\ => \menu_rgb[8]_INST_0_i_1389_n_0\,
      \menu_rgb[8]_INST_0_i_320_1\ => \menu_rgb[8]_INST_0_i_1390_n_0\,
      \menu_rgb[8]_INST_0_i_320_2\ => \menu_rgb[8]_INST_0_i_1391_n_0\,
      \menu_rgb[8]_INST_0_i_320_3\ => \menu_rgb[8]_INST_0_i_1392_n_0\,
      \menu_rgb[8]_INST_0_i_320_4\ => \menu_rgb[8]_INST_0_i_1385_n_0\,
      \menu_rgb[8]_INST_0_i_320_5\ => \menu_rgb[8]_INST_0_i_1386_n_0\,
      \menu_rgb[8]_INST_0_i_320_6\ => \menu_rgb[8]_INST_0_i_1387_n_0\,
      \menu_rgb[8]_INST_0_i_320_7\ => \menu_rgb[8]_INST_0_i_1388_n_0\,
      \menu_rgb[8]_INST_0_i_322_0\ => \menu_rgb[8]_INST_0_i_1398_n_0\,
      \menu_rgb[8]_INST_0_i_322_1\ => \menu_rgb[8]_INST_0_i_1399_n_0\,
      \menu_rgb[8]_INST_0_i_322_2\ => \menu_rgb[8]_INST_0_i_1400_n_0\,
      \menu_rgb[8]_INST_0_i_322_3\ => \menu_rgb[8]_INST_0_i_1401_n_0\,
      \menu_rgb[8]_INST_0_i_322_4\ => \menu_rgb[8]_INST_0_i_1394_n_0\,
      \menu_rgb[8]_INST_0_i_322_5\ => \menu_rgb[8]_INST_0_i_1395_n_0\,
      \menu_rgb[8]_INST_0_i_322_6\ => \menu_rgb[8]_INST_0_i_1396_n_0\,
      \menu_rgb[8]_INST_0_i_322_7\ => \menu_rgb[8]_INST_0_i_1397_n_0\,
      \menu_rgb[8]_INST_0_i_323_0\ => \menu_rgb[8]_INST_0_i_1406_n_0\,
      \menu_rgb[8]_INST_0_i_323_1\ => \menu_rgb[8]_INST_0_i_1407_n_0\,
      \menu_rgb[8]_INST_0_i_323_2\ => \menu_rgb[8]_INST_0_i_1408_n_0\,
      \menu_rgb[8]_INST_0_i_323_3\ => \menu_rgb[8]_INST_0_i_1409_n_0\,
      \menu_rgb[8]_INST_0_i_323_4\ => \menu_rgb[8]_INST_0_i_1402_n_0\,
      \menu_rgb[8]_INST_0_i_323_5\ => \menu_rgb[8]_INST_0_i_1403_n_0\,
      \menu_rgb[8]_INST_0_i_323_6\ => \menu_rgb[8]_INST_0_i_1404_n_0\,
      \menu_rgb[8]_INST_0_i_323_7\ => \menu_rgb[8]_INST_0_i_1405_n_0\,
      \menu_rgb[8]_INST_0_i_324_0\ => \menu_rgb[8]_INST_0_i_1414_n_0\,
      \menu_rgb[8]_INST_0_i_324_1\ => \menu_rgb[8]_INST_0_i_1415_n_0\,
      \menu_rgb[8]_INST_0_i_324_2\ => \menu_rgb[8]_INST_0_i_1416_n_0\,
      \menu_rgb[8]_INST_0_i_324_3\ => \menu_rgb[8]_INST_0_i_1417_n_0\,
      \menu_rgb[8]_INST_0_i_324_4\ => \menu_rgb[8]_INST_0_i_1410_n_0\,
      \menu_rgb[8]_INST_0_i_324_5\ => \menu_rgb[8]_INST_0_i_1411_n_0\,
      \menu_rgb[8]_INST_0_i_324_6\ => \menu_rgb[8]_INST_0_i_1412_n_0\,
      \menu_rgb[8]_INST_0_i_324_7\ => \menu_rgb[8]_INST_0_i_1413_n_0\,
      pix_x(2 downto 0) => pix_x(3 downto 1),
      sel(3 downto 1) => sel_7(8 downto 6),
      sel(0) => sel_7(4)
    );
O11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_20
     port map (
      DI(0) => \menu_rgb[8]_INST_0_i_682_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_683_n_0\,
      \game_over__0\(0) => \game_over__0\(4),
      \menu_rgb[8]_INST_0_i_88_0\(0) => \menu_rgb[8]_INST_0_i_690_n_0\,
      \menu_rgb[8]_INST_0_i_88_1\(0) => \menu_rgb[8]_INST_0_i_691_n_0\,
      \menu_rgb[8]_INST_0_i_88_2\(0) => \menu_rgb[8]_INST_0_i_680_n_0\,
      pix_x(9 downto 0) => pix_x(9 downto 0),
      pix_y(7 downto 0) => pix_y(7 downto 0),
      rom_bit_font => rom_bit_font_11
    );
Op: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_21
     port map (
      diff_setting => diff_setting,
      diff_setting_0 => Op_n_0,
      menu_control(1 downto 0) => menu_control(1 downto 0),
      \menu_rgb[8]_INST_0_i_63\(1 downto 0) => diff_pro(1 downto 0),
      pix_x(9 downto 0) => pix_x(9 downto 0),
      pix_y(9 downto 0) => pix_y(9 downto 0),
      rom_bit_font_1 => rom_bit_font_1
    );
Pp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_22
     port map (
      pix_x(9 downto 0) => pix_x(9 downto 0),
      pix_y(9 downto 0) => pix_y(9 downto 0),
      \pix_y[9]\(0) => diff_pro(0),
      rom_bit_font => rom_bit_font
    );
Qqq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_23
     port map (
      DI(0) => \menu_rgb[8]_INST_0_i_151_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_152_n_0\,
      \menu_rgb[8]_INST_0_i_10_0\(0) => \menu_rgb[8]_INST_0_i_154_n_0\,
      \menu_rgb[8]_INST_0_i_10_1\(0) => \menu_rgb[8]_INST_0_i_146_n_0\,
      \menu_rgb[8]_INST_0_i_10_2\(0) => \menu_rgb[8]_INST_0_i_147_n_0\,
      \menu_rgb[8]_INST_0_i_10_3\(0) => \menu_rgb[8]_INST_0_i_156_n_0\,
      pix_x(8) => pix_x(9),
      pix_x(7 downto 0) => pix_x(7 downto 0),
      pix_x_4_sp_1 => Qqq_n_0,
      pix_y(8) => pix_y(9),
      pix_y(7 downto 0) => pix_y(7 downto 0),
      quit_on(0) => quit_on(1),
      rom_bit_font => rom_bit_font_8
    );
Rp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_24
     port map (
      pix_x(9 downto 0) => pix_x(9 downto 0),
      pix_y(9 downto 0) => pix_y(9 downto 0),
      \pix_y[9]\(0) => diff_pro(1),
      rom_bit_font_0 => rom_bit_font_0
    );
U22: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_25
     port map (
      \menu_rgb[8]_INST_0_i_129_0\ => pix_y_7_sn_1,
      \menu_rgb[8]_INST_0_i_34_0\ => \menu_rgb[8]_INST_0_i_381_n_0\,
      \menu_rgb[8]_INST_0_i_8\ => \menu_rgb[8]_INST_0_i_128_n_0\,
      \menu_rgb[8]_INST_0_i_8_0\ => pix_y_6_sn_1,
      \menu_rgb[8]_INST_0_i_8_1\ => \menu_rgb[8]_INST_0_i_130_n_0\,
      \menu_rgb[8]_INST_0_i_8_2\ => \menu_rgb[8]_INST_0_i_131_n_0\,
      pix_x(2 downto 0) => pix_x(5 downto 3),
      \pix_x[5]\ => U22_n_0,
      pix_y(4 downto 0) => pix_y(7 downto 3)
    );
Uqq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_26
     port map (
      DI(0) => \menu_rgb[8]_INST_0_i_447_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_448_n_0\,
      \menu_rgb[8]_INST_0_i_43_0\(0) => \menu_rgb[8]_INST_0_i_445_n_0\,
      \menu_rgb[8]_INST_0_i_43_1\(0) => \menu_rgb[8]_INST_0_i_443_n_0\,
      pix_x(8) => pix_x(9),
      pix_x(7 downto 0) => pix_x(7 downto 0),
      pix_y(9 downto 0) => pix_y(9 downto 0),
      quit_on(0) => quit_on(1),
      rom_bit_font => rom_bit_font_9
    );
Wp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_27
     port map (
      \menu_rgb[8]_INST_0_i_184\(0) => \menu_rgb[8]_INST_0_i_184_1\(0),
      \menu_rgb[8]_INST_0_i_505_0\ => \menu_rgb[8]_INST_0_i_505\,
      \menu_rgb[8]_INST_0_i_505_1\ => \menu_rgb[8]_INST_0_i_505_0\,
      pix_x(2 downto 0) => pix_x(3 downto 1),
      pix_x_1_sp_1 => Wp_n_0,
      pix_y(4 downto 0) => pix_y(5 downto 1)
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4CCC333"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g0_b1__0_n_0\
    );
\g0_b1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26D826D9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g0_b1__1_n_0\
    );
\g0_b1__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => pix_y(4),
      O => \g0_b1__1_i_1_n_0\
    );
g0_b2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(4),
      I2 => pix_y(5),
      O => g0_b2_n_0
    );
\g0_b2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6D"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => rom_addr_font0_0(3),
      O => \g0_b2__1_n_0\
    );
\g0_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C403C00"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g0_b3__0_n_0\
    );
\g0_b3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40054085"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g0_b3__1_n_0\
    );
\g0_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4C003C00"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g0_b4__0_n_0\
    );
\g0_b4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40054015"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g0_b4__1_n_0\
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48003C02"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g0_b5__0_n_0\
    );
\g0_b5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40054214"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g0_b5__1_n_0\
    );
\g0_b6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(4),
      I3 => pix_y(5),
      O => \g0_b6__0_n_0\
    );
\g0_b6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"446D"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => rom_addr_font0_0(3),
      I3 => \g0_b1__1_i_1_n_0\,
      O => \g0_b6__1_n_0\
    );
\g0_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444C322"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g0_b7__0_n_0\
    );
\g0_b7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"044026D9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g0_b7__1_n_0\
    );
\g2_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FD00E71"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      O => \g2_b1__0_n_0\
    );
\g2_b1__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(2),
      I4 => pix_y(3),
      O => \g2_b1__0_i_1_n_0\
    );
\g2_b1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55541114"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => \g2_b1__1_i_1_n_0\,
      O => \g2_b1__1_n_0\
    );
\g2_b1__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      I2 => pix_y(3),
      O => \g2_b1__1_i_1_n_0\
    );
\g2_b1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FD00E71"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g2_b1__3_n_0\
    );
\g2_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      O => \g2_b2__0_n_0\
    );
\g2_b2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => pix_y(2),
      I3 => \g2_b1__1_i_1_n_0\,
      O => \g2_b2__1_n_0\
    );
\g2_b2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g2_b2__3_n_0\
    );
\g2_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00310188"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      O => \g2_b3__0_n_0\
    );
\g2_b3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90011555"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => \g2_b1__1_i_1_n_0\,
      O => \g2_b3__1_n_0\
    );
\g2_b3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00310188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g2_b3__3_n_0\
    );
\g2_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00190188"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      O => \g2_b4__0_n_0\
    );
\g2_b4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"98005554"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => \g2_b1__1_i_1_n_0\,
      O => \g2_b4__1_n_0\
    );
\g2_b4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00190188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g2_b4__3_n_0\
    );
\g2_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00310188"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      O => \g2_b5__0_n_0\
    );
\g2_b5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00310188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g2_b5__2_n_0\
    );
\g2_b6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      O => \g2_b6__0_n_0\
    );
\g2_b6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g2_b6__2_n_0\
    );
\g2_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FD00E71"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      O => \g2_b7__0_n_0\
    );
\g2_b7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FD00E71"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g2_b7__2_n_0\
    );
\g3_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404CDB32"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g3_b1__0_n_0\
    );
\g3_b1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D2906F0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_7_sn_1,
      O => \g3_b1__11_n_0\
    );
\g3_b1__11_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(3),
      I2 => pix_y(4),
      O => \g3_b1__11_i_1_n_0\
    );
\g3_b1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D290E71"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g3_b1__12_n_0\
    );
\g3_b1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"070E853A"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g3_b1__2_n_0\
    );
\g3_b1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"644C26D8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g3_b1__5_n_0\
    );
\g3_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"644C2299244826D8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g3_b1__6_n_0\
    );
\g3_b1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D290E71"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      O => \g3_b1__7_n_0\
    );
\g3_b1__8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      O => \^pix_y[4]_2\
    );
\g3_b1__8_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(3),
      I2 => pix_y(2),
      I3 => pix_y(4),
      O => \^pix_y[5]_1\
    );
\g3_b1__8_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => pix_y(6),
      O => \^pix_y[4]_0\
    );
\g3_b2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(4),
      I3 => pix_y(5),
      O => \g3_b2__1_n_0\
    );
\g3_b2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09090FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      O => \g3_b2__10_n_0\
    );
\g3_b2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09090EF1"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_7_sn_1,
      O => \g3_b2__14_n_0\
    );
\g3_b2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09090FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g3_b2__15_n_0\
    );
\g3_b2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0606877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g3_b2__4_n_0\
    );
\g3_b2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"446D"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => rom_addr_font0_0(3),
      I3 => \g0_b1__1_i_1_n_0\,
      O => \g3_b2__8_n_0\
    );
\g3_b2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444426D9444466DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g3_b2__9_n_0\
    );
\g3_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C803C00"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g3_b3__0_n_0\
    );
\g3_b3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01D80909"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_7_sn_1,
      O => \g3_b3__11_n_0\
    );
\g3_b3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01D80188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g3_b3__12_n_0\
    );
\g3_b3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02740244"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g3_b3__2_n_0\
    );
\g3_b3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40954005"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g3_b3__5_n_0\
    );
\g3_b3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4095444440044005"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g3_b3__6_n_0\
    );
\g3_b3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01D80188"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      O => \g3_b3__7_n_0\
    );
g3_b4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2060"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(3),
      I2 => pix_y(4),
      I3 => pix_y(5),
      O => g3_b4_n_0
    );
\g3_b4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880108"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_7_sn_1,
      O => \g3_b4__10_n_0\
    );
\g3_b4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      O => \g3_b4__11_n_0\
    );
\g3_b4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000002440244"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => \g4_b4__3_n_0\,
      I5 => \^pix_y[6]_0\,
      O => \g3_b4__12_n_0\
    );
\g3_b4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4005"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      O => \g3_b4__4_n_0\
    );
\g3_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4005400440044005"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g3_b4__5_n_0\
    );
\g3_b4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0188"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      O => \g3_b4__6_n_0\
    );
g3_b5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(4),
      I2 => pix_y(5),
      O => g3_b5_n_0
    );
\g3_b5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0204877E877E877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      I5 => \^pix_y[6]_0\,
      O => \g3_b5__11_n_0\
    );
\g3_b5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6D"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => rom_addr_font0_0(3),
      O => \g3_b5__4_n_0\
    );
\g3_b5__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(4),
      O => rom_addr_font0_0(3)
    );
\g3_b5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6D6D446D"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => rom_addr_font0_0(3),
      I3 => \g0_b1__1_i_1_n_0\,
      I4 => \rom_addr_font0__0\(4),
      O => \g3_b5__5_n_0\
    );
\g3_b5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      O => \g3_b5__6_n_0\
    );
\g3_b5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      O => \g3_b5__8_n_0\
    );
\g3_b5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      O => \g3_b5__9_n_0\
    );
g3_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(4),
      I2 => pix_y(5),
      O => g3_b6_n_0
    );
\g3_b6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6D"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => rom_addr_font0_0(3),
      O => \g3_b6__3_n_0\
    );
\g3_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66DD66DD26D966DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g3_b6__4_n_0\
    );
\g3_b6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      O => \g3_b6__5_n_0\
    );
\g3_b6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      O => \g3_b6__7_n_0\
    );
\g3_b6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000877E877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => \g4_b6__1_n_0\,
      I5 => \^pix_y[6]_0\,
      O => \g3_b6__8_n_0\
    );
\g3_b7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002400"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g3_b7__1_n_0\
    );
\g3_b7__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000108"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      O => \g3_b7__10_n_0\
    );
\g3_b7__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000108"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_7_sn_1,
      O => \g3_b7__14_n_0\
    );
\g3_b7__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000108"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g3_b7__15_n_0\
    );
\g3_b7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000204"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g3_b7__4_n_0\
    );
\g3_b7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004004"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g3_b7__8_n_0\
    );
\g3_b7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400422994004"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g3_b7__9_n_0\
    );
\g4_b1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044400"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g4_b1__1_n_0\
    );
\g4_b1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000029"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g4_b1__10_n_0\
    );
\g4_b1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g4_b1__3_n_0\
    );
\g4_b1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000004C"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g4_b1__6_n_0\
    );
\g4_b1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000029"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      O => \g4_b1__7_n_0\
    );
\g4_b2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005C00"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g4_b2__1_n_0\
    );
\g4_b2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01080009"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g4_b2__10_n_0\
    );
\g4_b2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02040006"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g4_b2__3_n_0\
    );
\g4_b2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40040044"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g4_b2__6_n_0\
    );
\g4_b2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000900000009"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g3_b2__10_n_0\,
      O => \g4_b2__7_n_0\
    );
\g4_b2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01080FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_7_sn_1,
      O => \g4_b2__9_n_0\
    );
\g4_b3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC89D11"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g4_b3__1_n_0\
    );
\g4_b3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"877E0074"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g4_b3__3_n_0\
    );
\g4_b3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66DD0095"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g4_b3__6_n_0\
    );
\g4_b3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00D8000000D8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g3_b3__7_n_0\,
      O => \g4_b3__7_n_0\
    );
\g4_b3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF900D8"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g4_b3__9_n_0\
    );
\g4_b4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C88BD11"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g4_b4__1_n_0\
    );
\g4_b4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"877E0244"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g4_b4__3_n_0\
    );
\g4_b4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66DD4005"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g4_b4__6_n_0\
    );
\g4_b4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF018800000188"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g3_b4__6_n_0\,
      O => \g4_b4__7_n_0\
    );
\g4_b4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF90188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g4_b4__9_n_0\
    );
\g4_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44447E22"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g4_b5__0_n_0\
    );
\g4_b5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"400466DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g4_b5__2_n_0\
    );
\g4_b5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FF900000FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g3_b5__6_n_0\,
      O => \g4_b5__3_n_0\
    );
\g4_b5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01080FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g4_b5__5_n_0\
    );
\g4_b6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4462"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(4),
      I3 => pix_y(5),
      O => \g4_b6__0_n_0\
    );
\g4_b6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g4_b6__1_n_0\
    );
\g4_b6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006D"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => rom_addr_font0_0(3),
      I3 => \g0_b1__1_i_1_n_0\,
      O => \g4_b6__3_n_0\
    );
\g4_b6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FF900000FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g3_b6__5_n_0\,
      O => \g4_b6__4_n_0\
    );
\g4_b6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g4_b6__6_n_0\
    );
\g4_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002400"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g4_b7__0_n_0\
    );
\g4_b7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000204"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g4_b7__1_n_0\
    );
\g4_b7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004004"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g4_b7__3_n_0\
    );
\g4_b7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010800000108"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g3_b7__10_n_0\,
      O => \g4_b7__4_n_0\
    );
\g4_b7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000108"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      O => \g4_b7__6_n_0\
    );
g5_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"877E0000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => g5_b0_n_0
    );
g5_b0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => pix_y(4),
      O => rom_addr_font0(3)
    );
g5_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"877E0004"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => g5_b1_n_0
    );
g5_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001A857E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => g5_b2_n_0
    );
g5_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0058877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => g5_b3_n_0
    );
g5_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00580204"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => g5_b4_n_0
    );
g5_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001A0200"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => g5_b5_n_0
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"877E877E877E8700"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      I5 => \^pix_y[6]_0\,
      O => g5_b6_n_0
    );
g5_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"877E8500"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => g5_b7_n_0
    );
\g6_b1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"957A877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g6_b1__2_n_0\
    );
\g6_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6D900C826D966DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g6_b1__4_n_0\
    );
\g6_b1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4EF10061"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_7_sn_1,
      O => \g6_b1__8_n_0\
    );
\g6_b2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F7E877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g6_b2__1_n_0\
    );
\g6_b2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEDD00CD66DD66DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g6_b2__2_n_0\
    );
\g6_b2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FF900E9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_7_sn_1,
      O => \g6_b2__6_n_0\
    );
\g6_b3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E040070"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g6_b3__1_n_0\
    );
\g6_b3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC04000540040091"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g6_b3__2_n_0\
    );
\g6_b3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69080088"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_7_sn_1,
      O => \g6_b3__6_n_0\
    );
\g6_b4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07040058"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g6_b4__1_n_0\
    );
\g6_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6404400540040089"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g6_b4__2_n_0\
    );
\g6_b4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D080188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_7_sn_1,
      O => \g6_b4__6_n_0\
    );
\g6_b5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0204001A"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g6_b5__1_n_0\
    );
\g6_b5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400466DD400400C8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g6_b5__2_n_0\
    );
g6_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6D"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => rom_addr_font0_0(3),
      O => g6_b6_n_0
    );
\g6_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"857A877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      O => \g6_b7__0_n_0\
    );
\g6_b7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26D9400426D966DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g6_b7__1_n_0\
    );
\g6_b7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF10108"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_7_sn_1,
      O => \g6_b7__4_n_0\
    );
\g7_b0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      I5 => \^pix_y[6]_0\,
      O => \g7_b0__1_n_0\
    );
\g7_b0__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002900000000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      I5 => pix_y_7_sn_1,
      O => \g7_b0__11_n_0\
    );
\g7_b0__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \^pix_y[5]_2\(0),
      I4 => \^pix_y[6]_3\,
      O => \g7_b0__2_n_0\
    );
\g7_b0__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004C00000000"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g7_b0__3_n_0\
    );
\g7_b0__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000029"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b0__4_n_0\
    );
\g7_b0__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002900000000"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g7_b7__11_i_3_n_0\,
      O => \g7_b0__5_n_0\
    );
\g7_b0__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000029"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[4]_2\,
      I3 => \^pix_y[5]_1\,
      I4 => \^pix_y[4]_0\,
      O => \g7_b0__7_n_0\
    );
\g7_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88CCEB33"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g7_b1__0_n_0\
    );
\g7_b1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AB555"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g7_b1__1_n_0\
    );
\g7_b1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26DD0044264866C8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g7_b1__10_n_0\
    );
\g7_b1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E210F61"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b1__11_n_0\
    );
\g7_b1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF90009"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b1__12_n_0\
    );
\g7_b1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF900090E210F61"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g7_b7__11_i_3_n_0\,
      O => \g7_b1__13_n_0\
    );
\g7_b1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF90009"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[4]_2\,
      I3 => \^pix_y[5]_1\,
      I4 => \^pix_y[4]_0\,
      O => \g7_b1__15_n_0\
    );
\g7_b1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF900090E210F61"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      I5 => pix_y_7_sn_1,
      O => \g7_b1__20_n_0\
    );
\g7_b1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"850A871A"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => \^pix_y[6]_0\,
      O => \g7_b1__5_n_0\
    );
\g7_b1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"857E0006850A871A"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      I5 => \^pix_y[6]_0\,
      O => \g7_b1__6_n_0\
    );
\g7_b1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4ABD0028"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \^pix_y[5]_2\(0),
      I4 => \^pix_y[6]_3\,
      O => \g7_b1__7_n_0\
    );
\g7_b1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26DD66C8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g7_b1__8_n_0\
    );
\g7_b1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"264866C8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \rom_addr_font0__0\(4),
      O => \g7_b1__9_n_0\
    );
g7_b2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(4),
      I2 => pix_y(5),
      O => g7_b2_n_0
    );
\g7_b2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A88AFF55"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g7_b2__1_n_0\
    );
\g7_b2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"665C66DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \rom_addr_font0__0\(4),
      O => \g7_b2__10_n_0\
    );
\g7_b2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66DD4004665C66DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g7_b2__11_n_0\
    );
\g7_b2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F390FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b2__12_n_0\
    );
\g7_b2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF90108"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b2__13_n_0\
    );
\g7_b2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF901080F390FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g7_b7__11_i_3_n_0\,
      O => \g7_b2__14_n_0\
    );
\g7_b2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF90108"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[4]_2\,
      I3 => \^pix_y[5]_1\,
      I4 => \^pix_y[4]_0\,
      O => \g7_b2__16_n_0\
    );
\g7_b2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF901080F390FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      I5 => pix_y_7_sn_1,
      O => \g7_b2__21_n_0\
    );
\g7_b2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"872E877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => \^pix_y[6]_0\,
      O => \g7_b2__5_n_0\
    );
\g7_b2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"877E0204872E877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      I5 => \^pix_y[6]_0\,
      O => \g7_b2__6_n_0\
    );
\g7_b2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6ABD2008"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \^pix_y[5]_2\(0),
      I4 => \^pix_y[6]_3\,
      O => \g7_b2__8_n_0\
    );
\g7_b2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6D"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => rom_addr_font0_0(3),
      O => \g7_b2__9_n_0\
    );
\g7_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44001400"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g7_b3__0_n_0\
    );
\g7_b3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA004A00"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g7_b3__1_n_0\
    );
\g7_b3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400066DD40150015"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g7_b3__10_n_0\
    );
\g7_b3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01980098"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b3__11_n_0\
    );
\g7_b3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b3__12_n_0\
    );
\g7_b3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000FF901980098"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g7_b7__11_i_3_n_0\,
      O => \g7_b3__13_n_0\
    );
\g7_b3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[4]_2\,
      I3 => \^pix_y[5]_1\,
      I4 => \^pix_y[4]_0\,
      O => \g7_b3__15_n_0\
    );
\g7_b3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000FF901980098"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      I5 => pix_y_7_sn_1,
      O => \g7_b3__20_n_0\
    );
\g7_b3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02640064"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => \^pix_y[6]_0\,
      O => \g7_b3__5_n_0\
    );
\g7_b3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200877E02640064"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      I5 => \^pix_y[6]_0\,
      O => \g7_b3__6_n_0\
    );
\g7_b3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20006ABD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \^pix_y[5]_2\(0),
      I4 => \^pix_y[6]_3\,
      O => \g7_b3__7_n_0\
    );
\g7_b3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000015"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g7_b3__8_n_0\
    );
\g7_b3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40150015"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \rom_addr_font0__0\(4),
      O => \g7_b3__9_n_0\
    );
\g7_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04001400"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g7_b4__0_n_0\
    );
\g7_b4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A004A00"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g7_b4__1_n_0\
    );
\g7_b4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000FF901880088"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g7_b7__11_i_3_n_0\,
      O => \g7_b4__10_n_0\
    );
\g7_b4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000FF901880088"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      I5 => pix_y_7_sn_1,
      O => \g7_b4__15_n_0\
    );
\g7_b4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02440044"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => \^pix_y[6]_0\,
      O => \g7_b4__4_n_0\
    );
\g7_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200877E02440044"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      I5 => \^pix_y[6]_0\,
      O => \g7_b4__5_n_0\
    );
\g7_b4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000005"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g7_b4__6_n_0\
    );
\g7_b4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40050005"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \rom_addr_font0__0\(4),
      O => \g7_b4__7_n_0\
    );
\g7_b4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400066DD40050005"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g7_b4__8_n_0\
    );
\g7_b4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880088"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b4__9_n_0\
    );
\g7_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44447622"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g7_b5__0_n_0\
    );
\g7_b5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AA8DB11"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g7_b5__1_n_0\
    );
\g7_b5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40004004408566DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g7_b5__10_n_0\
    );
\g7_b5__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01C80FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b5__11_n_0\
    );
\g7_b5__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000108"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b5__12_n_0\
    );
\g7_b5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010801C80FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g7_b7__11_i_3_n_0\,
      O => \g7_b5__13_n_0\
    );
\g7_b5__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000108"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[4]_2\,
      I3 => \^pix_y[5]_1\,
      I4 => \^pix_y[4]_0\,
      O => \g7_b5__15_n_0\
    );
\g7_b5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010801C80FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      I5 => pix_y_7_sn_1,
      O => \g7_b5__20_n_0\
    );
\g7_b5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0254877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => \^pix_y[6]_0\,
      O => \g7_b5__5_n_0\
    );
\g7_b5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020002040254877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      I5 => \^pix_y[6]_0\,
      O => \g7_b5__6_n_0\
    );
\g7_b5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002008"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \^pix_y[5]_2\(0),
      I4 => \^pix_y[6]_3\,
      O => \g7_b5__7_n_0\
    );
\g7_b5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"400066DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g7_b5__8_n_0\
    );
\g7_b5__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"408566DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \rom_addr_font0__0\(4),
      O => \g7_b5__9_n_0\
    );
g7_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(4),
      I2 => pix_y(5),
      O => g7_b6_n_0
    );
\g7_b6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88AAFF51"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g7_b6__1_n_0\
    );
\g7_b6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66DD004464CC66DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g7_b6__10_n_0\
    );
\g7_b6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D690FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b6__11_n_0\
    );
\g7_b6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF900090D690FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g7_b7__11_i_3_n_0\,
      O => \g7_b6__12_n_0\
    );
\g7_b6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF90009"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b6__14_n_0\
    );
\g7_b6__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF90009"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[4]_2\,
      I3 => \^pix_y[5]_1\,
      I4 => \^pix_y[4]_0\,
      O => \g7_b6__15_n_0\
    );
\g7_b6__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF900090D690FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      I5 => pix_y_7_sn_1,
      O => \g7_b6__19_n_0\
    );
\g7_b6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"071E877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => \^pix_y[6]_0\,
      O => \g7_b6__5_n_0\
    );
\g7_b6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"877E0006071E877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      I5 => \^pix_y[6]_0\,
      O => \g7_b6__6_n_0\
    );
\g7_b6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6ABD0028"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \^pix_y[5]_2\(0),
      I4 => \^pix_y[6]_3\,
      O => \g7_b6__7_n_0\
    );
\g7_b6__7_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555556A"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(3),
      I2 => pix_y(2),
      I3 => pix_y(5),
      I4 => pix_y(4),
      O => \^pix_y[6]_3\
    );
\g7_b6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6D"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => rom_addr_font0_0(3),
      O => \g7_b6__8_n_0\
    );
\g7_b6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"64CC66DD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \rom_addr_font0__0\(4),
      O => \g7_b6__9_n_0\
    );
\g7_b7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888AD11"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g7_b7__0_n_0\
    );
\g7_b7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00023C40"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \g7_b7__1_n_0\
    );
\g7_b7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26DD004C24484004"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      I5 => \rom_addr_font0__0\(4),
      O => \g7_b7__10_n_0\
    );
\g7_b7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C210108"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b7__11_n_0\
    );
\g7_b7__11_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => pix_y(2),
      O => \g7_b7__11_i_1_n_0\
    );
\g7_b7__11_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(3),
      O => \g7_b7__11_i_2_n_0\
    );
\g7_b7__11_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(5),
      I3 => pix_y(4),
      I4 => pix_y(6),
      O => \g7_b7__11_i_3_n_0\
    );
\g7_b7__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF90029"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g7_b7__11_i_3_n_0\,
      O => \g7_b7__12_n_0\
    );
\g7_b7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF900290C210108"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \g7_b7__11_i_1_n_0\,
      I3 => \g7_b7__11_i_2_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g7_b7__11_i_3_n_0\,
      O => \g7_b7__13_n_0\
    );
\g7_b7__14_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(3),
      I2 => pix_y(2),
      I3 => pix_y(5),
      I4 => pix_y(4),
      O => \^pix_y[6]_1\
    );
\g7_b7__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF90029"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => \^pix_y[4]_2\,
      I3 => \^pix_y[5]_1\,
      I4 => \^pix_y[4]_0\,
      O => \g7_b7__15_n_0\
    );
\g7_b7__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF900290C210108"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g3_b1__11_i_1_n_0\,
      I3 => \^pix_y[6]_4\,
      I4 => pix_y_6_sn_1,
      I5 => pix_y_7_sn_1,
      O => \g7_b7__20_n_0\
    );
\g7_b7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"050A0204"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => \^pix_y[6]_0\,
      O => \g7_b7__5_n_0\
    );
\g7_b7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"857E000E050A0204"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => rom_addr_font0(3),
      I4 => pix_y_2_sn_1,
      I5 => \^pix_y[6]_0\,
      O => \g7_b7__6_n_0\
    );
\g7_b7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4ABD00A8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \^pix_y[5]_2\(0),
      I4 => \^pix_y[6]_3\,
      O => \g7_b7__7_n_0\
    );
\g7_b7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26DD4004"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \g0_b1__1_i_1_n_0\,
      O => \g7_b7__8_n_0\
    );
\g7_b7__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24484004"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \rom_addr_font0__0\(4),
      O => \g7_b7__9_n_0\
    );
\g7_b7__9_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A857"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => pix_y(2),
      I3 => pix_y(5),
      O => \rom_addr_font0__0\(4)
    );
g8_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA45"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => g8_b0_n_0
    );
g8_b1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE5"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      I2 => pix_y(4),
      I3 => pix_y(5),
      O => g8_b1_n_0
    );
g8_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004550"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => g8_b2_n_0
    );
g8_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20001144"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => g8_b3_n_0
    );
menu_rgb1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4000"
    )
        port map (
      I0 => scoreMD_n_1,
      I1 => \^pix_x[9]\(0),
      I2 => \^pix_y[8]_1\(0),
      I3 => menu_rgb1_i_4_n_3,
      I4 => player_score(0),
      I5 => player_score(2),
      O => menu_rgb1_n_0
    );
menu_rgb1_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => menu_rgb1_i_40_n_0,
      CO(3 downto 1) => NLW_menu_rgb1_i_10_CO_UNCONNECTED(3 downto 1),
      CO(0) => menu_rgb1_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_menu_rgb1_i_10_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => menu_rgb1_i_41_n_0
    );
menu_rgb1_i_107: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(2),
      O => menu_rgb1_i_107_n_0
    );
menu_rgb1_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => menu_rgb1_i_11_n_0,
      CO(2) => menu_rgb1_i_11_n_1,
      CO(1) => menu_rgb1_i_11_n_2,
      CO(0) => menu_rgb1_i_11_n_3,
      CYINIT => '1',
      DI(3) => menu_rgb1_i_42_n_0,
      DI(2) => menu_rgb1_i_43_n_0,
      DI(1) => menu_rgb1_i_44_n_0,
      DI(0) => menu_rgb1_i_45_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => menu_rgb1_i_46_n_0,
      S(2) => menu_rgb1_i_47_n_0,
      S(1) => menu_rgb1_i_48_n_0,
      S(0) => menu_rgb1_i_49_n_0
    );
menu_rgb1_i_110: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2204"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => pix_y(2),
      O => menu_rgb1_i_110_n_0
    );
menu_rgb1_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(9),
      O => menu_rgb1_i_12_n_0
    );
menu_rgb1_i_120: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => menu_rgb1_i_120_n_0
    );
menu_rgb1_i_121: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => menu_rgb1_i_121_n_0
    );
menu_rgb1_i_122: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => menu_rgb1_i_122_n_0
    );
menu_rgb1_i_123: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => menu_rgb1_i_123_n_0
    );
menu_rgb1_i_124: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => menu_rgb1_i_124_n_0
    );
menu_rgb1_i_125: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => menu_rgb1_i_125_n_0
    );
menu_rgb1_i_126: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => menu_rgb1_i_126_n_0
    );
menu_rgb1_i_127: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => menu_rgb1_i_127_n_0
    );
menu_rgb1_i_128: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => menu_rgb1_i_128_n_0
    );
menu_rgb1_i_129: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => menu_rgb1_i_129_n_0
    );
menu_rgb1_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => menu_rgb1_i_13_n_0
    );
menu_rgb1_i_130: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => menu_rgb1_i_130_n_0
    );
menu_rgb1_i_131: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => menu_rgb1_i_131_n_0
    );
menu_rgb1_i_132: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => menu_rgb1_i_132_n_0
    );
menu_rgb1_i_133: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => menu_rgb1_i_133_n_0
    );
menu_rgb1_i_134: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => menu_rgb1_i_134_n_0,
      CO(2) => menu_rgb1_i_134_n_1,
      CO(1) => menu_rgb1_i_134_n_2,
      CO(0) => menu_rgb1_i_134_n_3,
      CYINIT => '1',
      DI(3) => menu_rgb1_i_255_n_0,
      DI(2) => menu_rgb1_i_256_n_0,
      DI(1) => menu_rgb1_i_257_n_0,
      DI(0) => menu_rgb1_i_258_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_134_O_UNCONNECTED(3 downto 0),
      S(3) => menu_rgb1_i_259_n_0,
      S(2) => menu_rgb1_i_260_n_0,
      S(1) => menu_rgb1_i_261_n_0,
      S(0) => menu_rgb1_i_262_n_0
    );
menu_rgb1_i_135: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => menu_rgb1_i_135_n_0
    );
menu_rgb1_i_136: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => menu_rgb1_i_136_n_0
    );
menu_rgb1_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => menu_rgb1_i_14_n_0,
      CO(2) => menu_rgb1_i_14_n_1,
      CO(1) => menu_rgb1_i_14_n_2,
      CO(0) => menu_rgb1_i_14_n_3,
      CYINIT => '1',
      DI(3) => menu_rgb1_i_50_n_0,
      DI(2) => menu_rgb1_i_51_n_0,
      DI(1) => menu_rgb1_i_52_n_0,
      DI(0) => menu_rgb1_i_53_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_14_O_UNCONNECTED(3 downto 0),
      S(3) => menu_rgb1_i_54_n_0,
      S(2) => menu_rgb1_i_55_n_0,
      S(1) => menu_rgb1_i_56_n_0,
      S(0) => menu_rgb1_i_57_n_0
    );
menu_rgb1_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD7FFFF22280000"
    )
        port map (
      I0 => score(0),
      I1 => pix_y(5),
      I2 => pix_y(4),
      I3 => pix_y(3),
      I4 => score(1),
      I5 => score(2),
      O => sel_4(6)
    );
menu_rgb1_i_149: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => score(3),
      I1 => score(1),
      I2 => rom_addr_font0_2(4),
      I3 => score(0),
      I4 => score(2),
      O => sel_4(8)
    );
menu_rgb1_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => menu_rgb1_i_15_n_0
    );
menu_rgb1_i_150: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20240000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(2),
      I3 => pix_y(1),
      I4 => sel_4(5),
      O => menu_rgb1_i_150_n_0
    );
menu_rgb1_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => score(1),
      I1 => rom_addr_font0_2(4),
      I2 => score(0),
      I3 => score(2),
      I4 => score(3),
      O => sel_4(7)
    );
menu_rgb1_i_152: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(2),
      I3 => sel_4(5),
      O => menu_rgb1_i_152_n_0
    );
menu_rgb1_i_153: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      I2 => pix_y(3),
      I3 => score(0),
      O => sel_4(4)
    );
menu_rgb1_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => menu_rgb1_i_16_n_0
    );
menu_rgb1_i_160: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => menu_rgb1_i_160_n_0
    );
menu_rgb1_i_161: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => menu_rgb1_i_161_n_0
    );
menu_rgb1_i_162: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => menu_rgb1_i_162_n_0
    );
menu_rgb1_i_163: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => menu_rgb1_i_163_n_0
    );
menu_rgb1_i_164: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => menu_rgb1_i_164_n_0
    );
menu_rgb1_i_165: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => menu_rgb1_i_165_n_0
    );
menu_rgb1_i_166: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => menu_rgb1_i_166_n_0
    );
menu_rgb1_i_167: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => menu_rgb1_i_167_n_0
    );
menu_rgb1_i_168: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => menu_rgb1_i_168_n_0
    );
menu_rgb1_i_169: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => menu_rgb1_i_169_n_0
    );
menu_rgb1_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => menu_rgb1_i_17_n_0,
      CO(2) => menu_rgb1_i_17_n_1,
      CO(1) => menu_rgb1_i_17_n_2,
      CO(0) => menu_rgb1_i_17_n_3,
      CYINIT => '1',
      DI(3) => pix_x(7),
      DI(2) => pix_x(5),
      DI(1) => menu_rgb1_i_58_n_0,
      DI(0) => menu_rgb1_i_59_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_17_O_UNCONNECTED(3 downto 0),
      S(3) => menu_rgb1_i_60_n_0,
      S(2) => menu_rgb1_i_61_n_0,
      S(1) => menu_rgb1_i_62_n_0,
      S(0) => menu_rgb1_i_63_n_0
    );
menu_rgb1_i_170: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => menu_rgb1_i_170_n_0
    );
menu_rgb1_i_171: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => menu_rgb1_i_171_n_0
    );
menu_rgb1_i_172: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => menu_rgb1_i_172_n_0
    );
menu_rgb1_i_173: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => menu_rgb1_i_173_n_0
    );
menu_rgb1_i_174: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => menu_rgb1_i_174_n_0,
      CO(2) => menu_rgb1_i_174_n_1,
      CO(1) => menu_rgb1_i_174_n_2,
      CO(0) => menu_rgb1_i_174_n_3,
      CYINIT => '1',
      DI(3) => menu_rgb1_i_327_n_0,
      DI(2) => menu_rgb1_i_328_n_0,
      DI(1) => menu_rgb1_i_329_n_0,
      DI(0) => menu_rgb1_i_330_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_174_O_UNCONNECTED(3 downto 0),
      S(3) => menu_rgb1_i_331_n_0,
      S(2) => menu_rgb1_i_332_n_0,
      S(1) => menu_rgb1_i_333_n_0,
      S(0) => menu_rgb1_i_334_n_0
    );
menu_rgb1_i_175: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => menu_rgb1_i_175_n_0
    );
menu_rgb1_i_176: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => menu_rgb1_i_176_n_0
    );
menu_rgb1_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => menu_rgb1_i_18_n_0
    );
menu_rgb1_i_180: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD7FFFF22280000"
    )
        port map (
      I0 => score(8),
      I1 => pix_y(5),
      I2 => pix_y(4),
      I3 => pix_y(3),
      I4 => score(9),
      I5 => score(10),
      O => sel_3(6)
    );
menu_rgb1_i_189: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => score(11),
      I1 => score(9),
      I2 => rom_addr_font0_2(4),
      I3 => score(8),
      I4 => score(10),
      O => sel_3(8)
    );
menu_rgb1_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => menu_rgb1_i_19_n_0
    );
menu_rgb1_i_190: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20240000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(2),
      I3 => pix_y(1),
      I4 => sel_3(5),
      O => menu_rgb1_i_190_n_0
    );
menu_rgb1_i_191: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => score(9),
      I1 => rom_addr_font0_2(4),
      I2 => score(8),
      I3 => score(10),
      I4 => score(11),
      O => sel_3(7)
    );
menu_rgb1_i_192: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(2),
      I3 => sel_3(5),
      O => menu_rgb1_i_192_n_0
    );
menu_rgb1_i_193: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A956"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      I2 => pix_y(3),
      I3 => score(8),
      O => sel_3(4)
    );
menu_rgb1_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => menu_rgb1_i_11_n_0,
      CO(3 downto 1) => NLW_menu_rgb1_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => \^pix_x[9]\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => menu_rgb1_i_12_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => menu_rgb1_i_13_n_0
    );
menu_rgb1_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => menu_rgb1_i_64_n_0,
      CO(3 downto 1) => NLW_menu_rgb1_i_20_CO_UNCONNECTED(3 downto 1),
      CO(0) => menu_rgb1_i_20_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => menu_rgb1_i_65_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_20_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => menu_rgb1_i_66_n_0
    );
menu_rgb1_i_200: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => menu_rgb1_i_200_n_0
    );
menu_rgb1_i_201: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => menu_rgb1_i_201_n_0
    );
menu_rgb1_i_202: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => menu_rgb1_i_202_n_0
    );
menu_rgb1_i_203: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => menu_rgb1_i_203_n_0
    );
menu_rgb1_i_204: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => menu_rgb1_i_204_n_0
    );
menu_rgb1_i_205: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => menu_rgb1_i_205_n_0
    );
menu_rgb1_i_206: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => menu_rgb1_i_206_n_0
    );
menu_rgb1_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808004A6240004"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_207_n_0
    );
menu_rgb1_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C8E426C000C000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_208_n_0
    );
menu_rgb1_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C882C660C000800"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_209_n_0
    );
menu_rgb1_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => menu_rgb1_i_67_n_3,
      I1 => menu_rgb1_i_5(0),
      O => menu_rgb1_i_21_n_0
    );
menu_rgb1_i_210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ECC6E660C000C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(5),
      I3 => sel_16(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_210_n_0
    );
menu_rgb1_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E800C000E660C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_211_n_0
    );
menu_rgb1_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0488442240004000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(5),
      I3 => sel_16(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_212_n_0
    );
menu_rgb1_i_213: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888622600000000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_213_n_0
    );
menu_rgb1_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C88EA66080008004"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_214_n_0
    );
menu_rgb1_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E822E200C040C04"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_215_n_0
    );
menu_rgb1_i_216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8024AEAE00000C0C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => pix_y(1),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_216_n_0
    );
menu_rgb1_i_217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64880C660C004C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_217_n_0
    );
menu_rgb1_i_218: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ACC602200000488"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(5),
      I3 => sel_16(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_218_n_0
    );
menu_rgb1_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88028E6E00004C0C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => pix_y(1),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_219_n_0
    );
menu_rgb1_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE84CC00EE04CC0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_220_n_0
    );
menu_rgb1_i_221: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEC0CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(5),
      I3 => sel_16(4),
      I4 => pix_y(2),
      O => menu_rgb1_i_221_n_0
    );
menu_rgb1_i_222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A84A66080048004"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_222_n_0
    );
menu_rgb1_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006CEEEE00CCCCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_16(5),
      I4 => sel_16(4),
      I5 => pix_y(2),
      O => menu_rgb1_i_223_n_0
    );
menu_rgb1_i_224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC44A6EECCCC44CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_16(4),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_224_n_0
    );
menu_rgb1_i_225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80EE008804CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_16(4),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_225_n_0
    );
menu_rgb1_i_226: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE22AAEECC00C4CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_16(4),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_226_n_0
    );
menu_rgb1_i_227: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EECCE8C8"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => pix_y(2),
      I4 => sel_16(5),
      O => menu_rgb1_i_227_n_0
    );
menu_rgb1_i_228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6ECEEEECCCCCCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(5),
      I3 => pix_y(1),
      I4 => sel_16(4),
      I5 => pix_y(2),
      O => menu_rgb1_i_228_n_0
    );
menu_rgb1_i_229: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EA42CE40C440C40"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_229_n_0
    );
menu_rgb1_i_230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68C26ECEC0C0CCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => pix_y(1),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_230_n_0
    );
menu_rgb1_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E480E420CC00CC0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_231_n_0
    );
menu_rgb1_i_232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C426C408C44C884C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_232_n_0
    );
menu_rgb1_i_233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A06080C880C000C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_233_n_0
    );
menu_rgb1_i_234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6228E282C080C440"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_234_n_0
    );
menu_rgb1_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E880C008E228C008"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_235_n_0
    );
menu_rgb1_i_236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048804220C000C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(5),
      I3 => sel_16(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_236_n_0
    );
menu_rgb1_i_237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"242C24E40C0C4040"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => pix_y(1),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_237_n_0
    );
menu_rgb1_i_238: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8084A62410041000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_238_n_0
    );
menu_rgb1_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C4E426C004C000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_239_n_0
    );
menu_rgb1_i_24: unisim.vcomponents.CARRY4
     port map (
      CI => menu_rgb1_i_77_n_0,
      CO(3 downto 1) => NLW_menu_rgb1_i_24_CO_UNCONNECTED(3 downto 1),
      CO(0) => menu_rgb1_i_24_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_menu_rgb1_i_24_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => menu_rgb1_i_78_n_0
    );
menu_rgb1_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64880CE60C004C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_240_n_0
    );
menu_rgb1_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E886E660C440C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(5),
      I3 => sel_16(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_241_n_0
    );
menu_rgb1_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EC40E660C000C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_242_n_0
    );
menu_rgb1_i_243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08404E4E40404C8C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => pix_y(1),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_243_n_0
    );
menu_rgb1_i_244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA886A2640000000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_244_n_0
    );
menu_rgb1_i_245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48668E6E00000C0C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => pix_y(1),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_245_n_0
    );
menu_rgb1_i_246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E6EEEED4D4CCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => pix_y(1),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_246_n_0
    );
menu_rgb1_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82EE6A2200CC8800"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_16(4),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_247_n_0
    );
menu_rgb1_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC446EEECCCCCCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_16(4),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_248_n_0
    );
menu_rgb1_i_249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAA80EECC4400CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_16(4),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_249_n_0
    );
menu_rgb1_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => menu_rgb1_i_79_n_0,
      CO(3 downto 1) => NLW_menu_rgb1_i_25_CO_UNCONNECTED(3 downto 1),
      CO(0) => menu_rgb1_i_25_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => menu_rgb1_i_80_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_25_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => menu_rgb1_i_81_n_0
    );
menu_rgb1_i_250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E2EEAEC0C08CCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => pix_y(1),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_250_n_0
    );
menu_rgb1_i_251: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A608AE40CC40CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => sel_16(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_251_n_0
    );
menu_rgb1_i_252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6ACAEAE0C0C0C0C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_16(4),
      I3 => pix_y(1),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_252_n_0
    );
menu_rgb1_i_253: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26CCCEEE448888CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_16(4),
      I4 => sel_16(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_253_n_0
    );
menu_rgb1_i_254: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(5),
      O => rom_addr_font0_2(4)
    );
menu_rgb1_i_255: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => menu_rgb1_i_255_n_0
    );
menu_rgb1_i_256: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => menu_rgb1_i_256_n_0
    );
menu_rgb1_i_257: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => menu_rgb1_i_257_n_0
    );
menu_rgb1_i_258: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => menu_rgb1_i_258_n_0
    );
menu_rgb1_i_259: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => menu_rgb1_i_259_n_0
    );
menu_rgb1_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => menu_rgb1_i_82_n_3,
      I1 => menu_rgb1_i_6(0),
      O => menu_rgb1_i_26_n_0
    );
menu_rgb1_i_260: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      O => menu_rgb1_i_260_n_0
    );
menu_rgb1_i_261: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => menu_rgb1_i_261_n_0
    );
menu_rgb1_i_262: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => menu_rgb1_i_262_n_0
    );
menu_rgb1_i_271: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808004A6240004"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_271_n_0
    );
menu_rgb1_i_272: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C8E426C000C000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_272_n_0
    );
menu_rgb1_i_273: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C882C660C000800"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_273_n_0
    );
menu_rgb1_i_274: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ECC6E660C000C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(5),
      I3 => sel_4(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_274_n_0
    );
menu_rgb1_i_275: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E800C000E660C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_275_n_0
    );
menu_rgb1_i_276: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0488442240004000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(5),
      I3 => sel_4(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_276_n_0
    );
menu_rgb1_i_277: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888622600000000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_277_n_0
    );
menu_rgb1_i_278: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C88EA66080008004"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_278_n_0
    );
menu_rgb1_i_279: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E822E200C040C04"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_279_n_0
    );
menu_rgb1_i_280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8024AEAE00000C0C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => pix_y(1),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_280_n_0
    );
menu_rgb1_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64880C660C004C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_281_n_0
    );
menu_rgb1_i_282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ACC602200000488"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(5),
      I3 => sel_4(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_282_n_0
    );
menu_rgb1_i_283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88028E6E00004C0C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => pix_y(1),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_283_n_0
    );
menu_rgb1_i_284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE84CC00EE04CC0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_284_n_0
    );
menu_rgb1_i_285: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEC0CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(5),
      I3 => sel_4(4),
      I4 => pix_y(2),
      O => menu_rgb1_i_285_n_0
    );
menu_rgb1_i_286: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A84A66080048004"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_286_n_0
    );
menu_rgb1_i_287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006CEEEE00CCCCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_4(5),
      I4 => sel_4(4),
      I5 => pix_y(2),
      O => menu_rgb1_i_287_n_0
    );
menu_rgb1_i_288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC44A6EECCCC44CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_4(4),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_288_n_0
    );
menu_rgb1_i_289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80EE008804CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_4(4),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_289_n_0
    );
menu_rgb1_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => menu_rgb1_i_92_n_0,
      CO(3 downto 1) => NLW_menu_rgb1_i_29_CO_UNCONNECTED(3 downto 1),
      CO(0) => menu_rgb1_i_29_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_menu_rgb1_i_29_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => menu_rgb1_i_93_n_0
    );
menu_rgb1_i_290: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE22AAEECC00C4CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_4(4),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_290_n_0
    );
menu_rgb1_i_291: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EECCE8C8"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => pix_y(2),
      I4 => sel_4(5),
      O => menu_rgb1_i_291_n_0
    );
menu_rgb1_i_292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6ECEEEECCCCCCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(5),
      I3 => pix_y(1),
      I4 => sel_4(4),
      I5 => pix_y(2),
      O => menu_rgb1_i_292_n_0
    );
menu_rgb1_i_293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EA42CE40C440C40"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_293_n_0
    );
menu_rgb1_i_294: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68C26ECEC0C0CCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => pix_y(1),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_294_n_0
    );
menu_rgb1_i_295: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E480E420CC00CC0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_295_n_0
    );
menu_rgb1_i_296: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C426C408C44C884C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_296_n_0
    );
menu_rgb1_i_297: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A06080C880C000C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_297_n_0
    );
menu_rgb1_i_298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6228E282C080C440"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_298_n_0
    );
menu_rgb1_i_299: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E880C008E228C008"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_299_n_0
    );
menu_rgb1_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => menu_rgb1_i_14_n_0,
      CO(3 downto 1) => NLW_menu_rgb1_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => \^pix_y[8]_1\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => menu_rgb1_i_15_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => menu_rgb1_i_16_n_0
    );
menu_rgb1_i_300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048804220C000C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(5),
      I3 => sel_4(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_300_n_0
    );
menu_rgb1_i_301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"242C24E40C0C4040"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => pix_y(1),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_301_n_0
    );
menu_rgb1_i_302: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FF1E00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => score(0),
      I4 => score(1),
      O => sel_4(5)
    );
menu_rgb1_i_303: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62C06ECED4C4CCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => pix_y(1),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_303_n_0
    );
menu_rgb1_i_304: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE20E820C800CC4"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_304_n_0
    );
menu_rgb1_i_305: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C466C448C4CC88CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_305_n_0
    );
menu_rgb1_i_306: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A86C00C880CC40C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_306_n_0
    );
menu_rgb1_i_307: unisim.vcomponents.LUT6
    generic map(
      INIT => X"622AE288C08CC0CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_307_n_0
    );
menu_rgb1_i_308: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0C880E8A2C040"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_308_n_0
    );
menu_rgb1_i_309: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A426A4888C8C4C4C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_309_n_0
    );
menu_rgb1_i_310: unisim.vcomponents.LUT6
    generic map(
      INIT => X"244C488028A04880"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_310_n_0
    );
menu_rgb1_i_311: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E6EEEED4D4CCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => pix_y(1),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_311_n_0
    );
menu_rgb1_i_312: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82EE6A2200CC8800"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_4(4),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_312_n_0
    );
menu_rgb1_i_313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC446EEECCCCCCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_4(4),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_313_n_0
    );
menu_rgb1_i_314: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAA80EECC4400CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_4(4),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_314_n_0
    );
menu_rgb1_i_315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E2EEAEC0C08CCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => pix_y(1),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_315_n_0
    );
menu_rgb1_i_316: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A608AE40CC40CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_316_n_0
    );
menu_rgb1_i_317: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6ACAEAE0C0C0C0C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => pix_y(1),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_317_n_0
    );
menu_rgb1_i_318: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26CCCEEE448888CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_4(4),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_318_n_0
    );
menu_rgb1_i_319: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8084A62410041000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_319_n_0
    );
menu_rgb1_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C4E426C004C000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_320_n_0
    );
menu_rgb1_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64880CE60C004C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_321_n_0
    );
menu_rgb1_i_322: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E886E660C440C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(5),
      I3 => sel_4(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_322_n_0
    );
menu_rgb1_i_323: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EC40E660C000C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_323_n_0
    );
menu_rgb1_i_324: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08404E4E40404C8C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => pix_y(1),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_324_n_0
    );
menu_rgb1_i_325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA886A2640000000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => sel_4(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_325_n_0
    );
menu_rgb1_i_326: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48668E6E00000C0C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_4(4),
      I3 => pix_y(1),
      I4 => sel_4(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_326_n_0
    );
menu_rgb1_i_327: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => menu_rgb1_i_327_n_0
    );
menu_rgb1_i_328: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => menu_rgb1_i_328_n_0
    );
menu_rgb1_i_329: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => menu_rgb1_i_329_n_0
    );
menu_rgb1_i_330: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => menu_rgb1_i_330_n_0
    );
menu_rgb1_i_331: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => menu_rgb1_i_331_n_0
    );
menu_rgb1_i_332: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      O => menu_rgb1_i_332_n_0
    );
menu_rgb1_i_333: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => menu_rgb1_i_333_n_0
    );
menu_rgb1_i_334: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => menu_rgb1_i_334_n_0
    );
menu_rgb1_i_342: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808004A6240004"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_342_n_0
    );
menu_rgb1_i_343: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C8E426C000C000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_343_n_0
    );
menu_rgb1_i_344: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C882C660C000800"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_344_n_0
    );
menu_rgb1_i_345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ECC6E660C000C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(5),
      I3 => sel_3(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_345_n_0
    );
menu_rgb1_i_346: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E800C000E660C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_346_n_0
    );
menu_rgb1_i_347: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0488442240004000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(5),
      I3 => sel_3(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_347_n_0
    );
menu_rgb1_i_348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888622600000000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_348_n_0
    );
menu_rgb1_i_349: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C88EA66080008004"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_349_n_0
    );
menu_rgb1_i_350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E822E200C040C04"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_350_n_0
    );
menu_rgb1_i_351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8024AEAE00000C0C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => pix_y(1),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_351_n_0
    );
menu_rgb1_i_352: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64880C660C004C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_352_n_0
    );
menu_rgb1_i_353: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ACC602200000488"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(5),
      I3 => sel_3(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_353_n_0
    );
menu_rgb1_i_354: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88028E6E00004C0C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => pix_y(1),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_354_n_0
    );
menu_rgb1_i_355: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EE84CC00EE04CC0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_355_n_0
    );
menu_rgb1_i_356: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEC0CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(5),
      I3 => sel_3(4),
      I4 => pix_y(2),
      O => menu_rgb1_i_356_n_0
    );
menu_rgb1_i_357: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A84A66080048004"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_357_n_0
    );
menu_rgb1_i_358: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006CEEEE00CCCCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_3(5),
      I4 => sel_3(4),
      I5 => pix_y(2),
      O => menu_rgb1_i_358_n_0
    );
menu_rgb1_i_359: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC44A6EECCCC44CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_3(4),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_359_n_0
    );
menu_rgb1_i_360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80EE008804CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_3(4),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_360_n_0
    );
menu_rgb1_i_361: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE22AAEECC00C4CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_3(4),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_361_n_0
    );
menu_rgb1_i_362: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EECCE8C8"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => pix_y(2),
      I4 => sel_3(5),
      O => menu_rgb1_i_362_n_0
    );
menu_rgb1_i_363: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6ECEEEECCCCCCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(5),
      I3 => pix_y(1),
      I4 => sel_3(4),
      I5 => pix_y(2),
      O => menu_rgb1_i_363_n_0
    );
menu_rgb1_i_364: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EA42CE40C440C40"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_364_n_0
    );
menu_rgb1_i_365: unisim.vcomponents.LUT6
    generic map(
      INIT => X"68C26ECEC0C0CCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => pix_y(1),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_365_n_0
    );
menu_rgb1_i_366: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E480E420CC00CC0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_366_n_0
    );
menu_rgb1_i_367: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C426C408C44C884C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_367_n_0
    );
menu_rgb1_i_368: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A06080C880C000C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_368_n_0
    );
menu_rgb1_i_369: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6228E282C080C440"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_369_n_0
    );
menu_rgb1_i_370: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E880C008E228C008"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_370_n_0
    );
menu_rgb1_i_371: unisim.vcomponents.LUT6
    generic map(
      INIT => X"048804220C000C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(5),
      I3 => sel_3(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_371_n_0
    );
menu_rgb1_i_372: unisim.vcomponents.LUT6
    generic map(
      INIT => X"242C24E40C0C4040"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => pix_y(1),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_372_n_0
    );
menu_rgb1_i_373: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FF1E00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => score(8),
      I4 => score(9),
      O => sel_3(5)
    );
menu_rgb1_i_374: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62C06ECED4C4CCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => pix_y(1),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_374_n_0
    );
menu_rgb1_i_375: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE20E820C800CC4"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_375_n_0
    );
menu_rgb1_i_376: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C466C448C4CC88CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_376_n_0
    );
menu_rgb1_i_377: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A86C00C880CC40C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_377_n_0
    );
menu_rgb1_i_378: unisim.vcomponents.LUT6
    generic map(
      INIT => X"622AE288C08CC0CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_378_n_0
    );
menu_rgb1_i_379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8A0C880E8A2C040"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_379_n_0
    );
menu_rgb1_i_380: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A426A4888C8C4C4C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_380_n_0
    );
menu_rgb1_i_381: unisim.vcomponents.LUT6
    generic map(
      INIT => X"244C488028A04880"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => menu_rgb1_i_381_n_0
    );
menu_rgb1_i_382: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E6EEEED4D4CCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => pix_y(1),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_382_n_0
    );
menu_rgb1_i_383: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82EE6A2200CC8800"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_3(4),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_383_n_0
    );
menu_rgb1_i_384: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC446EEECCCCCCCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_3(4),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_384_n_0
    );
menu_rgb1_i_385: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAA80EECC4400CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_3(4),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_385_n_0
    );
menu_rgb1_i_386: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E2EEAEC0C08CCC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => pix_y(1),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_386_n_0
    );
menu_rgb1_i_387: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28A608AE40CC40CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_387_n_0
    );
menu_rgb1_i_388: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6ACAEAE0C0C0C0C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => pix_y(1),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_388_n_0
    );
menu_rgb1_i_389: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26CCCEEE448888CC"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(1),
      I3 => sel_3(4),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_389_n_0
    );
menu_rgb1_i_390: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8084A62410041000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_390_n_0
    );
menu_rgb1_i_391: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0C4E426C004C000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_391_n_0
    );
menu_rgb1_i_392: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64880CE60C004C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_392_n_0
    );
menu_rgb1_i_393: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E886E660C440C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(5),
      I3 => sel_3(4),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_393_n_0
    );
menu_rgb1_i_394: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8EC40E660C000C00"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_394_n_0
    );
menu_rgb1_i_395: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08404E4E40404C8C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => pix_y(1),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_395_n_0
    );
menu_rgb1_i_396: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA886A2640000000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => sel_3(5),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => menu_rgb1_i_396_n_0
    );
menu_rgb1_i_397: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48668E6E00000C0C"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => sel_3(4),
      I3 => pix_y(1),
      I4 => sel_3(5),
      I5 => pix_y(2),
      O => menu_rgb1_i_397_n_0
    );
menu_rgb1_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => menu_rgb1_i_17_n_0,
      CO(3 downto 1) => NLW_menu_rgb1_i_4_CO_UNCONNECTED(3 downto 1),
      CO(0) => menu_rgb1_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => menu_rgb1_i_18_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => menu_rgb1_i_19_n_0
    );
menu_rgb1_i_40: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => menu_rgb1_i_40_n_0,
      CO(2) => menu_rgb1_i_40_n_1,
      CO(1) => menu_rgb1_i_40_n_2,
      CO(0) => menu_rgb1_i_40_n_3,
      CYINIT => '1',
      DI(3) => menu_rgb1_i_120_n_0,
      DI(2) => '0',
      DI(1) => menu_rgb1_i_121_n_0,
      DI(0) => menu_rgb1_i_122_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_40_O_UNCONNECTED(3 downto 0),
      S(3) => menu_rgb1_i_123_n_0,
      S(2) => menu_rgb1_i_124_n_0,
      S(1) => menu_rgb1_i_125_n_0,
      S(0) => menu_rgb1_i_126_n_0
    );
menu_rgb1_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => menu_rgb1_i_41_n_0
    );
menu_rgb1_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => menu_rgb1_i_42_n_0
    );
menu_rgb1_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => menu_rgb1_i_43_n_0
    );
menu_rgb1_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => menu_rgb1_i_44_n_0
    );
menu_rgb1_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => menu_rgb1_i_45_n_0
    );
menu_rgb1_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => menu_rgb1_i_46_n_0
    );
menu_rgb1_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => menu_rgb1_i_47_n_0
    );
menu_rgb1_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => menu_rgb1_i_48_n_0
    );
menu_rgb1_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => menu_rgb1_i_49_n_0
    );
menu_rgb1_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => menu_rgb1_i_50_n_0
    );
menu_rgb1_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => menu_rgb1_i_51_n_0
    );
menu_rgb1_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => menu_rgb1_i_52_n_0
    );
menu_rgb1_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => menu_rgb1_i_53_n_0
    );
menu_rgb1_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => menu_rgb1_i_54_n_0
    );
menu_rgb1_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      O => menu_rgb1_i_55_n_0
    );
menu_rgb1_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => menu_rgb1_i_56_n_0
    );
menu_rgb1_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => menu_rgb1_i_57_n_0
    );
menu_rgb1_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => menu_rgb1_i_58_n_0
    );
menu_rgb1_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => menu_rgb1_i_59_n_0
    );
menu_rgb1_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => menu_rgb1_i_60_n_0
    );
menu_rgb1_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => menu_rgb1_i_61_n_0
    );
menu_rgb1_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => menu_rgb1_i_62_n_0
    );
menu_rgb1_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => menu_rgb1_i_63_n_0
    );
menu_rgb1_i_64: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => menu_rgb1_i_64_n_0,
      CO(2) => menu_rgb1_i_64_n_1,
      CO(1) => menu_rgb1_i_64_n_2,
      CO(0) => menu_rgb1_i_64_n_3,
      CYINIT => '1',
      DI(3) => pix_x(7),
      DI(2) => menu_rgb1_i_127_n_0,
      DI(1) => menu_rgb1_i_128_n_0,
      DI(0) => menu_rgb1_i_129_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_64_O_UNCONNECTED(3 downto 0),
      S(3) => menu_rgb1_i_130_n_0,
      S(2) => menu_rgb1_i_131_n_0,
      S(1) => menu_rgb1_i_132_n_0,
      S(0) => menu_rgb1_i_133_n_0
    );
menu_rgb1_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => menu_rgb1_i_65_n_0
    );
menu_rgb1_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => menu_rgb1_i_66_n_0
    );
menu_rgb1_i_67: unisim.vcomponents.CARRY4
     port map (
      CI => menu_rgb1_i_134_n_0,
      CO(3 downto 1) => NLW_menu_rgb1_i_67_CO_UNCONNECTED(3 downto 1),
      CO(0) => menu_rgb1_i_67_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => menu_rgb1_i_135_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_67_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => menu_rgb1_i_136_n_0
    );
menu_rgb1_i_77: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => menu_rgb1_i_77_n_0,
      CO(2) => menu_rgb1_i_77_n_1,
      CO(1) => menu_rgb1_i_77_n_2,
      CO(0) => menu_rgb1_i_77_n_3,
      CYINIT => '1',
      DI(3) => menu_rgb1_i_160_n_0,
      DI(2) => '0',
      DI(1) => menu_rgb1_i_161_n_0,
      DI(0) => menu_rgb1_i_162_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_77_O_UNCONNECTED(3 downto 0),
      S(3) => menu_rgb1_i_163_n_0,
      S(2) => menu_rgb1_i_164_n_0,
      S(1) => menu_rgb1_i_165_n_0,
      S(0) => menu_rgb1_i_166_n_0
    );
menu_rgb1_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => menu_rgb1_i_78_n_0
    );
menu_rgb1_i_79: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => menu_rgb1_i_79_n_0,
      CO(2) => menu_rgb1_i_79_n_1,
      CO(1) => menu_rgb1_i_79_n_2,
      CO(0) => menu_rgb1_i_79_n_3,
      CYINIT => '1',
      DI(3) => pix_x(7),
      DI(2) => menu_rgb1_i_167_n_0,
      DI(1) => menu_rgb1_i_168_n_0,
      DI(0) => menu_rgb1_i_169_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_79_O_UNCONNECTED(3 downto 0),
      S(3) => menu_rgb1_i_170_n_0,
      S(2) => menu_rgb1_i_171_n_0,
      S(1) => menu_rgb1_i_172_n_0,
      S(0) => menu_rgb1_i_173_n_0
    );
menu_rgb1_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => menu_rgb1_i_80_n_0
    );
menu_rgb1_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => menu_rgb1_i_81_n_0
    );
menu_rgb1_i_82: unisim.vcomponents.CARRY4
     port map (
      CI => menu_rgb1_i_174_n_0,
      CO(3 downto 1) => NLW_menu_rgb1_i_82_CO_UNCONNECTED(3 downto 1),
      CO(0) => menu_rgb1_i_82_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => menu_rgb1_i_175_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_82_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => menu_rgb1_i_176_n_0
    );
menu_rgb1_i_92: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => menu_rgb1_i_92_n_0,
      CO(2) => menu_rgb1_i_92_n_1,
      CO(1) => menu_rgb1_i_92_n_2,
      CO(0) => menu_rgb1_i_92_n_3,
      CYINIT => '1',
      DI(3) => menu_rgb1_i_200_n_0,
      DI(2) => '0',
      DI(1) => menu_rgb1_i_201_n_0,
      DI(0) => menu_rgb1_i_202_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_92_O_UNCONNECTED(3 downto 0),
      S(3) => menu_rgb1_i_203_n_0,
      S(2) => menu_rgb1_i_204_n_0,
      S(1) => menu_rgb1_i_205_n_0,
      S(0) => menu_rgb1_i_206_n_0
    );
menu_rgb1_i_93: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => menu_rgb1_i_93_n_0
    );
\menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAE"
    )
        port map (
      I0 => game_over(6),
      I1 => \menu_rgb[8]_INST_0_i_73_n_0\,
      I2 => pix_x(9),
      I3 => \menu_rgb[8]_INST_0_i_74_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_75_n_0\,
      I5 => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_n_0\,
      O => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_21_n_0\
    );
\menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => A11_n_2,
      I1 => rom_bit_font_14,
      I2 => A11_n_0,
      I3 => A11_n_1,
      I4 => A11_n_3,
      I5 => \game_over__0\(2),
      O => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_22_n_0\
    );
\menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => E11_n_2,
      I1 => rom_bit_font_12,
      I2 => E11_n_0,
      I3 => E11_n_1,
      I4 => E11_n_3,
      I5 => \game_over__0\(4),
      O => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_23_n_0\
    );
\menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => game_over(7),
      I1 => G11_n_2,
      I2 => rom_bit_font_15,
      I3 => G11_n_0,
      I4 => G11_n_1,
      I5 => G11_n_3,
      O => \menu_rgb1_inferred__0/menu_rgb[8]_INST_0_i_76_n_0\
    );
\menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0405050404"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_355_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_356_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_119_n_0\,
      I3 => \menu_rgb[8]_INST_0_i_357_n_0\,
      I4 => pix_x(3),
      I5 => \menu_rgb[8]_INST_0_i_358_n_0\,
      O => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_116_n_0\
    );
\menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => Gx_n_0,
      I1 => Gx_n_4,
      I2 => Ixx_n_0,
      I3 => Ixx_n_1,
      I4 => HS_on(4),
      I5 => \HS_on__0\(3),
      O => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_n_0\
    );
\menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEEEA"
    )
        port map (
      I0 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_116_n_0\,
      I1 => Exx_n_0,
      I2 => pix_x(3),
      I3 => Exx_n_1,
      I4 => \menu_rgb[8]_INST_0_i_119_n_0\,
      I5 => HS_on(7),
      O => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_30_n_0\
    );
\menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_25_n_0\,
      I1 => \HS_on__0\(10),
      I2 => \HS_on__0\(9),
      I3 => \HS_on__0\(0),
      I4 => \HS_on__0\(11),
      I5 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_30_n_0\,
      O => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_n_0\
    );
\menu_rgb[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^pix_y[7]_0\,
      I1 => \menu_rgb[8]_INST_0_i_2_n_0\,
      I2 => menu_control_1_sn_1,
      O => \menu_rgb[0]_INST_0_i_1_n_0\
    );
\menu_rgb[0]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020202020202"
    )
        port map (
      I0 => menu_control(1),
      I1 => menu_control(0),
      I2 => pix_y(9),
      I3 => pix_y_4_sn_1,
      I4 => pix_y(7),
      I5 => pix_y(8),
      O => \menu_rgb[0]_INST_0_i_12_n_0\
    );
\menu_rgb[0]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0313131303130313"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(9),
      I2 => pix_y(8),
      I3 => pix_y(6),
      I4 => pix_y(3),
      I5 => pix_y_4_sn_1,
      O => \menu_rgb[0]_INST_0_i_13_n_0\
    );
\menu_rgb[0]_INST_0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      I2 => pix_x(4),
      O => \menu_rgb[0]_INST_0_i_14_n_0\
    );
\menu_rgb[0]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(5),
      O => pix_x_6_sn_1
    );
\menu_rgb[0]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8000"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(2),
      I2 => pix_x(3),
      I3 => pix_x(4),
      I4 => pix_x(6),
      I5 => pix_x(5),
      O => \menu_rgb[0]_INST_0_i_16_n_0\
    );
\menu_rgb[0]_INST_0_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => pix_y_4_sn_1
    );
\menu_rgb[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AAA0000"
    )
        port map (
      I0 => pix_x_7_sn_1,
      I1 => pix_y(7),
      I2 => pix_y(8),
      I3 => pix_y(6),
      I4 => \menu_rgb[0]_INST_0_i_12_n_0\,
      I5 => \menu_rgb[0]_INST_0_i_13_n_0\,
      O => \^pix_y[7]_0\
    );
\menu_rgb[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200000000000"
    )
        port map (
      I0 => pix_x_7_sn_1,
      I1 => menu_control(1),
      I2 => menu_control(0),
      I3 => pix_y(9),
      I4 => pix_y(8),
      I5 => \menu_rgb[0]_INST_0_i_13_n_0\,
      O => menu_control_1_sn_1
    );
\menu_rgb[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7F7FF00"
    )
        port map (
      I0 => \menu_rgb[0]_INST_0_i_14_n_0\,
      I1 => pix_x(7),
      I2 => pix_x_6_sn_1,
      I3 => \menu_rgb[0]_INST_0_i_16_n_0\,
      I4 => pix_x(8),
      I5 => pix_x(9),
      O => pix_x_7_sn_1
    );
\menu_rgb[0]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => pix_y_8_sn_1
    );
\menu_rgb[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_n_0\,
      I1 => E22_n_0,
      I2 => \menu_rgb[8]_INST_0_i_9_n_0\,
      I3 => Qqq_n_0,
      I4 => Iqq_n_0,
      I5 => menu_rgb1_n_0,
      O => \menu_rgb[8]_INST_0_i_1_n_0\
    );
\menu_rgb[8]_INST_0_i_100\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_313_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_100_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_100_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_x(9),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_100_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_314_n_0\
    );
\menu_rgb[8]_INST_0_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_315_n_3\,
      I1 => \menu_rgb[8]_INST_0_i_27\(0),
      O => \menu_rgb[8]_INST_0_i_101_n_0\
    );
\menu_rgb[8]_INST_0_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_327_n_0\,
      I1 => pix_x(1),
      I2 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_105_n_0\
    );
\menu_rgb[8]_INST_0_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000BBBB30008888"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_328_n_0\,
      I1 => pix_x(3),
      I2 => \menu_rgb[8]_INST_0_i_329_n_0\,
      I3 => pix_x(1),
      I4 => pix_x(2),
      I5 => \menu_rgb[8]_INST_0_i_330_n_0\,
      O => \menu_rgb[8]_INST_0_i_106_n_0\
    );
\menu_rgb[8]_INST_0_i_1091\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_1091_n_0\
    );
\menu_rgb[8]_INST_0_i_1106\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__1_n_0\,
      I1 => \g7_b6__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_1106_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1107\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b5__1_n_0\,
      I1 => \g7_b4__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_1107_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_111\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_341_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_111_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_111_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_x(9),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_111_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_342_n_0\
    );
\menu_rgb[8]_INST_0_i_1114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE699100000FFFF"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_1(4),
      I4 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      I5 => rom_addr_font0_2(4),
      O => \menu_rgb[8]_INST_0_i_1114_n_0\
    );
\menu_rgb[8]_INST_0_i_1115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0019008900008810"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_1(4),
      I4 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      I5 => rom_addr_font0_2(4),
      O => \menu_rgb[8]_INST_0_i_1115_n_0\
    );
\menu_rgb[8]_INST_0_i_1116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0E190980000F811"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_1(4),
      I4 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      I5 => rom_addr_font0_2(4),
      O => \menu_rgb[8]_INST_0_i_1116_n_0\
    );
\menu_rgb[8]_INST_0_i_1117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F90FF103"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      I3 => rom_addr_font0_2(4),
      I4 => rom_addr_font0_1(4),
      I5 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1117_n_0\
    );
\menu_rgb[8]_INST_0_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_343_n_3\,
      I1 => \menu_rgb[8]_INST_0_i_29\(0),
      O => \menu_rgb[8]_INST_0_i_112_n_0\
    );
\menu_rgb[8]_INST_0_i_1140\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(6),
      I4 => pix_y(7),
      O => rom_addr_font0_1(4)
    );
\menu_rgb[8]_INST_0_i_1141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1141_n_0\
    );
\menu_rgb[8]_INST_0_i_1164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F09F"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => rom_addr_font0_2(4),
      I3 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      O => \menu_rgb[8]_INST_0_i_1164_n_0\
    );
\menu_rgb[8]_INST_0_i_1165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001E6"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_2(4),
      I4 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      O => \menu_rgb[8]_INST_0_i_1165_n_0\
    );
\menu_rgb[8]_INST_0_i_1166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00090100000FD6E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_1(4),
      I4 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      I5 => rom_addr_font0_2(4),
      O => \menu_rgb[8]_INST_0_i_1166_n_0\
    );
\menu_rgb[8]_INST_0_i_1167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF000009990FFF"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_1(4),
      I4 => rom_addr_font0_2(4),
      I5 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      O => \menu_rgb[8]_INST_0_i_1167_n_0\
    );
\menu_rgb[8]_INST_0_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEFFFEFFFFF"
    )
        port map (
      I0 => pix_y_9_sn_1,
      I1 => pix_y(6),
      I2 => pix_y(7),
      I3 => \menu_rgb[8]_INST_0_i_365_n_0\,
      I4 => pix_y(4),
      I5 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_119_n_0\
    );
\menu_rgb[8]_INST_0_i_1197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8C8FA23AF23"
    )
        port map (
      I0 => pix_x(3),
      I1 => pix_y(6),
      I2 => pix_y(7),
      I3 => pix_y(4),
      I4 => pix_y(3),
      I5 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1197_n_0\
    );
\menu_rgb[8]_INST_0_i_1198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040C37DC04041010"
    )
        port map (
      I0 => pix_x(3),
      I1 => pix_y(6),
      I2 => pix_y(7),
      I3 => pix_y(3),
      I4 => pix_y(5),
      I5 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1198_n_0\
    );
\menu_rgb[8]_INST_0_i_1199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808C8BCE88880202"
    )
        port map (
      I0 => pix_x(3),
      I1 => pix_y(6),
      I2 => pix_y(7),
      I3 => pix_y(3),
      I4 => pix_y(5),
      I5 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1199_n_0\
    );
\menu_rgb[8]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(4),
      I2 => pix_x(5),
      I3 => pix_x(6),
      I4 => pix_x_8_sn_1,
      I5 => \menu_rgb[8]_INST_0_i_51_n_0\,
      O => \menu_rgb[8]_INST_0_i_12_n_0\
    );
\menu_rgb[8]_INST_0_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040404000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_366_n_0\,
      I1 => pix_x(4),
      I2 => \menu_rgb[8]_INST_0_i_367_n_0\,
      I3 => pix_x(3),
      I4 => \menu_rgb[8]_INST_0_i_368_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_119_n_0\,
      O => HS_on(7)
    );
\menu_rgb[8]_INST_0_i_1200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA4A0015"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(3),
      I2 => pix_y(4),
      I3 => pix_y(7),
      I4 => pix_y(6),
      I5 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1200_n_0\
    );
\menu_rgb[8]_INST_0_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_121_n_0\
    );
\menu_rgb[8]_INST_0_i_1215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E01F"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1215_n_0\
    );
\menu_rgb[8]_INST_0_i_122\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_369_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_370_n_0\,
      O => \menu_rgb[8]_INST_0_i_122_n_0\,
      S => pix_x(5)
    );
\menu_rgb[8]_INST_0_i_124\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_372_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_373_n_0\,
      O => \menu_rgb[8]_INST_0_i_124_n_0\,
      S => pix_x(5)
    );
\menu_rgb[8]_INST_0_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      I2 => pix_x(7),
      I3 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_125_n_0\
    );
\menu_rgb[8]_INST_0_i_126\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_374_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_375_n_0\,
      O => \menu_rgb[8]_INST_0_i_126_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_127\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_376_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_377_n_0\,
      O => \menu_rgb[8]_INST_0_i_127_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_1278\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1278_n_0\
    );
\menu_rgb[8]_INST_0_i_1279\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1279_n_0\
    );
\menu_rgb[8]_INST_0_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_378_n_0\,
      I1 => pix_x(5),
      I2 => \menu_rgb[8]_INST_0_i_379_n_0\,
      I3 => \menu_rgb[8]_INST_0_i_380_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_121_n_0\,
      I5 => pix_y_8_sn_1,
      O => \menu_rgb[8]_INST_0_i_128_n_0\
    );
\menu_rgb[8]_INST_0_i_1280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1280_n_0\
    );
\menu_rgb[8]_INST_0_i_1281\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1281_n_0\
    );
\menu_rgb[8]_INST_0_i_1282\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1282_n_0\
    );
\menu_rgb[8]_INST_0_i_1283\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1283_n_0\
    );
\menu_rgb[8]_INST_0_i_1292\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6220200000082329"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1292_n_0\
    );
\menu_rgb[8]_INST_0_i_1293\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60226000B010B123"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1293_n_0\
    );
\menu_rgb[8]_INST_0_i_1294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0622060039002133"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1294_n_0\
    );
\menu_rgb[8]_INST_0_i_1295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262206000B113B33"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(5),
      I3 => sel_6(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1295_n_0\
    );
\menu_rgb[8]_INST_0_i_1296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26200B0006000B33"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1296_n_0\
    );
\menu_rgb[8]_INST_0_i_1297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022000081009122"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(5),
      I3 => sel_6(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1297_n_0\
    );
\menu_rgb[8]_INST_0_i_1298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222000000003223"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1298_n_0\
    );
\menu_rgb[8]_INST_0_i_1299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6222600010032338"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1299_n_0\
    );
\menu_rgb[8]_INST_0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      I2 => pix_x(6),
      I3 => pix_x(7),
      I4 => pix_x(8),
      I5 => \menu_rgb[8]_INST_0_i_52_n_0\,
      O => \menu_rgb[8]_INST_0_i_13_n_0\
    );
\menu_rgb[8]_INST_0_i_130\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_383_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_384_n_0\,
      O => \menu_rgb[8]_INST_0_i_130_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_1300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262006000B0A2B28"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1300_n_0\
    );
\menu_rgb[8]_INST_0_i_1301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000262600212B2B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => pix_y(1),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1301_n_0\
    );
\menu_rgb[8]_INST_0_i_1302\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422060039008933"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1302_n_0\
    );
\menu_rgb[8]_INST_0_i_1303\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222004402113822"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(5),
      I3 => sel_6(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1303_n_0\
    );
\menu_rgb[8]_INST_0_i_1304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200260600028B3B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => pix_y(1),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1304_n_0\
    );
\menu_rgb[8]_INST_0_i_1305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0662ABB006608BB0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1305_n_0\
    );
\menu_rgb[8]_INST_0_i_1306\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA7277"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(5),
      I3 => sel_6(4),
      I4 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1306_n_0\
    );
\menu_rgb[8]_INST_0_i_1307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6220600002092338"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1307_n_0\
    );
\menu_rgb[8]_INST_0_i_1308\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A7"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1308_n_0\
    );
\menu_rgb[8]_INST_0_i_1309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0046666600B9BBBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_6(5),
      I4 => sel_6(4),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1309_n_0\
    );
\menu_rgb[8]_INST_0_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => pix_y_8_sn_1,
      I1 => pix_x(6),
      I2 => pix_x(7),
      I3 => pix_x(9),
      I4 => pix_x(8),
      I5 => pix_y_7_sn_1,
      O => \menu_rgb[8]_INST_0_i_131_n_0\
    );
\menu_rgb[8]_INST_0_i_1310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664420669999ABBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_6(4),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1310_n_0\
    );
\menu_rgb[8]_INST_0_i_1311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22662066222208BB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_6(4),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1311_n_0\
    );
\menu_rgb[8]_INST_0_i_1312\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66006266BB22AABB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_6(4),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1312_n_0\
    );
\menu_rgb[8]_INST_0_i_1313\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA07776"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1313_n_0\
    );
\menu_rgb[8]_INST_0_i_1314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64666666BBB9BBBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(5),
      I3 => pix_y(1),
      I4 => sel_6(4),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1314_n_0\
    );
\menu_rgb[8]_INST_0_i_1315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"062006202BA929B1"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1315_n_0\
    );
\menu_rgb[8]_INST_0_i_1316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42604666B092BB9B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => pix_y(1),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1316_n_0\
    );
\menu_rgb[8]_INST_0_i_1317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064206400B900B92"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1317_n_0\
    );
\menu_rgb[8]_INST_0_i_1318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6004640699AB1188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1318_n_0\
    );
\menu_rgb[8]_INST_0_i_1319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06042206220B0009"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1319_n_0\
    );
\menu_rgb[8]_INST_0_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_385_n_0\,
      I1 => \^pix_y[6]_1\,
      I2 => pix_y(9),
      I3 => pix_y(8),
      I4 => pix_y(7),
      I5 => \menu_rgb[8]_INST_0_i_386_n_0\,
      O => restart_on(6)
    );
\menu_rgb[8]_INST_0_i_1320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40426020B220BA82"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1320_n_0\
    );
\menu_rgb[8]_INST_0_i_1321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62246006B000B220"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1321_n_0\
    );
\menu_rgb[8]_INST_0_i_1322\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422040009000922"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(5),
      I3 => sel_6(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1322_n_0\
    );
\menu_rgb[8]_INST_0_i_1323\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040600202929A1B1"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => pix_y(1),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1323_n_0\
    );
\menu_rgb[8]_INST_0_i_1324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0FFFFE01F0000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => high_score(4),
      I5 => high_score(5),
      O => sel_6(5)
    );
\menu_rgb[8]_INST_0_i_1325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0604666BA98BB9B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => pix_y(1),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1325_n_0\
    );
\menu_rgb[8]_INST_0_i_1326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066006600B320B8A"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1326_n_0\
    );
\menu_rgb[8]_INST_0_i_1327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6044644699BB1198"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1327_n_0\
    );
\menu_rgb[8]_INST_0_i_1328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42246206B20B8809"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1328_n_0\
    );
\menu_rgb[8]_INST_0_i_1329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40466066B22AB288"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1329_n_0\
    );
\menu_rgb[8]_INST_0_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_387_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_388_n_0\,
      I2 => pix_x(4),
      I3 => \menu_rgb[8]_INST_0_i_389_n_0\,
      I4 => pix_x(3),
      I5 => \menu_rgb[8]_INST_0_i_390_n_0\,
      O => \menu_rgb[8]_INST_0_i_133_n_0\
    );
\menu_rgb[8]_INST_0_i_1330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6660B0206220B0A2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1330_n_0\
    );
\menu_rgb[8]_INST_0_i_1331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64442426292BA988"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1331_n_0\
    );
\menu_rgb[8]_INST_0_i_1332\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0442A1110660A020"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1332_n_0\
    );
\menu_rgb[8]_INST_0_i_1333\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E06666BABBBBBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => pix_y(1),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1333_n_0\
    );
\menu_rgb[8]_INST_0_i_1334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2066460002BB3222"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_6(4),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1334_n_0\
    );
\menu_rgb[8]_INST_0_i_1335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664446669999BBBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_6(4),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1335_n_0\
    );
\menu_rgb[8]_INST_0_i_1336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66222066BBAA00BB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_6(4),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1336_n_0\
    );
\menu_rgb[8]_INST_0_i_1337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62606666B0B23BAB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => pix_y(1),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1337_n_0\
    );
\menu_rgb[8]_INST_0_i_1338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02640266A0AB80AB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1338_n_0\
    );
\menu_rgb[8]_INST_0_i_1339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"242626262B292B2B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => pix_y(1),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1339_n_0\
    );
\menu_rgb[8]_INST_0_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C001000100000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_141_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_121_n_0\,
      I2 => pix_x(4),
      I3 => pix_x(5),
      I4 => \menu_rgb[8]_INST_0_i_380_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_391_n_0\,
      O => \menu_rgb[8]_INST_0_i_134_n_0\
    );
\menu_rgb[8]_INST_0_i_1340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00666666AB1113BB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_6(4),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1340_n_0\
    );
\menu_rgb[8]_INST_0_i_1341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A020A00000092321"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1341_n_0\
    );
\menu_rgb[8]_INST_0_i_1342\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60206000B019B123"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1342_n_0\
    );
\menu_rgb[8]_INST_0_i_1343\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422062039008933"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1343_n_0\
    );
\menu_rgb[8]_INST_0_i_1344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262206000B883B33"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(5),
      I3 => sel_6(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1344_n_0\
    );
\menu_rgb[8]_INST_0_i_1345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262006000B110B33"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1345_n_0\
    );
\menu_rgb[8]_INST_0_i_1346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200064680909B1B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => pix_y(1),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1346_n_0\
    );
\menu_rgb[8]_INST_0_i_1347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222020092003223"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => sel_6(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1347_n_0\
    );
\menu_rgb[8]_INST_0_i_1348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200260610330B3B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_6(4),
      I3 => pix_y(1),
      I4 => sel_6(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1348_n_0\
    );
\menu_rgb[8]_INST_0_i_1349\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1349_n_0\
    );
\menu_rgb[8]_INST_0_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_392_n_0\,
      I1 => pix_x(4),
      I2 => \menu_rgb[8]_INST_0_i_393_n_0\,
      I3 => \menu_rgb[8]_INST_0_i_391_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_394_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_137_n_0\,
      O => \menu_rgb[8]_INST_0_i_135_n_0\
    );
\menu_rgb[8]_INST_0_i_1350\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1350_n_0\
    );
\menu_rgb[8]_INST_0_i_1351\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1351_n_0\
    );
\menu_rgb[8]_INST_0_i_1352\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1352_n_0\
    );
\menu_rgb[8]_INST_0_i_1353\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1353_n_0\
    );
\menu_rgb[8]_INST_0_i_1354\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1354_n_0\
    );
\menu_rgb[8]_INST_0_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA2AAA00AA2AAA"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_395_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_396_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_397_n_0\,
      I3 => \menu_rgb[8]_INST_0_i_391_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_398_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_399_n_0\,
      O => \menu_rgb[8]_INST_0_i_136_n_0\
    );
\menu_rgb[8]_INST_0_i_1362\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6220200000082329"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1362_n_0\
    );
\menu_rgb[8]_INST_0_i_1363\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60226000B010B123"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1363_n_0\
    );
\menu_rgb[8]_INST_0_i_1364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0622060039002133"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1364_n_0\
    );
\menu_rgb[8]_INST_0_i_1365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262206000B113B33"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(5),
      I3 => sel_7(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1365_n_0\
    );
\menu_rgb[8]_INST_0_i_1366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26200B0006000B33"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1366_n_0\
    );
\menu_rgb[8]_INST_0_i_1367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022000081009122"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(5),
      I3 => sel_7(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1367_n_0\
    );
\menu_rgb[8]_INST_0_i_1368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222000000003223"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1368_n_0\
    );
\menu_rgb[8]_INST_0_i_1369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6222600010032338"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1369_n_0\
    );
\menu_rgb[8]_INST_0_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEEEECCCCCCCC"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(9),
      I2 => pix_y_4_sn_1,
      I3 => \menu_rgb[8]_INST_0_i_365_n_0\,
      I4 => pix_y(6),
      I5 => pix_y(8),
      O => \menu_rgb[8]_INST_0_i_137_n_0\
    );
\menu_rgb[8]_INST_0_i_1370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262006000B0A2B28"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1370_n_0\
    );
\menu_rgb[8]_INST_0_i_1371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000262600212B2B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => pix_y(1),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1371_n_0\
    );
\menu_rgb[8]_INST_0_i_1372\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422060039008933"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1372_n_0\
    );
\menu_rgb[8]_INST_0_i_1373\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222004402113822"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(5),
      I3 => sel_7(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1373_n_0\
    );
\menu_rgb[8]_INST_0_i_1374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200260600028B3B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => pix_y(1),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1374_n_0\
    );
\menu_rgb[8]_INST_0_i_1375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0662ABB006608BB0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1375_n_0\
    );
\menu_rgb[8]_INST_0_i_1376\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA7277"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(5),
      I3 => sel_7(4),
      I4 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1376_n_0\
    );
\menu_rgb[8]_INST_0_i_1377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6220600002092338"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1377_n_0\
    );
\menu_rgb[8]_INST_0_i_1378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0046666600B9BBBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_7(5),
      I4 => sel_7(4),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1378_n_0\
    );
\menu_rgb[8]_INST_0_i_1379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664420669999ABBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_7(4),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1379_n_0\
    );
\menu_rgb[8]_INST_0_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \g7_b1__5_n_0\,
      I1 => pix_x(2),
      I2 => pix_x(3),
      I3 => \menu_rgb[8]_INST_0_i_400_n_0\,
      I4 => pix_x(4),
      I5 => \menu_rgb[8]_INST_0_i_401_n_0\,
      O => \menu_rgb[8]_INST_0_i_138_n_0\
    );
\menu_rgb[8]_INST_0_i_1380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22662066222208BB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_7(4),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1380_n_0\
    );
\menu_rgb[8]_INST_0_i_1381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66006266BB22AABB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_7(4),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1381_n_0\
    );
\menu_rgb[8]_INST_0_i_1382\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA07776"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1382_n_0\
    );
\menu_rgb[8]_INST_0_i_1383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64666666BBB9BBBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(5),
      I3 => pix_y(1),
      I4 => sel_7(4),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1383_n_0\
    );
\menu_rgb[8]_INST_0_i_1384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"062006202BA929B1"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1384_n_0\
    );
\menu_rgb[8]_INST_0_i_1385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42604666B092BB9B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => pix_y(1),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1385_n_0\
    );
\menu_rgb[8]_INST_0_i_1386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064206400B900B92"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1386_n_0\
    );
\menu_rgb[8]_INST_0_i_1387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6004640699AB1188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1387_n_0\
    );
\menu_rgb[8]_INST_0_i_1388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06042206220B0009"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1388_n_0\
    );
\menu_rgb[8]_INST_0_i_1389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40426020B220BA82"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1389_n_0\
    );
\menu_rgb[8]_INST_0_i_1390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62246006B000B220"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1390_n_0\
    );
\menu_rgb[8]_INST_0_i_1391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422040009000922"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(5),
      I3 => sel_7(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1391_n_0\
    );
\menu_rgb[8]_INST_0_i_1392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040600202929A1B1"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => pix_y(1),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1392_n_0\
    );
\menu_rgb[8]_INST_0_i_1393\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0FFFFE01F0000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => high_score(8),
      I5 => high_score(9),
      O => sel_7(5)
    );
\menu_rgb[8]_INST_0_i_1394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0604666BA98BB9B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => pix_y(1),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1394_n_0\
    );
\menu_rgb[8]_INST_0_i_1395\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066006600B320B8A"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1395_n_0\
    );
\menu_rgb[8]_INST_0_i_1396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6044644699BB1198"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1396_n_0\
    );
\menu_rgb[8]_INST_0_i_1397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42246206B20B8809"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1397_n_0\
    );
\menu_rgb[8]_INST_0_i_1398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40466066B22AB288"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1398_n_0\
    );
\menu_rgb[8]_INST_0_i_1399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6660B0206220B0A2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1399_n_0\
    );
\menu_rgb[8]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FF77FFFFFFFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_53_n_0\,
      I1 => lives(2),
      I2 => lives(0),
      I3 => \menu_rgb[8]_INST_0_i_54_n_0\,
      I4 => lives(1),
      I5 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_14_n_0\
    );
\menu_rgb[8]_INST_0_i_1400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64442426292BA988"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1400_n_0\
    );
\menu_rgb[8]_INST_0_i_1401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0442A1110660A020"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1401_n_0\
    );
\menu_rgb[8]_INST_0_i_1402\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E06666BABBBBBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => pix_y(1),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1402_n_0\
    );
\menu_rgb[8]_INST_0_i_1403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2066460002BB3222"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_7(4),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1403_n_0\
    );
\menu_rgb[8]_INST_0_i_1404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664446669999BBBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_7(4),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1404_n_0\
    );
\menu_rgb[8]_INST_0_i_1405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66222066BBAA00BB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_7(4),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1405_n_0\
    );
\menu_rgb[8]_INST_0_i_1406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62606666B0B23BAB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => pix_y(1),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1406_n_0\
    );
\menu_rgb[8]_INST_0_i_1407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02640266A0AB80AB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1407_n_0\
    );
\menu_rgb[8]_INST_0_i_1408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"242626262B292B2B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => pix_y(1),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1408_n_0\
    );
\menu_rgb[8]_INST_0_i_1409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00666666AB1113BB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_7(4),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1409_n_0\
    );
\menu_rgb[8]_INST_0_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(7),
      I2 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_141_n_0\
    );
\menu_rgb[8]_INST_0_i_1410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A020A00000092321"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1410_n_0\
    );
\menu_rgb[8]_INST_0_i_1411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60206000B019B123"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1411_n_0\
    );
\menu_rgb[8]_INST_0_i_1412\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422062039008933"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1412_n_0\
    );
\menu_rgb[8]_INST_0_i_1413\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262206000B883B33"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(5),
      I3 => sel_7(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1413_n_0\
    );
\menu_rgb[8]_INST_0_i_1414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262006000B110B33"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1414_n_0\
    );
\menu_rgb[8]_INST_0_i_1415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200064680909B1B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => pix_y(1),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1415_n_0\
    );
\menu_rgb[8]_INST_0_i_1416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222020092003223"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => sel_7(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1416_n_0\
    );
\menu_rgb[8]_INST_0_i_1417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200260610330B3B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_7(4),
      I3 => pix_y(1),
      I4 => sel_7(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1417_n_0\
    );
\menu_rgb[8]_INST_0_i_1418\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1418_n_0\
    );
\menu_rgb[8]_INST_0_i_1419\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1419_n_0\
    );
\menu_rgb[8]_INST_0_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(7),
      I2 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_142_n_0\
    );
\menu_rgb[8]_INST_0_i_1420\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1420_n_0\
    );
\menu_rgb[8]_INST_0_i_1421\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1421_n_0\
    );
\menu_rgb[8]_INST_0_i_1422\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1422_n_0\
    );
\menu_rgb[8]_INST_0_i_1423\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1423_n_0\
    );
\menu_rgb[8]_INST_0_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(6),
      I2 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_143_n_0\
    );
\menu_rgb[8]_INST_0_i_1432\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6220200000082329"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1432_n_0\
    );
\menu_rgb[8]_INST_0_i_1433\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60226000B010B123"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1433_n_0\
    );
\menu_rgb[8]_INST_0_i_1434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0622060039002133"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1434_n_0\
    );
\menu_rgb[8]_INST_0_i_1435\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262206000B113B33"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(5),
      I3 => sel_5(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1435_n_0\
    );
\menu_rgb[8]_INST_0_i_1436\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26200B0006000B33"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1436_n_0\
    );
\menu_rgb[8]_INST_0_i_1437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022000081009122"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(5),
      I3 => sel_5(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1437_n_0\
    );
\menu_rgb[8]_INST_0_i_1438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222000000003223"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1438_n_0\
    );
\menu_rgb[8]_INST_0_i_1439\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6222600010032338"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1439_n_0\
    );
\menu_rgb[8]_INST_0_i_144\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_408_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_409_n_0\,
      O => \menu_rgb[8]_INST_0_i_144_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_1440\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262006000B0A2B28"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1440_n_0\
    );
\menu_rgb[8]_INST_0_i_1441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000262600212B2B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => pix_y(1),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1441_n_0\
    );
\menu_rgb[8]_INST_0_i_1442\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422060039008933"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1442_n_0\
    );
\menu_rgb[8]_INST_0_i_1443\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222004402113822"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(5),
      I3 => sel_5(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1443_n_0\
    );
\menu_rgb[8]_INST_0_i_1444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200260600028B3B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => pix_y(1),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1444_n_0\
    );
\menu_rgb[8]_INST_0_i_1445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0662ABB006608BB0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1445_n_0\
    );
\menu_rgb[8]_INST_0_i_1446\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA7277"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(5),
      I3 => sel_5(4),
      I4 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1446_n_0\
    );
\menu_rgb[8]_INST_0_i_1447\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6220600002092338"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1447_n_0\
    );
\menu_rgb[8]_INST_0_i_1448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0046666600B9BBBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_5(5),
      I4 => sel_5(4),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1448_n_0\
    );
\menu_rgb[8]_INST_0_i_1449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664420669999ABBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_5(4),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1449_n_0\
    );
\menu_rgb[8]_INST_0_i_1450\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22662066222208BB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_5(4),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1450_n_0\
    );
\menu_rgb[8]_INST_0_i_1451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66006266BB22AABB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_5(4),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1451_n_0\
    );
\menu_rgb[8]_INST_0_i_1452\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA07776"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1452_n_0\
    );
\menu_rgb[8]_INST_0_i_1453\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64666666BBB9BBBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(5),
      I3 => pix_y(1),
      I4 => sel_5(4),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1453_n_0\
    );
\menu_rgb[8]_INST_0_i_1454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"062006202BA929B1"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1454_n_0\
    );
\menu_rgb[8]_INST_0_i_1455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42604666B092BB9B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => pix_y(1),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1455_n_0\
    );
\menu_rgb[8]_INST_0_i_1456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064206400B900B92"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1456_n_0\
    );
\menu_rgb[8]_INST_0_i_1457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6004640699AB1188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1457_n_0\
    );
\menu_rgb[8]_INST_0_i_1458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06042206220B0009"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1458_n_0\
    );
\menu_rgb[8]_INST_0_i_1459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40426020B220BA82"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1459_n_0\
    );
\menu_rgb[8]_INST_0_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_146_n_0\
    );
\menu_rgb[8]_INST_0_i_1460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62246006B000B220"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1460_n_0\
    );
\menu_rgb[8]_INST_0_i_1461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422040009000922"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(5),
      I3 => sel_5(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1461_n_0\
    );
\menu_rgb[8]_INST_0_i_1462\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040600202929A1B1"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => pix_y(1),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1462_n_0\
    );
\menu_rgb[8]_INST_0_i_1463\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0FFFFE01F0000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => high_score(0),
      I5 => high_score(1),
      O => sel_5(5)
    );
\menu_rgb[8]_INST_0_i_1464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0604666BA98BB9B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => pix_y(1),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1464_n_0\
    );
\menu_rgb[8]_INST_0_i_1465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066006600B320B8A"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1465_n_0\
    );
\menu_rgb[8]_INST_0_i_1466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6044644699BB1198"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1466_n_0\
    );
\menu_rgb[8]_INST_0_i_1467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42246206B20B8809"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1467_n_0\
    );
\menu_rgb[8]_INST_0_i_1468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40466066B22AB288"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1468_n_0\
    );
\menu_rgb[8]_INST_0_i_1469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6660B0206220B0A2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1469_n_0\
    );
\menu_rgb[8]_INST_0_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_147_n_0\
    );
\menu_rgb[8]_INST_0_i_1470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64442426292BA988"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1470_n_0\
    );
\menu_rgb[8]_INST_0_i_1471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0442A1110660A020"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1471_n_0\
    );
\menu_rgb[8]_INST_0_i_1472\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E06666BABBBBBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => pix_y(1),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1472_n_0\
    );
\menu_rgb[8]_INST_0_i_1473\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2066460002BB3222"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_5(4),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1473_n_0\
    );
\menu_rgb[8]_INST_0_i_1474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664446669999BBBB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_5(4),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1474_n_0\
    );
\menu_rgb[8]_INST_0_i_1475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66222066BBAA00BB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_5(4),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1475_n_0\
    );
\menu_rgb[8]_INST_0_i_1476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"62606666B0B23BAB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => pix_y(1),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1476_n_0\
    );
\menu_rgb[8]_INST_0_i_1477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02640266A0AB80AB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1477_n_0\
    );
\menu_rgb[8]_INST_0_i_1478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"242626262B292B2B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => pix_y(1),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1478_n_0\
    );
\menu_rgb[8]_INST_0_i_1479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00666666AB1113BB"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => sel_5(4),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1479_n_0\
    );
\menu_rgb[8]_INST_0_i_148\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_417_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_418_n_0\,
      O => \menu_rgb[8]_INST_0_i_148_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A020A00000092321"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1480_n_0\
    );
\menu_rgb[8]_INST_0_i_1481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60206000B019B123"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1481_n_0\
    );
\menu_rgb[8]_INST_0_i_1482\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0422062039008933"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1482_n_0\
    );
\menu_rgb[8]_INST_0_i_1483\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262206000B883B33"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(5),
      I3 => sel_5(4),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1483_n_0\
    );
\menu_rgb[8]_INST_0_i_1484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"262006000B110B33"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1484_n_0\
    );
\menu_rgb[8]_INST_0_i_1485\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200064680909B1B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => pix_y(1),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1485_n_0\
    );
\menu_rgb[8]_INST_0_i_1486\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222020092003223"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => sel_5(5),
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1486_n_0\
    );
\menu_rgb[8]_INST_0_i_1487\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200260610330B3B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => sel_5(4),
      I3 => pix_y(1),
      I4 => sel_5(5),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_1487_n_0\
    );
\menu_rgb[8]_INST_0_i_149\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_419_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_420_n_0\,
      O => \menu_rgb[8]_INST_0_i_149_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA02AAAA"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_55_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_56_n_0\,
      I2 => pix_y(5),
      I3 => \^pix_y[8]_0\,
      I4 => pix_y(6),
      I5 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_15_n_0\
    );
\menu_rgb[8]_INST_0_i_1500\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g7_b0__4_n_0\,
      I1 => \g7_b1__12_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b2__13_n_0\,
      I4 => pix_x(2),
      I5 => \g7_b3__12_n_0\,
      O => \menu_rgb[8]_INST_0_i_1500_n_0\
    );
\menu_rgb[8]_INST_0_i_1501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g7_b3__12_n_0\,
      I1 => \g7_b5__12_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b6__14_n_0\,
      I4 => pix_x(2),
      I5 => \g7_b7__12_n_0\,
      O => \menu_rgb[8]_INST_0_i_1501_n_0\
    );
\menu_rgb[8]_INST_0_i_1502\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__11_n_0\,
      I1 => \g7_b6__11_n_0\,
      O => \menu_rgb[8]_INST_0_i_1502_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1503\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b5__11_n_0\,
      I1 => \g7_b4__9_n_0\,
      O => \menu_rgb[8]_INST_0_i_1503_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1507\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b1__6_n_0\,
      I1 => \g7_b0__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_1507_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1508\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b3__6_n_0\,
      I1 => \g7_b2__6_n_0\,
      O => \menu_rgb[8]_INST_0_i_1508_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1509\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b5__6_n_0\,
      I1 => \g7_b4__5_n_0\,
      O => \menu_rgb[8]_INST_0_i_1509_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_151_n_0\
    );
\menu_rgb[8]_INST_0_i_1510\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__6_n_0\,
      I1 => \g7_b6__6_n_0\,
      O => \menu_rgb[8]_INST_0_i_1510_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_152_n_0\
    );
\menu_rgb[8]_INST_0_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_154_n_0\
    );
\menu_rgb[8]_INST_0_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_156_n_0\
    );
\menu_rgb[8]_INST_0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880000000"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(7),
      I2 => pix_y(4),
      I3 => pix_y(3),
      I4 => pix_y(5),
      I5 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_16_n_0\
    );
\menu_rgb[8]_INST_0_i_160\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_449_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_450_n_0\,
      O => rom_bit_font_9,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_162\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_454_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_455_n_0\,
      O => pix_x_4_sn_1,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFBFFFFF7FF"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(8),
      I2 => pix_y(9),
      I3 => \menu_rgb[8]_INST_0_i_456_n_0\,
      I4 => pix_y_3_sn_1,
      I5 => pix_y(6),
      O => \^pix_y[7]_1\
    );
\menu_rgb[8]_INST_0_i_165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_165_n_0\
    );
\menu_rgb[8]_INST_0_i_166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_166_n_0\
    );
\menu_rgb[8]_INST_0_i_167\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_465_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_466_n_0\,
      O => \menu_rgb[8]_INST_0_i_167_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_168\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_467_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_468_n_0\,
      O => \menu_rgb[8]_INST_0_i_168_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_170_n_0\
    );
\menu_rgb[8]_INST_0_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_171_n_0\
    );
\menu_rgb[8]_INST_0_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_173_n_0\
    );
\menu_rgb[8]_INST_0_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_175_n_0\
    );
\menu_rgb[8]_INST_0_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g2_b4__1_n_0\,
      I1 => \g2_b3__1_n_0\,
      I2 => pix_x(2),
      I3 => \g2_b2__1_n_0\,
      I4 => pix_x(1),
      I5 => \g2_b1__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_176_n_0\
    );
\menu_rgb[8]_INST_0_i_177\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g2_b1__1_n_0\,
      I1 => pix_x(2),
      I2 => \g2_b2__1_n_0\,
      I3 => pix_x(1),
      I4 => \g2_b3__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_177_n_0\
    );
\menu_rgb[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77FF000030300000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_12_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_13_n_0\,
      I2 => pix_y(9),
      I3 => \menu_rgb[8]_INST_0_i_14_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_15_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_16_n_0\,
      O => \menu_rgb[8]_INST_0_i_2_n_0\
    );
\menu_rgb[8]_INST_0_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(9),
      I1 => pix_y(8),
      O => pix_y_9_sn_1
    );
\menu_rgb[8]_INST_0_i_229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_229_n_0\
    );
\menu_rgb[8]_INST_0_i_231\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE7FFFF"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      I2 => pix_y(8),
      I3 => pix_y(9),
      I4 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_231_n_0\
    );
\menu_rgb[8]_INST_0_i_232\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g8_b3_n_0,
      I1 => g8_b2_n_0,
      I2 => pix_x(4),
      I3 => g8_b1_n_0,
      I4 => pix_x(3),
      I5 => g8_b0_n_0,
      O => \menu_rgb[8]_INST_0_i_232_n_0\
    );
\menu_rgb[8]_INST_0_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g8_b0_n_0,
      I1 => g8_b1_n_0,
      I2 => pix_x(4),
      I3 => g8_b2_n_0,
      I4 => pix_x(3),
      I5 => g8_b3_n_0,
      O => \menu_rgb[8]_INST_0_i_233_n_0\
    );
\menu_rgb[8]_INST_0_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000E00"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_586_n_0\,
      I1 => pix_x(5),
      I2 => \menu_rgb[8]_INST_0_i_587_n_0\,
      I3 => pix_x(6),
      I4 => \menu_rgb[8]_INST_0_i_229_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_231_n_0\,
      O => game_over(7)
    );
\menu_rgb[8]_INST_0_i_236\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_591_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_592_n_0\,
      O => rom_bit_font_15,
      S => pix_x(5)
    );
\menu_rgb[8]_INST_0_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_241_n_0\
    );
\menu_rgb[8]_INST_0_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_242_n_0\
    );
\menu_rgb[8]_INST_0_i_243\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_607_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_608_n_0\,
      O => \menu_rgb[8]_INST_0_i_243_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_244\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_609_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_610_n_0\,
      O => \menu_rgb[8]_INST_0_i_244_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_246_n_0\
    );
\menu_rgb[8]_INST_0_i_248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_248_n_0\
    );
\menu_rgb[8]_INST_0_i_249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_249_n_0\
    );
\menu_rgb[8]_INST_0_i_251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_251_n_0\
    );
\menu_rgb[8]_INST_0_i_252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_252_n_0\
    );
\menu_rgb[8]_INST_0_i_256\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_642_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_643_n_0\,
      O => rom_bit_font_13,
      S => pix_x(5)
    );
\menu_rgb[8]_INST_0_i_259\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_259_n_0\
    );
\menu_rgb[8]_INST_0_i_260\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_260_n_0\
    );
\menu_rgb[8]_INST_0_i_261\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_653_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_654_n_0\,
      O => \menu_rgb[8]_INST_0_i_261_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_262\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_655_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_656_n_0\,
      O => \menu_rgb[8]_INST_0_i_262_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_264\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_264_n_0\
    );
\menu_rgb[8]_INST_0_i_265\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_265_n_0\
    );
\menu_rgb[8]_INST_0_i_267\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_267_n_0\
    );
\menu_rgb[8]_INST_0_i_268\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_268_n_0\
    );
\menu_rgb[8]_INST_0_i_270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_270_n_0\
    );
\menu_rgb[8]_INST_0_i_274\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_687_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_688_n_0\,
      O => rom_bit_font_11,
      S => pix_x(5)
    );
\menu_rgb[8]_INST_0_i_277\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_277_n_0\
    );
\menu_rgb[8]_INST_0_i_278\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_278_n_0\
    );
\menu_rgb[8]_INST_0_i_280\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_700_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_701_n_0\,
      O => \menu_rgb[8]_INST_0_i_280_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_281\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_702_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_703_n_0\,
      O => \menu_rgb[8]_INST_0_i_281_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_285_n_0\
    );
\menu_rgb[8]_INST_0_i_286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_286_n_0\
    );
\menu_rgb[8]_INST_0_i_288\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_718_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_719_n_0\,
      O => \menu_rgb[8]_INST_0_i_288_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_289\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_720_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_721_n_0\,
      O => \menu_rgb[8]_INST_0_i_289_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_292\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_727_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_728_n_0\,
      O => \menu_rgb[8]_INST_0_i_292_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_293\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_729_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_730_n_0\,
      O => \menu_rgb[8]_INST_0_i_293_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_294\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(7),
      I2 => pix_x(6),
      I3 => pix_x(8),
      I4 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_294_n_0\
    );
\menu_rgb[8]_INST_0_i_299\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_299_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_299_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_299_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_299_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_741_n_0\,
      DI(2) => pix_x(5),
      DI(1) => \menu_rgb[8]_INST_0_i_742_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_743_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_299_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_744_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_745_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_746_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_747_n_0\
    );
\menu_rgb[8]_INST_0_i_300\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_300_n_0\
    );
\menu_rgb[8]_INST_0_i_301\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_748_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_301_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_301_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_749_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_301_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_750_n_0\
    );
\menu_rgb[8]_INST_0_i_313\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_313_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_313_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_313_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_313_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_781_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_782_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_783_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_784_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_313_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_785_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_786_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_787_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_788_n_0\
    );
\menu_rgb[8]_INST_0_i_314\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_314_n_0\
    );
\menu_rgb[8]_INST_0_i_315\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_789_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_315_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_315_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_790_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_315_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_791_n_0\
    );
\menu_rgb[8]_INST_0_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_124_n_0\,
      I1 => pix_x(9),
      I2 => pix_x(6),
      I3 => pix_x(8),
      I4 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_32_n_0\
    );
\menu_rgb[8]_INST_0_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0829202008682030"
    )
        port map (
      I0 => pix_x(3),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(2),
      I4 => pix_y(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_327_n_0\
    );
\menu_rgb[8]_INST_0_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"486B212148E92131"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(2),
      I4 => pix_y(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_328_n_0\
    );
\menu_rgb[8]_INST_0_i_329\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"89118915"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_329_n_0\
    );
\menu_rgb[8]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400000004000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_125_n_0\,
      I1 => pix_y_6_sn_1,
      I2 => pix_y_8_sn_1,
      I3 => \menu_rgb[8]_INST_0_i_126_n_0\,
      I4 => pix_x(5),
      I5 => \menu_rgb[8]_INST_0_i_127_n_0\,
      O => \menu_rgb[8]_INST_0_i_33_n_0\
    );
\menu_rgb[8]_INST_0_i_330\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A70"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(5),
      I3 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_330_n_0\
    );
\menu_rgb[8]_INST_0_i_334\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_334_n_0\
    );
\menu_rgb[8]_INST_0_i_335\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_335_n_0\
    );
\menu_rgb[8]_INST_0_i_337\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_337_n_0\
    );
\menu_rgb[8]_INST_0_i_339\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_339_n_0\
    );
\menu_rgb[8]_INST_0_i_340\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_340_n_0\
    );
\menu_rgb[8]_INST_0_i_341\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_341_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_341_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_341_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_341_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_849_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_850_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_851_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_852_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_341_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_853_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_854_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_855_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_856_n_0\
    );
\menu_rgb[8]_INST_0_i_342\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_342_n_0\
    );
\menu_rgb[8]_INST_0_i_343\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_857_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_343_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_343_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_858_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_343_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_859_n_0\
    );
\menu_rgb[8]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFBAFFFF"
    )
        port map (
      I0 => restart_on(6),
      I1 => \menu_rgb[8]_INST_0_i_133_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_134_n_0\,
      I3 => \menu_rgb[8]_INST_0_i_135_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_136_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_137_n_0\,
      O => \menu_rgb[8]_INST_0_i_35_n_0\
    );
\menu_rgb[8]_INST_0_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8C00BF00"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_x(2),
      I2 => \g3_b1__6_n_0\,
      I3 => pix_x(3),
      I4 => \menu_rgb[8]_INST_0_i_890_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_891_n_0\,
      O => \menu_rgb[8]_INST_0_i_355_n_0\
    );
\menu_rgb[8]_INST_0_i_356\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_892_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_893_n_0\,
      O => \menu_rgb[8]_INST_0_i_356_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_357\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_894_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_895_n_0\,
      O => \menu_rgb[8]_INST_0_i_357_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073FF40FF"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_x(2),
      I2 => \g6_b1__4_n_0\,
      I3 => pix_x(3),
      I4 => \menu_rgb[8]_INST_0_i_896_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_897_n_0\,
      O => \menu_rgb[8]_INST_0_i_358_n_0\
    );
\menu_rgb[8]_INST_0_i_360\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => pix_x_5_sn_1
    );
\menu_rgb[8]_INST_0_i_365\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_365_n_0\
    );
\menu_rgb[8]_INST_0_i_366\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(8),
      I2 => pix_x(9),
      I3 => pix_x(7),
      I4 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_366_n_0\
    );
\menu_rgb[8]_INST_0_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FAFAFFF0FCFCF"
    )
        port map (
      I0 => \g7_b2__10_n_0\,
      I1 => \g7_b3__9_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b1__9_n_0\,
      I4 => pix_x(2),
      I5 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_367_n_0\
    );
\menu_rgb[8]_INST_0_i_368\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_909_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_910_n_0\,
      O => \menu_rgb[8]_INST_0_i_368_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g6_b4__6_n_0\,
      I1 => \g4_b2__9_n_0\,
      I2 => pix_x(4),
      I3 => \g3_b5__9_n_0\,
      I4 => pix_x(3),
      I5 => \g6_b7__4_n_0\,
      O => \menu_rgb[8]_INST_0_i_369_n_0\
    );
\menu_rgb[8]_INST_0_i_370\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g6_b1__8_n_0\,
      I1 => pix_x(4),
      I2 => \g6_b2__6_n_0\,
      I3 => pix_x(3),
      I4 => \g6_b3__6_n_0\,
      O => \menu_rgb[8]_INST_0_i_370_n_0\
    );
\menu_rgb[8]_INST_0_i_372\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \g3_b4__10_n_0\,
      I1 => pix_x(4),
      I2 => \g3_b5__9_n_0\,
      I3 => pix_x(3),
      I4 => \g3_b7__14_n_0\,
      O => \menu_rgb[8]_INST_0_i_372_n_0\
    );
\menu_rgb[8]_INST_0_i_373\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g3_b1__11_n_0\,
      I1 => pix_x(4),
      I2 => \g3_b2__14_n_0\,
      I3 => pix_x(3),
      I4 => \g3_b3__11_n_0\,
      O => \menu_rgb[8]_INST_0_i_373_n_0\
    );
\menu_rgb[8]_INST_0_i_374\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__20_n_0\,
      I1 => \g7_b6__19_n_0\,
      O => \menu_rgb[8]_INST_0_i_374_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_375\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b5__20_n_0\,
      I1 => \g7_b4__15_n_0\,
      O => \menu_rgb[8]_INST_0_i_375_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_376\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b3__20_n_0\,
      I1 => \g7_b2__21_n_0\,
      O => \menu_rgb[8]_INST_0_i_376_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_377\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b1__20_n_0\,
      I1 => \g7_b0__11_n_0\,
      O => \menu_rgb[8]_INST_0_i_377_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_378\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_915_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_916_n_0\,
      O => \menu_rgb[8]_INST_0_i_378_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \g2_b1__3_n_0\,
      I1 => pix_y_7_sn_1,
      I2 => \g3_b1__12_n_0\,
      I3 => pix_x(3),
      I4 => pix_x(4),
      I5 => \menu_rgb[8]_INST_0_i_917_n_0\,
      O => \menu_rgb[8]_INST_0_i_379_n_0\
    );
\menu_rgb[8]_INST_0_i_380\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_380_n_0\
    );
\menu_rgb[8]_INST_0_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA22200022220007"
    )
        port map (
      I0 => pix_x(3),
      I1 => pix_y_7_sn_1,
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(6),
      I5 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_381_n_0\
    );
\menu_rgb[8]_INST_0_i_383\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BFFFFFFF0000002"
    )
        port map (
      I0 => pix_x(3),
      I1 => pix_y_7_sn_1,
      I2 => pix_y(3),
      I3 => pix_y(4),
      I4 => pix_y(5),
      I5 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_383_n_0\
    );
\menu_rgb[8]_INST_0_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C40000000000000B"
    )
        port map (
      I0 => pix_x(3),
      I1 => pix_y_7_sn_1,
      I2 => pix_y(3),
      I3 => pix_y(6),
      I4 => pix_y(5),
      I5 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_384_n_0\
    );
\menu_rgb[8]_INST_0_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7F7FF"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(8),
      I2 => pix_x(6),
      I3 => pix_x(5),
      I4 => pix_x(4),
      I5 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_385_n_0\
    );
\menu_rgb[8]_INST_0_i_386\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_920_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_921_n_0\,
      O => \menu_rgb[8]_INST_0_i_386_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_387\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b5__3_n_0\,
      I1 => \g4_b4__7_n_0\,
      O => \menu_rgb[8]_INST_0_i_387_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_388\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b7__4_n_0\,
      I1 => \g4_b6__4_n_0\,
      O => \menu_rgb[8]_INST_0_i_388_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_389\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => pix_x(2),
      I1 => \g4_b1__7_n_0\,
      I2 => \g2_b1__0_i_1_n_0\,
      I3 => \g3_b1__7_n_0\,
      O => \menu_rgb[8]_INST_0_i_389_n_0\
    );
\menu_rgb[8]_INST_0_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_148_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_149_n_0\,
      O => rom_bit_font_8,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_390\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b3__7_n_0\,
      I1 => \g4_b2__7_n_0\,
      O => \menu_rgb[8]_INST_0_i_390_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAF8FAFAFAFA"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(7),
      I2 => pix_y(9),
      I3 => pix_y(6),
      I4 => pix_y(5),
      I5 => \menu_rgb[8]_INST_0_i_922_n_0\,
      O => \menu_rgb[8]_INST_0_i_391_n_0\
    );
\menu_rgb[8]_INST_0_i_392\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \g3_b1__7_n_0\,
      I1 => \g2_b1__0_i_1_n_0\,
      I2 => \g2_b1__0_n_0\,
      I3 => pix_x(2),
      I4 => pix_x(3),
      I5 => \menu_rgb[8]_INST_0_i_923_n_0\,
      O => \menu_rgb[8]_INST_0_i_392_n_0\
    );
\menu_rgb[8]_INST_0_i_393\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_924_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_925_n_0\,
      O => \menu_rgb[8]_INST_0_i_393_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000002000000"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(7),
      I2 => pix_x(9),
      I3 => pix_x(4),
      I4 => pix_x(6),
      I5 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_394_n_0\
    );
\menu_rgb[8]_INST_0_i_395\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_391_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_926_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_142_n_0\,
      I3 => \menu_rgb[8]_INST_0_i_927_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_121_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_928_n_0\,
      O => \menu_rgb[8]_INST_0_i_395_n_0\
    );
\menu_rgb[8]_INST_0_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000800080400"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      I2 => pix_x(9),
      I3 => pix_x(8),
      I4 => pix_x(5),
      I5 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_396_n_0\
    );
\menu_rgb[8]_INST_0_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_929_n_0\,
      I1 => pix_x(4),
      I2 => \g7_b1__11_n_0\,
      I3 => pix_x(2),
      I4 => pix_x(3),
      I5 => \menu_rgb[8]_INST_0_i_930_n_0\,
      O => \menu_rgb[8]_INST_0_i_397_n_0\
    );
\menu_rgb[8]_INST_0_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_931_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_932_n_0\,
      I2 => pix_x(4),
      I3 => \menu_rgb[8]_INST_0_i_933_n_0\,
      I4 => pix_x(3),
      I5 => \menu_rgb[8]_INST_0_i_934_n_0\,
      O => \menu_rgb[8]_INST_0_i_398_n_0\
    );
\menu_rgb[8]_INST_0_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD7"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(4),
      I2 => pix_x(5),
      I3 => pix_x(9),
      I4 => pix_x(7),
      I5 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_399_n_0\
    );
\menu_rgb[8]_INST_0_i_400\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b3__5_n_0\,
      I1 => \g7_b2__5_n_0\,
      O => \menu_rgb[8]_INST_0_i_400_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_401\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_935_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_936_n_0\,
      O => \menu_rgb[8]_INST_0_i_401_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_403\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_941_n_0\,
      I1 => pix_x(9),
      I2 => pix_x(7),
      I3 => pix_x(6),
      I4 => pix_x(5),
      I5 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_403_n_0\
    );
\menu_rgb[8]_INST_0_i_404\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3300B8B8"
    )
        port map (
      I0 => \g6_b1__2_n_0\,
      I1 => \^pix_y[6]_0\,
      I2 => g5_b1_n_0,
      I3 => g5_b0_n_0,
      I4 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_404_n_0\
    );
\menu_rgb[8]_INST_0_i_408\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_947_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_948_n_0\,
      O => \menu_rgb[8]_INST_0_i_408_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_409\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_949_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_950_n_0\,
      O => \menu_rgb[8]_INST_0_i_409_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FE07FE05FA02040"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(6),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_417_n_0\
    );
\menu_rgb[8]_INST_0_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7040044020407FE0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(6),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_418_n_0\
    );
\menu_rgb[8]_INST_0_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE07FE1E0400641"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(6),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_419_n_0\
    );
\menu_rgb[8]_INST_0_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005FA079A1"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(6),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_420_n_0\
    );
\menu_rgb[8]_INST_0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => pix_x_4_sn_1,
      I1 => \^pix_y[7]_1\,
      I2 => pix_x_6_sn_1,
      I3 => pix_x(8),
      I4 => pix_x(7),
      I5 => pix_x(9),
      O => quit_on(3)
    );
\menu_rgb[8]_INST_0_i_443\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_443_n_0\
    );
\menu_rgb[8]_INST_0_i_445\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_445_n_0\
    );
\menu_rgb[8]_INST_0_i_447\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_447_n_0\
    );
\menu_rgb[8]_INST_0_i_448\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_448_n_0\
    );
\menu_rgb[8]_INST_0_i_449\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_972_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_973_n_0\,
      O => \menu_rgb[8]_INST_0_i_449_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_450\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_974_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_975_n_0\,
      O => \menu_rgb[8]_INST_0_i_450_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g7_b3__7_n_0\,
      I1 => \g7_b5__7_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b6__7_n_0\,
      I4 => pix_x(2),
      I5 => \g7_b7__7_n_0\,
      O => \menu_rgb[8]_INST_0_i_454_n_0\
    );
\menu_rgb[8]_INST_0_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g7_b0__2_n_0\,
      I1 => \g7_b1__7_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b2__8_n_0\,
      I4 => pix_x(2),
      I5 => \g7_b3__7_n_0\,
      O => \menu_rgb[8]_INST_0_i_455_n_0\
    );
\menu_rgb[8]_INST_0_i_456\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_456_n_0\
    );
\menu_rgb[8]_INST_0_i_457\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => pix_y_3_sn_1
    );
\menu_rgb[8]_INST_0_i_46\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_167_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_168_n_0\,
      O => rom_bit_font_10,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000780000005800"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(6),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_465_n_0\
    );
\menu_rgb[8]_INST_0_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FE0204020402000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(6),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_466_n_0\
    );
\menu_rgb[8]_INST_0_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20405FE07FE07FE0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(6),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_467_n_0\
    );
\menu_rgb[8]_INST_0_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(6),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_468_n_0\
    );
\menu_rgb[8]_INST_0_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(7),
      O => pix_x_8_sn_1
    );
\menu_rgb[8]_INST_0_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => lives(2),
      I1 => lives(1),
      I2 => lives(0),
      O => \menu_rgb[8]_INST_0_i_51_n_0\
    );
\menu_rgb[8]_INST_0_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => lives(2),
      I1 => lives(1),
      I2 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_52_n_0\
    );
\menu_rgb[8]_INST_0_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000057"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(5),
      I2 => pix_x(4),
      I3 => pix_x(7),
      I4 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_53_n_0\
    );
\menu_rgb[8]_INST_0_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      I2 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_54_n_0\
    );
\menu_rgb[8]_INST_0_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_176_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_177_n_0\,
      O => \menu_rgb[8]_INST_0_i_55_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_56_n_0\
    );
\menu_rgb[8]_INST_0_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(7),
      O => \^pix_y[8]_0\
    );
\menu_rgb[8]_INST_0_i_586\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1106_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1107_n_0\,
      O => \menu_rgb[8]_INST_0_i_586_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_587\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => pix_x(5),
      I1 => \g7_b3__1_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b2__1_n_0\,
      I4 => pix_x(4),
      I5 => \g7_b1__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_587_n_0\
    );
\menu_rgb[8]_INST_0_i_589\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_589_n_0\
    );
\menu_rgb[8]_INST_0_i_590\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_590_n_0\
    );
\menu_rgb[8]_INST_0_i_591\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1114_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1115_n_0\,
      O => \menu_rgb[8]_INST_0_i_591_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_592\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1116_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1117_n_0\,
      O => \menu_rgb[8]_INST_0_i_592_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_594\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_594_n_0\
    );
\menu_rgb[8]_INST_0_i_596\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_596_n_0\
    );
\menu_rgb[8]_INST_0_i_597\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_597_n_0\
    );
\menu_rgb[8]_INST_0_i_599\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_599_n_0\
    );
\menu_rgb[8]_INST_0_i_600\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_600_n_0\
    );
\menu_rgb[8]_INST_0_i_607\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FF00009800F0FD"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_1(4),
      I4 => rom_addr_font0_2(4),
      I5 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      O => \menu_rgb[8]_INST_0_i_607_n_0\
    );
\menu_rgb[8]_INST_0_i_608\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F00000089918F13"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_1(4),
      I4 => rom_addr_font0_2(4),
      I5 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      O => \menu_rgb[8]_INST_0_i_608_n_0\
    );
\menu_rgb[8]_INST_0_i_609\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F000009801F8F3"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_1(4),
      I4 => rom_addr_font0_2(4),
      I5 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      O => \menu_rgb[8]_INST_0_i_609_n_0\
    );
\menu_rgb[8]_INST_0_i_610\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E107F00D"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      I3 => rom_addr_font0_2(4),
      I4 => rom_addr_font0_1(4),
      I5 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_610_n_0\
    );
\menu_rgb[8]_INST_0_i_635\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_635_n_0\
    );
\menu_rgb[8]_INST_0_i_636\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_636_n_0\
    );
\menu_rgb[8]_INST_0_i_638\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_638_n_0\
    );
\menu_rgb[8]_INST_0_i_639\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_639_n_0\
    );
\menu_rgb[8]_INST_0_i_641\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_641_n_0\
    );
\menu_rgb[8]_INST_0_i_642\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1164_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1165_n_0\,
      O => \menu_rgb[8]_INST_0_i_642_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_643\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1166_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1167_n_0\,
      O => \menu_rgb[8]_INST_0_i_643_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_653\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F098900000F0F0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_1(4),
      I4 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      I5 => rom_addr_font0_2(4),
      O => \menu_rgb[8]_INST_0_i_653_n_0\
    );
\menu_rgb[8]_INST_0_i_654\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F00898F"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_2(4),
      I4 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      O => \menu_rgb[8]_INST_0_i_654_n_0\
    );
\menu_rgb[8]_INST_0_i_655\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0091000098980D0D"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_1(4),
      I4 => rom_addr_font0_2(4),
      I5 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      O => \menu_rgb[8]_INST_0_i_655_n_0\
    );
\menu_rgb[8]_INST_0_i_656\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D090900000202"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_x(3),
      I3 => rom_addr_font0_1(4),
      I4 => \menu_rgb[8]_INST_0_i_1141_n_0\,
      I5 => rom_addr_font0_2(4),
      O => \menu_rgb[8]_INST_0_i_656_n_0\
    );
\menu_rgb[8]_INST_0_i_680\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_680_n_0\
    );
\menu_rgb[8]_INST_0_i_682\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_682_n_0\
    );
\menu_rgb[8]_INST_0_i_683\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_683_n_0\
    );
\menu_rgb[8]_INST_0_i_687\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1197_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1198_n_0\,
      O => \menu_rgb[8]_INST_0_i_687_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_688\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1199_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1200_n_0\,
      O => \menu_rgb[8]_INST_0_i_688_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_690\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_690_n_0\
    );
\menu_rgb[8]_INST_0_i_691\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_691_n_0\
    );
\menu_rgb[8]_INST_0_i_700\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60426060B031B122"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_700_n_0\
    );
\menu_rgb[8]_INST_0_i_701\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000066BB6638"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => rom_addr_font0_0(3),
      I4 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I5 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_701_n_0\
    );
\menu_rgb[8]_INST_0_i_702\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66664464BBBBB999"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_x(1),
      I3 => pix_y(1),
      I4 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_702_n_0\
    );
\menu_rgb[8]_INST_0_i_703\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022000200121122"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_703_n_0\
    );
\menu_rgb[8]_INST_0_i_705\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_705_n_0\
    );
\menu_rgb[8]_INST_0_i_707\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_707_n_0\
    );
\menu_rgb[8]_INST_0_i_708\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_708_n_0\
    );
\menu_rgb[8]_INST_0_i_718\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46266606BB0BBB2B"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_718_n_0\
    );
\menu_rgb[8]_INST_0_i_719\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I4 => rom_addr_font0_0(3),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_719_n_0\
    );
\menu_rgb[8]_INST_0_i_720\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6400660000000000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_720_n_0\
    );
\menu_rgb[8]_INST_0_i_721\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2262006000B020B2"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_x(1),
      I3 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I4 => pix_y(1),
      I5 => rom_addr_font0_0(3),
      O => \menu_rgb[8]_INST_0_i_721_n_0\
    );
\menu_rgb[8]_INST_0_i_725\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_725_n_0\
    );
\menu_rgb[8]_INST_0_i_726\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_726_n_0\
    );
\menu_rgb[8]_INST_0_i_727\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__10_n_0\,
      I1 => \g7_b6__10_n_0\,
      O => \menu_rgb[8]_INST_0_i_727_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_728\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b5__10_n_0\,
      I1 => \g7_b4__8_n_0\,
      O => \menu_rgb[8]_INST_0_i_728_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_729\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b3__10_n_0\,
      I1 => \g7_b2__11_n_0\,
      O => \menu_rgb[8]_INST_0_i_729_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_232_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_233_n_0\,
      O => \menu_rgb[8]_INST_0_i_73_n_0\,
      S => pix_x(5)
    );
\menu_rgb[8]_INST_0_i_730\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b1__10_n_0\,
      I1 => \g7_b0__3_n_0\,
      O => \menu_rgb[8]_INST_0_i_730_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_734\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_734_n_0\
    );
\menu_rgb[8]_INST_0_i_736\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_736_n_0\
    );
\menu_rgb[8]_INST_0_i_737\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_737_n_0\
    );
\menu_rgb[8]_INST_0_i_739\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_739_n_0\
    );
\menu_rgb[8]_INST_0_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      I2 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_74_n_0\
    );
\menu_rgb[8]_INST_0_i_740\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_740_n_0\
    );
\menu_rgb[8]_INST_0_i_741\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_741_n_0\
    );
\menu_rgb[8]_INST_0_i_742\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_742_n_0\
    );
\menu_rgb[8]_INST_0_i_743\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_743_n_0\
    );
\menu_rgb[8]_INST_0_i_744\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_744_n_0\
    );
\menu_rgb[8]_INST_0_i_745\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_745_n_0\
    );
\menu_rgb[8]_INST_0_i_746\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_746_n_0\
    );
\menu_rgb[8]_INST_0_i_747\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_747_n_0\
    );
\menu_rgb[8]_INST_0_i_748\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_748_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_748_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_748_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_748_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1278_n_0\,
      DI(2) => pix_y(5),
      DI(1) => pix_y(3),
      DI(0) => \menu_rgb[8]_INST_0_i_1279_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_748_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1280_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1281_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1282_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1283_n_0\
    );
\menu_rgb[8]_INST_0_i_749\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_749_n_0\
    );
\menu_rgb[8]_INST_0_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFB"
    )
        port map (
      I0 => pix_y(9),
      I1 => pix_y(8),
      I2 => pix_y(6),
      I3 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_75_n_0\
    );
\menu_rgb[8]_INST_0_i_750\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_750_n_0\
    );
\menu_rgb[8]_INST_0_i_754\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => high_score(4),
      I1 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I2 => high_score(5),
      I3 => high_score(6),
      O => sel_6(6)
    );
\menu_rgb[8]_INST_0_i_763\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => high_score(7),
      I1 => high_score(5),
      I2 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I3 => high_score(4),
      I4 => high_score(6),
      O => sel_6(8)
    );
\menu_rgb[8]_INST_0_i_764\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A00000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(1),
      I4 => sel_6(5),
      O => \menu_rgb[8]_INST_0_i_764_n_0\
    );
\menu_rgb[8]_INST_0_i_765\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => high_score(5),
      I1 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I2 => high_score(4),
      I3 => high_score(6),
      I4 => high_score(7),
      O => sel_6(7)
    );
\menu_rgb[8]_INST_0_i_766\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A700"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => sel_6(5),
      O => \menu_rgb[8]_INST_0_i_766_n_0\
    );
\menu_rgb[8]_INST_0_i_767\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666A9995"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => high_score(4),
      O => sel_6(4)
    );
\menu_rgb[8]_INST_0_i_78\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_243_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_244_n_0\,
      O => rom_bit_font_14,
      S => pix_x(5)
    );
\menu_rgb[8]_INST_0_i_781\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_781_n_0\
    );
\menu_rgb[8]_INST_0_i_782\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_782_n_0\
    );
\menu_rgb[8]_INST_0_i_783\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_783_n_0\
    );
\menu_rgb[8]_INST_0_i_784\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_784_n_0\
    );
\menu_rgb[8]_INST_0_i_785\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_785_n_0\
    );
\menu_rgb[8]_INST_0_i_786\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_786_n_0\
    );
\menu_rgb[8]_INST_0_i_787\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_787_n_0\
    );
\menu_rgb[8]_INST_0_i_788\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_788_n_0\
    );
\menu_rgb[8]_INST_0_i_789\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_789_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_789_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_789_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_789_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1349_n_0\,
      DI(2) => pix_y(5),
      DI(1) => pix_y(3),
      DI(0) => \menu_rgb[8]_INST_0_i_1350_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_789_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1351_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1352_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1353_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1354_n_0\
    );
\menu_rgb[8]_INST_0_i_790\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_790_n_0\
    );
\menu_rgb[8]_INST_0_i_791\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_791_n_0\
    );
\menu_rgb[8]_INST_0_i_795\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => high_score(8),
      I1 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I2 => high_score(9),
      I3 => high_score(10),
      O => sel_7(6)
    );
\menu_rgb[8]_INST_0_i_804\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => high_score(11),
      I1 => high_score(9),
      I2 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I3 => high_score(8),
      I4 => high_score(10),
      O => sel_7(8)
    );
\menu_rgb[8]_INST_0_i_805\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A00000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(1),
      I4 => sel_7(5),
      O => \menu_rgb[8]_INST_0_i_805_n_0\
    );
\menu_rgb[8]_INST_0_i_806\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => high_score(9),
      I1 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I2 => high_score(8),
      I3 => high_score(10),
      I4 => high_score(11),
      O => sel_7(7)
    );
\menu_rgb[8]_INST_0_i_807\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A700"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => sel_7(5),
      O => \menu_rgb[8]_INST_0_i_807_n_0\
    );
\menu_rgb[8]_INST_0_i_808\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666A9995"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => high_score(8),
      O => sel_7(4)
    );
\menu_rgb[8]_INST_0_i_84\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_261_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_262_n_0\,
      O => rom_bit_font_12,
      S => pix_x(5)
    );
\menu_rgb[8]_INST_0_i_849\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_849_n_0\
    );
\menu_rgb[8]_INST_0_i_850\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_850_n_0\
    );
\menu_rgb[8]_INST_0_i_851\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_851_n_0\
    );
\menu_rgb[8]_INST_0_i_852\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_852_n_0\
    );
\menu_rgb[8]_INST_0_i_853\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_853_n_0\
    );
\menu_rgb[8]_INST_0_i_854\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_854_n_0\
    );
\menu_rgb[8]_INST_0_i_855\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_855_n_0\
    );
\menu_rgb[8]_INST_0_i_856\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_856_n_0\
    );
\menu_rgb[8]_INST_0_i_857\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_857_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_857_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_857_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_857_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1418_n_0\,
      DI(2) => pix_y(5),
      DI(1) => pix_y(3),
      DI(0) => \menu_rgb[8]_INST_0_i_1419_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_857_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1420_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1421_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1422_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1423_n_0\
    );
\menu_rgb[8]_INST_0_i_858\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_858_n_0\
    );
\menu_rgb[8]_INST_0_i_859\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_859_n_0\
    );
\menu_rgb[8]_INST_0_i_863\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => high_score(0),
      I1 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I2 => high_score(1),
      I3 => high_score(2),
      O => sel_5(6)
    );
\menu_rgb[8]_INST_0_i_872\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => high_score(3),
      I1 => high_score(1),
      I2 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I3 => high_score(0),
      I4 => high_score(2),
      O => sel_5(8)
    );
\menu_rgb[8]_INST_0_i_873\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A00000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(1),
      I4 => sel_5(5),
      O => \menu_rgb[8]_INST_0_i_873_n_0\
    );
\menu_rgb[8]_INST_0_i_874\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => high_score(1),
      I1 => \menu_rgb[8]_INST_0_i_1215_n_0\,
      I2 => high_score(0),
      I3 => high_score(2),
      I4 => high_score(3),
      O => sel_5(7)
    );
\menu_rgb[8]_INST_0_i_875\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A700"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => sel_5(5),
      O => \menu_rgb[8]_INST_0_i_875_n_0\
    );
\menu_rgb[8]_INST_0_i_876\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666A9995"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => high_score(0),
      O => sel_5(4)
    );
\menu_rgb[8]_INST_0_i_890\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b3__6_n_0\,
      I1 => \g3_b2__9_n_0\,
      O => \menu_rgb[8]_INST_0_i_890_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_891\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(8),
      I2 => pix_x(6),
      I3 => pix_x(7),
      I4 => pix_x(9),
      I5 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_891_n_0\
    );
\menu_rgb[8]_INST_0_i_892\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b7__9_n_0\,
      I1 => \g3_b6__4_n_0\,
      O => \menu_rgb[8]_INST_0_i_892_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_893\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b5__5_n_0\,
      I1 => \g3_b4__5_n_0\,
      O => \menu_rgb[8]_INST_0_i_893_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_894\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g6_b7__1_n_0\,
      I1 => g6_b6_n_0,
      O => \menu_rgb[8]_INST_0_i_894_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_895\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g6_b5__2_n_0\,
      I1 => \g6_b4__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_895_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_896\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g6_b3__2_n_0\,
      I1 => \g6_b2__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_896_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_897\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      I2 => pix_x(7),
      I3 => pix_x(9),
      I4 => pix_x(8),
      I5 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_897_n_0\
    );
\menu_rgb[8]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAAAAAA"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_35_n_0\,
      I1 => \^pix_y[6]_0\,
      I2 => pix_y_8_sn_1,
      I3 => pix_y(7),
      I4 => E3x3_n_0,
      I5 => M33_n_0,
      O => \menu_rgb[8]_INST_0_i_9_n_0\
    );
\menu_rgb[8]_INST_0_i_909\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__9_n_0\,
      I1 => \g7_b6__9_n_0\,
      O => \menu_rgb[8]_INST_0_i_909_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_910\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b5__9_n_0\,
      I1 => \g7_b4__7_n_0\,
      O => \menu_rgb[8]_INST_0_i_910_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_911\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => pix_x(3),
      I1 => \g3_b1__12_n_0\,
      I2 => pix_y_7_sn_1,
      I3 => \g4_b1__10_n_0\,
      O => \menu_rgb[8]_INST_0_i_911_n_0\
    );
\menu_rgb[8]_INST_0_i_915\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g3_b6__7_n_0\,
      I1 => \g2_b6__2_n_0\,
      I2 => pix_x(3),
      I3 => \g3_b7__15_n_0\,
      I4 => pix_y_7_sn_1,
      I5 => \g2_b7__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_915_n_0\
    );
\menu_rgb[8]_INST_0_i_916\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g3_b4__11_n_0\,
      I1 => \g2_b4__3_n_0\,
      I2 => pix_x(3),
      I3 => \g3_b5__8_n_0\,
      I4 => pix_y_7_sn_1,
      I5 => \g2_b5__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_916_n_0\
    );
\menu_rgb[8]_INST_0_i_917\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g3_b2__15_n_0\,
      I1 => \g2_b2__3_n_0\,
      I2 => pix_x(3),
      I3 => \g3_b3__12_n_0\,
      I4 => pix_y_7_sn_1,
      I5 => \g2_b3__3_n_0\,
      O => \menu_rgb[8]_INST_0_i_917_n_0\
    );
\menu_rgb[8]_INST_0_i_920\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \g7_b0__7_n_0\,
      I1 => \g7_b1__15_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b2__16_n_0\,
      I4 => pix_x(2),
      I5 => \g7_b3__15_n_0\,
      O => \menu_rgb[8]_INST_0_i_920_n_0\
    );
\menu_rgb[8]_INST_0_i_921\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \g7_b3__15_n_0\,
      I1 => \g7_b5__15_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b6__15_n_0\,
      I4 => pix_x(2),
      I5 => \g7_b7__15_n_0\,
      O => \menu_rgb[8]_INST_0_i_921_n_0\
    );
\menu_rgb[8]_INST_0_i_922\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_922_n_0\
    );
\menu_rgb[8]_INST_0_i_923\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g2_b2__0_n_0\,
      I1 => \g3_b2__10_n_0\,
      I2 => pix_x(2),
      I3 => \g2_b3__0_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g3_b3__7_n_0\,
      O => \menu_rgb[8]_INST_0_i_923_n_0\
    );
\menu_rgb[8]_INST_0_i_924\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g2_b6__0_n_0\,
      I1 => \g3_b6__5_n_0\,
      I2 => pix_x(2),
      I3 => \g2_b7__0_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g3_b7__10_n_0\,
      O => \menu_rgb[8]_INST_0_i_924_n_0\
    );
\menu_rgb[8]_INST_0_i_925\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g2_b4__0_n_0\,
      I1 => \g3_b4__6_n_0\,
      I2 => pix_x(2),
      I3 => \g2_b5__0_n_0\,
      I4 => \g2_b1__0_i_1_n_0\,
      I5 => \g3_b5__6_n_0\,
      O => \menu_rgb[8]_INST_0_i_925_n_0\
    );
\menu_rgb[8]_INST_0_i_926\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(6),
      I2 => pix_x(5),
      I3 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_926_n_0\
    );
\menu_rgb[8]_INST_0_i_927\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      I2 => pix_x(9),
      I3 => pix_x(5),
      I4 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_927_n_0\
    );
\menu_rgb[8]_INST_0_i_928\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1500_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1501_n_0\,
      O => \menu_rgb[8]_INST_0_i_928_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_929\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1502_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1503_n_0\,
      O => \menu_rgb[8]_INST_0_i_929_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_292_n_0\,
      I1 => pix_x(3),
      I2 => \menu_rgb[8]_INST_0_i_293_n_0\,
      I3 => pix_x(4),
      I4 => \menu_rgb[8]_INST_0_i_294_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_119_n_0\,
      O => HS_on(4)
    );
\menu_rgb[8]_INST_0_i_930\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b3__11_n_0\,
      I1 => \g7_b2__12_n_0\,
      O => \menu_rgb[8]_INST_0_i_930_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_931\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b5__13_n_0\,
      I1 => \g7_b4__10_n_0\,
      O => \menu_rgb[8]_INST_0_i_931_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_932\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__13_n_0\,
      I1 => \g7_b6__12_n_0\,
      O => \menu_rgb[8]_INST_0_i_932_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_933\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b1__13_n_0\,
      I1 => \g7_b0__5_n_0\,
      O => \menu_rgb[8]_INST_0_i_933_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_934\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b3__13_n_0\,
      I1 => \g7_b2__14_n_0\,
      O => \menu_rgb[8]_INST_0_i_934_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_935\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__5_n_0\,
      I1 => \g7_b6__5_n_0\,
      O => \menu_rgb[8]_INST_0_i_935_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_936\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b5__5_n_0\,
      I1 => \g7_b4__4_n_0\,
      O => \menu_rgb[8]_INST_0_i_936_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_937\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => pix_x(2),
      I1 => \g3_b1__2_n_0\,
      I2 => \^pix_y[6]_0\,
      I3 => \g4_b1__3_n_0\,
      O => \menu_rgb[8]_INST_0_i_937_n_0\
    );
\menu_rgb[8]_INST_0_i_939\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b5__11_n_0\,
      I1 => \g3_b4__12_n_0\,
      O => \menu_rgb[8]_INST_0_i_939_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_941\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1507_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1508_n_0\,
      I2 => pix_x(4),
      I3 => \menu_rgb[8]_INST_0_i_1509_n_0\,
      I4 => pix_x(3),
      I5 => \menu_rgb[8]_INST_0_i_1510_n_0\,
      O => \menu_rgb[8]_INST_0_i_941_n_0\
    );
\menu_rgb[8]_INST_0_i_947\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"818095857E7E7E7E"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => pix_x(2),
      I4 => \^pix_y[6]_0\,
      I5 => rom_addr_font0(3),
      O => \menu_rgb[8]_INST_0_i_947_n_0\
    );
\menu_rgb[8]_INST_0_i_948\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1405101000000000"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => pix_x(2),
      I4 => \^pix_y[6]_0\,
      I5 => rom_addr_font0(3),
      O => \menu_rgb[8]_INST_0_i_948_n_0\
    );
\menu_rgb[8]_INST_0_i_949\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0514951000007E00"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => pix_x(2),
      I4 => \^pix_y[6]_0\,
      I5 => rom_addr_font0(3),
      O => \menu_rgb[8]_INST_0_i_949_n_0\
    );
\menu_rgb[8]_INST_0_i_95\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_299_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_95_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_95_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_x(9),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_95_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_300_n_0\
    );
\menu_rgb[8]_INST_0_i_950\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808100857E7E007E"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => pix_x(2),
      I4 => \^pix_y[6]_0\,
      I5 => rom_addr_font0(3),
      O => \menu_rgb[8]_INST_0_i_950_n_0\
    );
\menu_rgb[8]_INST_0_i_96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_301_n_3\,
      I1 => \menu_rgb[8]_INST_0_i_26\(0),
      O => \menu_rgb[8]_INST_0_i_96_n_0\
    );
\menu_rgb[8]_INST_0_i_972\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FE01FE05FE00FE0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(6),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_972_n_0\
    );
\menu_rgb[8]_INST_0_i_973\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000600020005000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(6),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_973_n_0\
    );
\menu_rgb[8]_INST_0_i_974\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FE0500020006000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(6),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_974_n_0\
    );
\menu_rgb[8]_INST_0_i_975\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FE05FE01FE0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(6),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_975_n_0\
    );
scoreLD: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_28
     port map (
      CO(0) => menu_rgb1_i_20_n_3,
      menu_rgb1 => menu_rgb1_i_21_n_0,
      menu_rgb1_0(0) => menu_rgb1_i_24_n_3,
      menu_rgb1_i_23_0 => menu_rgb1_i_150_n_0,
      menu_rgb1_i_23_1 => menu_rgb1_i_152_n_0,
      menu_rgb1_i_69_0 => menu_rgb1_i_271_n_0,
      menu_rgb1_i_69_1 => menu_rgb1_i_272_n_0,
      menu_rgb1_i_69_2 => menu_rgb1_i_273_n_0,
      menu_rgb1_i_69_3 => menu_rgb1_i_274_n_0,
      menu_rgb1_i_69_4 => menu_rgb1_i_275_n_0,
      menu_rgb1_i_69_5 => menu_rgb1_i_276_n_0,
      menu_rgb1_i_69_6 => menu_rgb1_i_277_n_0,
      menu_rgb1_i_69_7 => menu_rgb1_i_278_n_0,
      menu_rgb1_i_70_0 => menu_rgb1_i_279_n_0,
      menu_rgb1_i_70_1 => menu_rgb1_i_280_n_0,
      menu_rgb1_i_70_2 => menu_rgb1_i_281_n_0,
      menu_rgb1_i_70_3 => menu_rgb1_i_282_n_0,
      menu_rgb1_i_70_4 => menu_rgb1_i_283_n_0,
      menu_rgb1_i_70_5 => menu_rgb1_i_284_n_0,
      menu_rgb1_i_70_6 => menu_rgb1_i_285_n_0,
      menu_rgb1_i_70_7 => menu_rgb1_i_286_n_0,
      menu_rgb1_i_71_0 => menu_rgb1_i_107_n_0,
      menu_rgb1_i_71_1 => menu_rgb1_i_287_n_0,
      menu_rgb1_i_71_2 => menu_rgb1_i_288_n_0,
      menu_rgb1_i_71_3 => menu_rgb1_i_289_n_0,
      menu_rgb1_i_71_4 => menu_rgb1_i_290_n_0,
      menu_rgb1_i_71_5 => menu_rgb1_i_291_n_0,
      menu_rgb1_i_71_6 => menu_rgb1_i_292_n_0,
      menu_rgb1_i_71_7 => menu_rgb1_i_293_n_0,
      menu_rgb1_i_72_0 => menu_rgb1_i_294_n_0,
      menu_rgb1_i_72_1 => menu_rgb1_i_295_n_0,
      menu_rgb1_i_72_2 => menu_rgb1_i_296_n_0,
      menu_rgb1_i_72_3 => menu_rgb1_i_297_n_0,
      menu_rgb1_i_72_4 => menu_rgb1_i_298_n_0,
      menu_rgb1_i_72_5 => menu_rgb1_i_299_n_0,
      menu_rgb1_i_72_6 => menu_rgb1_i_300_n_0,
      menu_rgb1_i_72_7 => menu_rgb1_i_301_n_0,
      menu_rgb1_i_74_0 => menu_rgb1_i_303_n_0,
      menu_rgb1_i_74_1 => menu_rgb1_i_304_n_0,
      menu_rgb1_i_74_2 => menu_rgb1_i_305_n_0,
      menu_rgb1_i_74_3 => menu_rgb1_i_306_n_0,
      menu_rgb1_i_74_4 => menu_rgb1_i_307_n_0,
      menu_rgb1_i_74_5 => menu_rgb1_i_308_n_0,
      menu_rgb1_i_74_6 => menu_rgb1_i_309_n_0,
      menu_rgb1_i_74_7 => menu_rgb1_i_310_n_0,
      menu_rgb1_i_75_0 => menu_rgb1_i_311_n_0,
      menu_rgb1_i_75_1 => menu_rgb1_i_312_n_0,
      menu_rgb1_i_75_2 => menu_rgb1_i_313_n_0,
      menu_rgb1_i_75_3 => menu_rgb1_i_314_n_0,
      menu_rgb1_i_75_4 => menu_rgb1_i_315_n_0,
      menu_rgb1_i_75_5 => menu_rgb1_i_316_n_0,
      menu_rgb1_i_75_6 => menu_rgb1_i_317_n_0,
      menu_rgb1_i_75_7 => menu_rgb1_i_318_n_0,
      menu_rgb1_i_76_0 => menu_rgb1_i_323_n_0,
      menu_rgb1_i_76_1 => menu_rgb1_i_324_n_0,
      menu_rgb1_i_76_2 => menu_rgb1_i_325_n_0,
      menu_rgb1_i_76_3 => menu_rgb1_i_326_n_0,
      menu_rgb1_i_76_4 => menu_rgb1_i_319_n_0,
      menu_rgb1_i_76_5 => menu_rgb1_i_320_n_0,
      menu_rgb1_i_76_6 => menu_rgb1_i_321_n_0,
      menu_rgb1_i_76_7 => menu_rgb1_i_322_n_0,
      pix_x(2 downto 0) => pix_x(3 downto 1),
      player_score(0) => player_score(0),
      sel(3 downto 1) => sel_4(8 downto 6),
      sel(0) => sel_4(4)
    );
scoreMD: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_29
     port map (
      CO(0) => menu_rgb1_i_4_n_3,
      menu_rgb1(0) => menu_rgb1_i_10_n_3,
      menu_rgb1_i_30_0 => menu_rgb1_i_207_n_0,
      menu_rgb1_i_30_1 => menu_rgb1_i_208_n_0,
      menu_rgb1_i_30_2 => menu_rgb1_i_209_n_0,
      menu_rgb1_i_30_3 => menu_rgb1_i_210_n_0,
      menu_rgb1_i_30_4 => menu_rgb1_i_211_n_0,
      menu_rgb1_i_30_5 => menu_rgb1_i_212_n_0,
      menu_rgb1_i_30_6 => menu_rgb1_i_213_n_0,
      menu_rgb1_i_30_7 => menu_rgb1_i_214_n_0,
      menu_rgb1_i_31_0 => menu_rgb1_i_215_n_0,
      menu_rgb1_i_31_1 => menu_rgb1_i_216_n_0,
      menu_rgb1_i_31_2 => menu_rgb1_i_217_n_0,
      menu_rgb1_i_31_3 => menu_rgb1_i_218_n_0,
      menu_rgb1_i_31_4 => menu_rgb1_i_219_n_0,
      menu_rgb1_i_31_5 => menu_rgb1_i_220_n_0,
      menu_rgb1_i_31_6 => menu_rgb1_i_221_n_0,
      menu_rgb1_i_31_7 => menu_rgb1_i_222_n_0,
      menu_rgb1_i_32_0 => menu_rgb1_i_223_n_0,
      menu_rgb1_i_32_1 => menu_rgb1_i_224_n_0,
      menu_rgb1_i_32_2 => menu_rgb1_i_225_n_0,
      menu_rgb1_i_32_3 => menu_rgb1_i_226_n_0,
      menu_rgb1_i_32_4 => menu_rgb1_i_227_n_0,
      menu_rgb1_i_32_5 => menu_rgb1_i_228_n_0,
      menu_rgb1_i_32_6 => menu_rgb1_i_229_n_0,
      menu_rgb1_i_33_0 => menu_rgb1_i_230_n_0,
      menu_rgb1_i_33_1 => menu_rgb1_i_231_n_0,
      menu_rgb1_i_33_2 => menu_rgb1_i_232_n_0,
      menu_rgb1_i_33_3 => menu_rgb1_i_233_n_0,
      menu_rgb1_i_33_4 => menu_rgb1_i_234_n_0,
      menu_rgb1_i_33_5 => menu_rgb1_i_235_n_0,
      menu_rgb1_i_33_6 => menu_rgb1_i_236_n_0,
      menu_rgb1_i_33_7 => menu_rgb1_i_237_n_0,
      menu_rgb1_i_34_0 => menu_rgb1_i_242_n_0,
      menu_rgb1_i_34_1 => menu_rgb1_i_243_n_0,
      menu_rgb1_i_34_2 => menu_rgb1_i_244_n_0,
      menu_rgb1_i_34_3 => menu_rgb1_i_245_n_0,
      menu_rgb1_i_34_4 => menu_rgb1_i_238_n_0,
      menu_rgb1_i_34_5 => menu_rgb1_i_239_n_0,
      menu_rgb1_i_34_6 => menu_rgb1_i_240_n_0,
      menu_rgb1_i_34_7 => menu_rgb1_i_241_n_0,
      menu_rgb1_i_35_0 => menu_rgb1_i_246_n_0,
      menu_rgb1_i_35_1 => menu_rgb1_i_247_n_0,
      menu_rgb1_i_35_2 => menu_rgb1_i_248_n_0,
      menu_rgb1_i_35_3 => menu_rgb1_i_249_n_0,
      menu_rgb1_i_35_4 => menu_rgb1_i_250_n_0,
      menu_rgb1_i_35_5 => menu_rgb1_i_251_n_0,
      menu_rgb1_i_35_6 => menu_rgb1_i_252_n_0,
      menu_rgb1_i_35_7 => menu_rgb1_i_253_n_0,
      menu_rgb1_i_9_0 => menu_rgb1_i_107_n_0,
      menu_rgb1_i_9_1 => menu_rgb1_i_110_n_0,
      \menu_rgb[0]_INST_0_i_10\ => \menu_rgb[0]_INST_0_i_10\,
      pix_x(2 downto 0) => pix_x(3 downto 1),
      \pix_x[3]\ => scoreMD_n_1,
      pix_y(4 downto 0) => pix_y(5 downto 1),
      \pix_y[3]\(1 downto 0) => sel_16(5 downto 4),
      player_score(0) => player_score(1),
      rom_addr_font0(0) => rom_addr_font0_2(4),
      score(3 downto 0) => score(7 downto 4)
    );
scoreUD: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_30
     port map (
      CO(0) => menu_rgb1_i_25_n_3,
      menu_on(0) => menu_on(1),
      \menu_on[1]\ => scoreUD_n_0,
      menu_rgb1 => menu_rgb1_i_26_n_0,
      menu_rgb1_0(0) => menu_rgb1_i_29_n_3,
      menu_rgb1_i_28_0 => menu_rgb1_i_190_n_0,
      menu_rgb1_i_28_1 => menu_rgb1_i_192_n_0,
      menu_rgb1_i_84_0 => menu_rgb1_i_342_n_0,
      menu_rgb1_i_84_1 => menu_rgb1_i_343_n_0,
      menu_rgb1_i_84_2 => menu_rgb1_i_344_n_0,
      menu_rgb1_i_84_3 => menu_rgb1_i_345_n_0,
      menu_rgb1_i_84_4 => menu_rgb1_i_346_n_0,
      menu_rgb1_i_84_5 => menu_rgb1_i_347_n_0,
      menu_rgb1_i_84_6 => menu_rgb1_i_348_n_0,
      menu_rgb1_i_84_7 => menu_rgb1_i_349_n_0,
      menu_rgb1_i_85_0 => menu_rgb1_i_350_n_0,
      menu_rgb1_i_85_1 => menu_rgb1_i_351_n_0,
      menu_rgb1_i_85_2 => menu_rgb1_i_352_n_0,
      menu_rgb1_i_85_3 => menu_rgb1_i_353_n_0,
      menu_rgb1_i_85_4 => menu_rgb1_i_354_n_0,
      menu_rgb1_i_85_5 => menu_rgb1_i_355_n_0,
      menu_rgb1_i_85_6 => menu_rgb1_i_356_n_0,
      menu_rgb1_i_85_7 => menu_rgb1_i_357_n_0,
      menu_rgb1_i_86_0 => menu_rgb1_i_107_n_0,
      menu_rgb1_i_86_1 => menu_rgb1_i_358_n_0,
      menu_rgb1_i_86_2 => menu_rgb1_i_359_n_0,
      menu_rgb1_i_86_3 => menu_rgb1_i_360_n_0,
      menu_rgb1_i_86_4 => menu_rgb1_i_361_n_0,
      menu_rgb1_i_86_5 => menu_rgb1_i_362_n_0,
      menu_rgb1_i_86_6 => menu_rgb1_i_363_n_0,
      menu_rgb1_i_86_7 => menu_rgb1_i_364_n_0,
      menu_rgb1_i_87_0 => menu_rgb1_i_365_n_0,
      menu_rgb1_i_87_1 => menu_rgb1_i_366_n_0,
      menu_rgb1_i_87_2 => menu_rgb1_i_367_n_0,
      menu_rgb1_i_87_3 => menu_rgb1_i_368_n_0,
      menu_rgb1_i_87_4 => menu_rgb1_i_369_n_0,
      menu_rgb1_i_87_5 => menu_rgb1_i_370_n_0,
      menu_rgb1_i_87_6 => menu_rgb1_i_371_n_0,
      menu_rgb1_i_87_7 => menu_rgb1_i_372_n_0,
      menu_rgb1_i_89_0 => menu_rgb1_i_374_n_0,
      menu_rgb1_i_89_1 => menu_rgb1_i_375_n_0,
      menu_rgb1_i_89_2 => menu_rgb1_i_376_n_0,
      menu_rgb1_i_89_3 => menu_rgb1_i_377_n_0,
      menu_rgb1_i_89_4 => menu_rgb1_i_378_n_0,
      menu_rgb1_i_89_5 => menu_rgb1_i_379_n_0,
      menu_rgb1_i_89_6 => menu_rgb1_i_380_n_0,
      menu_rgb1_i_89_7 => menu_rgb1_i_381_n_0,
      menu_rgb1_i_90_0 => menu_rgb1_i_382_n_0,
      menu_rgb1_i_90_1 => menu_rgb1_i_383_n_0,
      menu_rgb1_i_90_2 => menu_rgb1_i_384_n_0,
      menu_rgb1_i_90_3 => menu_rgb1_i_385_n_0,
      menu_rgb1_i_90_4 => menu_rgb1_i_386_n_0,
      menu_rgb1_i_90_5 => menu_rgb1_i_387_n_0,
      menu_rgb1_i_90_6 => menu_rgb1_i_388_n_0,
      menu_rgb1_i_90_7 => menu_rgb1_i_389_n_0,
      menu_rgb1_i_91_0 => menu_rgb1_i_394_n_0,
      menu_rgb1_i_91_1 => menu_rgb1_i_395_n_0,
      menu_rgb1_i_91_2 => menu_rgb1_i_396_n_0,
      menu_rgb1_i_91_3 => menu_rgb1_i_397_n_0,
      menu_rgb1_i_91_4 => menu_rgb1_i_390_n_0,
      menu_rgb1_i_91_5 => menu_rgb1_i_391_n_0,
      menu_rgb1_i_91_6 => menu_rgb1_i_392_n_0,
      menu_rgb1_i_91_7 => menu_rgb1_i_393_n_0,
      \menu_rgb[0]_INST_0_i_3\(1 downto 0) => player_score(1 downto 0),
      \menu_rgb[0]_INST_0_i_3_0\ => Ix_n_0,
      \menu_rgb[0]_INST_0_i_3_1\ => \menu_rgb[8]_0\,
      pix_x(2 downto 0) => pix_x(3 downto 1),
      player_score(0) => player_score(2),
      sel(3 downto 1) => sel_3(8 downto 6),
      sel(0) => sel_3(4)
    );
xno: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_text_gen_31
     port map (
      CO(0) => \menu_rgb[8]_INST_0_i_95_n_3\,
      \HS_on__0\(0) => \HS_on__0\(10),
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7\ => \menu_rgb[8]_INST_0_i_96_n_0\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\(0) => \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_1\(0),
      \menu_rgb[8]_INST_0_i_303_0\ => \menu_rgb[8]_INST_0_i_1296_n_0\,
      \menu_rgb[8]_INST_0_i_303_1\ => \menu_rgb[8]_INST_0_i_1297_n_0\,
      \menu_rgb[8]_INST_0_i_303_2\ => \menu_rgb[8]_INST_0_i_1298_n_0\,
      \menu_rgb[8]_INST_0_i_303_3\ => \menu_rgb[8]_INST_0_i_1299_n_0\,
      \menu_rgb[8]_INST_0_i_303_4\ => \menu_rgb[8]_INST_0_i_1292_n_0\,
      \menu_rgb[8]_INST_0_i_303_5\ => \menu_rgb[8]_INST_0_i_1293_n_0\,
      \menu_rgb[8]_INST_0_i_303_6\ => \menu_rgb[8]_INST_0_i_1294_n_0\,
      \menu_rgb[8]_INST_0_i_303_7\ => \menu_rgb[8]_INST_0_i_1295_n_0\,
      \menu_rgb[8]_INST_0_i_304_0\ => \menu_rgb[8]_INST_0_i_1304_n_0\,
      \menu_rgb[8]_INST_0_i_304_1\ => \menu_rgb[8]_INST_0_i_1305_n_0\,
      \menu_rgb[8]_INST_0_i_304_2\ => \menu_rgb[8]_INST_0_i_1306_n_0\,
      \menu_rgb[8]_INST_0_i_304_3\ => \menu_rgb[8]_INST_0_i_1307_n_0\,
      \menu_rgb[8]_INST_0_i_304_4\ => \menu_rgb[8]_INST_0_i_1300_n_0\,
      \menu_rgb[8]_INST_0_i_304_5\ => \menu_rgb[8]_INST_0_i_1301_n_0\,
      \menu_rgb[8]_INST_0_i_304_6\ => \menu_rgb[8]_INST_0_i_1302_n_0\,
      \menu_rgb[8]_INST_0_i_304_7\ => \menu_rgb[8]_INST_0_i_1303_n_0\,
      \menu_rgb[8]_INST_0_i_305_0\ => \menu_rgb[8]_INST_0_i_1312_n_0\,
      \menu_rgb[8]_INST_0_i_305_1\ => \menu_rgb[8]_INST_0_i_1313_n_0\,
      \menu_rgb[8]_INST_0_i_305_2\ => \menu_rgb[8]_INST_0_i_1314_n_0\,
      \menu_rgb[8]_INST_0_i_305_3\ => \menu_rgb[8]_INST_0_i_1315_n_0\,
      \menu_rgb[8]_INST_0_i_305_4\ => \menu_rgb[8]_INST_0_i_1308_n_0\,
      \menu_rgb[8]_INST_0_i_305_5\ => \menu_rgb[8]_INST_0_i_1309_n_0\,
      \menu_rgb[8]_INST_0_i_305_6\ => \menu_rgb[8]_INST_0_i_1310_n_0\,
      \menu_rgb[8]_INST_0_i_305_7\ => \menu_rgb[8]_INST_0_i_1311_n_0\,
      \menu_rgb[8]_INST_0_i_306_0\ => \menu_rgb[8]_INST_0_i_1320_n_0\,
      \menu_rgb[8]_INST_0_i_306_1\ => \menu_rgb[8]_INST_0_i_1321_n_0\,
      \menu_rgb[8]_INST_0_i_306_2\ => \menu_rgb[8]_INST_0_i_1322_n_0\,
      \menu_rgb[8]_INST_0_i_306_3\ => \menu_rgb[8]_INST_0_i_1323_n_0\,
      \menu_rgb[8]_INST_0_i_306_4\ => \menu_rgb[8]_INST_0_i_1316_n_0\,
      \menu_rgb[8]_INST_0_i_306_5\ => \menu_rgb[8]_INST_0_i_1317_n_0\,
      \menu_rgb[8]_INST_0_i_306_6\ => \menu_rgb[8]_INST_0_i_1318_n_0\,
      \menu_rgb[8]_INST_0_i_306_7\ => \menu_rgb[8]_INST_0_i_1319_n_0\,
      \menu_rgb[8]_INST_0_i_308_0\ => \menu_rgb[8]_INST_0_i_1329_n_0\,
      \menu_rgb[8]_INST_0_i_308_1\ => \menu_rgb[8]_INST_0_i_1330_n_0\,
      \menu_rgb[8]_INST_0_i_308_2\ => \menu_rgb[8]_INST_0_i_1331_n_0\,
      \menu_rgb[8]_INST_0_i_308_3\ => \menu_rgb[8]_INST_0_i_1332_n_0\,
      \menu_rgb[8]_INST_0_i_308_4\ => \menu_rgb[8]_INST_0_i_1325_n_0\,
      \menu_rgb[8]_INST_0_i_308_5\ => \menu_rgb[8]_INST_0_i_1326_n_0\,
      \menu_rgb[8]_INST_0_i_308_6\ => \menu_rgb[8]_INST_0_i_1327_n_0\,
      \menu_rgb[8]_INST_0_i_308_7\ => \menu_rgb[8]_INST_0_i_1328_n_0\,
      \menu_rgb[8]_INST_0_i_309_0\ => \menu_rgb[8]_INST_0_i_1337_n_0\,
      \menu_rgb[8]_INST_0_i_309_1\ => \menu_rgb[8]_INST_0_i_1338_n_0\,
      \menu_rgb[8]_INST_0_i_309_2\ => \menu_rgb[8]_INST_0_i_1339_n_0\,
      \menu_rgb[8]_INST_0_i_309_3\ => \menu_rgb[8]_INST_0_i_1340_n_0\,
      \menu_rgb[8]_INST_0_i_309_4\ => \menu_rgb[8]_INST_0_i_1333_n_0\,
      \menu_rgb[8]_INST_0_i_309_5\ => \menu_rgb[8]_INST_0_i_1334_n_0\,
      \menu_rgb[8]_INST_0_i_309_6\ => \menu_rgb[8]_INST_0_i_1335_n_0\,
      \menu_rgb[8]_INST_0_i_309_7\ => \menu_rgb[8]_INST_0_i_1336_n_0\,
      \menu_rgb[8]_INST_0_i_310_0\ => \menu_rgb[8]_INST_0_i_1345_n_0\,
      \menu_rgb[8]_INST_0_i_310_1\ => \menu_rgb[8]_INST_0_i_1346_n_0\,
      \menu_rgb[8]_INST_0_i_310_2\ => \menu_rgb[8]_INST_0_i_1347_n_0\,
      \menu_rgb[8]_INST_0_i_310_3\ => \menu_rgb[8]_INST_0_i_1348_n_0\,
      \menu_rgb[8]_INST_0_i_310_4\ => \menu_rgb[8]_INST_0_i_1341_n_0\,
      \menu_rgb[8]_INST_0_i_310_5\ => \menu_rgb[8]_INST_0_i_1342_n_0\,
      \menu_rgb[8]_INST_0_i_310_6\ => \menu_rgb[8]_INST_0_i_1343_n_0\,
      \menu_rgb[8]_INST_0_i_310_7\ => \menu_rgb[8]_INST_0_i_1344_n_0\,
      \menu_rgb[8]_INST_0_i_98_0\ => \menu_rgb[8]_INST_0_i_764_n_0\,
      \menu_rgb[8]_INST_0_i_98_1\ => \menu_rgb[8]_INST_0_i_766_n_0\,
      pix_x(2 downto 0) => pix_x(3 downto 1),
      sel(3 downto 1) => sel_6(8 downto 6),
      sel(0) => sel_6(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    pix_x : in STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_y : in STD_LOGIC_VECTOR ( 9 downto 0 );
    video_on : in STD_LOGIC;
    menu_control : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sound_setting : in STD_LOGIC;
    menu_on : in STD_LOGIC_VECTOR ( 1 downto 0 );
    diff_setting : in STD_LOGIC;
    score : in STD_LOGIC_VECTOR ( 31 downto 0 );
    lives : in STD_LOGIC_VECTOR ( 2 downto 0 );
    high_score : in STD_LOGIC_VECTOR ( 31 downto 0 );
    stars : in STD_LOGIC_VECTOR ( 19 downto 0 );
    game_on : out STD_LOGIC;
    menu_rgb : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_Asteroid_Menu_0_0,Asteroid_Menu,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Asteroid_Menu,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \Op/rom_bit_font\ : STD_LOGIC;
  signal \Pp/rom_bit_font\ : STD_LOGIC;
  signal \Rp/rom_bit_font\ : STD_LOGIC;
  signal U0_n_0 : STD_LOGIC;
  signal U0_n_1 : STD_LOGIC;
  signal U0_n_10 : STD_LOGIC;
  signal U0_n_16 : STD_LOGIC;
  signal U0_n_17 : STD_LOGIC;
  signal U0_n_18 : STD_LOGIC;
  signal U0_n_19 : STD_LOGIC;
  signal U0_n_2 : STD_LOGIC;
  signal U0_n_20 : STD_LOGIC;
  signal U0_n_21 : STD_LOGIC;
  signal U0_n_22 : STD_LOGIC;
  signal U0_n_23 : STD_LOGIC;
  signal U0_n_25 : STD_LOGIC;
  signal U0_n_26 : STD_LOGIC;
  signal U0_n_27 : STD_LOGIC;
  signal U0_n_28 : STD_LOGIC;
  signal U0_n_29 : STD_LOGIC;
  signal U0_n_31 : STD_LOGIC;
  signal U0_n_32 : STD_LOGIC;
  signal U0_n_33 : STD_LOGIC;
  signal U0_n_34 : STD_LOGIC;
  signal U0_n_35 : STD_LOGIC;
  signal U0_n_36 : STD_LOGIC;
  signal U0_n_4 : STD_LOGIC;
  signal U0_n_5 : STD_LOGIC;
  signal U0_n_6 : STD_LOGIC;
  signal U0_n_7 : STD_LOGIC;
  signal U0_n_8 : STD_LOGIC;
  signal U0_n_9 : STD_LOGIC;
  signal difficulty : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \g2_b1__2_n_0\ : STD_LOGIC;
  signal \g2_b2__2_n_0\ : STD_LOGIC;
  signal \g2_b3__2_n_0\ : STD_LOGIC;
  signal \g2_b4__2_n_0\ : STD_LOGIC;
  signal \g2_b5__1_n_0\ : STD_LOGIC;
  signal \g2_b6__1_n_0\ : STD_LOGIC;
  signal \g2_b7__1_n_0\ : STD_LOGIC;
  signal \g3_b1__10_n_0\ : STD_LOGIC;
  signal \g3_b1__3_n_0\ : STD_LOGIC;
  signal \g3_b1__4_n_0\ : STD_LOGIC;
  signal \g3_b1__8_n_0\ : STD_LOGIC;
  signal \g3_b1__9_n_0\ : STD_LOGIC;
  signal \g3_b2__11_n_0\ : STD_LOGIC;
  signal \g3_b2__12_n_0\ : STD_LOGIC;
  signal \g3_b2__13_n_0\ : STD_LOGIC;
  signal \g3_b2__2_n_0\ : STD_LOGIC;
  signal \g3_b2__5_n_0\ : STD_LOGIC;
  signal \g3_b2__6_n_0\ : STD_LOGIC;
  signal \g3_b2__7_n_0\ : STD_LOGIC;
  signal g3_b2_n_0 : STD_LOGIC;
  signal \g3_b3__10_n_0\ : STD_LOGIC;
  signal \g3_b3__3_n_0\ : STD_LOGIC;
  signal \g3_b3__4_n_0\ : STD_LOGIC;
  signal \g3_b3__8_n_0\ : STD_LOGIC;
  signal \g3_b3__9_n_0\ : STD_LOGIC;
  signal \g3_b4__2_n_0\ : STD_LOGIC;
  signal \g3_b4__3_n_0\ : STD_LOGIC;
  signal \g3_b4__7_n_0\ : STD_LOGIC;
  signal \g3_b4__8_n_0\ : STD_LOGIC;
  signal \g3_b4__9_n_0\ : STD_LOGIC;
  signal \g3_b5__10_n_0\ : STD_LOGIC;
  signal \g3_b5__2_n_0\ : STD_LOGIC;
  signal \g3_b5__3_n_0\ : STD_LOGIC;
  signal \g3_b5__7_n_0\ : STD_LOGIC;
  signal \g3_b6__2_n_0\ : STD_LOGIC;
  signal \g3_b6__6_n_0\ : STD_LOGIC;
  signal \g3_b7__11_n_0\ : STD_LOGIC;
  signal \g3_b7__12_n_0\ : STD_LOGIC;
  signal \g3_b7__13_n_0\ : STD_LOGIC;
  signal \g3_b7__2_n_0\ : STD_LOGIC;
  signal \g3_b7__5_n_0\ : STD_LOGIC;
  signal \g3_b7__6_n_0\ : STD_LOGIC;
  signal \g3_b7__7_n_0\ : STD_LOGIC;
  signal g3_b7_n_0 : STD_LOGIC;
  signal \g4_b1__2_n_0\ : STD_LOGIC;
  signal \g4_b1__5_n_0\ : STD_LOGIC;
  signal \g4_b1__9_n_0\ : STD_LOGIC;
  signal g4_b1_n_0 : STD_LOGIC;
  signal \g4_b2__11_n_0\ : STD_LOGIC;
  signal \g4_b2__2_n_0\ : STD_LOGIC;
  signal \g4_b2__5_n_0\ : STD_LOGIC;
  signal g4_b2_n_0 : STD_LOGIC;
  signal \g4_b3__10_n_0\ : STD_LOGIC;
  signal \g4_b3__2_n_0\ : STD_LOGIC;
  signal \g4_b3__5_n_0\ : STD_LOGIC;
  signal g4_b3_n_0 : STD_LOGIC;
  signal \g4_b4__10_n_0\ : STD_LOGIC;
  signal \g4_b4__2_n_0\ : STD_LOGIC;
  signal \g4_b4__5_n_0\ : STD_LOGIC;
  signal g4_b4_n_0 : STD_LOGIC;
  signal \g4_b5__6_n_0\ : STD_LOGIC;
  signal \g4_b6__7_n_0\ : STD_LOGIC;
  signal \g4_b7__7_n_0\ : STD_LOGIC;
  signal \g5_b0__0_n_0\ : STD_LOGIC;
  signal \g5_b0__1_n_0\ : STD_LOGIC;
  signal \g5_b0__2_n_0\ : STD_LOGIC;
  signal \g5_b1__1_n_0\ : STD_LOGIC;
  signal \g5_b2__1_n_0\ : STD_LOGIC;
  signal \g5_b3__1_n_0\ : STD_LOGIC;
  signal \g5_b4__1_n_0\ : STD_LOGIC;
  signal \g5_b5__1_n_0\ : STD_LOGIC;
  signal \g6_b1__0_n_0\ : STD_LOGIC;
  signal \g6_b1__1_n_0\ : STD_LOGIC;
  signal \g6_b1__3_n_0\ : STD_LOGIC;
  signal \g6_b1__5_n_0\ : STD_LOGIC;
  signal \g6_b1__6_n_0\ : STD_LOGIC;
  signal \g6_b1__7_n_0\ : STD_LOGIC;
  signal g6_b1_n_0 : STD_LOGIC;
  signal \g6_b2__0_n_0\ : STD_LOGIC;
  signal \g6_b2__3_n_0\ : STD_LOGIC;
  signal \g6_b2__4_n_0\ : STD_LOGIC;
  signal \g6_b2__5_n_0\ : STD_LOGIC;
  signal g6_b2_n_0 : STD_LOGIC;
  signal \g6_b3__0_n_0\ : STD_LOGIC;
  signal \g6_b3__3_n_0\ : STD_LOGIC;
  signal \g6_b3__4_n_0\ : STD_LOGIC;
  signal \g6_b3__5_n_0\ : STD_LOGIC;
  signal g6_b3_n_0 : STD_LOGIC;
  signal \g6_b4__0_n_0\ : STD_LOGIC;
  signal \g6_b4__3_n_0\ : STD_LOGIC;
  signal \g6_b4__4_n_0\ : STD_LOGIC;
  signal \g6_b4__5_n_0\ : STD_LOGIC;
  signal g6_b4_n_0 : STD_LOGIC;
  signal \g6_b5__0_n_0\ : STD_LOGIC;
  signal \g6_b5__3_n_0\ : STD_LOGIC;
  signal \g6_b5__4_n_0\ : STD_LOGIC;
  signal \g6_b5__5_n_0\ : STD_LOGIC;
  signal g6_b5_n_0 : STD_LOGIC;
  signal \g6_b6__0_n_0\ : STD_LOGIC;
  signal \g6_b7__2_n_0\ : STD_LOGIC;
  signal \g6_b7__3_n_0\ : STD_LOGIC;
  signal g6_b7_n_0 : STD_LOGIC;
  signal \g7_b0__0_n_0\ : STD_LOGIC;
  signal \g7_b0__10_n_0\ : STD_LOGIC;
  signal \g7_b0__6_n_0\ : STD_LOGIC;
  signal \g7_b0__8_n_0\ : STD_LOGIC;
  signal \g7_b0__9_n_0\ : STD_LOGIC;
  signal g7_b0_n_0 : STD_LOGIC;
  signal \g7_b1__14_n_0\ : STD_LOGIC;
  signal \g7_b1__16_n_0\ : STD_LOGIC;
  signal \g7_b1__17_n_0\ : STD_LOGIC;
  signal \g7_b1__18_n_0\ : STD_LOGIC;
  signal \g7_b1__19_n_0\ : STD_LOGIC;
  signal \g7_b1__2_n_0\ : STD_LOGIC;
  signal \g7_b1__3_n_0\ : STD_LOGIC;
  signal \g7_b1__4_n_0\ : STD_LOGIC;
  signal \g7_b2__15_n_0\ : STD_LOGIC;
  signal \g7_b2__17_n_0\ : STD_LOGIC;
  signal \g7_b2__18_n_0\ : STD_LOGIC;
  signal \g7_b2__19_n_0\ : STD_LOGIC;
  signal \g7_b2__20_n_0\ : STD_LOGIC;
  signal \g7_b2__2_n_0\ : STD_LOGIC;
  signal \g7_b2__3_n_0\ : STD_LOGIC;
  signal \g7_b2__4_n_0\ : STD_LOGIC;
  signal \g7_b2__7_n_0\ : STD_LOGIC;
  signal \g7_b3__14_n_0\ : STD_LOGIC;
  signal \g7_b3__16_n_0\ : STD_LOGIC;
  signal \g7_b3__17_n_0\ : STD_LOGIC;
  signal \g7_b3__18_n_0\ : STD_LOGIC;
  signal \g7_b3__19_n_0\ : STD_LOGIC;
  signal \g7_b3__2_n_0\ : STD_LOGIC;
  signal \g7_b3__3_n_0\ : STD_LOGIC;
  signal \g7_b3__4_n_0\ : STD_LOGIC;
  signal \g7_b4__11_n_0\ : STD_LOGIC;
  signal \g7_b4__12_n_0\ : STD_LOGIC;
  signal \g7_b4__13_n_0\ : STD_LOGIC;
  signal \g7_b4__14_n_0\ : STD_LOGIC;
  signal \g7_b4__2_n_0\ : STD_LOGIC;
  signal \g7_b4__3_n_0\ : STD_LOGIC;
  signal \g7_b5__14_n_0\ : STD_LOGIC;
  signal \g7_b5__16_n_0\ : STD_LOGIC;
  signal \g7_b5__17_n_0\ : STD_LOGIC;
  signal \g7_b5__18_n_0\ : STD_LOGIC;
  signal \g7_b5__19_n_0\ : STD_LOGIC;
  signal \g7_b5__2_n_0\ : STD_LOGIC;
  signal \g7_b5__3_n_0\ : STD_LOGIC;
  signal \g7_b5__4_n_0\ : STD_LOGIC;
  signal \g7_b6__13_n_0\ : STD_LOGIC;
  signal \g7_b6__16_n_0\ : STD_LOGIC;
  signal \g7_b6__17_n_0\ : STD_LOGIC;
  signal \g7_b6__18_n_0\ : STD_LOGIC;
  signal \g7_b6__20_n_0\ : STD_LOGIC;
  signal \g7_b6__2_n_0\ : STD_LOGIC;
  signal \g7_b6__3_n_0\ : STD_LOGIC;
  signal \g7_b6__4_n_0\ : STD_LOGIC;
  signal \g7_b7__14_n_0\ : STD_LOGIC;
  signal \g7_b7__16_n_0\ : STD_LOGIC;
  signal \g7_b7__17_i_1_n_0\ : STD_LOGIC;
  signal \g7_b7__17_i_2_n_0\ : STD_LOGIC;
  signal \g7_b7__17_i_3_n_0\ : STD_LOGIC;
  signal \g7_b7__17_i_4_n_0\ : STD_LOGIC;
  signal \g7_b7__17_n_0\ : STD_LOGIC;
  signal \g7_b7__18_n_0\ : STD_LOGIC;
  signal \g7_b7__19_n_0\ : STD_LOGIC;
  signal \g7_b7__2_n_0\ : STD_LOGIC;
  signal \g7_b7__3_n_0\ : STD_LOGIC;
  signal \g7_b7__4_n_0\ : STD_LOGIC;
  signal \g8_b0__0_n_0\ : STD_LOGIC;
  signal \g8_b1__0_n_0\ : STD_LOGIC;
  signal \g8_b2__0_n_0\ : STD_LOGIC;
  signal \g8_b3__0_n_0\ : STD_LOGIC;
  signal g9_b0_n_0 : STD_LOGIC;
  signal g9_b1_n_0 : STD_LOGIC;
  signal g9_b2_n_0 : STD_LOGIC;
  signal g9_b3_n_0 : STD_LOGIC;
  signal g9_b4_n_0 : STD_LOGIC;
  signal g9_b5_n_0 : STD_LOGIC;
  signal g9_b6_i_1_n_0 : STD_LOGIC;
  signal g9_b6_n_0 : STD_LOGIC;
  signal g9_b7_n_0 : STD_LOGIC;
  signal \^menu_rgb\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal menu_rgb1 : STD_LOGIC;
  signal menu_rgb1_i_137_n_0 : STD_LOGIC;
  signal menu_rgb1_i_137_n_1 : STD_LOGIC;
  signal menu_rgb1_i_137_n_2 : STD_LOGIC;
  signal menu_rgb1_i_137_n_3 : STD_LOGIC;
  signal menu_rgb1_i_138_n_0 : STD_LOGIC;
  signal menu_rgb1_i_139_n_0 : STD_LOGIC;
  signal menu_rgb1_i_177_n_0 : STD_LOGIC;
  signal menu_rgb1_i_177_n_1 : STD_LOGIC;
  signal menu_rgb1_i_177_n_2 : STD_LOGIC;
  signal menu_rgb1_i_177_n_3 : STD_LOGIC;
  signal menu_rgb1_i_178_n_0 : STD_LOGIC;
  signal menu_rgb1_i_179_n_0 : STD_LOGIC;
  signal menu_rgb1_i_263_n_0 : STD_LOGIC;
  signal menu_rgb1_i_264_n_0 : STD_LOGIC;
  signal menu_rgb1_i_265_n_0 : STD_LOGIC;
  signal menu_rgb1_i_266_n_0 : STD_LOGIC;
  signal menu_rgb1_i_267_n_0 : STD_LOGIC;
  signal menu_rgb1_i_268_n_0 : STD_LOGIC;
  signal menu_rgb1_i_269_n_0 : STD_LOGIC;
  signal menu_rgb1_i_270_n_0 : STD_LOGIC;
  signal menu_rgb1_i_335_n_0 : STD_LOGIC;
  signal menu_rgb1_i_336_n_0 : STD_LOGIC;
  signal menu_rgb1_i_337_n_0 : STD_LOGIC;
  signal menu_rgb1_i_338_n_0 : STD_LOGIC;
  signal menu_rgb1_i_339_n_0 : STD_LOGIC;
  signal menu_rgb1_i_340_n_0 : STD_LOGIC;
  signal menu_rgb1_i_341_n_0 : STD_LOGIC;
  signal menu_rgb1_i_68_n_3 : STD_LOGIC;
  signal menu_rgb1_i_83_n_3 : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \menu_rgb[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \menu_rgb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1001_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1002_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1002_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1002_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1002_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1003_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1004_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1005_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1005_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1005_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1005_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1006_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1007_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1007_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1007_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1007_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1008_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1009_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1017_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1018_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1019_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1021_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1022_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1023_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1024_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1025_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1026_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1027_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1028_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1034_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1035_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1036_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1037_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1038_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1039_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1040_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1042_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1043_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1044_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1047_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1048_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1049_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_104_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1050_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1051_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1052_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1053_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1054_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1055_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1056_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1057_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1058_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1059_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1060_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1061_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1077_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1078_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1079_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1080_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1087_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1088_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1089_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1090_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_115_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1284_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1285_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1286_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1287_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1288_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1289_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1290_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1291_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1355_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1356_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1357_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1358_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1359_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1360_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1361_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1424_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1425_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1426_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1427_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1428_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1429_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1430_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1431_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1514_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1515_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1516_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1517_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1531_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1532_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1533_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1533_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1533_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1533_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1534_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1535_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1536_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1537_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1538_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1539_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1540_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1541_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1542_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1543_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1544_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1545_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1546_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1547_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1548_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1549_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1550_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1551_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1552_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1553_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1554_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1555_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1556_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1571_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1572_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1575_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1576_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1584_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1585_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1586_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1587_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1588_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1589_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1598_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1599_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1611_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1612_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1624_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1625_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1651_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1652_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1653_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1654_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1655_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1656_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1657_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1680_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1681_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1682_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1683_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1712_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1713_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1714_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1715_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1744_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1745_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1746_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_1747_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_178_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_179_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_180_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_181_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_182_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_183_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_188_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_189_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_192_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_193_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_194_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_195_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_196_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_198_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_199_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_200_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_201_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_203_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_204_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_205_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_207_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_208_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_209_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_210_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_211_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_212_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_214_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_215_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_217_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_218_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_219_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_220_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_221_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_222_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_223_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_224_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_225_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_226_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_227_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_302_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_311_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_311_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_311_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_311_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_312_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_316_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_325_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_325_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_325_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_325_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_326_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_344_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_353_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_353_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_353_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_353_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_354_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_490_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_491_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_492_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_493_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_494_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_495_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_496_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_497_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_498_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_499_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_500_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_501_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_502_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_506_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_507_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_508_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_511_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_512_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_513_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_514_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_515_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_517_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_518_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_519_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_520_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_521_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_525_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_526_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_527_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_528_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_529_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_530_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_531_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_532_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_533_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_535_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_537_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_538_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_539_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_540_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_541_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_542_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_543_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_544_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_545_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_546_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_547_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_548_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_552_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_553_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_554_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_555_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_556_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_557_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_558_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_559_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_560_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_561_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_566_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_567_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_568_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_569_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_570_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_571_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_572_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_573_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_574_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_575_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_576_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_577_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_578_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_58_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_61_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_62_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_64_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_65_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_66_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_68_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_69_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_70_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_71_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_751_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_751_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_751_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_751_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_752_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_753_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_774_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_775_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_776_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_777_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_778_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_779_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_780_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_792_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_792_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_792_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_792_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_793_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_794_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_815_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_816_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_817_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_818_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_819_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_820_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_821_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_860_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_860_n_1\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_860_n_2\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_860_n_3\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_861_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_862_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_883_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_884_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_885_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_886_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_887_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_888_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_889_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_983_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_984_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_985_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_986_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_987_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_988_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_989_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_990_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_992_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_993_n_0\ : STD_LOGIC;
  signal \menu_rgb[8]_INST_0_i_99_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rom_addr_font : STD_LOGIC_VECTOR ( 4 to 4 );
  signal rom_addr_font0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \rom_addr_font0__0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sel : STD_LOGIC_VECTOR ( 8 to 8 );
  signal NLW_menu_rgb1_i_137_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_177_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_68_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_menu_rgb1_i_68_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_menu_rgb1_i_83_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_menu_rgb1_i_83_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1001_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_1001_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1002_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1005_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1007_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_104_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_104_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_115_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_115_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_1533_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_302_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_302_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_311_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_316_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_316_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_325_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_344_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_344_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_353_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_506_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_506_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_507_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_507_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_508_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_508_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_751_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_792_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_860_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_menu_rgb[8]_INST_0_i_99_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_menu_rgb[8]_INST_0_i_99_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g2_b1__2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \g2_b2__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \g2_b3__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \g2_b4__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \g2_b5__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \g2_b6__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \g2_b7__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \g3_b1__10\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \g3_b1__3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \g3_b1__8\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \g3_b1__9\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of g3_b2 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \g3_b2__12\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \g3_b2__13\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \g3_b2__6\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \g3_b3__10\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \g3_b3__3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \g3_b3__9\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \g3_b4__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \g3_b4__7\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \g3_b4__8\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \g3_b4__9\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \g3_b5__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \g3_b5__7\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \g3_b6__6\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of g3_b7 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \g3_b7__11\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \g3_b7__12\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \g3_b7__13\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \g3_b7__5\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of g4_b1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \g4_b1__2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \g4_b1__5\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \g4_b1__9\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \g4_b2__2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \g4_b3__2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of g4_b4 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \g5_b0__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \g5_b0__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \g5_b1__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \g5_b4__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \g5_b5__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \g6_b1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \g6_b1__6\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \g6_b2__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \g6_b2__4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \g6_b3__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \g6_b3__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \g6_b4__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \g6_b4__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \g6_b5__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \g6_b5__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \g7_b0__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \g7_b0__10\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \g7_b1__18\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \g7_b1__19\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \g7_b1__3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \g7_b1__4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \g7_b2__19\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \g7_b2__20\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \g7_b2__3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \g7_b2__4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \g7_b2__7\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \g7_b3__18\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \g7_b3__19\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \g7_b3__3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \g7_b3__4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \g7_b4__3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \g7_b5__19\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \g7_b5__3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \g7_b5__4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \g7_b6__2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \g7_b6__4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \g7_b7__17_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \g7_b7__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \g7_b7__4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \g8_b0__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \g8_b1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \g8_b2__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \g8_b3__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of g9_b0 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of g9_b1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of g9_b2 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of g9_b3 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of g9_b4 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of g9_b5 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of g9_b6 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of g9_b6_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of g9_b7 : label is "soft_lutpair124";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_137 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_177 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_68 : label is 11;
  attribute COMPARATOR_THRESHOLD of menu_rgb1_i_83 : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[0]_INST_0_i_11\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \menu_rgb[0]_INST_0_i_8\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \menu_rgb[4]_INST_0_i_1\ : label is "soft_lutpair100";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1001\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1002\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1005\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1007\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1027\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1034\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1038\ : label is "soft_lutpair158";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_104\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1044\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1060\ : label is "soft_lutpair102";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_115\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1531\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_1532\ : label is "soft_lutpair110";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_1533\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_181\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_186\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_194\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_196\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_198\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_207\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_209\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_211\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_221\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_224\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_3\ : label is "soft_lutpair157";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_302\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_311\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_316\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_325\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_344\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_353\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_5\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_500\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_502\ : label is "soft_lutpair158";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_506\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_507\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_508\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_511\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_514\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_517\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_528\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_538\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_540\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_541\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_566\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_567\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_573\ : label is "soft_lutpair161";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_751\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_792\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_860\ : label is 11;
  attribute SOFT_HLUTNM of \menu_rgb[8]_INST_0_i_988\ : label is "soft_lutpair103";
  attribute COMPARATOR_THRESHOLD of \menu_rgb[8]_INST_0_i_99\ : label is 11;
begin
  menu_rgb(11) <= \^menu_rgb\(8);
  menu_rgb(10) <= \^menu_rgb\(8);
  menu_rgb(9) <= \^menu_rgb\(8);
  menu_rgb(8) <= \^menu_rgb\(8);
  menu_rgb(7) <= \^menu_rgb\(4);
  menu_rgb(6) <= \^menu_rgb\(4);
  menu_rgb(5) <= \^menu_rgb\(4);
  menu_rgb(4) <= \^menu_rgb\(4);
  menu_rgb(3) <= \^menu_rgb\(0);
  menu_rgb(2) <= \^menu_rgb\(0);
  menu_rgb(1) <= \^menu_rgb\(0);
  menu_rgb(0) <= \^menu_rgb\(0);
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Asteroid_Menu
     port map (
      CO(0) => \menu_rgb[8]_INST_0_i_506_n_3\,
      diff_setting => diff_setting,
      difficulty(0) => difficulty(2),
      high_score(11 downto 0) => high_score(11 downto 0),
      lives(2 downto 0) => lives(2 downto 0),
      menu_control(1 downto 0) => menu_control(1 downto 0),
      menu_control_1_sp_1 => U0_n_6,
      menu_on(1 downto 0) => menu_on(1 downto 0),
      menu_rgb(2) => \^menu_rgb\(8),
      menu_rgb(1) => \^menu_rgb\(4),
      menu_rgb(0) => \^menu_rgb\(0),
      menu_rgb1_i_5(0) => menu_rgb1_i_68_n_3,
      menu_rgb1_i_6(0) => menu_rgb1_i_83_n_3,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_0\(0) => \menu_rgb[8]_INST_0_i_115_n_3\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_1\(0) => \menu_rgb[8]_INST_0_i_99_n_3\,
      \menu_rgb1_inferred__1/menu_rgb[8]_INST_0_i_7_2\(0) => \menu_rgb[8]_INST_0_i_104_n_3\,
      \menu_rgb[0]_0\ => \menu_rgb[0]_INST_0_i_11_n_0\,
      \menu_rgb[0]_INST_0_i_10\ => \menu_rgb[0]_INST_0_i_19_n_0\,
      \menu_rgb[0]_INST_0_i_3\ => \menu_rgb[8]_INST_0_i_58_n_0\,
      \menu_rgb[0]_INST_0_i_3_0\ => \menu_rgb[8]_INST_0_i_61_n_0\,
      \menu_rgb[0]_INST_0_i_3_1\ => \menu_rgb[8]_INST_0_i_62_n_0\,
      \menu_rgb[4]\ => \menu_rgb[8]_INST_0_i_3_n_0\,
      \menu_rgb[4]_0\ => \menu_rgb[4]_INST_0_i_1_n_0\,
      \menu_rgb[8]\ => \menu_rgb[8]_INST_0_i_5_n_0\,
      \menu_rgb[8]_0\ => \menu_rgb[8]_INST_0_i_24_n_0\,
      \menu_rgb[8]_INST_0_i_17\ => \menu_rgb[8]_INST_0_i_198_n_0\,
      \menu_rgb[8]_INST_0_i_17_0\ => \menu_rgb[8]_INST_0_i_199_n_0\,
      \menu_rgb[8]_INST_0_i_17_1\ => \menu_rgb[8]_INST_0_i_200_n_0\,
      \menu_rgb[8]_INST_0_i_17_2\ => \menu_rgb[8]_INST_0_i_201_n_0\,
      \menu_rgb[8]_INST_0_i_17_3\ => \menu_rgb[8]_INST_0_i_183_n_0\,
      \menu_rgb[8]_INST_0_i_17_4\ => \menu_rgb[8]_INST_0_i_179_n_0\,
      \menu_rgb[8]_INST_0_i_17_5\ => \menu_rgb[8]_INST_0_i_188_n_0\,
      \menu_rgb[8]_INST_0_i_17_6\ => \menu_rgb[8]_INST_0_i_189_n_0\,
      \menu_rgb[8]_INST_0_i_17_7\ => \menu_rgb[8]_INST_0_i_192_n_0\,
      \menu_rgb[8]_INST_0_i_18\ => \menu_rgb[8]_INST_0_i_214_n_0\,
      \menu_rgb[8]_INST_0_i_184\ => \menu_rgb[8]_INST_0_i_992_n_0\,
      \menu_rgb[8]_INST_0_i_184_0\ => \menu_rgb[8]_INST_0_i_993_n_0\,
      \menu_rgb[8]_INST_0_i_184_1\(0) => \menu_rgb[8]_INST_0_i_1001_n_3\,
      \menu_rgb[8]_INST_0_i_187\ => \menu_rgb[8]_INST_0_i_1019_n_0\,
      \menu_rgb[8]_INST_0_i_18_0\ => \menu_rgb[8]_INST_0_i_215_n_0\,
      \menu_rgb[8]_INST_0_i_190\ => \g5_b0__1_n_0\,
      \menu_rgb[8]_INST_0_i_197\ => \menu_rgb[8]_INST_0_i_1043_n_0\,
      \menu_rgb[8]_INST_0_i_197_0\ => \menu_rgb[8]_INST_0_i_1044_n_0\,
      \menu_rgb[8]_INST_0_i_26\(0) => \menu_rgb[8]_INST_0_i_302_n_3\,
      \menu_rgb[8]_INST_0_i_27\(0) => \menu_rgb[8]_INST_0_i_316_n_3\,
      \menu_rgb[8]_INST_0_i_29\(0) => \menu_rgb[8]_INST_0_i_344_n_3\,
      \menu_rgb[8]_INST_0_i_4\ => \menu_rgb[8]_INST_0_i_64_n_0\,
      \menu_rgb[8]_INST_0_i_4_0\ => \menu_rgb[8]_INST_0_i_65_n_0\,
      \menu_rgb[8]_INST_0_i_4_1\ => \menu_rgb[8]_INST_0_i_66_n_0\,
      \menu_rgb[8]_INST_0_i_4_2\ => \menu_rgb[8]_INST_0_i_68_n_0\,
      \menu_rgb[8]_INST_0_i_4_3\ => \menu_rgb[8]_INST_0_i_69_n_0\,
      \menu_rgb[8]_INST_0_i_505\ => \menu_rgb[8]_INST_0_i_1531_n_0\,
      \menu_rgb[8]_INST_0_i_505_0\ => \menu_rgb[8]_INST_0_i_1532_n_0\,
      \menu_rgb[8]_INST_0_i_59\(0) => \menu_rgb[8]_INST_0_i_507_n_3\,
      \menu_rgb[8]_INST_0_i_59_0\(0) => \menu_rgb[8]_INST_0_i_508_n_3\,
      \menu_rgb[8]_INST_0_i_60\ => \menu_rgb[8]_INST_0_i_511_n_0\,
      \menu_rgb[8]_INST_0_i_60_0\ => \menu_rgb[8]_INST_0_i_512_n_0\,
      \menu_rgb[8]_INST_0_i_60_1\ => \menu_rgb[8]_INST_0_i_513_n_0\,
      \menu_rgb[8]_INST_0_i_60_2\ => \menu_rgb[8]_INST_0_i_514_n_0\,
      \menu_rgb[8]_INST_0_i_60_3\ => \menu_rgb[8]_INST_0_i_515_n_0\,
      \menu_rgb[8]_INST_0_i_63\ => \menu_rgb[8]_INST_0_i_535_n_0\,
      \menu_rgb[8]_INST_0_i_63_0\ => \menu_rgb[8]_INST_0_i_537_n_0\,
      \menu_rgb[8]_INST_0_i_63_1\ => \menu_rgb[8]_INST_0_i_538_n_0\,
      \menu_rgb[8]_INST_0_i_67\ => \g5_b0__2_n_0\,
      menu_rgb_0_sp_1 => \menu_rgb[0]_INST_0_i_2_n_0\,
      p_0_in => p_0_in,
      pix_x(9 downto 0) => pix_x(9 downto 0),
      \pix_x[9]\(0) => U0_n_28,
      pix_x_4_sp_1 => U0_n_16,
      pix_x_5_sp_1 => U0_n_27,
      pix_x_6_sp_1 => U0_n_9,
      pix_x_7_sp_1 => U0_n_4,
      pix_x_8_sp_1 => U0_n_7,
      pix_y(9 downto 0) => pix_y(9 downto 0),
      \pix_y[4]_0\ => U0_n_22,
      \pix_y[4]_1\ => U0_n_25,
      \pix_y[4]_2\ => U0_n_33,
      \pix_y[4]_3\ => U0_n_35,
      \pix_y[4]_4\ => U0_n_36,
      \pix_y[5]\(0) => rom_addr_font0(4),
      \pix_y[5]_0\ => U0_n_19,
      \pix_y[5]_1\ => U0_n_21,
      \pix_y[5]_2\(0) => \rom_addr_font0__0\(3),
      \pix_y[6]_0\ => U0_n_10,
      \pix_y[6]_1\ => U0_n_20,
      \pix_y[6]_2\ => U0_n_23,
      \pix_y[6]_3\ => U0_n_32,
      \pix_y[6]_4\ => U0_n_34,
      \pix_y[7]_0\ => menu_rgb1,
      \pix_y[7]_1\ => U0_n_17,
      \pix_y[8]_0\ => U0_n_8,
      \pix_y[8]_1\(0) => U0_n_29,
      pix_y_2_sp_1 => U0_n_31,
      pix_y_3_sp_1 => U0_n_18,
      pix_y_4_sp_1 => U0_n_5,
      pix_y_6_sp_1 => U0_n_0,
      pix_y_7_sp_1 => U0_n_2,
      pix_y_8_sp_1 => U0_n_1,
      pix_y_9_sp_1 => U0_n_26,
      rom_addr_font(0) => rom_addr_font(4),
      rom_bit_font => \Pp/rom_bit_font\,
      rom_bit_font_0 => \Rp/rom_bit_font\,
      rom_bit_font_1 => \Op/rom_bit_font\,
      score(11 downto 0) => score(11 downto 0),
      sel(0) => sel(8),
      video_on => video_on
    );
\g2_b1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FD00E71"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      O => \g2_b1__2_n_0\
    );
\g2_b2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      O => \g2_b2__2_n_0\
    );
\g2_b3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00310188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      O => \g2_b3__2_n_0\
    );
\g2_b4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00190188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      O => \g2_b4__2_n_0\
    );
\g2_b5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00310188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      O => \g2_b5__1_n_0\
    );
\g2_b6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      O => \g2_b6__1_n_0\
    );
\g2_b7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FD00E71"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      O => \g2_b7__1_n_0\
    );
\g3_b1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D290E71"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      O => \g3_b1__10_n_0\
    );
\g3_b1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA84295"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g3_b1__3_n_0\
    );
\g3_b1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA842950AA04AB1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => sel(8),
      I5 => U0_n_23,
      O => \g3_b1__4_n_0\
    );
\g3_b1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D2906F0"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_22,
      O => \g3_b1__8_n_0\
    );
\g3_b1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B4906F0"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_2,
      O => \g3_b1__9_n_0\
    );
g3_b2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => rom_addr_font0(4),
      O => g3_b2_n_0
    );
\g3_b2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09090EF1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_22,
      O => \g3_b2__11_n_0\
    );
\g3_b2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09090EF1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_2,
      O => \g3_b2__12_n_0\
    );
\g3_b2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09090FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      O => \g3_b2__13_n_0\
    );
\g3_b2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F1"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      I2 => pix_y(2),
      I3 => pix_y(3),
      O => \g3_b2__2_n_0\
    );
\g3_b2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28286ABD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g3_b2__5_n_0\
    );
\g3_b2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28284AB5"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g3_b2__6_n_0\
    );
\g3_b2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28284AB528286ABD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => sel(8),
      I5 => U0_n_23,
      O => \g3_b2__7_n_0\
    );
\g3_b3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01D80188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      O => \g3_b3__10_n_0\
    );
\g3_b3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"201D2828"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g3_b3__3_n_0\
    );
\g3_b3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"201D28282008200C"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => sel(8),
      I5 => U0_n_23,
      O => \g3_b3__4_n_0\
    );
\g3_b3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01D80909"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_22,
      O => \g3_b3__8_n_0\
    );
\g3_b3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01B80909"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_2,
      O => \g3_b3__9_n_0\
    );
\g3_b4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200C2008"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g3_b4__2_n_0\
    );
\g3_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200C20082008200C"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => sel(8),
      I5 => U0_n_23,
      O => \g3_b4__3_n_0\
    );
\g3_b4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880108"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_22,
      O => \g3_b4__7_n_0\
    );
\g3_b4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880108"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_2,
      O => \g3_b4__8_n_0\
    );
\g3_b4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      O => \g3_b4__9_n_0\
    );
\g3_b5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      O => \g3_b5__10_n_0\
    );
\g3_b5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6ABD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      O => \g3_b5__2_n_0\
    );
\g3_b5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6ABD6ABD28286ABD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => sel(8),
      I5 => U0_n_23,
      O => \g3_b5__3_n_0\
    );
\g3_b5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF9"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      O => \g3_b5__7_n_0\
    );
\g3_b6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6ABD6ABD4AB56ABD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => sel(8),
      I5 => U0_n_23,
      O => \g3_b6__2_n_0\
    );
\g3_b6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      O => \g3_b6__6_n_0\
    );
g3_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA050060"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font0(4),
      O => g3_b7_n_0
    );
\g3_b7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000108"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_22,
      O => \g3_b7__11_n_0\
    );
\g3_b7__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000108"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_2,
      O => \g3_b7__12_n_0\
    );
\g3_b7__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000108"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      O => \g3_b7__13_n_0\
    );
\g3_b7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22221844"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y(3),
      O => \g3_b7__2_n_0\
    );
\g3_b7__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002008"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g3_b7__5_n_0\
    );
\g3_b7__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42952008"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g3_b7__6_n_0\
    );
\g3_b7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200842952008"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => sel(8),
      I5 => U0_n_23,
      O => \g3_b7__7_n_0\
    );
g4_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82D502A0"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font0(4),
      O => g4_b1_n_0
    );
\g4_b1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200AEC44"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y(3),
      O => \g4_b1__2_n_0\
    );
\g4_b1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AB000A8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g4_b1__5_n_0\
    );
\g4_b1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000029"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      O => \g4_b1__9_n_0\
    );
g4_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80B500A0"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font0(4),
      O => g4_b2_n_0
    );
\g4_b2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000900000009"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g3_b2__13_n_0\,
      O => \g4_b2__11_n_0\
    );
\g4_b2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000AE44"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y(3),
      O => \g4_b2__2_n_0\
    );
\g4_b2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A380028"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g4_b2__5_n_0\
    );
g4_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8060A820"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font0(4),
      O => g4_b3_n_0
    );
\g4_b3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00D8000000D8"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g3_b3__10_n_0\,
      O => \g4_b3__10_n_0\
    );
\g4_b3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8804A00"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y(3),
      O => \g4_b3__2_n_0\
    );
\g4_b3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2018001D"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g4_b3__5_n_0\
    );
g4_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80602060"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font0(4),
      O => g4_b4_n_0
    );
\g4_b4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF018800000188"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g3_b4__9_n_0\,
      O => \g4_b4__10_n_0\
    );
\g4_b4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28005A00"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y(3),
      O => \g4_b4__2_n_0\
    );
\g4_b4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2018200C"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g4_b4__5_n_0\
    );
\g4_b5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FF900000FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g3_b5__10_n_0\,
      O => \g4_b5__6_n_0\
    );
\g4_b6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FF900000FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g3_b6__6_n_0\,
      O => \g4_b6__7_n_0\
    );
\g4_b7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010800000108"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g3_b7__13_n_0\,
      O => \g4_b7__7_n_0\
    );
\g5_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6ABD0000"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g5_b0__0_n_0\
    );
\g5_b0__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6ABD0000"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => sel(8),
      O => \g5_b0__1_n_0\
    );
\g5_b0__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF90000"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_0,
      O => \g5_b0__2_n_0\
    );
\g5_b1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6ABD2A00"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g5_b1__1_n_0\
    );
\g5_b2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A12800"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g5_b2__1_n_0\
    );
\g5_b3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00852000"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g5_b3__1_n_0\
    );
\g5_b4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00852008"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g5_b4__1_n_0\
    );
\g5_b5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A16ABD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g5_b5__1_n_0\
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE950A80AA95AAF5"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font(4),
      I5 => rom_addr_font0(4),
      O => g6_b1_n_0
    );
\g6_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA95AAF5"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font0(4),
      O => \g6_b1__0_n_0\
    );
\g6_b1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABD55"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      I2 => pix_y(1),
      I3 => pix_y(2),
      I4 => pix_y(3),
      O => \g6_b1__1_n_0\
    );
\g6_b1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4AB56ABD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g6_b1__3_n_0\
    );
\g6_b1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4EF100610EF10FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g6_b1__5_n_0\
    );
\g6_b1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF10FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_22,
      O => \g6_b1__6_n_0\
    );
\g6_b1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4EF100610EF10FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g6_b1__7_n_0\
    );
g6_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF52AA0AAF5AAF5"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font(4),
      I5 => rom_addr_font0(4),
      O => g6_b2_n_0
    );
\g6_b2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      O => \g6_b2__0_n_0\
    );
\g6_b2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF900E90FF90FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g6_b2__3_n_0\
    );
\g6_b2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      O => \g6_b2__4_n_0\
    );
\g6_b2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF900E90FF90FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g6_b2__5_n_0\
    );
g6_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"057020200060A800"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font(4),
      I5 => rom_addr_font0(4),
      O => g6_b3_n_0
    );
\g6_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0060A800"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font0(4),
      O => \g6_b3__0_n_0\
    );
\g6_b3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69080088010800D0"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g6_b3__3_n_0\
    );
\g6_b3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010800D0"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_22,
      O => \g6_b3__4_n_0\
    );
\g6_b3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69080088010800D0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g6_b3__5_n_0\
    );
g6_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0074206000602A00"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font(4),
      I5 => rom_addr_font0(4),
      O => g6_b4_n_0
    );
\g6_b4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00602A00"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font0(4),
      O => \g6_b4__0_n_0\
    );
\g6_b4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D080188010800E0"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g6_b4__3_n_0\
    );
\g6_b4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010800E0"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_22,
      O => \g6_b4__4_n_0\
    );
\g6_b4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D080188010800E0"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g6_b4__5_n_0\
    );
g6_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060AAF500600A80"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font(4),
      I5 => rom_addr_font0(4),
      O => g6_b5_n_0
    );
\g6_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00600A80"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font0(4),
      O => \g6_b5__0_n_0\
    );
\g6_b5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01080FF901080061"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g6_b5__3_n_0\
    );
\g6_b5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01080061"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_22,
      O => \g6_b5__4_n_0\
    );
\g6_b5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01080FF901080061"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g6_b5__5_n_0\
    );
\g6_b6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      O => \g6_b6__0_n_0\
    );
g6_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA950060AA95AAF5"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => rom_addr_font(4),
      I5 => rom_addr_font0(4),
      O => g6_b7_n_0
    );
\g6_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF101080EF10FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g6_b7__2_n_0\
    );
\g6_b7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF101080EF10FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g6_b7__3_n_0\
    );
g7_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E00000000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_31,
      I5 => U0_n_10,
      O => g7_b0_n_0
    );
\g7_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b0__0_n_0\
    );
\g7_b0__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000029"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b0__10_n_0\
    );
\g7_b0__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002900000000"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g7_b0__6_n_0\
    );
\g7_b0__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004900000000"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_0,
      I5 => U0_n_2,
      O => \g7_b0__8_n_0\
    );
\g7_b0__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002900000000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g7_b0__9_n_0\
    );
\g7_b1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF900090E210F61"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g7_b1__14_n_0\
    );
\g7_b1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF900090E410F61"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_0,
      I5 => U0_n_2,
      O => \g7_b1__16_n_0\
    );
\g7_b1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF900090E210F61"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g7_b1__17_n_0\
    );
\g7_b1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E210F61"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b1__18_n_0\
    );
\g7_b1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF90009"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b1__19_n_0\
    );
\g7_b1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"857E0006850A871A"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_31,
      I5 => U0_n_10,
      O => \g7_b1__2_n_0\
    );
\g7_b1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"857E0006"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b1__3_n_0\
    );
\g7_b1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"850A871A"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b1__4_n_0\
    );
\g7_b2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF901080F390FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g7_b2__15_n_0\
    );
\g7_b2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF901080F590FF9"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_0,
      I5 => U0_n_2,
      O => \g7_b2__17_n_0\
    );
\g7_b2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF901080F390FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g7_b2__18_n_0\
    );
\g7_b2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F390FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b2__19_n_0\
    );
\g7_b2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"877E0204872E877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_31,
      I5 => U0_n_10,
      O => \g7_b2__2_n_0\
    );
\g7_b2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF90108"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b2__20_n_0\
    );
\g7_b2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"877E0204"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b2__3_n_0\
    );
\g7_b2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"872E877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b2__4_n_0\
    );
\g7_b2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6ABD2008"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      O => \g7_b2__7_n_0\
    );
\g7_b3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000FF901980098"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g7_b3__14_n_0\
    );
\g7_b3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000FF901980098"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_0,
      I5 => U0_n_2,
      O => \g7_b3__16_n_0\
    );
\g7_b3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000FF901980098"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g7_b3__17_n_0\
    );
\g7_b3__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01980098"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b3__18_n_0\
    );
\g7_b3__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b3__19_n_0\
    );
\g7_b3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200877E02640064"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_31,
      I5 => U0_n_10,
      O => \g7_b3__2_n_0\
    );
\g7_b3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b3__3_n_0\
    );
\g7_b3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02640064"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b3__4_n_0\
    );
\g7_b4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000FF901880088"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g7_b4__11_n_0\
    );
\g7_b4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000FF901880088"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_0,
      I5 => U0_n_2,
      O => \g7_b4__12_n_0\
    );
\g7_b4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000FF901880088"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g7_b4__13_n_0\
    );
\g7_b4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01880088"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b4__14_n_0\
    );
\g7_b4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200877E02440044"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_31,
      I5 => U0_n_10,
      O => \g7_b4__2_n_0\
    );
\g7_b4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02440044"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b4__3_n_0\
    );
\g7_b5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010801C80FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g7_b5__14_n_0\
    );
\g7_b5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010801A80FF9"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_0,
      I5 => U0_n_2,
      O => \g7_b5__16_n_0\
    );
\g7_b5__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010801C80FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g7_b5__17_n_0\
    );
\g7_b5__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01C80FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b5__18_n_0\
    );
\g7_b5__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000108"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b5__19_n_0\
    );
\g7_b5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020002040254877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_31,
      I5 => U0_n_10,
      O => \g7_b5__2_n_0\
    );
\g7_b5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000204"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b5__3_n_0\
    );
\g7_b5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0254877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b5__4_n_0\
    );
\g7_b6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF900090D690FF9"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g7_b6__13_n_0\
    );
\g7_b6__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF900090B690FF9"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_0,
      I5 => U0_n_2,
      O => \g7_b6__16_n_0\
    );
\g7_b6__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF900090D690FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g7_b6__17_n_0\
    );
\g7_b6__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D690FF9"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b6__18_n_0\
    );
\g7_b6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"877E0006"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b6__2_n_0\
    );
\g7_b6__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF90009"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b6__20_n_0\
    );
\g7_b6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"877E0006071E877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_31,
      I5 => U0_n_10,
      O => \g7_b6__3_n_0\
    );
\g7_b6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"071E877E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b6__4_n_0\
    );
\g7_b7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF900290C210108"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => U0_n_33,
      I3 => U0_n_21,
      I4 => U0_n_20,
      I5 => U0_n_22,
      O => \g7_b7__14_n_0\
    );
\g7_b7__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF900490A410108"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(3),
      I2 => U0_n_25,
      I3 => U0_n_34,
      I4 => U0_n_0,
      I5 => U0_n_2,
      O => \g7_b7__16_n_0\
    );
\g7_b7__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EF900290C210108"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g7_b7__17_i_4_n_0\,
      O => \g7_b7__17_n_0\
    );
\g7_b7__17_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      I2 => pix_y(3),
      O => \g7_b7__17_i_1_n_0\
    );
\g7_b7__17_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(3),
      I2 => pix_y(4),
      I3 => pix_y(5),
      O => \g7_b7__17_i_2_n_0\
    );
\g7_b7__17_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555666A"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(5),
      I2 => pix_y(4),
      I3 => pix_y(3),
      I4 => pix_y(6),
      O => \g7_b7__17_i_3_n_0\
    );
\g7_b7__17_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAA0155"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(3),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(7),
      O => \g7_b7__17_i_4_n_0\
    );
\g7_b7__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C210108"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b7__18_n_0\
    );
\g7_b7__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EF90029"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(4),
      I2 => \g7_b7__17_i_1_n_0\,
      I3 => \g7_b7__17_i_2_n_0\,
      I4 => \g7_b7__17_i_4_n_0\,
      O => \g7_b7__19_n_0\
    );
\g7_b7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"857E000E050A0204"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_31,
      I5 => U0_n_10,
      O => \g7_b7__2_n_0\
    );
\g7_b7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"857E000E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b7__3_n_0\
    );
\g7_b7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"050A0204"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(4),
      I3 => U0_n_19,
      I4 => U0_n_10,
      O => \g7_b7__4_n_0\
    );
\g8_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A840BD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => g9_b6_i_1_n_0,
      O => \g8_b0__0_n_0\
    );
\g8_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A942BD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => g9_b6_i_1_n_0,
      O => \g8_b1__0_n_0\
    );
\g8_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20050A00"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => g9_b6_i_1_n_0,
      O => \g8_b2__0_n_0\
    );
\g8_b3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A142800"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => g9_b6_i_1_n_0,
      O => \g8_b3__0_n_0\
    );
g9_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002A28"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => g9_b6_i_1_n_0,
      O => g9_b0_n_0
    );
g9_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000028A8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => g9_b6_i_1_n_0,
      O => g9_b1_n_0
    );
g9_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002089"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => g9_b6_i_1_n_0,
      O => g9_b2_n_0
    );
g9_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000200D"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => g9_b6_i_1_n_0,
      O => g9_b3_n_0
    );
g9_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000201C"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => g9_b6_i_1_n_0,
      O => g9_b4_n_0
    );
g9_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006018"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => g9_b6_i_1_n_0,
      O => g9_b5_n_0
    );
g9_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A28"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => g9_b6_i_1_n_0,
      O => g9_b6_n_0
    );
g9_b6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0111"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      I2 => pix_y(2),
      I3 => pix_y(3),
      I4 => pix_y(6),
      O => g9_b6_i_1_n_0
    );
g9_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002AA8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => g9_b6_i_1_n_0,
      O => g9_b7_n_0
    );
game_on_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => menu_on(0),
      I1 => menu_on(1),
      O => game_on
    );
menu_rgb1_i_137: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => menu_rgb1_i_137_n_0,
      CO(2) => menu_rgb1_i_137_n_1,
      CO(1) => menu_rgb1_i_137_n_2,
      CO(0) => menu_rgb1_i_137_n_3,
      CYINIT => '1',
      DI(3) => menu_rgb1_i_263_n_0,
      DI(2) => menu_rgb1_i_264_n_0,
      DI(1) => menu_rgb1_i_265_n_0,
      DI(0) => menu_rgb1_i_266_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_137_O_UNCONNECTED(3 downto 0),
      S(3) => menu_rgb1_i_267_n_0,
      S(2) => menu_rgb1_i_268_n_0,
      S(1) => menu_rgb1_i_269_n_0,
      S(0) => menu_rgb1_i_270_n_0
    );
menu_rgb1_i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(9),
      O => menu_rgb1_i_138_n_0
    );
menu_rgb1_i_139: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => menu_rgb1_i_139_n_0
    );
menu_rgb1_i_177: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => menu_rgb1_i_177_n_0,
      CO(2) => menu_rgb1_i_177_n_1,
      CO(1) => menu_rgb1_i_177_n_2,
      CO(0) => menu_rgb1_i_177_n_3,
      CYINIT => '1',
      DI(3) => menu_rgb1_i_335_n_0,
      DI(2) => '0',
      DI(1) => menu_rgb1_i_336_n_0,
      DI(0) => menu_rgb1_i_337_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_177_O_UNCONNECTED(3 downto 0),
      S(3) => menu_rgb1_i_338_n_0,
      S(2) => menu_rgb1_i_339_n_0,
      S(1) => menu_rgb1_i_340_n_0,
      S(0) => menu_rgb1_i_341_n_0
    );
menu_rgb1_i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(9),
      O => menu_rgb1_i_178_n_0
    );
menu_rgb1_i_179: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => menu_rgb1_i_179_n_0
    );
menu_rgb1_i_263: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => menu_rgb1_i_263_n_0
    );
menu_rgb1_i_264: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(5),
      O => menu_rgb1_i_264_n_0
    );
menu_rgb1_i_265: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => menu_rgb1_i_265_n_0
    );
menu_rgb1_i_266: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => menu_rgb1_i_266_n_0
    );
menu_rgb1_i_267: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => menu_rgb1_i_267_n_0
    );
menu_rgb1_i_268: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => menu_rgb1_i_268_n_0
    );
menu_rgb1_i_269: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => menu_rgb1_i_269_n_0
    );
menu_rgb1_i_270: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => menu_rgb1_i_270_n_0
    );
menu_rgb1_i_335: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => menu_rgb1_i_335_n_0
    );
menu_rgb1_i_336: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => menu_rgb1_i_336_n_0
    );
menu_rgb1_i_337: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => menu_rgb1_i_337_n_0
    );
menu_rgb1_i_338: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => menu_rgb1_i_338_n_0
    );
menu_rgb1_i_339: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => menu_rgb1_i_339_n_0
    );
menu_rgb1_i_340: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => menu_rgb1_i_340_n_0
    );
menu_rgb1_i_341: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => menu_rgb1_i_341_n_0
    );
menu_rgb1_i_68: unisim.vcomponents.CARRY4
     port map (
      CI => menu_rgb1_i_137_n_0,
      CO(3 downto 1) => NLW_menu_rgb1_i_68_CO_UNCONNECTED(3 downto 1),
      CO(0) => menu_rgb1_i_68_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => menu_rgb1_i_138_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_68_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => menu_rgb1_i_139_n_0
    );
menu_rgb1_i_83: unisim.vcomponents.CARRY4
     port map (
      CI => menu_rgb1_i_177_n_0,
      CO(3 downto 1) => NLW_menu_rgb1_i_83_CO_UNCONNECTED(3 downto 1),
      CO(0) => menu_rgb1_i_83_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => menu_rgb1_i_178_n_0,
      O(3 downto 0) => NLW_menu_rgb1_i_83_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => menu_rgb1_i_179_n_0
    );
\menu_rgb[0]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => menu_on(0),
      I1 => video_on,
      I2 => menu_on(1),
      O => \menu_rgb[0]_INST_0_i_11_n_0\
    );
\menu_rgb[0]_INST_0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => U0_n_29,
      I1 => U0_n_28,
      O => \menu_rgb[0]_INST_0_i_19_n_0\
    );
\menu_rgb[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => U0_n_4,
      I1 => U0_n_1,
      I2 => pix_y(7),
      I3 => menu_control(0),
      I4 => menu_control(1),
      I5 => \menu_rgb[0]_INST_0_i_8_n_0\,
      O => \menu_rgb[0]_INST_0_i_2_n_0\
    );
\menu_rgb[0]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(5),
      I2 => pix_y(3),
      I3 => pix_y(4),
      O => \menu_rgb[0]_INST_0_i_8_n_0\
    );
\menu_rgb[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_20_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_19_n_0\,
      I2 => menu_on(0),
      I3 => video_on,
      I4 => menu_on(1),
      O => \menu_rgb[4]_INST_0_i_1_n_0\
    );
\menu_rgb[8]_INST_0_i_1001\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1533_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_1001_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_1001_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1534_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1001_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1535_n_0\
    );
\menu_rgb[8]_INST_0_i_1002\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1002_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1002_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1002_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1002_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1536_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1537_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1538_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1539_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1002_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1540_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1541_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1542_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1543_n_0\
    );
\menu_rgb[8]_INST_0_i_1003\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_1003_n_0\
    );
\menu_rgb[8]_INST_0_i_1004\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_1004_n_0\
    );
\menu_rgb[8]_INST_0_i_1005\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1005_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1005_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1005_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1005_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1544_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_1545_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1546_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1005_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1547_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1548_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1549_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1550_n_0\
    );
\menu_rgb[8]_INST_0_i_1006\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1006_n_0\
    );
\menu_rgb[8]_INST_0_i_1007\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1007_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1007_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1007_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1007_n_3\,
      CYINIT => '1',
      DI(3) => pix_x(7),
      DI(2) => pix_x(5),
      DI(1) => \menu_rgb[8]_INST_0_i_1551_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1552_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1007_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1553_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1554_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1555_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1556_n_0\
    );
\menu_rgb[8]_INST_0_i_1008\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_1008_n_0\
    );
\menu_rgb[8]_INST_0_i_1009\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_1009_n_0\
    );
\menu_rgb[8]_INST_0_i_1017\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1571_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1572_n_0\,
      O => \menu_rgb[8]_INST_0_i_1017_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1018\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b3__5_n_0\,
      I1 => \g4_b2__5_n_0\,
      O => \menu_rgb[8]_INST_0_i_1018_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1019\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F57F7FFFF57F7"
    )
        port map (
      I0 => pix_x(3),
      I1 => U0_n_35,
      I2 => U0_n_23,
      I3 => U0_n_36,
      I4 => pix_x(2),
      I5 => \g5_b0__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_1019_n_0\
    );
\menu_rgb[8]_INST_0_i_1021\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => \g3_b4__2_n_0\,
      I1 => pix_x(3),
      I2 => \g3_b5__2_n_0\,
      I3 => pix_x(2),
      I4 => \g3_b7__5_n_0\,
      O => \menu_rgb[8]_INST_0_i_1021_n_0\
    );
\menu_rgb[8]_INST_0_i_1022\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g3_b1__3_n_0\,
      I1 => pix_x(3),
      I2 => \g3_b2__6_n_0\,
      I3 => pix_x(2),
      I4 => \g3_b3__3_n_0\,
      O => \menu_rgb[8]_INST_0_i_1022_n_0\
    );
\menu_rgb[8]_INST_0_i_1023\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42406A4ABDBDBDBD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => pix_x(2),
      I4 => U0_n_23,
      I5 => \rom_addr_font0__0\(3),
      O => \menu_rgb[8]_INST_0_i_1023_n_0\
    );
\menu_rgb[8]_INST_0_i_1024\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"280A202000000000"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => pix_x(2),
      I4 => U0_n_23,
      I5 => \rom_addr_font0__0\(3),
      O => \menu_rgb[8]_INST_0_i_1024_n_0\
    );
\menu_rgb[8]_INST_0_i_1025\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000042BD4ABD"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_1025_n_0\
    );
\menu_rgb[8]_INST_0_i_1026\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF42FFFFFFFFFFFF"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => \rom_addr_font0__0\(3),
      I4 => U0_n_23,
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_1026_n_0\
    );
\menu_rgb[8]_INST_0_i_1027\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(9),
      I2 => pix_x(5),
      I3 => pix_x(6),
      I4 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_1027_n_0\
    );
\menu_rgb[8]_INST_0_i_1028\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A286A200000BD00"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(2),
      I2 => pix_y(3),
      I3 => pix_x(2),
      I4 => U0_n_23,
      I5 => \rom_addr_font0__0\(3),
      O => \menu_rgb[8]_INST_0_i_1028_n_0\
    );
\menu_rgb[8]_INST_0_i_1034\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(3),
      I2 => pix_y(2),
      I3 => pix_y(4),
      I4 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1034_n_0\
    );
\menu_rgb[8]_INST_0_i_1035\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0505000F03030"
    )
        port map (
      I0 => \g4_b2__5_n_0\,
      I1 => \g4_b3__5_n_0\,
      I2 => pix_x(4),
      I3 => \g4_b1__5_n_0\,
      I4 => pix_x(3),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_1035_n_0\
    );
\menu_rgb[8]_INST_0_i_1036\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g5_b3__1_n_0\,
      I1 => \g5_b2__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_1036_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1037\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404000C0"
    )
        port map (
      I0 => \g5_b0__0_n_0\,
      I1 => pix_x(3),
      I2 => pix_x(4),
      I3 => \g5_b1__1_n_0\,
      I4 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_1037_n_0\
    );
\menu_rgb[8]_INST_0_i_1038\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(6),
      I2 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_1038_n_0\
    );
\menu_rgb[8]_INST_0_i_1039\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b3__4_n_0\,
      I1 => \g3_b2__7_n_0\,
      O => \menu_rgb[8]_INST_0_i_1039_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_104\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_325_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_104_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_104_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_104_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_326_n_0\
    );
\menu_rgb[8]_INST_0_i_1040\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1575_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1576_n_0\,
      O => \menu_rgb[8]_INST_0_i_1040_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1042\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => \g7_b2__4_n_0\,
      I1 => \g7_b3__4_n_0\,
      I2 => \g7_b1__4_n_0\,
      I3 => pix_x(3),
      I4 => pix_x(2),
      I5 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_1042_n_0\
    );
\menu_rgb[8]_INST_0_i_1043\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \g7_b6__4_n_0\,
      I1 => \g7_b7__4_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b4__3_n_0\,
      I4 => pix_x(2),
      I5 => \g7_b5__4_n_0\,
      O => \menu_rgb[8]_INST_0_i_1043_n_0\
    );
\menu_rgb[8]_INST_0_i_1044\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA88888"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(7),
      I2 => pix_x(5),
      I3 => pix_x(4),
      I4 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_1044_n_0\
    );
\menu_rgb[8]_INST_0_i_1047\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \g7_b4__2_n_0\,
      I1 => \g7_b5__2_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b6__3_n_0\,
      I4 => pix_x(2),
      I5 => \g7_b7__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_1047_n_0\
    );
\menu_rgb[8]_INST_0_i_1048\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => g7_b0_n_0,
      I1 => \g7_b1__2_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b2__2_n_0\,
      I4 => pix_x(2),
      I5 => \g7_b3__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_1048_n_0\
    );
\menu_rgb[8]_INST_0_i_1049\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      I2 => pix_x(5),
      I3 => pix_x(4),
      I4 => pix_x(6),
      I5 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1049_n_0\
    );
\menu_rgb[8]_INST_0_i_1050\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFEFEFBFFFFFFFF"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      I2 => pix_x(9),
      I3 => pix_x(4),
      I4 => pix_x(5),
      I5 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_1050_n_0\
    );
\menu_rgb[8]_INST_0_i_1051\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1584_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1585_n_0\,
      O => \menu_rgb[8]_INST_0_i_1051_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_1052\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F1A9F0009000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_x(2),
      I3 => U0_n_20,
      I4 => U0_n_33,
      I5 => U0_n_21,
      O => \menu_rgb[8]_INST_0_i_1052_n_0\
    );
\menu_rgb[8]_INST_0_i_1053\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E460FFF0999"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_x(2),
      I3 => U0_n_20,
      I4 => U0_n_33,
      I5 => U0_n_21,
      O => \menu_rgb[8]_INST_0_i_1053_n_0\
    );
\menu_rgb[8]_INST_0_i_1054\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE64FFFF9999"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_x(2),
      I3 => U0_n_20,
      I4 => U0_n_33,
      I5 => U0_n_21,
      O => \menu_rgb[8]_INST_0_i_1054_n_0\
    );
\menu_rgb[8]_INST_0_i_1055\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000119A00000000"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_x(2),
      I3 => U0_n_20,
      I4 => U0_n_33,
      I5 => U0_n_21,
      O => \menu_rgb[8]_INST_0_i_1055_n_0\
    );
\menu_rgb[8]_INST_0_i_1056\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553355330F000FFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1586_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1587_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_1588_n_0\,
      I3 => pix_x(3),
      I4 => \menu_rgb[8]_INST_0_i_1589_n_0\,
      I5 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_1056_n_0\
    );
\menu_rgb[8]_INST_0_i_1057\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g6_b4__4_n_0\,
      I1 => \g6_b5__4_n_0\,
      I2 => pix_x(3),
      I3 => \g6_b2__4_n_0\,
      I4 => pix_x(2),
      I5 => \g6_b1__6_n_0\,
      O => \menu_rgb[8]_INST_0_i_1057_n_0\
    );
\menu_rgb[8]_INST_0_i_1058\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \g6_b1__6_n_0\,
      I1 => pix_x(3),
      I2 => \g6_b2__4_n_0\,
      I3 => pix_x(2),
      I4 => \g6_b3__4_n_0\,
      O => \menu_rgb[8]_INST_0_i_1058_n_0\
    );
\menu_rgb[8]_INST_0_i_1059\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g6_b5__3_n_0\,
      I1 => \g6_b4__3_n_0\,
      O => \menu_rgb[8]_INST_0_i_1059_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1060\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(5),
      I2 => pix_x(8),
      I3 => pix_x(7),
      I4 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_1060_n_0\
    );
\menu_rgb[8]_INST_0_i_1061\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b3__8_n_0\,
      I1 => \g3_b2__11_n_0\,
      O => \menu_rgb[8]_INST_0_i_1061_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1065\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1598_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1599_n_0\,
      O => \Op/rom_bit_font\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1070\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1611_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1612_n_0\,
      O => \Rp/rom_bit_font\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1075\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1624_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1625_n_0\,
      O => \Pp/rom_bit_font\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1077\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__18_n_0\,
      I1 => \g7_b6__18_n_0\,
      O => \menu_rgb[8]_INST_0_i_1077_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1078\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b5__18_n_0\,
      I1 => \g7_b4__14_n_0\,
      O => \menu_rgb[8]_INST_0_i_1078_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1079\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g6_b7__3_n_0\,
      I1 => \g6_b6__0_n_0\,
      O => \menu_rgb[8]_INST_0_i_1079_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1080\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g6_b5__5_n_0\,
      I1 => \g6_b4__5_n_0\,
      O => \menu_rgb[8]_INST_0_i_1080_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1087\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__17_n_0\,
      I1 => \g7_b6__17_n_0\,
      O => \menu_rgb[8]_INST_0_i_1087_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1088\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b5__17_n_0\,
      I1 => \g7_b4__13_n_0\,
      O => \menu_rgb[8]_INST_0_i_1088_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1089\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b3__17_n_0\,
      I1 => \g7_b2__18_n_0\,
      O => \menu_rgb[8]_INST_0_i_1089_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_1090\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b1__17_n_0\,
      I1 => \g7_b0__9_n_0\,
      O => \menu_rgb[8]_INST_0_i_1090_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_115\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_353_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_115_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_115_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_115_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_354_n_0\
    );
\menu_rgb[8]_INST_0_i_1284\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1284_n_0\
    );
\menu_rgb[8]_INST_0_i_1285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1285_n_0\
    );
\menu_rgb[8]_INST_0_i_1286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1286_n_0\
    );
\menu_rgb[8]_INST_0_i_1287\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1287_n_0\
    );
\menu_rgb[8]_INST_0_i_1288\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_1288_n_0\
    );
\menu_rgb[8]_INST_0_i_1289\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1289_n_0\
    );
\menu_rgb[8]_INST_0_i_1290\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1290_n_0\
    );
\menu_rgb[8]_INST_0_i_1291\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1291_n_0\
    );
\menu_rgb[8]_INST_0_i_1355\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1355_n_0\
    );
\menu_rgb[8]_INST_0_i_1356\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1356_n_0\
    );
\menu_rgb[8]_INST_0_i_1357\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1357_n_0\
    );
\menu_rgb[8]_INST_0_i_1358\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_1358_n_0\
    );
\menu_rgb[8]_INST_0_i_1359\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1359_n_0\
    );
\menu_rgb[8]_INST_0_i_1360\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1360_n_0\
    );
\menu_rgb[8]_INST_0_i_1361\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1361_n_0\
    );
\menu_rgb[8]_INST_0_i_1424\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1424_n_0\
    );
\menu_rgb[8]_INST_0_i_1425\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1425_n_0\
    );
\menu_rgb[8]_INST_0_i_1426\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1426_n_0\
    );
\menu_rgb[8]_INST_0_i_1427\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1427_n_0\
    );
\menu_rgb[8]_INST_0_i_1428\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_1428_n_0\
    );
\menu_rgb[8]_INST_0_i_1429\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_1429_n_0\
    );
\menu_rgb[8]_INST_0_i_1430\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1430_n_0\
    );
\menu_rgb[8]_INST_0_i_1431\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1431_n_0\
    );
\menu_rgb[8]_INST_0_i_1514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80BBC0EE80028002"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(3),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1514_n_0\
    );
\menu_rgb[8]_INST_0_i_1515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2421415"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => pix_y(5),
      I4 => pix_y(4),
      I5 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1515_n_0\
    );
\menu_rgb[8]_INST_0_i_1516\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8BE28C8C3232"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(1),
      I4 => pix_y(3),
      I5 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1516_n_0\
    );
\menu_rgb[8]_INST_0_i_1517\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700030007B7B0003"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_x(1),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(2),
      I5 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1517_n_0\
    );
\menu_rgb[8]_INST_0_i_1531\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F37FEEE"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => pix_y(5),
      I4 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1531_n_0\
    );
\menu_rgb[8]_INST_0_i_1532\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBEECD"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => pix_y(5),
      I4 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1532_n_0\
    );
\menu_rgb[8]_INST_0_i_1533\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_1533_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_1533_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_1533_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_1533_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1651_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_1652_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1653_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_1533_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1654_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1655_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1656_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1657_n_0\
    );
\menu_rgb[8]_INST_0_i_1534\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1534_n_0\
    );
\menu_rgb[8]_INST_0_i_1535\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_1535_n_0\
    );
\menu_rgb[8]_INST_0_i_1536\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_1536_n_0\
    );
\menu_rgb[8]_INST_0_i_1537\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_1537_n_0\
    );
\menu_rgb[8]_INST_0_i_1538\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(3),
      I1 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_1538_n_0\
    );
\menu_rgb[8]_INST_0_i_1539\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_x(0),
      O => \menu_rgb[8]_INST_0_i_1539_n_0\
    );
\menu_rgb[8]_INST_0_i_1540\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1540_n_0\
    );
\menu_rgb[8]_INST_0_i_1541\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1541_n_0\
    );
\menu_rgb[8]_INST_0_i_1542\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1542_n_0\
    );
\menu_rgb[8]_INST_0_i_1543\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1543_n_0\
    );
\menu_rgb[8]_INST_0_i_1544\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1544_n_0\
    );
\menu_rgb[8]_INST_0_i_1545\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1545_n_0\
    );
\menu_rgb[8]_INST_0_i_1546\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1546_n_0\
    );
\menu_rgb[8]_INST_0_i_1547\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1547_n_0\
    );
\menu_rgb[8]_INST_0_i_1548\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_1548_n_0\
    );
\menu_rgb[8]_INST_0_i_1549\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1549_n_0\
    );
\menu_rgb[8]_INST_0_i_1550\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      O => \menu_rgb[8]_INST_0_i_1550_n_0\
    );
\menu_rgb[8]_INST_0_i_1551\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(3),
      I1 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_1551_n_0\
    );
\menu_rgb[8]_INST_0_i_1552\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(0),
      I1 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1552_n_0\
    );
\menu_rgb[8]_INST_0_i_1553\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_1553_n_0\
    );
\menu_rgb[8]_INST_0_i_1554\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_1554_n_0\
    );
\menu_rgb[8]_INST_0_i_1555\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(2),
      I1 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_1555_n_0\
    );
\menu_rgb[8]_INST_0_i_1556\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_x(0),
      O => \menu_rgb[8]_INST_0_i_1556_n_0\
    );
\menu_rgb[8]_INST_0_i_1571\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b7__6_n_0\,
      I1 => \g6_b1__3_n_0\,
      O => \menu_rgb[8]_INST_0_i_1571_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1572\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b2__5_n_0\,
      I1 => \g4_b4__5_n_0\,
      O => \menu_rgb[8]_INST_0_i_1572_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1575\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b7__7_n_0\,
      I1 => \g3_b6__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_1575_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1576\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b5__3_n_0\,
      I1 => \g3_b4__3_n_0\,
      O => \menu_rgb[8]_INST_0_i_1576_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1584\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g7_b0__0_n_0\,
      I1 => \g7_b1__3_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b2__3_n_0\,
      I4 => pix_x(2),
      I5 => \g7_b3__3_n_0\,
      O => \menu_rgb[8]_INST_0_i_1584_n_0\
    );
\menu_rgb[8]_INST_0_i_1585\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g7_b3__3_n_0\,
      I1 => \g7_b5__3_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b6__2_n_0\,
      I4 => pix_x(2),
      I5 => \g7_b7__3_n_0\,
      O => \menu_rgb[8]_INST_0_i_1585_n_0\
    );
\menu_rgb[8]_INST_0_i_1586\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b1__14_n_0\,
      I1 => \g7_b0__6_n_0\,
      O => \menu_rgb[8]_INST_0_i_1586_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1587\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b3__14_n_0\,
      I1 => \g7_b2__15_n_0\,
      O => \menu_rgb[8]_INST_0_i_1587_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1588\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b5__14_n_0\,
      I1 => \g7_b4__11_n_0\,
      O => \menu_rgb[8]_INST_0_i_1588_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1589\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__14_n_0\,
      I1 => \g7_b6__13_n_0\,
      O => \menu_rgb[8]_INST_0_i_1589_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1598\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1680_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1681_n_0\,
      O => \menu_rgb[8]_INST_0_i_1598_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1599\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1682_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1683_n_0\,
      O => \menu_rgb[8]_INST_0_i_1599_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1611\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1712_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1713_n_0\,
      O => \menu_rgb[8]_INST_0_i_1611_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1612\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1714_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1715_n_0\,
      O => \menu_rgb[8]_INST_0_i_1612_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1624\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1744_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1745_n_0\,
      O => \menu_rgb[8]_INST_0_i_1624_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1625\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1746_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1747_n_0\,
      O => \menu_rgb[8]_INST_0_i_1625_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_1651\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(6),
      I1 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_1651_n_0\
    );
\menu_rgb[8]_INST_0_i_1652\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1652_n_0\
    );
\menu_rgb[8]_INST_0_i_1653\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(1),
      I1 => pix_y(0),
      O => \menu_rgb[8]_INST_0_i_1653_n_0\
    );
\menu_rgb[8]_INST_0_i_1654\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_1654_n_0\
    );
\menu_rgb[8]_INST_0_i_1655\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_1655_n_0\
    );
\menu_rgb[8]_INST_0_i_1656\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1656_n_0\
    );
\menu_rgb[8]_INST_0_i_1657\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1657_n_0\
    );
\menu_rgb[8]_INST_0_i_1680\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8C8FA23AF23"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(2),
      I4 => pix_y(1),
      I5 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1680_n_0\
    );
\menu_rgb[8]_INST_0_i_1681\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040C37DC04041010"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(1),
      I4 => pix_y(3),
      I5 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1681_n_0\
    );
\menu_rgb[8]_INST_0_i_1682\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808C8BCE88880202"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(1),
      I4 => pix_y(3),
      I5 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1682_n_0\
    );
\menu_rgb[8]_INST_0_i_1683\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA4A0015"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(1),
      I2 => pix_y(2),
      I3 => pix_y(5),
      I4 => pix_y(4),
      I5 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1683_n_0\
    );
\menu_rgb[8]_INST_0_i_1712\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AFFA888C3202"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(1),
      I4 => pix_y(3),
      I5 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1712_n_0\
    );
\menu_rgb[8]_INST_0_i_1713\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"703050407C350005"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_y(1),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(2),
      I5 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1713_n_0\
    );
\menu_rgb[8]_INST_0_i_1714\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCBAC4EE80228822"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(3),
      I4 => pix_y(1),
      I5 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1714_n_0\
    );
\menu_rgb[8]_INST_0_i_1715\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000062421555"
    )
        port map (
      I0 => pix_y(3),
      I1 => pix_y(2),
      I2 => pix_y(1),
      I3 => pix_y(5),
      I4 => pix_y(4),
      I5 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1715_n_0\
    );
\menu_rgb[8]_INST_0_i_1744\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8CAFFA8C8C3232"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_y(4),
      I2 => pix_y(5),
      I3 => pix_y(1),
      I4 => pix_y(3),
      I5 => pix_y(2),
      O => \menu_rgb[8]_INST_0_i_1744_n_0\
    );
\menu_rgb[8]_INST_0_i_1745\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700050007E3D0805"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_y(1),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(2),
      I5 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_1745_n_0\
    );
\menu_rgb[8]_INST_0_i_1746\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23A08E80F3B08E80"
    )
        port map (
      I0 => pix_x(1),
      I1 => pix_y(3),
      I2 => pix_y(4),
      I3 => pix_y(5),
      I4 => pix_y(2),
      I5 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_1746_n_0\
    );
\menu_rgb[8]_INST_0_i_1747\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000064EC5300"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      I2 => pix_y(1),
      I3 => pix_y(5),
      I4 => pix_y(4),
      I5 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_1747_n_0\
    );
\menu_rgb[8]_INST_0_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00FFFF0E000E00"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_490_n_0\,
      I1 => pix_x(3),
      I2 => \menu_rgb[8]_INST_0_i_491_n_0\,
      I3 => \menu_rgb[8]_INST_0_i_492_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_493_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_494_n_0\,
      O => \menu_rgb[8]_INST_0_i_178_n_0\
    );
\menu_rgb[8]_INST_0_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_495_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_496_n_0\,
      I2 => pix_x(9),
      I3 => pix_x(6),
      I4 => U0_n_7,
      I5 => \menu_rgb[8]_INST_0_i_497_n_0\,
      O => \menu_rgb[8]_INST_0_i_179_n_0\
    );
\menu_rgb[8]_INST_0_i_180\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_498_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_499_n_0\,
      O => \menu_rgb[8]_INST_0_i_180_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => menu_control(0),
      I1 => menu_control(1),
      O => \menu_rgb[8]_INST_0_i_181_n_0\
    );
\menu_rgb[8]_INST_0_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_494_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_180_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_500_n_0\,
      I3 => U0_n_9,
      I4 => pix_x(4),
      I5 => \menu_rgb[8]_INST_0_i_501_n_0\,
      O => \menu_rgb[8]_INST_0_i_182_n_0\
    );
\menu_rgb[8]_INST_0_i_183\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_501_n_0\,
      I1 => pix_x(6),
      I2 => \menu_rgb[8]_INST_0_i_502_n_0\,
      I3 => pix_x(7),
      I4 => pix_x(8),
      I5 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_183_n_0\
    );
\menu_rgb[8]_INST_0_i_186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => menu_control(1),
      I1 => menu_control(0),
      O => p_0_in
    );
\menu_rgb[8]_INST_0_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FFF400000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_517_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_518_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_519_n_0\,
      I3 => pix_x(4),
      I4 => \menu_rgb[8]_INST_0_i_520_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_521_n_0\,
      O => \menu_rgb[8]_INST_0_i_188_n_0\
    );
\menu_rgb[8]_INST_0_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_513_n_0\,
      I1 => pix_x(7),
      I2 => pix_x(8),
      I3 => pix_x(5),
      I4 => pix_x(6),
      I5 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_189_n_0\
    );
\menu_rgb[8]_INST_0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \menu_rgb[0]_INST_0_i_2_n_0\,
      I1 => U0_n_6,
      I2 => menu_rgb1,
      O => \menu_rgb[8]_INST_0_i_19_n_0\
    );
\menu_rgb[8]_INST_0_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_525_n_0\,
      I1 => pix_x(6),
      I2 => pix_x(5),
      I3 => pix_x(7),
      I4 => \menu_rgb[8]_INST_0_i_207_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_513_n_0\,
      O => difficulty(2)
    );
\menu_rgb[8]_INST_0_i_192\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF00000E0E0000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_526_n_0\,
      I1 => pix_x(4),
      I2 => \menu_rgb[8]_INST_0_i_527_n_0\,
      I3 => \menu_rgb[8]_INST_0_i_528_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_521_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_529_n_0\,
      O => \menu_rgb[8]_INST_0_i_192_n_0\
    );
\menu_rgb[8]_INST_0_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_530_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_531_n_0\,
      O => \menu_rgb[8]_INST_0_i_193_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(8),
      I2 => pix_x(6),
      I3 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_194_n_0\
    );
\menu_rgb[8]_INST_0_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_532_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_533_n_0\,
      O => \menu_rgb[8]_INST_0_i_195_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_196_n_0\
    );
\menu_rgb[8]_INST_0_i_198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => U0_n_20,
      I1 => pix_y(9),
      I2 => pix_y(8),
      I3 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_198_n_0\
    );
\menu_rgb[8]_INST_0_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B00080"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_539_n_0\,
      I1 => pix_x(4),
      I2 => \menu_rgb[8]_INST_0_i_540_n_0\,
      I3 => \menu_rgb[8]_INST_0_i_541_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_542_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_543_n_0\,
      O => \menu_rgb[8]_INST_0_i_199_n_0\
    );
\menu_rgb[8]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => stars(1),
      I1 => stars(0),
      I2 => stars(3),
      I3 => stars(2),
      I4 => \menu_rgb[8]_INST_0_i_70_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_71_n_0\,
      O => \menu_rgb[8]_INST_0_i_20_n_0\
    );
\menu_rgb[8]_INST_0_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_544_n_0\,
      I1 => pix_x(6),
      I2 => pix_x(5),
      I3 => pix_x(8),
      I4 => pix_x(7),
      I5 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_200_n_0\
    );
\menu_rgb[8]_INST_0_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB0000FFFBFFFB"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_545_n_0\,
      I1 => pix_x(8),
      I2 => \menu_rgb[8]_INST_0_i_540_n_0\,
      I3 => \menu_rgb[8]_INST_0_i_546_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_547_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_548_n_0\,
      O => \menu_rgb[8]_INST_0_i_201_n_0\
    );
\menu_rgb[8]_INST_0_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF1FFFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_552_n_0\,
      I1 => pix_x(5),
      I2 => pix_x(7),
      I3 => pix_x(9),
      I4 => pix_x(6),
      I5 => \menu_rgb[8]_INST_0_i_553_n_0\,
      O => \menu_rgb[8]_INST_0_i_203_n_0\
    );
\menu_rgb[8]_INST_0_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101015151510151"
    )
        port map (
      I0 => pix_x(5),
      I1 => \menu_rgb[8]_INST_0_i_554_n_0\,
      I2 => pix_x(4),
      I3 => \g7_b5__19_n_0\,
      I4 => pix_x(3),
      I5 => \g7_b3__19_n_0\,
      O => \menu_rgb[8]_INST_0_i_204_n_0\
    );
\menu_rgb[8]_INST_0_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00088088"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      I2 => pix_x(3),
      I3 => \g7_b1__19_n_0\,
      I4 => \g7_b0__10_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_555_n_0\,
      O => \menu_rgb[8]_INST_0_i_205_n_0\
    );
\menu_rgb[8]_INST_0_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_207_n_0\
    );
\menu_rgb[8]_INST_0_i_208\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_556_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_557_n_0\,
      O => \menu_rgb[8]_INST_0_i_208_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_209\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(8),
      I2 => pix_y(8),
      I3 => pix_y(9),
      I4 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_209_n_0\
    );
\menu_rgb[8]_INST_0_i_210\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_558_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_559_n_0\,
      O => \menu_rgb[8]_INST_0_i_210_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_211\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000A8"
    )
        port map (
      I0 => \g7_b7__17_i_3_n_0\,
      I1 => pix_x(9),
      I2 => pix_x(8),
      I3 => pix_y(9),
      I4 => pix_y(8),
      O => \menu_rgb[8]_INST_0_i_211_n_0\
    );
\menu_rgb[8]_INST_0_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \g6_b1__7_n_0\,
      I1 => pix_x(3),
      I2 => pix_x(4),
      I3 => \menu_rgb[8]_INST_0_i_560_n_0\,
      I4 => pix_x(5),
      I5 => \menu_rgb[8]_INST_0_i_561_n_0\,
      O => \menu_rgb[8]_INST_0_i_212_n_0\
    );
\menu_rgb[8]_INST_0_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_214_n_0\
    );
\menu_rgb[8]_INST_0_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_215_n_0\
    );
\menu_rgb[8]_INST_0_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFBFBFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_566_n_0\,
      I1 => pix_x(6),
      I2 => U0_n_26,
      I3 => pix_y(7),
      I4 => \menu_rgb[8]_INST_0_i_567_n_0\,
      I5 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_217_n_0\
    );
\menu_rgb[8]_INST_0_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \g3_b1__10_n_0\,
      I1 => \g7_b7__17_i_3_n_0\,
      I2 => \g2_b1__2_n_0\,
      I3 => pix_x(3),
      I4 => pix_x(4),
      I5 => \menu_rgb[8]_INST_0_i_568_n_0\,
      O => \menu_rgb[8]_INST_0_i_218_n_0\
    );
\menu_rgb[8]_INST_0_i_219\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_569_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_570_n_0\,
      O => \menu_rgb[8]_INST_0_i_219_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1DFF1DFF1DFFFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_571_n_0\,
      I1 => pix_x(5),
      I2 => \menu_rgb[8]_INST_0_i_572_n_0\,
      I3 => pix_x(6),
      I4 => pix_x(8),
      I5 => \menu_rgb[8]_INST_0_i_573_n_0\,
      O => \menu_rgb[8]_INST_0_i_220_n_0\
    );
\menu_rgb[8]_INST_0_i_221\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \g7_b7__17_i_3_n_0\,
      I1 => pix_y(9),
      I2 => pix_y(8),
      I3 => pix_x(9),
      I4 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_221_n_0\
    );
\menu_rgb[8]_INST_0_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_574_n_0\,
      I1 => pix_x(7),
      I2 => pix_x(8),
      I3 => U0_n_1,
      I4 => pix_x(9),
      I5 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_222_n_0\
    );
\menu_rgb[8]_INST_0_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFEAEAFAAFEAE"
    )
        port map (
      I0 => pix_x(5),
      I1 => \g3_b7__12_n_0\,
      I2 => pix_x(3),
      I3 => \g3_b5__7_n_0\,
      I4 => pix_x(4),
      I5 => \g3_b4__8_n_0\,
      O => \menu_rgb[8]_INST_0_i_223_n_0\
    );
\menu_rgb[8]_INST_0_i_224\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(7),
      I2 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_224_n_0\
    );
\menu_rgb[8]_INST_0_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_575_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_576_n_0\,
      I2 => pix_x(5),
      I3 => \menu_rgb[8]_INST_0_i_577_n_0\,
      I4 => pix_x(4),
      I5 => \menu_rgb[8]_INST_0_i_578_n_0\,
      O => \menu_rgb[8]_INST_0_i_225_n_0\
    );
\menu_rgb[8]_INST_0_i_226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stars(17),
      I1 => stars(16),
      I2 => stars(19),
      I3 => stars(18),
      O => \menu_rgb[8]_INST_0_i_226_n_0\
    );
\menu_rgb[8]_INST_0_i_227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => stars(9),
      I1 => stars(8),
      I2 => stars(11),
      I3 => stars(10),
      O => \menu_rgb[8]_INST_0_i_227_n_0\
    );
\menu_rgb[8]_INST_0_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => video_on,
      I1 => menu_on(0),
      O => \menu_rgb[8]_INST_0_i_24_n_0\
    );
\menu_rgb[8]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => menu_on(0),
      I1 => video_on,
      I2 => menu_on(1),
      O => \menu_rgb[8]_INST_0_i_3_n_0\
    );
\menu_rgb[8]_INST_0_i_302\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_751_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_302_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_302_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_752_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_302_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_753_n_0\
    );
\menu_rgb[8]_INST_0_i_311\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_311_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_311_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_311_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_311_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_774_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_775_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_776_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_311_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_777_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_778_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_779_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_780_n_0\
    );
\menu_rgb[8]_INST_0_i_312\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_312_n_0\
    );
\menu_rgb[8]_INST_0_i_316\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_792_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_316_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_316_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_793_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_316_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_794_n_0\
    );
\menu_rgb[8]_INST_0_i_325\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_325_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_325_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_325_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_325_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_815_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_816_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_817_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_325_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_818_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_819_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_820_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_821_n_0\
    );
\menu_rgb[8]_INST_0_i_326\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_326_n_0\
    );
\menu_rgb[8]_INST_0_i_344\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_860_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_344_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_344_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_861_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_344_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_862_n_0\
    );
\menu_rgb[8]_INST_0_i_353\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_353_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_353_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_353_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_353_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_883_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_884_n_0\,
      DI(1) => '0',
      DI(0) => \menu_rgb[8]_INST_0_i_885_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_353_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_886_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_887_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_888_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_889_n_0\
    );
\menu_rgb[8]_INST_0_i_354\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_354_n_0\
    );
\menu_rgb[8]_INST_0_i_490\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_983_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_984_n_0\,
      O => \menu_rgb[8]_INST_0_i_490_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_491\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(5),
      I2 => U0_n_7,
      I3 => pix_y(8),
      I4 => pix_y(7),
      I5 => \menu_rgb[8]_INST_0_i_985_n_0\,
      O => \menu_rgb[8]_INST_0_i_491_n_0\
    );
\menu_rgb[8]_INST_0_i_492\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FAF0FAFFFCF0FCF"
    )
        port map (
      I0 => \g4_b2__2_n_0\,
      I1 => \g4_b3__2_n_0\,
      I2 => pix_x(3),
      I3 => pix_x(2),
      I4 => \g4_b1__2_n_0\,
      I5 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_492_n_0\
    );
\menu_rgb[8]_INST_0_i_493\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD1D1111DD1DDDDD"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_986_n_0\,
      I1 => pix_x(3),
      I2 => g4_b1_n_0,
      I3 => pix_x(1),
      I4 => pix_x(2),
      I5 => \menu_rgb[8]_INST_0_i_987_n_0\,
      O => \menu_rgb[8]_INST_0_i_493_n_0\
    );
\menu_rgb[8]_INST_0_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022200000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_495_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_500_n_0\,
      I2 => pix_x(6),
      I3 => pix_x(5),
      I4 => \menu_rgb[8]_INST_0_i_497_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_988_n_0\,
      O => \menu_rgb[8]_INST_0_i_494_n_0\
    );
\menu_rgb[8]_INST_0_i_495\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070F0F0F0F0F"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(7),
      I2 => pix_y(9),
      I3 => pix_y(4),
      I4 => pix_y(5),
      I5 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_495_n_0\
    );
\menu_rgb[8]_INST_0_i_496\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_496_n_0\
    );
\menu_rgb[8]_INST_0_i_497\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0077007F007F007F"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(7),
      I2 => pix_y(6),
      I3 => pix_y(9),
      I4 => pix_y(5),
      I5 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_497_n_0\
    );
\menu_rgb[8]_INST_0_i_498\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g6_b4_n_0,
      I1 => g6_b5_n_0,
      I2 => pix_x(2),
      I3 => \g6_b2__0_n_0\,
      I4 => pix_x(1),
      I5 => g6_b7_n_0,
      O => \menu_rgb[8]_INST_0_i_498_n_0\
    );
\menu_rgb[8]_INST_0_i_499\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => g6_b1_n_0,
      I1 => pix_x(2),
      I2 => g6_b2_n_0,
      I3 => pix_x(1),
      I4 => g6_b3_n_0,
      O => \menu_rgb[8]_INST_0_i_499_n_0\
    );
\menu_rgb[8]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_19_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_20_n_0\,
      I2 => menu_on(1),
      I3 => video_on,
      I4 => menu_on(0),
      O => \menu_rgb[8]_INST_0_i_5_n_0\
    );
\menu_rgb[8]_INST_0_i_500\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(8),
      I2 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_500_n_0\
    );
\menu_rgb[8]_INST_0_i_501\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000222A"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_989_n_0\,
      I1 => pix_y(6),
      I2 => pix_y(5),
      I3 => pix_y(4),
      I4 => pix_y(9),
      I5 => \menu_rgb[8]_INST_0_i_990_n_0\,
      O => \menu_rgb[8]_INST_0_i_501_n_0\
    );
\menu_rgb[8]_INST_0_i_502\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_502_n_0\
    );
\menu_rgb[8]_INST_0_i_506\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1002_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_506_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_506_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1003_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_506_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1004_n_0\
    );
\menu_rgb[8]_INST_0_i_507\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1005_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_507_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_507_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pix_y(9),
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_507_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1006_n_0\
    );
\menu_rgb[8]_INST_0_i_508\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_1007_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_508_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_508_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \menu_rgb[8]_INST_0_i_1008_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_508_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_1009_n_0\
    );
\menu_rgb[8]_INST_0_i_511\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(5),
      I2 => pix_x(6),
      I3 => pix_x(8),
      I4 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_511_n_0\
    );
\menu_rgb[8]_INST_0_i_512\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0F05555CFFF5555"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1017_n_0\,
      I1 => pix_x(2),
      I2 => pix_x(3),
      I3 => \g4_b1__5_n_0\,
      I4 => pix_x(4),
      I5 => \menu_rgb[8]_INST_0_i_1018_n_0\,
      O => \menu_rgb[8]_INST_0_i_512_n_0\
    );
\menu_rgb[8]_INST_0_i_513\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0507050507070707"
    )
        port map (
      I0 => pix_y(8),
      I1 => pix_y(7),
      I2 => pix_y(9),
      I3 => U0_n_18,
      I4 => U0_n_5,
      I5 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_513_n_0\
    );
\menu_rgb[8]_INST_0_i_514\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      I2 => pix_x(7),
      I3 => pix_x(6),
      I4 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_514_n_0\
    );
\menu_rgb[8]_INST_0_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515155515151515"
    )
        port map (
      I0 => pix_y(9),
      I1 => pix_y(8),
      I2 => pix_y(7),
      I3 => pix_y(6),
      I4 => U0_n_18,
      I5 => U0_n_5,
      O => \menu_rgb[8]_INST_0_i_515_n_0\
    );
\menu_rgb[8]_INST_0_i_517\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(9),
      I2 => pix_x(8),
      I3 => pix_x(5),
      I4 => pix_x(6),
      O => \menu_rgb[8]_INST_0_i_517_n_0\
    );
\menu_rgb[8]_INST_0_i_518\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1021_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1022_n_0\,
      O => \menu_rgb[8]_INST_0_i_518_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_519\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1023_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1024_n_0\,
      O => \menu_rgb[8]_INST_0_i_519_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_520\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F0F0F0F4FFF0F0"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1025_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1026_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_1027_n_0\,
      I3 => pix_x(3),
      I4 => pix_x(4),
      I5 => \menu_rgb[8]_INST_0_i_1028_n_0\,
      O => \menu_rgb[8]_INST_0_i_520_n_0\
    );
\menu_rgb[8]_INST_0_i_521\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000400A200000000"
    )
        port map (
      I0 => pix_y(6),
      I1 => U0_n_5,
      I2 => U0_n_18,
      I3 => pix_y(9),
      I4 => pix_y(7),
      I5 => pix_y(8),
      O => \menu_rgb[8]_INST_0_i_521_n_0\
    );
\menu_rgb[8]_INST_0_i_525\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D000D0000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1034_n_0\,
      I1 => U0_n_8,
      I2 => pix_y(9),
      I3 => \menu_rgb[8]_INST_0_i_1035_n_0\,
      I4 => pix_x(4),
      I5 => \menu_rgb[8]_INST_0_i_1017_n_0\,
      O => \menu_rgb[8]_INST_0_i_525_n_0\
    );
\menu_rgb[8]_INST_0_i_526\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g5_b4__1_n_0\,
      I1 => \g5_b5__1_n_0\,
      I2 => pix_x(3),
      I3 => \g3_b5__2_n_0\,
      I4 => pix_x(2),
      I5 => \g7_b2__7_n_0\,
      O => \menu_rgb[8]_INST_0_i_526_n_0\
    );
\menu_rgb[8]_INST_0_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF04FFFF"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1036_n_0\,
      I1 => pix_x(4),
      I2 => pix_x(3),
      I3 => \menu_rgb[8]_INST_0_i_1037_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_196_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_1038_n_0\,
      O => \menu_rgb[8]_INST_0_i_527_n_0\
    );
\menu_rgb[8]_INST_0_i_528\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => pix_x(5),
      I1 => pix_x(7),
      I2 => pix_x(6),
      I3 => pix_x(9),
      I4 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_528_n_0\
    );
\menu_rgb[8]_INST_0_i_529\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \g3_b1__4_n_0\,
      I1 => pix_x(2),
      I2 => pix_x(3),
      I3 => \menu_rgb[8]_INST_0_i_1039_n_0\,
      I4 => pix_x(4),
      I5 => \menu_rgb[8]_INST_0_i_1040_n_0\,
      O => \menu_rgb[8]_INST_0_i_529_n_0\
    );
\menu_rgb[8]_INST_0_i_530\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g9_b2_n_0,
      I1 => \g8_b2__0_n_0\,
      I2 => pix_x(2),
      I3 => g9_b3_n_0,
      I4 => U0_n_32,
      I5 => \g8_b3__0_n_0\,
      O => \menu_rgb[8]_INST_0_i_530_n_0\
    );
\menu_rgb[8]_INST_0_i_531\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g9_b0_n_0,
      I1 => \g8_b0__0_n_0\,
      I2 => pix_x(2),
      I3 => g9_b1_n_0,
      I4 => U0_n_32,
      I5 => \g8_b1__0_n_0\,
      O => \menu_rgb[8]_INST_0_i_531_n_0\
    );
\menu_rgb[8]_INST_0_i_532\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g9_b6_n_0,
      I1 => \g8_b1__0_n_0\,
      I2 => pix_x(2),
      I3 => g9_b7_n_0,
      I4 => U0_n_32,
      I5 => \g8_b0__0_n_0\,
      O => \menu_rgb[8]_INST_0_i_532_n_0\
    );
\menu_rgb[8]_INST_0_i_533\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g9_b4_n_0,
      I1 => \g8_b3__0_n_0\,
      I2 => pix_x(2),
      I3 => g9_b5_n_0,
      I4 => U0_n_32,
      I5 => \g8_b2__0_n_0\,
      O => \menu_rgb[8]_INST_0_i_533_n_0\
    );
\menu_rgb[8]_INST_0_i_535\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECC0000ECCC0000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1042_n_0\,
      I1 => pix_x(7),
      I2 => pix_x(5),
      I3 => pix_x(6),
      I4 => pix_x(8),
      I5 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_535_n_0\
    );
\menu_rgb[8]_INST_0_i_537\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB80000FFB8FFB8"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1047_n_0\,
      I1 => pix_x(4),
      I2 => \menu_rgb[8]_INST_0_i_1048_n_0\,
      I3 => \menu_rgb[8]_INST_0_i_1049_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_1050_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_1051_n_0\,
      O => \menu_rgb[8]_INST_0_i_537_n_0\
    );
\menu_rgb[8]_INST_0_i_538\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => U0_n_10,
      I1 => pix_y(8),
      I2 => pix_y(7),
      I3 => pix_y(9),
      O => \menu_rgb[8]_INST_0_i_538_n_0\
    );
\menu_rgb[8]_INST_0_i_539\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1052_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1053_n_0\,
      O => \menu_rgb[8]_INST_0_i_539_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_540\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFECCCC"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(9),
      I2 => pix_x(6),
      I3 => pix_x(5),
      I4 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_540_n_0\
    );
\menu_rgb[8]_INST_0_i_541\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(7),
      I2 => pix_x(6),
      I3 => pix_x(8),
      O => \menu_rgb[8]_INST_0_i_541_n_0\
    );
\menu_rgb[8]_INST_0_i_542\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1054_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1055_n_0\,
      O => \menu_rgb[8]_INST_0_i_542_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_543\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001800"
    )
        port map (
      I0 => pix_x(6),
      I1 => pix_x(5),
      I2 => pix_x(8),
      I3 => pix_x(7),
      I4 => pix_x(9),
      I5 => \menu_rgb[8]_INST_0_i_1056_n_0\,
      O => \menu_rgb[8]_INST_0_i_543_n_0\
    );
\menu_rgb[8]_INST_0_i_544\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1057_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1058_n_0\,
      O => \menu_rgb[8]_INST_0_i_544_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_545\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0505000F03030"
    )
        port map (
      I0 => \g6_b2__3_n_0\,
      I1 => \g6_b3__3_n_0\,
      I2 => pix_x(4),
      I3 => \g6_b1__5_n_0\,
      I4 => pix_x(3),
      I5 => pix_x(2),
      O => \menu_rgb[8]_INST_0_i_545_n_0\
    );
\menu_rgb[8]_INST_0_i_546\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => pix_x(4),
      I1 => \g6_b7__2_n_0\,
      I2 => pix_x(2),
      I3 => \g6_b2__4_n_0\,
      I4 => pix_x(3),
      I5 => \menu_rgb[8]_INST_0_i_1059_n_0\,
      O => \menu_rgb[8]_INST_0_i_546_n_0\
    );
\menu_rgb[8]_INST_0_i_547\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFAAAAAEFFFAAAA"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_1060_n_0\,
      I1 => pix_x(2),
      I2 => pix_x(3),
      I3 => \g3_b1__8_n_0\,
      I4 => pix_x(4),
      I5 => \menu_rgb[8]_INST_0_i_1061_n_0\,
      O => \menu_rgb[8]_INST_0_i_547_n_0\
    );
\menu_rgb[8]_INST_0_i_548\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFEAEAFAAFEAE"
    )
        port map (
      I0 => pix_x(4),
      I1 => \g3_b7__11_n_0\,
      I2 => pix_x(2),
      I3 => \g6_b2__4_n_0\,
      I4 => pix_x(3),
      I5 => \g3_b4__7_n_0\,
      O => \menu_rgb[8]_INST_0_i_548_n_0\
    );
\menu_rgb[8]_INST_0_i_552\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1077_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1078_n_0\,
      O => \menu_rgb[8]_INST_0_i_552_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => pix_x(5),
      I1 => \g7_b3__18_n_0\,
      I2 => pix_x(3),
      I3 => \g7_b2__19_n_0\,
      I4 => pix_x(4),
      I5 => \g7_b1__18_n_0\,
      O => \menu_rgb[8]_INST_0_i_553_n_0\
    );
\menu_rgb[8]_INST_0_i_554\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__19_n_0\,
      I1 => \g7_b6__20_n_0\,
      O => \menu_rgb[8]_INST_0_i_554_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_555\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F777FFF77777777"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(6),
      I2 => \g7_b2__20_n_0\,
      I3 => pix_x(3),
      I4 => \g7_b3__19_n_0\,
      I5 => U0_n_27,
      O => \menu_rgb[8]_INST_0_i_555_n_0\
    );
\menu_rgb[8]_INST_0_i_556\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b3__16_n_0\,
      I1 => \g7_b2__17_n_0\,
      O => \menu_rgb[8]_INST_0_i_556_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_557\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b1__16_n_0\,
      I1 => \g7_b0__8_n_0\,
      O => \menu_rgb[8]_INST_0_i_557_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_558\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b7__16_n_0\,
      I1 => \g7_b6__16_n_0\,
      O => \menu_rgb[8]_INST_0_i_558_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_559\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g7_b5__16_n_0\,
      I1 => \g7_b4__12_n_0\,
      O => \menu_rgb[8]_INST_0_i_559_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_560\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g6_b3__5_n_0\,
      I1 => \g6_b2__5_n_0\,
      O => \menu_rgb[8]_INST_0_i_560_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_561\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1079_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1080_n_0\,
      O => \menu_rgb[8]_INST_0_i_561_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_566\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(7),
      I2 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_566_n_0\
    );
\menu_rgb[8]_INST_0_i_567\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => pix_y(5),
      I1 => pix_y(4),
      I2 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_567_n_0\
    );
\menu_rgb[8]_INST_0_i_568\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g2_b2__2_n_0\,
      I1 => \g3_b2__13_n_0\,
      I2 => pix_x(3),
      I3 => \g2_b3__2_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g3_b3__10_n_0\,
      O => \menu_rgb[8]_INST_0_i_568_n_0\
    );
\menu_rgb[8]_INST_0_i_569\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g2_b6__1_n_0\,
      I1 => \g3_b6__6_n_0\,
      I2 => pix_x(3),
      I3 => \g2_b7__1_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g3_b7__13_n_0\,
      O => \menu_rgb[8]_INST_0_i_569_n_0\
    );
\menu_rgb[8]_INST_0_i_570\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \g2_b4__2_n_0\,
      I1 => \g3_b4__9_n_0\,
      I2 => pix_x(3),
      I3 => \g2_b5__1_n_0\,
      I4 => \g7_b7__17_i_3_n_0\,
      I5 => \g3_b5__10_n_0\,
      O => \menu_rgb[8]_INST_0_i_570_n_0\
    );
\menu_rgb[8]_INST_0_i_571\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1087_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1088_n_0\,
      O => \menu_rgb[8]_INST_0_i_571_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_572\: unisim.vcomponents.MUXF8
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1089_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1090_n_0\,
      O => \menu_rgb[8]_INST_0_i_572_n_0\,
      S => pix_x(4)
    );
\menu_rgb[8]_INST_0_i_573\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pix_x(9),
      I1 => pix_x(7),
      O => \menu_rgb[8]_INST_0_i_573_n_0\
    );
\menu_rgb[8]_INST_0_i_574\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000F050503030"
    )
        port map (
      I0 => \g3_b2__12_n_0\,
      I1 => \g3_b3__9_n_0\,
      I2 => pix_x(5),
      I3 => \g3_b1__9_n_0\,
      I4 => pix_x(3),
      I5 => pix_x(4),
      O => \menu_rgb[8]_INST_0_i_574_n_0\
    );
\menu_rgb[8]_INST_0_i_575\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5404"
    )
        port map (
      I0 => pix_x(3),
      I1 => \g4_b1__9_n_0\,
      I2 => \g7_b7__17_i_3_n_0\,
      I3 => \g3_b1__10_n_0\,
      O => \menu_rgb[8]_INST_0_i_575_n_0\
    );
\menu_rgb[8]_INST_0_i_576\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b3__10_n_0\,
      I1 => \g4_b2__11_n_0\,
      O => \menu_rgb[8]_INST_0_i_576_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_577\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b5__6_n_0\,
      I1 => \g4_b4__10_n_0\,
      O => \menu_rgb[8]_INST_0_i_577_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_578\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g4_b7__7_n_0\,
      I1 => \g4_b6__7_n_0\,
      O => \menu_rgb[8]_INST_0_i_578_n_0\,
      S => pix_x(3)
    );
\menu_rgb[8]_INST_0_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFF0000EA000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_178_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_179_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_180_n_0\,
      I3 => sound_setting,
      I4 => \menu_rgb[8]_INST_0_i_181_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_182_n_0\,
      O => \menu_rgb[8]_INST_0_i_58_n_0\
    );
\menu_rgb[8]_INST_0_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500000040000000"
    )
        port map (
      I0 => U0_n_17,
      I1 => \menu_rgb[8]_INST_0_i_193_n_0\,
      I2 => pix_x(4),
      I3 => \menu_rgb[8]_INST_0_i_194_n_0\,
      I4 => U0_n_9,
      I5 => \menu_rgb[8]_INST_0_i_195_n_0\,
      O => \menu_rgb[8]_INST_0_i_61_n_0\
    );
\menu_rgb[8]_INST_0_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => U0_n_16,
      I1 => U0_n_17,
      I2 => pix_x(6),
      I3 => pix_x(5),
      I4 => pix_x(9),
      I5 => \menu_rgb[8]_INST_0_i_196_n_0\,
      O => \menu_rgb[8]_INST_0_i_62_n_0\
    );
\menu_rgb[8]_INST_0_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000550000000300"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_203_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_204_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_205_n_0\,
      I3 => \g7_b7__17_i_3_n_0\,
      I4 => U0_n_26,
      I5 => \menu_rgb[8]_INST_0_i_207_n_0\,
      O => \menu_rgb[8]_INST_0_i_64_n_0\
    );
\menu_rgb[8]_INST_0_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000080C0800"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_208_n_0\,
      I1 => pix_x(6),
      I2 => \menu_rgb[8]_INST_0_i_209_n_0\,
      I3 => pix_x(5),
      I4 => \menu_rgb[8]_INST_0_i_210_n_0\,
      I5 => U0_n_2,
      O => \menu_rgb[8]_INST_0_i_65_n_0\
    );
\menu_rgb[8]_INST_0_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002A0000000000"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_211_n_0\,
      I1 => pix_x(8),
      I2 => pix_x(6),
      I3 => pix_x(7),
      I4 => pix_x(9),
      I5 => \menu_rgb[8]_INST_0_i_212_n_0\,
      O => \menu_rgb[8]_INST_0_i_66_n_0\
    );
\menu_rgb[8]_INST_0_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_217_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_218_n_0\,
      I2 => pix_x(5),
      I3 => \menu_rgb[8]_INST_0_i_219_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_220_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_221_n_0\,
      O => \menu_rgb[8]_INST_0_i_68_n_0\
    );
\menu_rgb[8]_INST_0_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF101010101010"
    )
        port map (
      I0 => U0_n_2,
      I1 => \menu_rgb[8]_INST_0_i_222_n_0\,
      I2 => \menu_rgb[8]_INST_0_i_223_n_0\,
      I3 => \menu_rgb[8]_INST_0_i_224_n_0\,
      I4 => \menu_rgb[8]_INST_0_i_211_n_0\,
      I5 => \menu_rgb[8]_INST_0_i_225_n_0\,
      O => \menu_rgb[8]_INST_0_i_69_n_0\
    );
\menu_rgb[8]_INST_0_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => stars(14),
      I1 => stars(15),
      I2 => stars(12),
      I3 => stars(13),
      I4 => \menu_rgb[8]_INST_0_i_226_n_0\,
      O => \menu_rgb[8]_INST_0_i_70_n_0\
    );
\menu_rgb[8]_INST_0_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => stars(6),
      I1 => stars(7),
      I2 => stars(4),
      I3 => stars(5),
      I4 => \menu_rgb[8]_INST_0_i_227_n_0\,
      O => \menu_rgb[8]_INST_0_i_71_n_0\
    );
\menu_rgb[8]_INST_0_i_751\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_751_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_751_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_751_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_751_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1284_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1285_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1286_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1287_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_751_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1288_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1289_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1290_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1291_n_0\
    );
\menu_rgb[8]_INST_0_i_752\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_752_n_0\
    );
\menu_rgb[8]_INST_0_i_753\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_753_n_0\
    );
\menu_rgb[8]_INST_0_i_774\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_774_n_0\
    );
\menu_rgb[8]_INST_0_i_775\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_775_n_0\
    );
\menu_rgb[8]_INST_0_i_776\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_776_n_0\
    );
\menu_rgb[8]_INST_0_i_777\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_777_n_0\
    );
\menu_rgb[8]_INST_0_i_778\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_778_n_0\
    );
\menu_rgb[8]_INST_0_i_779\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_779_n_0\
    );
\menu_rgb[8]_INST_0_i_780\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_780_n_0\
    );
\menu_rgb[8]_INST_0_i_792\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_792_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_792_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_792_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_792_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1355_n_0\,
      DI(2) => '0',
      DI(1) => \menu_rgb[8]_INST_0_i_1356_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1357_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_792_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1358_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1359_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1360_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1361_n_0\
    );
\menu_rgb[8]_INST_0_i_793\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_793_n_0\
    );
\menu_rgb[8]_INST_0_i_794\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_794_n_0\
    );
\menu_rgb[8]_INST_0_i_815\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_815_n_0\
    );
\menu_rgb[8]_INST_0_i_816\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_816_n_0\
    );
\menu_rgb[8]_INST_0_i_817\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_817_n_0\
    );
\menu_rgb[8]_INST_0_i_818\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_818_n_0\
    );
\menu_rgb[8]_INST_0_i_819\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_819_n_0\
    );
\menu_rgb[8]_INST_0_i_820\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_820_n_0\
    );
\menu_rgb[8]_INST_0_i_821\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_821_n_0\
    );
\menu_rgb[8]_INST_0_i_860\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \menu_rgb[8]_INST_0_i_860_n_0\,
      CO(2) => \menu_rgb[8]_INST_0_i_860_n_1\,
      CO(1) => \menu_rgb[8]_INST_0_i_860_n_2\,
      CO(0) => \menu_rgb[8]_INST_0_i_860_n_3\,
      CYINIT => '1',
      DI(3) => \menu_rgb[8]_INST_0_i_1424_n_0\,
      DI(2) => \menu_rgb[8]_INST_0_i_1425_n_0\,
      DI(1) => \menu_rgb[8]_INST_0_i_1426_n_0\,
      DI(0) => \menu_rgb[8]_INST_0_i_1427_n_0\,
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_860_O_UNCONNECTED\(3 downto 0),
      S(3) => \menu_rgb[8]_INST_0_i_1428_n_0\,
      S(2) => \menu_rgb[8]_INST_0_i_1429_n_0\,
      S(1) => \menu_rgb[8]_INST_0_i_1430_n_0\,
      S(0) => \menu_rgb[8]_INST_0_i_1431_n_0\
    );
\menu_rgb[8]_INST_0_i_861\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_861_n_0\
    );
\menu_rgb[8]_INST_0_i_862\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_x(8),
      I1 => pix_x(9),
      O => \menu_rgb[8]_INST_0_i_862_n_0\
    );
\menu_rgb[8]_INST_0_i_883\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(7),
      O => \menu_rgb[8]_INST_0_i_883_n_0\
    );
\menu_rgb[8]_INST_0_i_884\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_884_n_0\
    );
\menu_rgb[8]_INST_0_i_885\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_885_n_0\
    );
\menu_rgb[8]_INST_0_i_886\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pix_y(7),
      I1 => pix_y(6),
      O => \menu_rgb[8]_INST_0_i_886_n_0\
    );
\menu_rgb[8]_INST_0_i_887\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(4),
      I1 => pix_y(5),
      O => \menu_rgb[8]_INST_0_i_887_n_0\
    );
\menu_rgb[8]_INST_0_i_888\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pix_y(2),
      I1 => pix_y(3),
      O => \menu_rgb[8]_INST_0_i_888_n_0\
    );
\menu_rgb[8]_INST_0_i_889\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pix_y(0),
      I1 => pix_y(1),
      O => \menu_rgb[8]_INST_0_i_889_n_0\
    );
\menu_rgb[8]_INST_0_i_983\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b7__2_n_0\,
      I1 => \g6_b1__1_n_0\,
      O => \menu_rgb[8]_INST_0_i_983_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_984\: unisim.vcomponents.MUXF7
     port map (
      I0 => \g3_b2__2_n_0\,
      I1 => \g4_b4__2_n_0\,
      O => \menu_rgb[8]_INST_0_i_984_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_985\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFBFF"
    )
        port map (
      I0 => pix_x(4),
      I1 => pix_x(9),
      I2 => pix_y(9),
      I3 => pix_y(6),
      I4 => pix_y(5),
      I5 => pix_y(4),
      O => \menu_rgb[8]_INST_0_i_985_n_0\
    );
\menu_rgb[8]_INST_0_i_986\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g4_b4_n_0,
      I1 => g3_b2_n_0,
      I2 => pix_x(2),
      I3 => \g6_b1__0_n_0\,
      I4 => pix_x(1),
      I5 => g3_b7_n_0,
      O => \menu_rgb[8]_INST_0_i_986_n_0\
    );
\menu_rgb[8]_INST_0_i_987\: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b3_n_0,
      I1 => g4_b2_n_0,
      O => \menu_rgb[8]_INST_0_i_987_n_0\,
      S => pix_x(1)
    );
\menu_rgb[8]_INST_0_i_988\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => pix_x(7),
      I1 => pix_x(8),
      I2 => pix_x(6),
      I3 => pix_x(4),
      I4 => pix_x(5),
      O => \menu_rgb[8]_INST_0_i_988_n_0\
    );
\menu_rgb[8]_INST_0_i_989\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCACAFC0C"
    )
        port map (
      I0 => \g6_b5__0_n_0\,
      I1 => \g6_b1__0_n_0\,
      I2 => pix_x(3),
      I3 => \g6_b3__0_n_0\,
      I4 => pix_x(2),
      I5 => pix_x(1),
      O => \menu_rgb[8]_INST_0_i_989_n_0\
    );
\menu_rgb[8]_INST_0_i_99\: unisim.vcomponents.CARRY4
     port map (
      CI => \menu_rgb[8]_INST_0_i_311_n_0\,
      CO(3 downto 1) => \NLW_menu_rgb[8]_INST_0_i_99_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \menu_rgb[8]_INST_0_i_99_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_menu_rgb[8]_INST_0_i_99_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \menu_rgb[8]_INST_0_i_312_n_0\
    );
\menu_rgb[8]_INST_0_i_990\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEAEAAAEEEAE"
    )
        port map (
      I0 => \menu_rgb[8]_INST_0_i_497_n_0\,
      I1 => pix_x(1),
      I2 => \g6_b2__0_n_0\,
      I3 => pix_x(2),
      I4 => \g6_b4__0_n_0\,
      I5 => pix_x(3),
      O => \menu_rgb[8]_INST_0_i_990_n_0\
    );
\menu_rgb[8]_INST_0_i_992\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1514_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1515_n_0\,
      O => \menu_rgb[8]_INST_0_i_992_n_0\,
      S => pix_x(2)
    );
\menu_rgb[8]_INST_0_i_993\: unisim.vcomponents.MUXF7
     port map (
      I0 => \menu_rgb[8]_INST_0_i_1516_n_0\,
      I1 => \menu_rgb[8]_INST_0_i_1517_n_0\,
      O => \menu_rgb[8]_INST_0_i_993_n_0\,
      S => pix_x(2)
    );
end STRUCTURE;
