Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Sep 25 21:44:22 2025
| Host         : Kartik-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xab_mult_complete_control_sets_placed.rpt
| Design       : xab_mult_complete
| Device       : xc7s50
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |              25 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal              |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  Clk_IBUF_BUFG | mult_core/u_run_release/E[0]             |                                          |                3 |              8 |         2.67 |
|  Clk_IBUF_BUFG | mult_core/u_rst_release/b_load           |                                          |                5 |              8 |         1.60 |
|  Clk_IBUF_BUFG | mult_core/u_rst_release/xa_load          |                                          |                6 |              9 |         1.50 |
|  Clk_IBUF_BUFG |                                          |                                          |                6 |             16 |         2.67 |
|  Clk_IBUF_BUFG | mult_core/u_db_rst/sel                   | mult_core/u_db_rst/counter[0]_i_1_n_0    |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG | mult_core/u_db_run/counter[0]_i_2__0_n_0 | mult_core/u_db_run/counter[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  Clk_IBUF_BUFG |                                          | Reset_Load_Clear_IBUF                    |                5 |             17 |         3.40 |
+----------------+------------------------------------------+------------------------------------------+------------------+----------------+--------------+


