
[wavedrom, ,svg]
....
{reg: [
  {bits: 2, name: 'op',     type: 8, attr: ['2','C2=10']},
  {bits: 5, name: 'rs2',    type: 4, attr: ['5','src']},
  {bits: 6, name: 'imm',    type: 3, attr: ['6','offset[5:3|8:6]']},
  {bits: 3, name: 'funct3', type: 8, attr: ['3', 'int: C.FLDSP=001', 'cap rv32: C.FLDSP=001']},
], config: {bits: 16}}
....
