# CF-RV-25-14
C-Class core/trace/log RTL implementation, simulation and FPGA: Add support to send and read the PC (or more data like instruction, register values) from instruction commit log (rtl.dump). Phase1:Test on coremark with gdb in simulation and FPGA. 
