Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 25 19:43:22 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.359        0.000                      0                 1391        0.037        0.000                      0                 1391        2.000        0.000                       0                   509  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.359        0.000                      0                 1391        0.037        0.000                      0                 1391        8.750        0.000                       0                   505  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.366        0.000                      0                 1391        0.037        0.000                      0                 1391        8.750        0.000                       0                   505  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.359ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.097ns  (logic 4.999ns (35.460%)  route 9.098ns (64.540%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 18.156 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.486    11.941    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X13Y37         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.506    18.156    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X13Y37         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[30]/C
                         clock pessimism             -0.503    17.654    
                         clock uncertainty           -0.149    17.505    
    SLICE_X13Y37         FDRE (Setup_fdre_C_CE)      -0.205    17.300    u_fwrisc_fpga_top/u_core/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         17.300    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  5.359    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.095ns  (logic 4.999ns (35.467%)  route 9.096ns (64.533%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.845ns = ( 18.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.483    11.939    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X13Y36         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.505    18.155    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X13Y36         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[25]/C
                         clock pessimism             -0.503    17.653    
                         clock uncertainty           -0.149    17.504    
    SLICE_X13Y36         FDRE (Setup_fdre_C_CE)      -0.205    17.299    u_fwrisc_fpga_top/u_core/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         17.299    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.087ns  (logic 4.999ns (35.486%)  route 9.088ns (64.514%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.845ns = ( 18.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.476    11.931    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X11Y36         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.505    18.155    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y36         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[29]/C
                         clock pessimism             -0.503    17.653    
                         clock uncertainty           -0.149    17.504    
    SLICE_X11Y36         FDRE (Setup_fdre_C_CE)      -0.205    17.299    u_fwrisc_fpga_top/u_core/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         17.299    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.105ns  (logic 4.999ns (35.440%)  route 9.106ns (64.560%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns = ( 18.158 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.494    11.949    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X12Y39         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.508    18.158    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X12Y39         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[27]/C
                         clock pessimism             -0.503    17.656    
                         clock uncertainty           -0.149    17.507    
    SLICE_X12Y39         FDRE (Setup_fdre_C_CE)      -0.169    17.338    u_fwrisc_fpga_top/u_core/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         17.338    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.116ns  (logic 3.088ns (21.875%)  route 11.028ns (78.125%))
  Logic Levels:           12  (CARRY4=1 LUT3=5 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.658    -2.209    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X26Y23         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.753 f  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=6, routed)           1.035    -0.718    u_fwrisc_fpga_top/u_core/u_regfile/Q[3]
    SLICE_X26Y24         LUT4 (Prop_lut4_I3_O)        0.152    -0.566 r  u_fwrisc_fpga_top/u_core/u_regfile/state[6]_i_3/O
                         net (fo=10, routed)          0.916     0.350    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[1]
    SLICE_X25Y29         LUT4 (Prop_lut4_I0_O)        0.326     0.676 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_333/O
                         net (fo=20, routed)          0.994     1.670    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[6]
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.326     1.996 r  u_fwrisc_fpga_top/u_core/u_regfile/daddr[31]_i_13/O
                         net (fo=23, routed)          0.839     2.835    u_fwrisc_fpga_top/u_core/u_regfile/daddr[31]_i_13_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I1_O)        0.124     2.959 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_19/O
                         net (fo=5, routed)           1.278     4.236    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_19_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     4.360 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.360    u_fwrisc_fpga_top/u_core/u_alu/S[1]
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     4.590 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.975     5.565    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X19Y28         LUT3 (Prop_lut3_I1_O)        0.300     5.865 r  u_fwrisc_fpga_top/u_core/u_alu/regs_reg_1_i_300/O
                         net (fo=3, routed)           0.335     6.200    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_3
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.326     6.526 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_137/O
                         net (fo=21, routed)          0.684     7.210    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_137_n_0
    SLICE_X16Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.334 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_235/O
                         net (fo=2, routed)           0.598     7.932    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_235_n_0
    SLICE_X18Y28         LUT3 (Prop_lut3_I1_O)        0.150     8.082 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86/O
                         net (fo=2, routed)           0.819     8.902    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_n_0
    SLICE_X17Y29         LUT4 (Prop_lut4_I2_O)        0.326     9.228 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=16, routed)          1.382    10.610    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.734 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_43/O
                         net (fo=2, routed)           1.174    11.908    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[17]
    RAMB18_X1Y12         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.535    18.185    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.402    17.783    
                         clock uncertainty           -0.149    17.634    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241    17.393    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.393    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.959ns  (logic 4.999ns (35.811%)  route 8.960ns (64.189%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.348    11.803    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X11Y33         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.503    18.153    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y33         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[15]/C
                         clock pessimism             -0.503    17.651    
                         clock uncertainty           -0.149    17.502    
    SLICE_X11Y33         FDRE (Setup_fdre_C_CE)      -0.205    17.297    u_fwrisc_fpga_top/u_core/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         17.297    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.959ns  (logic 4.999ns (35.811%)  route 8.960ns (64.189%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.348    11.803    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X11Y33         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.503    18.153    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y33         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[17]/C
                         clock pessimism             -0.503    17.651    
                         clock uncertainty           -0.149    17.502    
    SLICE_X11Y33         FDRE (Setup_fdre_C_CE)      -0.205    17.297    u_fwrisc_fpga_top/u_core/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         17.297    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.959ns  (logic 4.999ns (35.811%)  route 8.960ns (64.189%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.348    11.803    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X11Y33         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.503    18.153    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y33         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[21]/C
                         clock pessimism             -0.503    17.651    
                         clock uncertainty           -0.149    17.502    
    SLICE_X11Y33         FDRE (Setup_fdre_C_CE)      -0.205    17.297    u_fwrisc_fpga_top/u_core/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         17.297    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.100ns  (logic 3.088ns (21.901%)  route 11.012ns (78.099%))
  Logic Levels:           12  (CARRY4=1 LUT3=5 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.658    -2.209    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X26Y23         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.753 f  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=6, routed)           1.035    -0.718    u_fwrisc_fpga_top/u_core/u_regfile/Q[3]
    SLICE_X26Y24         LUT4 (Prop_lut4_I3_O)        0.152    -0.566 r  u_fwrisc_fpga_top/u_core/u_regfile/state[6]_i_3/O
                         net (fo=10, routed)          0.916     0.350    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[1]
    SLICE_X25Y29         LUT4 (Prop_lut4_I0_O)        0.326     0.676 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_333/O
                         net (fo=20, routed)          0.994     1.670    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[6]
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.326     1.996 r  u_fwrisc_fpga_top/u_core/u_regfile/daddr[31]_i_13/O
                         net (fo=23, routed)          0.839     2.835    u_fwrisc_fpga_top/u_core/u_regfile/daddr[31]_i_13_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I1_O)        0.124     2.959 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_19/O
                         net (fo=5, routed)           1.278     4.236    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_19_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     4.360 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.360    u_fwrisc_fpga_top/u_core/u_alu/S[1]
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     4.590 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.975     5.565    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X19Y28         LUT3 (Prop_lut3_I1_O)        0.300     5.865 r  u_fwrisc_fpga_top/u_core/u_alu/regs_reg_1_i_300/O
                         net (fo=3, routed)           0.335     6.200    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_3
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.326     6.526 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_137/O
                         net (fo=21, routed)          0.684     7.210    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_137_n_0
    SLICE_X16Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.334 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_235/O
                         net (fo=2, routed)           0.598     7.932    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_235_n_0
    SLICE_X18Y28         LUT3 (Prop_lut3_I1_O)        0.150     8.082 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86/O
                         net (fo=2, routed)           0.819     8.902    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_n_0
    SLICE_X17Y29         LUT4 (Prop_lut4_I2_O)        0.326     9.228 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=16, routed)          1.382    10.610    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.734 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_43/O
                         net (fo=2, routed)           1.157    11.891    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[17]
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.535    18.185    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.402    17.783    
                         clock uncertainty           -0.149    17.634    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241    17.393    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.393    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.948ns  (logic 4.999ns (35.840%)  route 8.949ns (64.160%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 18.154 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.337    11.792    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X11Y34         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.504    18.154    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y34         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[19]/C
                         clock pessimism             -0.503    17.652    
                         clock uncertainty           -0.149    17.503    
    SLICE_X11Y34         FDRE (Setup_fdre_C_CE)      -0.205    17.298    u_fwrisc_fpga_top/u_core/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         17.298    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  5.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X9Y29          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/DIA0
    SLICE_X8Y29          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X8Y29          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y29          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.290    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.637%)  route 0.266ns (65.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.549    -0.460    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X23Y24         FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  u_fwrisc_fpga_top/u_core/dwdata_reg[14]/Q
                         net (fo=2, routed)           0.266    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[31]_1[14]
    SLICE_X19Y21         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/clk_out1
    SLICE_X19Y21         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[14]/C
                         clock pessimism              0.029    -0.192    
    SLICE_X19Y21         FDRE (Hold_fdre_C_D)         0.070    -0.122    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[14]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y12    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y12    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y5     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3     u_fwrisc_fpga_top/rom_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2     u_fwrisc_fpga_top/rom_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/rom_reg_2_2/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y30     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y30     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.097ns  (logic 4.999ns (35.460%)  route 9.098ns (64.540%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.844ns = ( 18.156 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.486    11.941    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X13Y37         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.506    18.156    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X13Y37         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[30]/C
                         clock pessimism             -0.503    17.654    
                         clock uncertainty           -0.141    17.512    
    SLICE_X13Y37         FDRE (Setup_fdre_C_CE)      -0.205    17.307    u_fwrisc_fpga_top/u_core/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         17.307    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.095ns  (logic 4.999ns (35.467%)  route 9.096ns (64.533%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.845ns = ( 18.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.483    11.939    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X13Y36         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.505    18.155    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X13Y36         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[25]/C
                         clock pessimism             -0.503    17.653    
                         clock uncertainty           -0.141    17.511    
    SLICE_X13Y36         FDRE (Setup_fdre_C_CE)      -0.205    17.306    u_fwrisc_fpga_top/u_core/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         17.306    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.087ns  (logic 4.999ns (35.486%)  route 9.088ns (64.514%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.845ns = ( 18.155 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.476    11.931    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X11Y36         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.505    18.155    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y36         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[29]/C
                         clock pessimism             -0.503    17.653    
                         clock uncertainty           -0.141    17.511    
    SLICE_X11Y36         FDRE (Setup_fdre_C_CE)      -0.205    17.306    u_fwrisc_fpga_top/u_core/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         17.306    
                         arrival time                         -11.931    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.105ns  (logic 4.999ns (35.440%)  route 9.106ns (64.560%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns = ( 18.158 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.494    11.949    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X12Y39         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.508    18.158    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X12Y39         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[27]/C
                         clock pessimism             -0.503    17.656    
                         clock uncertainty           -0.141    17.514    
    SLICE_X12Y39         FDRE (Setup_fdre_C_CE)      -0.169    17.345    u_fwrisc_fpga_top/u_core/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         17.345    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.116ns  (logic 3.088ns (21.875%)  route 11.028ns (78.125%))
  Logic Levels:           12  (CARRY4=1 LUT3=5 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.658    -2.209    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X26Y23         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.753 f  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=6, routed)           1.035    -0.718    u_fwrisc_fpga_top/u_core/u_regfile/Q[3]
    SLICE_X26Y24         LUT4 (Prop_lut4_I3_O)        0.152    -0.566 r  u_fwrisc_fpga_top/u_core/u_regfile/state[6]_i_3/O
                         net (fo=10, routed)          0.916     0.350    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[1]
    SLICE_X25Y29         LUT4 (Prop_lut4_I0_O)        0.326     0.676 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_333/O
                         net (fo=20, routed)          0.994     1.670    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[6]
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.326     1.996 r  u_fwrisc_fpga_top/u_core/u_regfile/daddr[31]_i_13/O
                         net (fo=23, routed)          0.839     2.835    u_fwrisc_fpga_top/u_core/u_regfile/daddr[31]_i_13_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I1_O)        0.124     2.959 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_19/O
                         net (fo=5, routed)           1.278     4.236    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_19_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     4.360 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.360    u_fwrisc_fpga_top/u_core/u_alu/S[1]
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     4.590 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.975     5.565    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X19Y28         LUT3 (Prop_lut3_I1_O)        0.300     5.865 r  u_fwrisc_fpga_top/u_core/u_alu/regs_reg_1_i_300/O
                         net (fo=3, routed)           0.335     6.200    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_3
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.326     6.526 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_137/O
                         net (fo=21, routed)          0.684     7.210    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_137_n_0
    SLICE_X16Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.334 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_235/O
                         net (fo=2, routed)           0.598     7.932    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_235_n_0
    SLICE_X18Y28         LUT3 (Prop_lut3_I1_O)        0.150     8.082 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86/O
                         net (fo=2, routed)           0.819     8.902    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_n_0
    SLICE_X17Y29         LUT4 (Prop_lut4_I2_O)        0.326     9.228 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=16, routed)          1.382    10.610    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.734 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_43/O
                         net (fo=2, routed)           1.174    11.908    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[17]
    RAMB18_X1Y12         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.535    18.185    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y12         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.402    17.783    
                         clock uncertainty           -0.141    17.642    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241    17.401    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.401    
                         arrival time                         -11.908    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.959ns  (logic 4.999ns (35.811%)  route 8.960ns (64.189%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.348    11.803    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X11Y33         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.503    18.153    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y33         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[15]/C
                         clock pessimism             -0.503    17.651    
                         clock uncertainty           -0.141    17.509    
    SLICE_X11Y33         FDRE (Setup_fdre_C_CE)      -0.205    17.304    u_fwrisc_fpga_top/u_core/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.959ns  (logic 4.999ns (35.811%)  route 8.960ns (64.189%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.348    11.803    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X11Y33         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.503    18.153    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y33         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[17]/C
                         clock pessimism             -0.503    17.651    
                         clock uncertainty           -0.141    17.509    
    SLICE_X11Y33         FDRE (Setup_fdre_C_CE)      -0.205    17.304    u_fwrisc_fpga_top/u_core/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.959ns  (logic 4.999ns (35.811%)  route 8.960ns (64.189%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.847ns = ( 18.153 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.348    11.803    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X11Y33         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.503    18.153    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y33         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[21]/C
                         clock pessimism             -0.503    17.651    
                         clock uncertainty           -0.141    17.509    
    SLICE_X11Y33         FDRE (Setup_fdre_C_CE)      -0.205    17.304    u_fwrisc_fpga_top/u_core/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.100ns  (logic 3.088ns (21.901%)  route 11.012ns (78.099%))
  Logic Levels:           12  (CARRY4=1 LUT3=5 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.658    -2.209    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X26Y23         FDRE                                         r  u_fwrisc_fpga_top/u_core/instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.456    -1.753 f  u_fwrisc_fpga_top/u_core/instr_reg[3]/Q
                         net (fo=6, routed)           1.035    -0.718    u_fwrisc_fpga_top/u_core/u_regfile/Q[3]
    SLICE_X26Y24         LUT4 (Prop_lut4_I3_O)        0.152    -0.566 r  u_fwrisc_fpga_top/u_core/u_regfile/state[6]_i_3/O
                         net (fo=10, routed)          0.916     0.350    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[1]
    SLICE_X25Y29         LUT4 (Prop_lut4_I0_O)        0.326     0.676 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_333/O
                         net (fo=20, routed)          0.994     1.670    u_fwrisc_fpga_top/u_core/u_regfile/instr_reg[6]
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.326     1.996 r  u_fwrisc_fpga_top/u_core/u_regfile/daddr[31]_i_13/O
                         net (fo=23, routed)          0.839     2.835    u_fwrisc_fpga_top/u_core/u_regfile/daddr[31]_i_13_n_0
    SLICE_X23Y30         LUT6 (Prop_lut6_I1_O)        0.124     2.959 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_19/O
                         net (fo=5, routed)           1.278     4.236    u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_19_n_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I0_O)        0.124     4.360 r  u_fwrisc_fpga_top/u_core/u_regfile/out1_carry_i_8/O
                         net (fo=1, routed)           0.000     4.360    u_fwrisc_fpga_top/u_core/u_alu/S[1]
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     4.590 f  u_fwrisc_fpga_top/u_core/u_alu/out1_carry/O[1]
                         net (fo=2, routed)           0.975     5.565    u_fwrisc_fpga_top/u_core/u_alu/data0[1]
    SLICE_X19Y28         LUT3 (Prop_lut3_I1_O)        0.300     5.865 r  u_fwrisc_fpga_top/u_core/u_alu/regs_reg_1_i_300/O
                         net (fo=3, routed)           0.335     6.200    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_3
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.326     6.526 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_137/O
                         net (fo=21, routed)          0.684     7.210    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_137_n_0
    SLICE_X16Y27         LUT3 (Prop_lut3_I1_O)        0.124     7.334 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_235/O
                         net (fo=2, routed)           0.598     7.932    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_235_n_0
    SLICE_X18Y28         LUT3 (Prop_lut3_I1_O)        0.150     8.082 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86/O
                         net (fo=2, routed)           0.819     8.902    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_86_n_0
    SLICE_X17Y29         LUT4 (Prop_lut4_I2_O)        0.326     9.228 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145/O
                         net (fo=16, routed)          1.382    10.610    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_145_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.734 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_43/O
                         net (fo=2, routed)           1.157    11.891    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[17]
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.535    18.185    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.402    17.783    
                         clock uncertainty           -0.141    17.642    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241    17.401    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.401    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.948ns  (logic 4.999ns (35.840%)  route 8.949ns (64.160%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.846ns = ( 18.154 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.156ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.710    -2.156    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y13         RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y13         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.298 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.527     1.825    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X25Y31         LUT2 (Prop_lut2_I0_O)        0.152     1.977 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=7, routed)           1.005     2.981    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_2[2]
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.307 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.501     3.809    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X17Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.316 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.316    u_fwrisc_fpga_top/u_core/u_comp/out0_carry_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.430    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__0_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.544    u_fwrisc_fpga_top/u_core/u_comp/out0_carry__1_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.658 r  u_fwrisc_fpga_top/u_core/u_comp/out0_carry__2/CO[3]
                         net (fo=1, routed)           0.621     5.278    u_fwrisc_fpga_top/u_core/u_regfile/CO[0]
    SLICE_X20Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.402 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_379/O
                         net (fo=1, routed)           0.595     5.998    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_138_0
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_302/O
                         net (fo=2, routed)           0.509     6.631    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[12]_0
    SLICE_X21Y29         LUT4 (Prop_lut4_I2_O)        0.124     6.755 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=31, routed)          0.493     7.248    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[12]
    SLICE_X21Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.372 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204/O
                         net (fo=1, routed)           0.309     7.682    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_204_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I1_O)        0.124     7.806 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_54/O
                         net (fo=51, routed)          1.387     9.193    u_fwrisc_fpga_top/u_core/u_regfile/cycle_counter_reg[7][4]
    SLICE_X28Y29         LUT5 (Prop_lut5_I0_O)        0.146     9.339 r  u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5/O
                         net (fo=2, routed)           0.503     9.841    u_fwrisc_fpga_top/u_core/u_regfile/state[11]_i_5_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.328    10.169 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3/O
                         net (fo=1, routed)           0.162    10.331    u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_3_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.455 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          1.337    11.792    u_fwrisc_fpga_top/u_core/u_regfile_n_186
    SLICE_X11Y34         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         1.504    18.154    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X11Y34         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[19]/C
                         clock pessimism             -0.503    17.652    
                         clock uncertainty           -0.141    17.510    
    SLICE_X11Y34         FDRE (Setup_fdre_C_CE)      -0.205    17.305    u_fwrisc_fpga_top/u_core/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         17.305    
                         arrival time                         -11.792    
  -------------------------------------------------------------------
                         slack                                  5.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.559    -0.450    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X9Y29          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.309 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/DIA0
    SLICE_X8Y29          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.825    -0.217    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X8Y29          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.220    -0.437    
    SLICE_X8Y29          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.290    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.637%)  route 0.266ns (65.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.549    -0.460    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X23Y24         FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  u_fwrisc_fpga_top/u_core/dwdata_reg[14]/Q
                         net (fo=2, routed)           0.266    -0.053    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[31]_1[14]
    SLICE_X19Y21         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/clk_out1
    SLICE_X19Y21         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[14]/C
                         clock pessimism              0.029    -0.192    
    SLICE_X19Y21         FDRE (Hold_fdre_C_D)         0.070    -0.122    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[14]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.550%)  route 0.279ns (66.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.558    -0.451    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X13Y28         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.310 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.279    -0.031    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/ADDRD0
    SLICE_X12Y27         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=503, routed)         0.823    -0.219    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y27         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.219    -0.438    
    SLICE_X12Y27         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.128    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y12    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y12    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y5     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3     u_fwrisc_fpga_top/rom_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2     u_fwrisc_fpga_top/rom_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/rom_reg_2_2/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y30     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y30     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y29     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



