#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002844370ea80 .scope module, "tb_register_file" "tb_register_file" 2 3;
 .timescale 0 0;
v00000284437b4ea0_0 .var "clk", 0 0;
v00000284437b5120_0 .var "read_reg1", 4 0;
v00000284437b4360_0 .var "read_reg2", 4 0;
v00000284437b4220_0 .net "reg_data1", 31 0, L_00000284437b40e0;  1 drivers
v00000284437b45e0_0 .net "reg_data2", 31 0, L_00000284437b3b40;  1 drivers
v00000284437b4f40_0 .var "reg_write", 0 0;
v00000284437b4a40_0 .var "reset", 0 0;
v00000284437b5080_0 .var "write_data", 31 0;
v00000284437b4180_0 .var "write_reg", 4 0;
S_000002844370ec10 .scope module, "regfile" "register_file" 2 17, 3 1 0, S_000002844370ea80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "reg_data1";
    .port_info 8 /OUTPUT 32 "reg_data2";
v000002844374e6b0_0 .net *"_ivl_0", 31 0, L_00000284437b56c0;  1 drivers
v000002844374e750_0 .net *"_ivl_10", 31 0, L_00000284437b4fe0;  1 drivers
v000002844374e930_0 .net *"_ivl_12", 6 0, L_00000284437b4720;  1 drivers
L_00000284437b5960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002844374e070_0 .net *"_ivl_15", 1 0, L_00000284437b5960;  1 drivers
v000002844374e4d0_0 .net *"_ivl_18", 31 0, L_00000284437b4900;  1 drivers
L_00000284437b59a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002844374e250_0 .net *"_ivl_21", 26 0, L_00000284437b59a8;  1 drivers
L_00000284437b59f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002844374e1b0_0 .net/2u *"_ivl_22", 31 0, L_00000284437b59f0;  1 drivers
v000002844374e9d0_0 .net *"_ivl_24", 0 0, L_00000284437b3aa0;  1 drivers
L_00000284437b5a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002844374e7f0_0 .net/2u *"_ivl_26", 31 0, L_00000284437b5a38;  1 drivers
v000002844374e890_0 .net *"_ivl_28", 31 0, L_00000284437b38c0;  1 drivers
L_00000284437b5888 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002844374de90_0 .net *"_ivl_3", 26 0, L_00000284437b5888;  1 drivers
v000002844374ea70_0 .net *"_ivl_30", 6 0, L_00000284437b51c0;  1 drivers
L_00000284437b5a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002844374eb10_0 .net *"_ivl_33", 1 0, L_00000284437b5a80;  1 drivers
L_00000284437b58d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002844374e110_0 .net/2u *"_ivl_4", 31 0, L_00000284437b58d0;  1 drivers
v000002844374e2f0_0 .net *"_ivl_6", 0 0, L_00000284437b5760;  1 drivers
L_00000284437b5918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002844374df30_0 .net/2u *"_ivl_8", 31 0, L_00000284437b5918;  1 drivers
v000002844374e390_0 .net "clk", 0 0, v00000284437b4ea0_0;  1 drivers
v000002844374ebb0_0 .var/i "i", 31 0;
v000002844374ec50_0 .net "read_reg1", 4 0, v00000284437b5120_0;  1 drivers
v000002844374ecf0_0 .net "read_reg2", 4 0, v00000284437b4360_0;  1 drivers
v000002844374dfd0_0 .net "reg_data1", 31 0, L_00000284437b40e0;  alias, 1 drivers
v000002844374e430_0 .net "reg_data2", 31 0, L_00000284437b3b40;  alias, 1 drivers
v000002844374e570_0 .net "reg_write", 0 0, v00000284437b4f40_0;  1 drivers
v000002844374e610 .array "registers", 0 31, 31 0;
v00000284437b5440_0 .net "reset", 0 0, v00000284437b4a40_0;  1 drivers
v00000284437b3d20_0 .net "write_data", 31 0, v00000284437b5080_0;  1 drivers
v00000284437b3960_0 .net "write_reg", 4 0, v00000284437b4180_0;  1 drivers
E_000002844374b5c0 .event posedge, v000002844374e390_0;
L_00000284437b56c0 .concat [ 5 27 0 0], v00000284437b5120_0, L_00000284437b5888;
L_00000284437b5760 .cmp/eq 32, L_00000284437b56c0, L_00000284437b58d0;
L_00000284437b4fe0 .array/port v000002844374e610, L_00000284437b4720;
L_00000284437b4720 .concat [ 5 2 0 0], v00000284437b5120_0, L_00000284437b5960;
L_00000284437b40e0 .functor MUXZ 32, L_00000284437b4fe0, L_00000284437b5918, L_00000284437b5760, C4<>;
L_00000284437b4900 .concat [ 5 27 0 0], v00000284437b4360_0, L_00000284437b59a8;
L_00000284437b3aa0 .cmp/eq 32, L_00000284437b4900, L_00000284437b59f0;
L_00000284437b38c0 .array/port v000002844374e610, L_00000284437b51c0;
L_00000284437b51c0 .concat [ 5 2 0 0], v00000284437b4360_0, L_00000284437b5a80;
L_00000284437b3b40 .functor MUXZ 32, L_00000284437b38c0, L_00000284437b5a38, L_00000284437b3aa0, C4<>;
    .scope S_000002844370ec10;
T_0 ;
    %wait E_000002844374b5c0;
    %load/vec4 v00000284437b5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002844374ebb0_0, 0, 32;
T_0.2 ;
    %load/vec4 v000002844374ebb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002844374ebb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002844374e610, 0, 4;
    %load/vec4 v000002844374ebb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002844374ebb0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002844374e570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000284437b3d20_0;
    %load/vec4 v00000284437b3960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002844374e610, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002844370ea80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000284437b4ea0_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v00000284437b4ea0_0;
    %inv;
    %store/vec4 v00000284437b4ea0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000002844370ea80;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000284437b4a40_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000284437b4a40_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000284437b4180_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v00000284437b5080_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000284437b4f40_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000284437b5120_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000284437b4360_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 51 "$display", "Test case 1 (Write) - Writing data %h to register %d", v00000284437b5080_0, v00000284437b4180_0 {0 0 0};
    %vpi_call 2 52 "$display", "Read data from register %d: %h", v00000284437b4360_0, v00000284437b45e0_0 {0 0 0};
    %pushi/vec4 5, 0, 5;
    %store/vec4 v00000284437b4180_0, 0, 5;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v00000284437b5080_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000284437b5120_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000284437b4360_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 61 "$display", "Test case 2 (Read from register 0) - Reading data from register %d: %h", v00000284437b5120_0, v00000284437b4220_0 {0 0 0};
    %vpi_call 2 62 "$display", "Read data from register %d: %h", v00000284437b4360_0, v00000284437b45e0_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegFile-tb.v";
    "./../RegFile.v";
