
;; Function error (error)[0:1311] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 8
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 0
insn_cost 12: 4
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 135 [ message ])
            (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32]))
        (set (reg/f:SI 134)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 135 [ message ])
            (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32]))
        (set (reg/f:SI 134)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (reg/f:SI 134) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 134)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 134)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 134)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 135 [ message ])
            (const_int 0 [0x0]))
        (label_ref:SI 18)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/f/c/i:SI (reg/f:SI 134) [0 message+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref:SI 18)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/f/c/i:SI (reg/f:SI 134) [0 message+0 S4 A32])
        (const_int 0 [0x0])))


error

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,4u} r12={1d} r13={1d,4u} r14={1d,1u} r24={1d,1u} r25={1d,4u} r26={1d,3u} r133={1d,1u} r134={1d,2u} r135={1d,1u} 
;;    total ref usage 36{14d,22u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134 135
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 134 135
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 init/initramfs.c:14 (set (reg/v/f:SI 133 [ x ])
        (reg:SI 0 r0 [ x ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ x ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 init/initramfs.c:15 (set (reg/f:SI 134)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/initramfs.c:15 (set (reg/f:SI 135 [ message ])
        (mem/f/c/i:SI (reg/f:SI 134) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (nil)))

(insn 8 7 9 2 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 135 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 135 [ message ])
        (nil)))

(jump_insn 9 8 10 2 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7837 [0x1e9d])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  3 [21.6%]  (fallthru)
;; Succ edge  4 [78.4%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	
;; live  kill	

;; Pred edge  2 [21.6%]  (fallthru)
(note 10 9 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 10 18 3 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 134) [0 message+0 S4 A32])
        (reg/v/f:SI 133 [ x ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ x ])
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [78.4%] 
(code_label 18 12 21 4 3 "" [1 uses])

(note 21 18 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function do_start (do_start)[0:1321] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 8
insn_cost 6: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 0
insn_cost 13: 4
insn_cost 15: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 21: 8
insn_cost 22: 4
insn_cost 23: 8
insn_cost 24: 4
insn_cost 26: 8
insn_cost 27: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 65: 0
insn_cost 36: 4
insn_cost 38: 4
insn_cost 40: 4
insn_cost 41: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 46: 4
insn_cost 47: 4
insn_cost 54: 4
insn_cost 60: 0
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 135 [ header_buf.335 ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 4 [0x4]))) [0 header_buf+0 S4 A32]))
        (set (reg/f:SI 137)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 135 [ header_buf.335 ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 4 [0x4]))) [0 header_buf+0 S4 A32]))
        (set (reg/f:SI 137)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 137)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])
                (const_int 109 [0x6d])))
        (set (reg:SI 133 [ count.331 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 137)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])
                (const_int 109 [0x6d])))
        (set (reg:SI 133 [ count.331 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 133 [ count.331 ])
            (const_int 109 [0x6d]))
        (label_ref 33)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (leu (mem/c/i:SI (plus:SI (reg/f:SI 137)
                            (const_int 8 [0x8])) [0 count+0 S4 A32])
                    (const_int 109 [0x6d]))
                (label_ref 33)
                (pc)))
        (set (reg:SI 133 [ count.331 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (leu (mem/c/i:SI (plus:SI (reg/f:SI 137)
                            (const_int 8 [0x8])) [0 count+0 S4 A32])
                    (const_int 109 [0x6d]))
                (label_ref 33)
                (pc)))
        (set (reg:SI 133 [ count.331 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 133 [ count.331 ])
    (mem/c/i:SI (plus:SI (reg/f:SI 137)
            (const_int 8 [0x8])) [0 count+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (mem/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 8 [0x8])) [0 count+0 S4 A32])
            (const_int 109 [0x6d]))
        (label_ref 33)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32]))
        (set (reg/f:SI 134 [ victim.332 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32]))
        (set (reg/f:SI 134 [ victim.332 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32]))
    ])
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg/f:SI 134 [ victim.332 ])
        (const_int 110 [0x6e])))
Failed to match this instruction:
(parallel [
        (set (reg:DI 147)
            (plus:DI (mem/c/i:DI (plus:SI (reg/f:SI 137)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])
                (reg:DI 146)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:DI 147)
    (plus:DI (mem/c/i:DI (plus:SI (reg/f:SI 137)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 146)))
Failed to match this instruction:
(parallel [
        (set (reg:DI 147)
            (plus:DI (reg:DI 145 [ this_header ])
                (const_int 110 [0x6e])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:DI 147)
    (plus:DI (reg:DI 145 [ this_header ])
        (const_int 110 [0x6e])))
Failed to match this instruction:
(parallel [
        (set (reg:DI 147)
            (plus:DI (mem/c/i:DI (plus:SI (reg/f:SI 137)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])
                (const_int 110 [0x6e])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:DI 147)
    (plus:DI (mem/c/i:DI (plus:SI (reg/f:SI 137)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (const_int 110 [0x6e])))
Successfully matched this instruction:
(set (reg:DI 146)
    (const_int 110 [0x6e]))
Failed to match this instruction:
(set (reg:DI 147)
    (plus:DI (mem/c/i:DI (plus:SI (reg/f:SI 137)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 146)))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 137)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (reg:DI 145 [ this_header ])
                (reg:DI 146)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 137)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg:DI 145 [ this_header ])
        (reg:DI 146)))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 137)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (mem/c/i:DI (plus:SI (reg/f:SI 137)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 146)))
Successfully matched this instruction:
(set (reg:DI 147)
    (mem/c/i:DI (plus:SI (reg/f:SI 137)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64]))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 137)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg:DI 147)
        (reg:DI 146)))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 137)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg:DI 145 [ this_header ])
        (const_int 110 [0x6e])))
Successfully matched this instruction:
(set (reg:DI 147)
    (const_int 110 [0x6e]))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 137)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg:DI 145 [ this_header ])
        (reg:DI 147)))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 137)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (reg:DI 145 [ this_header ])
                (const_int 110 [0x6e])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 137)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg:DI 145 [ this_header ])
        (const_int 110 [0x6e])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 137)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (plus:SI (reg:SI 133 [ count.331 ])
        (const_int -110 [0xffffffffffffff92])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 137)
            (const_int 32 [0x20])) [0 state+0 S4 A32])
    (const_int 2 [0x2]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 137)
            (const_int 40 [0x28])) [0 remains+0 S4 A32])
    (const_int 110 [0x6e]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 137)
            (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
    (const_int 2 [0x2]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 137)
            (const_int 32 [0x20])) [0 state+0 S4 A32])
    (const_int 1 [0x1]))
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])


do_start

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={2d,1u} r25={1d,5u} r26={1d,4u} r133={1d,2u} r134={1d,2u} r135={1d,2u} r137={1d,14u} r142={1d,1u} r145={1d,1u,1d} r146={1d,1u} r147={1d,1u} r149={1d,1u} r151={1d,1u} r155={1d,1u} r157={1d,1u} r159={1d,1u} 
;;    total ref usage 79{26d,52u,1e} in 28{28 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 135 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 135 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:200 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 8 2 init/initramfs.c:200 (set (reg/f:SI 135 [ header_buf.335 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 4 [0x4])) [0 header_buf+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 header_buf+0 S4 A32])
        (nil)))

(insn 8 6 9 2 init/initramfs.c:184 (set (reg:SI 133 [ count.331 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 count+0 S4 A32])
        (nil)))

(insn 9 8 10 2 init/initramfs.c:184 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 133 [ count.331 ])
            (const_int 109 [0x6d]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 init/initramfs.c:184 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135 137


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137
;; lr  def 	 24 [cc] 134 142 145 146 147 149 151
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	 134 142 145 146 147 149 151
;; live  kill	 24 [cc]

;; Pred edge  2 [0.0%]  (fallthru)
(note 11 10 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 11 15 3 init/initramfs.c:185 (set (reg/f:SI 134 [ victim.332 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 victim+0 S4 A32])
        (nil)))

(insn 15 13 17 3 init/initramfs.c:185 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])
        (reg/f:SI 134 [ victim.332 ])) 167 {*arm_movsi_insn} (nil))

(insn 17 15 18 3 init/initramfs.c:172 (set (reg/f:SI 142)
        (plus:SI (reg/f:SI 134 [ victim.332 ])
            (const_int 110 [0x6e]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 134 [ victim.332 ])
        (nil)))

(insn 18 17 21 3 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg/f:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 142)
        (nil)))

(insn 21 18 22 3 init/initramfs.c:173 (set (reg:DI 145 [ this_header ])
        (mem/c/i:DI (plus:SI (reg/f:SI 137)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mem/c/i:DI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 24 [0x18]))) [0 this_header+0 S8 A64])
        (nil)))

(insn 22 21 23 3 init/initramfs.c:173 (set (reg:DI 146)
        (const_int 110 [0x6e])) 163 {*arm_movdi} (nil))

(insn 23 22 24 3 init/initramfs.c:173 (parallel [
            (set (reg:DI 147)
                (plus:DI (reg:DI 145 [ this_header ])
                    (reg:DI 146)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 146)
        (expr_list:REG_DEAD (reg:DI 145 [ this_header ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (expr_list:REG_EQUAL (plus:DI (reg:DI 145 [ this_header ])
                        (const_int 110 [0x6e]))
                    (nil))))))

(insn 24 23 26 3 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 137)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 147)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 147)
        (nil)))

(insn 26 24 27 3 init/initramfs.c:174 (set (reg:SI 149)
        (plus:SI (reg:SI 133 [ count.331 ])
            (const_int -110 [0xffffffffffffff92]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 133 [ count.331 ])
        (nil)))

(insn 27 26 29 3 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 29 27 30 3 init/initramfs.c:187 (set (reg:SI 151)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 65 3 init/initramfs.c:187 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 151)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg/f:SI 137)
            (expr_list:REG_EQUAL (const_int 2 [0x2])
                (nil)))))

(jump_insn 65 30 66 3 (set (pc)
        (label_ref 48)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%] 

(barrier 66 65 33)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; lr  def 	 155 157 159
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; live  gen 	 155 157 159
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 33 66 34 4 7 "" [1 uses])

(note 34 33 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 36 34 38 4 init/initramfs.c:189 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])
        (reg/f:SI 135 [ header_buf.335 ])) 167 {*arm_movsi_insn} (nil))

(insn 38 36 40 4 init/initramfs.c:189 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])
        (reg/f:SI 135 [ header_buf.335 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135 [ header_buf.335 ])
        (nil)))

(insn 40 38 41 4 init/initramfs.c:190 (set (reg:SI 155)
        (const_int 110 [0x6e])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 43 4 init/initramfs.c:190 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])
        (reg:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_EQUAL (const_int 110 [0x6e])
            (nil))))

(insn 43 41 44 4 init/initramfs.c:191 (set (reg:SI 157)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 46 4 init/initramfs.c:191 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
        (reg:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_EQUAL (const_int 2 [0x2])
            (nil))))

(insn 46 44 47 4 init/initramfs.c:192 (set (reg:SI 159)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 4 init/initramfs.c:192 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 159)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg/f:SI 137)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 48 47 49 5 8 "" [1 uses])

(note 49 48 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 54 49 60 5 init/initramfs.c:202 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 60 54 0 5 init/initramfs.c:202 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function do_skip (do_skip)[0:1324] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 8
insn_cost 6: 8
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 8
insn_cost 80: 4
insn_cost 81: 4
insn_cost 13: 4
insn_cost 14: 0
insn_cost 16: 0
insn_cost 17: 4
insn_cost 18: 0
insn_cost 25: 8
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 31: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 82: 0
insn_cost 40: 4
insn_cost 41: 8
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 47: 4
insn_cost 48: 8
insn_cost 49: 4
insn_cost 51: 4
insn_cost 52: 4
insn_cost 55: 4
insn_cost 56: 4
insn_cost 57: 4
insn_cost 64: 4
insn_cost 70: 0
Failed to match this instruction:
(parallel [
        (set (reg:DI 138 [ this_header.355 ])
            (mem/c/i:DI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 24 [0x18]))) [0 this_header+0 S8 A64]))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 138 [ this_header.355 ])
            (mem/c/i:DI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 24 [0x18]))) [0 this_header+0 S8 A64]))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 142 [ count.356 ])
            (zero_extend:DI (mem/c/i:SI (plus:SI (reg/f:SI 140)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (set (reg:SI 137 [ count.356 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 140)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 142 [ count.356 ])
            (zero_extend:DI (mem/c/i:SI (plus:SI (reg/f:SI 140)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (set (reg:SI 137 [ count.356 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 140)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (reg:DI 142 [ count.356 ])
                (mem/c/i:DI (plus:SI (reg/f:SI 140)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (clobber (reg:CC 24 cc))
        (set (reg:DI 138 [ this_header.355 ])
            (mem/c/i:DI (plus:SI (reg/f:SI 140)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (reg:DI 142 [ count.356 ])
                (mem/c/i:DI (plus:SI (reg/f:SI 140)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (set (reg:DI 138 [ this_header.355 ])
            (mem/c/i:DI (plus:SI (reg/f:SI 140)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64]))
    ])
Successfully matched this instruction:
(parallel [
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                (reg:DI 138 [ this_header.355 ])))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 9.
modifying insn i3    10 {r136:DI=zero_extend(r137:SI)+r138:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 10.
Failed to match this instruction:
(parallel [
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (mem/c/i:SI (plus:SI (reg/f:SI 140)
                            (const_int 8 [0x8])) [0 count+0 S4 A32]))
                (reg:DI 138 [ this_header.355 ])))
        (clobber (reg:CC 24 cc))
        (set (reg:SI 137 [ count.356 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 140)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (mem/c/i:SI (plus:SI (reg/f:SI 140)
                            (const_int 8 [0x8])) [0 count+0 S4 A32]))
                (reg:DI 138 [ this_header.355 ])))
        (set (reg:SI 137 [ count.356 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 140)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                (mem/c/i:DI (plus:SI (reg/f:SI 140)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (clobber (reg:CC 24 cc))
        (set (reg:DI 138 [ this_header.355 ])
            (mem/c/i:DI (plus:SI (reg/f:SI 140)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                (mem/c/i:DI (plus:SI (reg/f:SI 140)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (set (reg:DI 138 [ this_header.355 ])
            (mem/c/i:DI (plus:SI (reg/f:SI 140)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (mem/c/i:SI (plus:SI (reg/f:SI 140)
                            (const_int 8 [0x8])) [0 count+0 S4 A32]))
                (mem/c/i:DI (plus:SI (reg/f:SI 140)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (clobber (reg:CC 24 cc))
        (set (reg:SI 137 [ count.356 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 140)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
        (set (reg:DI 138 [ this_header.355 ])
            (mem/c/i:DI (plus:SI (reg/f:SI 140)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (mem/c/i:SI (plus:SI (reg/f:SI 140)
                            (const_int 8 [0x8])) [0 count+0 S4 A32]))
                (mem/c/i:DI (plus:SI (reg/f:SI 140)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (set (reg:SI 137 [ count.356 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 140)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
        (set (reg:DI 138 [ this_header.355 ])
            (mem/c/i:DI (plus:SI (reg/f:SI 140)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 165 [ next_header.357+4 ])
                (subreg:SI (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                        (reg:DI 138 [ this_header.355 ])) 4)))
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                (reg:DI 138 [ this_header.355 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 165 [ next_header.357+4 ])
                (subreg:SI (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                        (reg:DI 138 [ this_header.355 ])) 4)))
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                (reg:DI 138 [ this_header.355 ])))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 140)
                (const_int 52 [0x34])) [0 next_header+4 S4 A32])
        (subreg:SI (reg:DI 136 [ D.25909 ]) 4)))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 165 [ next_header.357+4 ])
                (subreg:SI (plus:DI (zero_extend:DI (mem/c/i:SI (plus:SI (reg/f:SI 140)
                                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
                        (reg:DI 138 [ this_header.355 ])) 4)))
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (mem/c/i:SI (plus:SI (reg/f:SI 140)
                            (const_int 8 [0x8])) [0 count+0 S4 A32]))
                (reg:DI 138 [ this_header.355 ])))
        (set (reg:SI 137 [ count.356 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 140)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 165 [ next_header.357+4 ])
                (subreg:SI (plus:DI (zero_extend:DI (mem/c/i:SI (plus:SI (reg/f:SI 140)
                                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
                        (reg:DI 138 [ this_header.355 ])) 4)))
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (mem/c/i:SI (plus:SI (reg/f:SI 140)
                            (const_int 8 [0x8])) [0 count+0 S4 A32]))
                (reg:DI 138 [ this_header.355 ])))
        (set (reg:SI 137 [ count.356 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 140)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 165 [ next_header.357+4 ])
                (subreg:SI (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                        (mem/c/i:DI (plus:SI (reg/f:SI 140)
                                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 4)))
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                (mem/c/i:DI (plus:SI (reg/f:SI 140)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (set (reg:DI 138 [ this_header.355 ])
            (mem/c/i:DI (plus:SI (reg/f:SI 140)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 165 [ next_header.357+4 ])
                (subreg:SI (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                        (mem/c/i:DI (plus:SI (reg/f:SI 140)
                                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 4)))
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                (mem/c/i:DI (plus:SI (reg/f:SI 140)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (set (reg:DI 138 [ this_header.355 ])
            (mem/c/i:DI (plus:SI (reg/f:SI 140)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 140)
                        (const_int 52 [0x34])) [0 next_header+4 S4 A32])
                (subreg:SI (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                        (reg:DI 138 [ this_header.355 ])) 4)))
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                (reg:DI 138 [ this_header.355 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 140)
                        (const_int 52 [0x34])) [0 next_header+4 S4 A32])
                (subreg:SI (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                        (reg:DI 138 [ this_header.355 ])) 4)))
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                (reg:DI 138 [ this_header.355 ])))
    ])
Successfully matched this instruction:
(set (reg:DI 136 [ D.25909 ])
    (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
        (reg:DI 138 [ this_header.355 ])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 140)
                (const_int 52 [0x34])) [0 next_header+4 S4 A32])
        (subreg:SI (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                (reg:DI 138 [ this_header.355 ])) 4)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (reg:SI 165 [ next_header.357+4 ])
                    (subreg:SI (reg:DI 136 [ D.25909 ]) 4))
                (label_ref:SI 79)
                (pc)))
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 165 [ next_header.357+4 ])
                (subreg:SI (reg:DI 136 [ D.25909 ]) 4)))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (reg:SI 165 [ next_header.357+4 ])
                    (subreg:SI (reg:DI 136 [ D.25909 ]) 4))
                (label_ref:SI 79)
                (pc)))
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 165 [ next_header.357+4 ])
                (subreg:SI (reg:DI 136 [ D.25909 ]) 4)))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (subreg:SI (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                            (reg:DI 138 [ this_header.355 ])) 4)
                    (reg:SI 165 [ next_header.357+4 ]))
                (label_ref:SI 79)
                (pc)))
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 165 [ next_header.357+4 ])
                (subreg:SI (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                        (reg:DI 138 [ this_header.355 ])) 4)))
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                (reg:DI 138 [ this_header.355 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (subreg:SI (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                            (reg:DI 138 [ this_header.355 ])) 4)
                    (reg:SI 165 [ next_header.357+4 ]))
                (label_ref:SI 79)
                (pc)))
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 165 [ next_header.357+4 ])
                (subreg:SI (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                        (reg:DI 138 [ this_header.355 ])) 4)))
        (set (reg:DI 136 [ D.25909 ])
            (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                (reg:DI 138 [ this_header.355 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (mem/c/i:SI (plus:SI (reg/f:SI 140)
                            (const_int 52 [0x34])) [0 next_header+4 S4 A32])
                    (subreg:SI (reg:DI 136 [ D.25909 ]) 4))
                (label_ref:SI 79)
                (pc)))
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 140)
                        (const_int 52 [0x34])) [0 next_header+4 S4 A32])
                (subreg:SI (reg:DI 136 [ D.25909 ]) 4)))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (gt (mem/c/i:SI (plus:SI (reg/f:SI 140)
                            (const_int 52 [0x34])) [0 next_header+4 S4 A32])
                    (subreg:SI (reg:DI 136 [ D.25909 ]) 4))
                (label_ref:SI 79)
                (pc)))
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 140)
                        (const_int 52 [0x34])) [0 next_header+4 S4 A32])
                (subreg:SI (reg:DI 136 [ D.25909 ]) 4)))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 140)
                (const_int 52 [0x34])) [0 next_header+4 S4 A32])
        (subreg:SI (reg:DI 136 [ D.25909 ]) 4)))
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg:SI 164 [ next_header.357 ])
            (subreg:SI (reg:DI 136 [ D.25909 ]) 0))
        (label_ref:SI 38)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 146 [ victim ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 victim+0 S4 A32]))
        (set (reg/f:SI 144)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 146 [ victim ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 victim+0 S4 A32]))
        (set (reg/f:SI 144)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(set (reg:SI 147)
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 137 [ count.356 ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 147)
            (plus:SI (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 12 [0xc]))) [0 victim+0 S4 A32])
                (reg:SI 137 [ count.356 ])))
        (set (reg/f:SI 144)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 147)
            (plus:SI (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 12 [0xc]))) [0 victim+0 S4 A32])
                (reg:SI 137 [ count.356 ])))
        (set (reg/f:SI 144)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 144)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:SI 147)
    (plus:SI (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 victim+0 S4 A32])
        (reg:SI 137 [ count.356 ])))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg/f:SI 146 [ victim ])
        (reg:SI 137 [ count.356 ])))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 137 [ count.356 ])))
Successfully matched this instruction:
(set (reg:SI 147)
    (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
            (const_int 12 [0xc])) [0 victim+0 S4 A32]))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg:SI 147)
        (reg:SI 137 [ count.356 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 144)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (const_int 0 [0x0]))
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 153 [ victim ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 victim+0 S4 A32]))
        (set (reg/f:SI 151)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 153 [ victim ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 victim+0 S4 A32]))
        (set (reg/f:SI 151)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (minus:SI (plus:SI (reg/f:SI 153 [ victim ])
                    (reg:SI 164 [ next_header.357 ]))
                (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
        (set (reg:SI 133 [ D.25916 ])
            (minus:SI (reg:SI 164 [ next_header.357 ])
                (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (minus:SI (plus:SI (reg/f:SI 153 [ victim ])
                    (reg:SI 164 [ next_header.357 ]))
                (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
        (set (reg:SI 133 [ D.25916 ])
            (minus:SI (reg:SI 164 [ next_header.357 ])
                (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
    ])
Failed to match this instruction:
(set (reg:SI 154)
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 133 [ D.25916 ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (plus:SI (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 12 [0xc]))) [0 victim+0 S4 A32])
                (reg:SI 133 [ D.25916 ])))
        (set (reg/f:SI 151)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (plus:SI (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 12 [0xc]))) [0 victim+0 S4 A32])
                (reg:SI 133 [ D.25916 ])))
        (set (reg/f:SI 151)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 151)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:SI 154)
    (plus:SI (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 victim+0 S4 A32])
        (reg:SI 133 [ D.25916 ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (minus:SI (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
                            (const_int 12 [0xc])) [0 victim+0 S4 A32])
                    (reg:SI 164 [ next_header.357 ]))
                (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
        (set (reg:SI 133 [ D.25916 ])
            (minus:SI (reg:SI 164 [ next_header.357 ])
                (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (minus:SI (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
                            (const_int 12 [0xc])) [0 victim+0 S4 A32])
                    (reg:SI 164 [ next_header.357 ]))
                (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
        (set (reg:SI 133 [ D.25916 ])
            (minus:SI (reg:SI 164 [ next_header.357 ])
                (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
    ])
Successfully matched this instruction:
(set (reg:SI 133 [ D.25916 ])
    (minus:SI (reg:SI 164 [ next_header.357 ])
        (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
Failed to match this instruction:
(set (reg:SI 154)
    (minus:SI (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32])
            (reg:SI 164 [ next_header.357 ]))
        (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg/f:SI 153 [ victim ])
        (reg:SI 133 [ D.25916 ])))
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32])
            (minus:SI (plus:SI (reg/f:SI 153 [ victim ])
                    (reg:SI 164 [ next_header.357 ]))
                (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
        (set (reg:SI 133 [ D.25916 ])
            (minus:SI (reg:SI 164 [ next_header.357 ])
                (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32])
            (minus:SI (plus:SI (reg/f:SI 153 [ victim ])
                    (reg:SI 164 [ next_header.357 ]))
                (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
        (set (reg:SI 133 [ D.25916 ])
            (minus:SI (reg:SI 164 [ next_header.357 ])
                (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
    ])
Successfully matched this instruction:
(set (reg:SI 133 [ D.25916 ])
    (minus:SI (reg:SI 164 [ next_header.357 ])
        (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (minus:SI (plus:SI (reg/f:SI 153 [ victim ])
            (reg:SI 164 [ next_header.357 ]))
        (subreg:SI (reg:DI 138 [ this_header.355 ]) 0)))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 133 [ D.25916 ])))
Successfully matched this instruction:
(set (reg:SI 154)
    (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
            (const_int 12 [0xc])) [0 victim+0 S4 A32]))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg:SI 154)
        (reg:SI 133 [ D.25916 ])))
Successfully matched this instruction:
(parallel [
        (set (reg:DI 157)
            (plus:DI (zero_extend:DI (reg:SI 133 [ D.25916 ]))
                (reg:DI 138 [ this_header.355 ])))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 47.
modifying insn i3    48 {r157:DI=zero_extend(r133:SI)+r138:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r138:DI
deferring rescan insn with uid = 48.
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 151)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (zero_extend:DI (reg:SI 133 [ D.25916 ]))
                (reg:DI 138 [ this_header.355 ])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 151)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (zero_extend:DI (reg:SI 133 [ D.25916 ]))
        (reg:DI 138 [ this_header.355 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 151)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (minus:SI (reg:SI 137 [ count.356 ])
        (reg:SI 133 [ D.25916 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 151)
            (const_int 32 [0x20])) [0 state+0 S4 A32])
    (mem/c/i:SI (plus:SI (reg/f:SI 151)
            (const_int 44 [0x2c])) [0 next_state+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (use (reg:SI 134 [ D.25913 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 134 [ D.25913 ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg:SI 134 [ D.25913 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 134 [ D.25913 ]))
    ])


do_skip

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,7u} r12={1d} r13={1d,7u} r14={1d,1u} r24={4d,3u} r25={1d,7u} r26={1d,6u} r133={1d,3u} r134={2d,1u} r136={1d,3u} r137={1d,3u} r138={1d,3u} r140={1d,4u} r142={1d,1u} r144={1d,4u} r146={1d,1u} r147={1d,1u} r150={1d,1u} r151={1d,6u} r153={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r159={1d,1u} r162={1d,1u} r164={1d,2u} r165={1d,1u} 
;;    total ref usage 109{36d,73u,0e} in 34{34 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 138 140 142 164 165
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 138 140 142 164 165
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:250 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 8 2 init/initramfs.c:250 (set (reg:DI 138 [ this_header.355 ])
        (mem/c/i:DI (plus:SI (reg/f:SI 140)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mem/c/i:DI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 24 [0x18]))) [0 this_header+0 S8 A64])
        (nil)))

(insn 8 6 9 2 init/initramfs.c:250 (set (reg:SI 137 [ count.356 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 count+0 S4 A32])
        (nil)))

(note 9 8 10 2 NOTE_INSN_DELETED)

(insn 10 9 80 2 init/initramfs.c:250 (parallel [
            (set (reg:DI 136 [ D.25909 ])
                (plus:DI (zero_extend:DI (reg:SI 137 [ count.356 ]))
                    (reg:DI 138 [ this_header.355 ])))
            (clobber (reg:CC 24 cc))
        ]) 3 {*adddi_zesidi_di} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 80 10 81 2 init/initramfs.c:250 (set (reg:SI 164 [ next_header.357 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 140)
                (const_int 48 [0x30])) [0 next_header+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 48 [0x30]))) [0 next_header+0 S4 A64])
        (nil)))

(insn 81 80 13 2 init/initramfs.c:250 (set (reg:SI 165 [ next_header.357+4 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 140)
                (const_int 52 [0x34])) [0 next_header+4 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 52 [0x34]))) [0 next_header+4 S4 A32])
            (nil))))

(insn 13 81 14 2 init/initramfs.c:250 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165 [ next_header.357+4 ])
            (subreg:SI (reg:DI 136 [ D.25909 ]) 4))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 165 [ next_header.357+4 ])
        (nil)))

(jump_insn 14 13 72 2 init/initramfs.c:250 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 79)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 136 137 138 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 136 137 138 164


;; Succ edge  5 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 136 137 138 164
;; lr  use 	 11 [fp] 13 [sp] 24 [cc] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 24 [cc] 25 [sfp] 26 [afp] 136 137 138 164
;; live  gen 	
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 72 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 16 72 73 3 init/initramfs.c:250 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 3 -> ( 6 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 164


;; Succ edge  6 [71.0%] 
;; Succ edge  4 [29.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 164
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 164
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [29.0%]  (fallthru)
(note 73 16 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 73 18 4 init/initramfs.c:250 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164 [ next_header.357 ])
            (subreg:SI (reg:DI 136 [ D.25909 ]) 0))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 18 17 79 4 init/initramfs.c:250 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 164
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 138 164


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  def 	 134 144 146 147 150
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137
;; live  gen 	 134 144 146 147 150
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
(code_label 79 18 24 5 19 "" [1 uses])

(note 24 79 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 27 5 init/initramfs.c:172 (set (reg/f:SI 144)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 25 28 5 init/initramfs.c:172 (set (reg/f:SI 146 [ victim ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 victim+0 S4 A32])
        (nil)))

(insn 28 27 29 5 init/initramfs.c:172 (set (reg:SI 147)
        (plus:SI (reg/f:SI 146 [ victim ])
            (reg:SI 137 [ count.356 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 146 [ victim ])
        (expr_list:REG_DEAD (reg:SI 137 [ count.356 ])
            (nil))))

(insn 29 28 31 5 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 144)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 31 29 33 5 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 144)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 136 [ D.25909 ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 136 [ D.25909 ])
        (nil)))

(insn 33 31 34 5 init/initramfs.c:174 (set (reg:SI 150)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 5 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 144)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_DEAD (reg/f:SI 144)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 35 34 82 5 init/initramfs.c:252 (set (reg:SI 134 [ D.25913 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 82 35 83 5 init/initramfs.c:252 (set (pc)
        (label_ref 58)) -1 (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  7 [100.0%] 

(barrier 83 82 38)

;; Start of basic block ( 3 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 164
;; lr  def 	 24 [cc] 133 134 151 153 154 156 157 159 162
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 164
;; live  gen 	 133 134 151 153 154 156 157 159 162
;; live  kill	 24 [cc]

;; Pred edge  3 [71.0%] 
;; Pred edge  4 [50.0%] 
(code_label 38 83 39 6 15 "" [2 uses])

(note 39 38 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 6 init/initramfs.c:254 (set (reg:SI 133 [ D.25916 ])
        (minus:SI (reg:SI 164 [ next_header.357 ])
            (subreg:SI (reg:DI 138 [ this_header.355 ]) 0))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 164 [ next_header.357 ])
        (nil)))

(insn 41 40 43 6 init/initramfs.c:172 (set (reg/f:SI 151)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 43 41 44 6 init/initramfs.c:172 (set (reg/f:SI 153 [ victim ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 victim+0 S4 A32])
        (nil)))

(insn 44 43 45 6 init/initramfs.c:172 (set (reg:SI 154)
        (plus:SI (reg/f:SI 153 [ victim ])
            (reg:SI 133 [ D.25916 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 153 [ victim ])
        (nil)))

(insn 45 44 47 6 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 154)
        (nil)))

(note 47 45 48 6 NOTE_INSN_DELETED)

(insn 48 47 49 6 init/initramfs.c:173 (parallel [
            (set (reg:DI 157)
                (plus:DI (zero_extend:DI (reg:SI 133 [ D.25916 ]))
                    (reg:DI 138 [ this_header.355 ])))
            (clobber (reg:CC 24 cc))
        ]) 3 {*adddi_zesidi_di} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:DI 138 [ this_header.355 ])
            (nil))))

(insn 49 48 51 6 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 151)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 157)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 157)
        (nil)))

(insn 51 49 52 6 init/initramfs.c:174 (set (reg:SI 159)
        (minus:SI (reg:SI 137 [ count.356 ])
            (reg:SI 133 [ D.25916 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 137 [ count.356 ])
        (expr_list:REG_DEAD (reg:SI 133 [ D.25916 ])
            (nil))))

(insn 52 51 55 6 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 159)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(insn 55 52 56 6 init/initramfs.c:255 (set (reg:SI 162 [ next_state ])
        (mem/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 44 [0x2c]))) [0 next_state+0 S4 A32])
        (nil)))

(insn 56 55 57 6 init/initramfs.c:255 (set (mem/c/i:SI (plus:SI (reg/f:SI 151)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 162 [ next_state ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 162 [ next_state ])
        (expr_list:REG_DEAD (reg/f:SI 151)
            (nil))))

(insn 57 56 58 6 init/initramfs.c:256 (set (reg:SI 134 [ D.25913 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%] 
(code_label 58 57 59 7 17 "" [1 uses])

(note 59 58 64 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 64 59 70 7 init/initramfs.c:258 (set (reg/i:SI 0 r0)
        (reg:SI 134 [ D.25913 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.25913 ])
        (nil)))

(insn 70 64 0 7 init/initramfs.c:258 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 7 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 9.
deleting insn with uid = 47.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 48.
deleting insn with uid = 48.
ending the processing of deferred insns

;; Function do_reset (do_reset)[0:1325] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 99: 8
insn_cost 100: 8
insn_cost 102: 4
insn_cost 104: 4
insn_cost 106: 4
insn_cost 126: 4
insn_cost 108: 4
insn_cost 109: 0
insn_cost 110: 4
insn_cost 111: 0
insn_cost 113: 8
insn_cost 114: 8
insn_cost 115: 4
insn_cost 117: 4
insn_cost 119: 4
insn_cost 120: 4
insn_cost 190: 0
insn_cost 125: 4
insn_cost 189: 4
insn_cost 127: 8
insn_cost 130: 4
insn_cost 131: 0
insn_cost 194: 0
insn_cost 137: 4
insn_cost 138: 4
insn_cost 139: 0
insn_cost 142: 8
insn_cost 143: 4
insn_cost 174: 4
insn_cost 180: 0
insn_cost 152: 8
insn_cost 153: 8
insn_cost 155: 8
insn_cost 156: 8
insn_cost 157: 4
insn_cost 159: 4
insn_cost 161: 4
insn_cost 162: 4
insn_cost 164: 4
insn_cost 165: 8
insn_cost 166: 4
insn_cost 167: 4
insn_cost 168: 4
insn_cost 169: 0
insn_cost 197: 0
Failed to match this instruction:
(parallel [
        (set (reg:DI 235 [ this_header_lsm.527 ])
            (mem/c/i:DI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 24 [0x18]))) [0 this_header+0 S8 A64]))
        (set (reg/f:SI 238)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 235 [ this_header_lsm.527 ])
            (mem/c/i:DI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 24 [0x18]))) [0 this_header+0 S8 A64]))
        (set (reg/f:SI 238)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 234 [ count_lsm.528 ])
            (subreg:SI (reg:DI 233 [ ivtmp.533 ]) 0))
        (label_ref 123)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (subreg:SI (reg:DI 233 [ ivtmp.533 ]) 4)
            (const_int 0 [0x0]))
        (label_ref 123)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 victim+0 S4 A32])
            (reg:SI 232 [ ivtmp.535 ]))
        (set (reg/f:SI 241)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 victim+0 S4 A32])
            (reg:SI 232 [ ivtmp.535 ]))
        (set (reg/f:SI 241)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 241)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg:DI 233 [ ivtmp.533 ])
        (reg:DI 235 [ this_header_lsm.527 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 241)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (minus:SI (reg:SI 234 [ count_lsm.528 ])
        (subreg:SI (reg:DI 233 [ ivtmp.533 ]) 0)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (zero_extend:SI (mem:QI (post_inc:SI (reg:SI 232 [ ivtmp.535 ])) [0 S1 A8]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 236 [ D.25927 ])
            (const_int 0 [0x0]))
        (label_ref:SI 192)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 247 [ message ])
            (const_int 0 [0x0]))
        (label_ref 144)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 144)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
    (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11561d50>))
Failed to match this instruction:
(parallel [
        (use (const_int 1 [0x1]))
        (set (reg/i:SI 0 r0)
            (const_int 1 [0x1]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 1 [0x1]))
        (set (reg/i:SI 0 r0)
            (const_int 1 [0x1]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 1 [0x1]))
        (set (reg/i:SI 0 r0)
            (const_int 1 [0x1]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 1 [0x1]))
        (set (reg/i:SI 0 r0)
            (const_int 1 [0x1]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 231 [ D.26679 ])
            (plus:DI (minus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 245))
                (reg:DI 235 [ this_header_lsm.527 ])))
        (clobber (reg:CC 24 cc))
        (set (reg:DI 227 [ ivtmp.554 ])
            (minus:DI (reg:DI 233 [ ivtmp.533 ])
                (reg:DI 245)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 231 [ D.26679 ])
            (plus:DI (minus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 245))
                (reg:DI 235 [ this_header_lsm.527 ])))
        (set (reg:DI 227 [ ivtmp.554 ])
            (minus:DI (reg:DI 233 [ ivtmp.533 ])
                (reg:DI 245)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 231 [ D.26679 ])
            (plus:DI (plus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 235 [ this_header_lsm.527 ]))
                (const_int -1 [0xffffffffffffffff])))
        (clobber (reg:CC 24 cc))
        (set (reg:DI 227 [ ivtmp.554 ])
            (plus:DI (reg:DI 233 [ ivtmp.533 ])
                (const_int -1 [0xffffffffffffffff])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 231 [ D.26679 ])
            (plus:DI (plus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 235 [ this_header_lsm.527 ]))
                (const_int -1 [0xffffffffffffffff])))
        (set (reg:DI 227 [ ivtmp.554 ])
            (plus:DI (reg:DI 233 [ ivtmp.533 ])
                (const_int -1 [0xffffffffffffffff])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 victim+0 S4 A32])
            (reg:SI 253))
        (set (reg/f:SI 252)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 victim+0 S4 A32])
            (reg:SI 253))
        (set (reg/f:SI 252)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 252)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg:SI 232 [ ivtmp.535 ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 victim+0 S4 A32])
            (plus:SI (reg:SI 232 [ ivtmp.535 ])
                (const_int -1 [0xffffffffffffffff])))
        (set (reg/f:SI 252)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 victim+0 S4 A32])
            (plus:SI (reg:SI 232 [ ivtmp.535 ])
                (const_int -1 [0xffffffffffffffff])))
        (set (reg/f:SI 252)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 252)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc]))) [0 victim+0 S4 A32])
    (plus:SI (reg:SI 232 [ ivtmp.535 ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (reg:DI 227 [ ivtmp.554 ])
                (reg:DI 235 [ this_header_lsm.527 ])))
        (set (reg:DI 231 [ D.26679 ])
            (plus:DI (reg:DI 227 [ ivtmp.554 ])
                (reg:DI 235 [ this_header_lsm.527 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (reg:DI 227 [ ivtmp.554 ])
                (reg:DI 235 [ this_header_lsm.527 ])))
        (set (reg:DI 231 [ D.26679 ])
            (plus:DI (reg:DI 227 [ ivtmp.554 ])
                (reg:DI 235 [ this_header_lsm.527 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (minus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 245))
                (reg:DI 235 [ this_header_lsm.527 ])))
        (set (reg:DI 231 [ D.26679 ])
            (plus:DI (minus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 245))
                (reg:DI 235 [ this_header_lsm.527 ])))
        (set (reg:DI 227 [ ivtmp.554 ])
            (minus:DI (reg:DI 233 [ ivtmp.533 ])
                (reg:DI 245)))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (minus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 245))
                (reg:DI 235 [ this_header_lsm.527 ])))
        (set (reg:DI 231 [ D.26679 ])
            (plus:DI (minus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 245))
                (reg:DI 235 [ this_header_lsm.527 ])))
        (set (reg:DI 227 [ ivtmp.554 ])
            (minus:DI (reg:DI 233 [ ivtmp.533 ])
                (reg:DI 245)))
    ])
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 252)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (minus:SI (reg:SI 234 [ count_lsm.528 ])
        (subreg:SI (reg:DI 227 [ ivtmp.554 ]) 0)))
Failed to match this instruction:
(set (reg:DI 257)
    (and:DI (reg:DI 231 [ D.26679 ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 259)
            (and:SI (subreg:SI (reg:DI 231 [ D.26679 ]) 0)
                (subreg:SI (reg:DI 258) 0)))
        (set (reg:DI 257)
            (and:DI (reg:DI 231 [ D.26679 ])
                (reg:DI 258)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 259)
            (and:SI (subreg:SI (reg:DI 231 [ D.26679 ]) 0)
                (subreg:SI (reg:DI 258) 0)))
        (set (reg:DI 257)
            (and:DI (reg:DI 231 [ D.26679 ])
                (reg:DI 258)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 259)
            (and:SI (subreg:SI (reg:DI 231 [ D.26679 ]) 0)
                (const_int 3 [0x3])))
        (set (reg:DI 257)
            (and:DI (reg:DI 231 [ D.26679 ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 259)
            (and:SI (subreg:SI (reg:DI 231 [ D.26679 ]) 0)
                (const_int 3 [0x3])))
        (set (reg:DI 257)
            (and:DI (reg:DI 231 [ D.26679 ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(set (reg:DI 257)
    (and:DI (reg:DI 231 [ D.26679 ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 259)
            (and:SI (subreg:SI (reg:DI 231 [ D.26679 ]) 0)
                (const_int 3 [0x3])))
        (set (reg:DI 257)
            (and:DI (reg:DI 231 [ D.26679 ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 259)
            (and:SI (subreg:SI (reg:DI 231 [ D.26679 ]) 0)
                (const_int 3 [0x3])))
        (set (reg:DI 257)
            (and:DI (reg:DI 231 [ D.26679 ])
                (const_int 3 [0x3])))
    ])
Successfully matched this instruction:
(set (reg:SI 259)
    (ior:SI (subreg:SI (reg:DI 257) 0)
        (subreg:SI (reg:DI 257) 4)))
deferring deletion of insn with uid = 166.
modifying insn i3   167 r259:SI=r257:DI#0|r257:DI#4
      REG_DEAD: r257:DI
deferring rescan insn with uid = 167.
Failed to match this instruction:
(set (reg:SI 259)
    (ior:SI (and:SI (subreg:SI (reg:DI 231 [ D.26679 ]) 0)
            (subreg:SI (reg:DI 258) 0))
        (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                (reg:DI 258)) 4)))
Failed to match this instruction:
(set (reg:SI 259)
    (ior:SI (and:SI (subreg:SI (reg:DI 231 [ D.26679 ]) 0)
            (const_int 3 [0x3]))
        (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                (const_int 3 [0x3])) 4)))
Failed to match this instruction:
(set (reg:DI 257)
    (and:DI (reg:DI 231 [ D.26679 ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:SI 259)
    (ior:SI (and:SI (subreg:SI (reg:DI 231 [ D.26679 ]) 0)
            (const_int 3 [0x3]))
        (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                (const_int 3 [0x3])) 4)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (ior:SI (subreg:SI (reg:DI 257) 0)
            (subreg:SI (reg:DI 257) 4))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref:SI 144)
        (pc)))
deferring deletion of insn with uid = 167.
modifying other_insn   169 pc={(cc:CC_NOOV==0x0)?L144:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x270c
deferring rescan insn with uid = 169.
modifying insn i3   168 {cc:CC_NOOV=cmp(r257:DI#0|r257:DI#4,0x0);clobber scratch;}
      REG_DEAD: r257:DI
deferring rescan insn with uid = 168.
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (ior:SI (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                            (reg:DI 258)) 0)
                    (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                            (reg:DI 258)) 4))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (ior:SI (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                    (reg:DI 258)) 0)
            (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                    (reg:DI 258)) 4))
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (ior:SI (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                            (const_int 3 [0x3])) 0)
                    (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                            (const_int 3 [0x3])) 4))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (ior:SI (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                    (const_int 3 [0x3])) 0)
            (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                    (const_int 3 [0x3])) 4))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:DI 257)
    (and:DI (reg:DI 231 [ D.26679 ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (ior:SI (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                            (const_int 3 [0x3])) 0)
                    (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                            (const_int 3 [0x3])) 4))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (ior:SI (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                    (const_int 3 [0x3])) 0)
            (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                    (const_int 3 [0x3])) 4))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (ior:SI (subreg:SI (reg:DI 257) 0)
                (subreg:SI (reg:DI 257) 4))
            (const_int 0 [0x0]))
        (label_ref:SI 144)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (ior:SI (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                        (reg:DI 258)) 0)
                (subreg:SI (and:DI (reg:DI 231 [ D.26679 ])
                        (reg:DI 258)) 4))
            (const_int 0 [0x0]))
        (label_ref:SI 144)
        (pc)))


do_reset

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r11={1d,12u} r12={1d} r13={1d,12u} r14={1d,1u} r24={9d,5u} r25={1d,12u} r26={1d,11u} r227={1d,2u} r230={1d,1u} r231={1d,2u,1d} r232={2d,3u} r233={2d,6u,2d} r234={1d,3u} r235={1d,2u} r236={1d,1u} r238={1d,3u} r241={1d,3u} r244={1d,1u} r245={1d,1u} r247={1d,1u} r249={1d,1u} r252={1d,5u} r253={1d,1u} r256={1d,1u} r257={1d,2u} r258={1d,1u} r259={2d,2u} r262={1d,1u} 
;;    total ref usage 145{44d,98u,3e} in 43{43 regular + 0 call} insns.
(note 95 0 97 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 232 233 234 235 238 262
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 232 233 234 235 238 262
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 97 95 96 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 96 97 99 2 NOTE_INSN_FUNCTION_BEG)

(insn 99 96 100 2 init/initramfs.c:261 (set (reg/f:SI 238)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 100 99 102 2 init/initramfs.c:261 (set (reg:DI 235 [ this_header_lsm.527 ])
        (mem/c/i:DI (plus:SI (reg/f:SI 238)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mem/c/i:DI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 24 [0x18]))) [0 this_header+0 S8 A64])
        (nil)))

(insn 102 100 104 2 init/initramfs.c:261 (set (reg:SI 234 [ count_lsm.528 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 238)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 count+0 S4 A32])
        (nil)))

(insn 104 102 106 2 init/initramfs.c:261 (set (reg:SI 232 [ ivtmp.535 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 238)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 238)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 12 [0xc]))) [0 victim+0 S4 A32])
            (nil))))

(insn 106 104 126 2 init/initramfs.c:260 (set (reg:DI 233 [ ivtmp.533 ])
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 126 106 129 2 init/initramfs.c:262 discrim 2 (set (reg:DI 262)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 7) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 233 234
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (dfs_back)
(code_label 129 126 107 3 25 "" [1 uses])

(note 107 129 108 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 108 107 109 3 init/initramfs.c:262 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 233 [ ivtmp.533 ]) 0)
            (reg:SI 234 [ count_lsm.528 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 109 108 182 3 init/initramfs.c:262 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 3 -> ( 6 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262


;; Succ edge  6 [71.0%] 
;; Succ edge  4 [29.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 233
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [29.0%]  (fallthru)
(note 182 109 110 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 110 182 111 4 init/initramfs.c:262 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (subreg:SI (reg:DI 233 [ ivtmp.533 ]) 4)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 111 110 112 4 init/initramfs.c:262 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 4 -> ( 6 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262


;; Succ edge  6 [71.0%] 
;; Succ edge  5 [29.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 232 233 234 235
;; lr  def 	 24 [cc] 230 241 244
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235
;; live  gen 	 230 241 244
;; live  kill	 24 [cc]

;; Pred edge  4 [29.0%]  (fallthru,loop_exit)
(note 112 111 113 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 5 init/initramfs.c:260 (parallel [
            (set (reg:DI 230 [ D.26681 ])
                (plus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 235 [ this_header_lsm.527 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 235 [ this_header_lsm.527 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 114 113 115 5 init/initramfs.c:260 (set (reg/f:SI 241)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 115 114 117 5 init/initramfs.c:260 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 241)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 232 [ ivtmp.535 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 232 [ ivtmp.535 ])
        (nil)))

(insn 117 115 119 5 init/initramfs.c:260 (set (mem/c/i:DI (plus:SI (reg/f:SI 241)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 230 [ D.26681 ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 230 [ D.26681 ])
        (nil)))

(insn 119 117 120 5 init/initramfs.c:260 (set (reg:SI 244)
        (minus:SI (reg:SI 234 [ count_lsm.528 ])
            (subreg:SI (reg:DI 233 [ ivtmp.533 ]) 0))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 234 [ count_lsm.528 ])
        (expr_list:REG_DEAD (reg:DI 233 [ ivtmp.533 ])
            (nil))))

(insn 120 119 190 5 init/initramfs.c:260 (set (mem/c/i:SI (plus:SI (reg/f:SI 241)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 244)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 244)
        (expr_list:REG_DEAD (reg/f:SI 241)
            (nil))))

(jump_insn 190 120 191 5 (set (pc)
        (label_ref 144)) -1 (nil))
;; End of basic block 5 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%] 

(barrier 191 190 123)

;; Start of basic block ( 4 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 232 233 262
;; lr  def 	 24 [cc] 232 233 236 245
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262
;; live  gen 	 24 [cc] 232 233 236 245
;; live  kill	 24 [cc]

;; Pred edge  4 [71.0%] 
;; Pred edge  3 [71.0%] 
(code_label 123 191 124 6 23 "" [2 uses])

(note 124 123 125 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 189 6 init/initramfs.c:262 discrim 2 (set (reg:SI 236 [ D.25927 ])
        (zero_extend:SI (mem:QI (post_inc:SI (reg:SI 232 [ ivtmp.535 ])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_INC (reg:SI 232 [ ivtmp.535 ])
        (nil)))

(insn 189 125 127 6 init/initramfs.c:262 discrim 2 (set (reg:DI 245)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 127 189 130 6 init/initramfs.c:262 discrim 2 (parallel [
            (set (reg:DI 233 [ ivtmp.533 ])
                (plus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 262)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_EQUAL (plus:DI (reg:DI 233 [ ivtmp.533 ])
                (const_int 1 [0x1]))
            (nil))))

(insn 130 127 131 6 init/initramfs.c:262 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 236 [ D.25927 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 236 [ D.25927 ])
        (nil)))

(jump_insn 131 130 193 6 init/initramfs.c:262 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 192)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 6 -> ( 7 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 245 262
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 245 262


;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  11 [100.0%]  (loop_exit)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262
;; live  gen 	
;; live  kill	

;; Pred edge  6 [0.0%]  (fallthru)
(note 193 131 194 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(jump_insn 194 193 195 7 (set (pc)
        (label_ref 129)) -1 (nil))
;; End of basic block 7 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 262


;; Succ edge  3 [100.0%]  (dfs_back)

(barrier 195 194 163)

;; Start of basic block ( 12) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252
;; lr  def 	 24 [cc] 247
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; live  gen 	 24 [cc] 247
;; live  kill	

;; Pred edge  12 [100.0%] 
(code_label 163 195 135 8 27 "" [1 uses])

(note 135 163 137 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 137 135 138 8 init/initramfs.c:15 (set (reg/f:SI 247 [ message ])
        (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (nil)))

(insn 138 137 139 8 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 247 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 247 [ message ])
        (nil)))

(jump_insn 139 138 140 8 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7837 [0x1e9d])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252


;; Succ edge  9 [21.6%]  (fallthru)
;; Succ edge  10 [78.4%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252
;; lr  def 	 249
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; live  gen 	 249
;; live  kill	

;; Pred edge  8 [21.6%]  (fallthru)
(note 140 139 142 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 142 140 143 9 init/initramfs.c:16 (set (reg/f:SI 249)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11561d50>)) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 9 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (reg/f:SI 249)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_DEAD (reg/f:SI 249)
            (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11561d50>)
                (nil)))))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 11 9 8 5) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  11 [100.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  8 [78.4%] 
;; Pred edge  5 [100.0%] 
(code_label 144 143 145 10 24 "" [3 uses])

(note 145 144 174 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 174 145 180 10 init/initramfs.c:267 (set (reg/i:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(insn 180 174 192 10 init/initramfs.c:267 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 245
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 232 233 234 235 245
;; lr  def 	 24 [cc] 227 231 252 253 256 257 258 259
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 232 233 234 235 245
;; live  gen 	 24 [cc] 227 231 252 253 256 257 258 259
;; live  kill	 24 [cc]

;; Pred edge  6 [100.0%]  (loop_exit)
(code_label 192 180 150 11 30 "" [1 uses])

(note 150 192 152 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 152 150 153 11 init/initramfs.c:267 (parallel [
            (set (reg:DI 227 [ ivtmp.554 ])
                (minus:DI (reg:DI 233 [ ivtmp.533 ])
                    (reg:DI 245)))
            (clobber (reg:CC 24 cc))
        ]) 20 {*arm_subdi3} (expr_list:REG_DEAD (reg:DI 245)
        (expr_list:REG_DEAD (reg:DI 233 [ ivtmp.533 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (expr_list:REG_EQUAL (plus:DI (reg:DI 233 [ ivtmp.533 ])
                        (const_int -1 [0xffffffffffffffff]))
                    (nil))))))

(insn 153 152 155 11 init/initramfs.c:260 (parallel [
            (set (reg:DI 231 [ D.26679 ])
                (plus:DI (reg:DI 227 [ ivtmp.554 ])
                    (reg:DI 235 [ this_header_lsm.527 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 235 [ this_header_lsm.527 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 155 153 156 11 init/initramfs.c:260 (set (reg/f:SI 252)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 156 155 157 11 init/initramfs.c:260 (set (reg:SI 253)
        (plus:SI (reg:SI 232 [ ivtmp.535 ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 232 [ ivtmp.535 ])
        (nil)))

(insn 157 156 159 11 init/initramfs.c:260 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 253)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 253)
        (nil)))

(insn 159 157 161 11 init/initramfs.c:260 (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 231 [ D.26679 ])) 163 {*arm_movdi} (nil))

(insn 161 159 162 11 init/initramfs.c:260 (set (reg:SI 256)
        (minus:SI (reg:SI 234 [ count_lsm.528 ])
            (subreg:SI (reg:DI 227 [ ivtmp.554 ]) 0))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 234 [ count_lsm.528 ])
        (expr_list:REG_DEAD (reg:DI 227 [ ivtmp.554 ])
            (nil))))

(insn 162 161 164 11 init/initramfs.c:260 (set (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 256)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 256)
        (nil)))

(insn 164 162 165 11 init/initramfs.c:264 discrim 1 (set (reg:DI 258)
        (const_int 3 [0x3])) 163 {*arm_movdi} (nil))

(insn 165 164 166 11 init/initramfs.c:264 discrim 1 (set (reg:DI 257)
        (and:DI (reg:DI 231 [ D.26679 ])
            (reg:DI 258))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 258)
        (expr_list:REG_DEAD (reg:DI 231 [ D.26679 ])
            (expr_list:REG_EQUAL (and:DI (reg:DI 231 [ D.26679 ])
                    (const_int 3 [0x3]))
                (nil)))))

(note 166 165 167 11 NOTE_INSN_DELETED)

(note 167 166 168 11 NOTE_INSN_DELETED)

(insn 168 167 169 11 init/initramfs.c:264 discrim 1 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (subreg:SI (reg:DI 257) 0)
                        (subreg:SI (reg:DI 257) 4))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 92 {*iorsi3_compare0_scratch} (expr_list:REG_DEAD (reg:DI 257)
        (nil)))

(jump_insn 169 168 196 11 init/initramfs.c:264 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 144)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 11 -> ( 12 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252


;; Succ edge  12 [0.0%]  (fallthru)
;; Succ edge  10 [100.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; live  gen 	
;; live  kill	

;; Pred edge  11 [0.0%]  (fallthru)
(note 196 169 197 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(jump_insn 197 196 198 12 (set (pc)
        (label_ref 163)) -1 (nil))
;; End of basic block 12 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 252


;; Succ edge  8 [100.0%] 

(barrier 198 197 0)

starting the processing of deferred insns
deleting insn with uid = 166.
deleting insn with uid = 167.
rescanning insn with uid = 168.
deleting insn with uid = 168.
verify found no changes in insn with uid = 169.
ending the processing of deferred insns

;; Function flush_buffer (flush_buffer)[0:1332] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 8
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 0
insn_cost 13: 4
insn_cost 110: 0
insn_cost 18: 4
insn_cost 53: 4
insn_cost 103: 4
insn_cost 49: 8
insn_cost 41: 4
insn_cost 113: 0
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 0
insn_cost 27: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 115: 0
insn_cost 36: 4
insn_cost 37: 0
insn_cost 39: 4
insn_cost 42: 4
insn_cost 43: 4
insn_cost 117: 0
insn_cost 50: 4
insn_cost 54: 4
insn_cost 56: 4
insn_cost 60: 4
insn_cost 62: 4
insn_cost 63: 4
insn_cost 65: 4
insn_cost 66: 0
insn_cost 67: 4
insn_cost 69: 4
insn_cost 70: 0
insn_cost 73: 4
insn_cost 74: 4
insn_cost 75: 4
insn_cost 76: 0
insn_cost 80: 4
insn_cost 81: 4
insn_cost 82: 0
insn_cost 89: 4
insn_cost 95: 0
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 141 [ len ])
            (reg:SI 1 r1 [ len ]))
        (set (reg/v:SI 137 [ origLen ])
            (reg:SI 1 r1 [ len ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 141 [ len ])
            (reg:SI 1 r1 [ len ]))
        (set (reg/v:SI 137 [ origLen ])
            (reg:SI 1 r1 [ len ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 143 [ message ])
            (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32]))
        (set (reg/f:SI 142)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 143 [ message ])
            (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32]))
        (set (reg/f:SI 142)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (reg/f:SI 142) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 142)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 142)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 142)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:SI 143 [ message ])
            (const_int 0 [0x0]))
        (label_ref 16)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/f/c/i:SI (reg/f:SI 142) [0 message+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 16)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/f/c/i:SI (reg/f:SI 142) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 167)
            (reg/f:SI 142))
        (set (reg/f:SI 166)
            (reg/f:SI 142))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 167)
            (reg/f:SI 142))
        (set (reg/f:SI 166)
            (reg/f:SI 142))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 167)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
        (set (reg/f:SI 166)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 167)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
        (set (reg/f:SI 166)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:SI (mem:QI (plus:SI (reg/v/f:SI 138 [ buf ])
                            (reg:SI 135 [ D.26319 ])) [0 S1 A8]) 0)
                (const_int 48 [0x30])))
        (set (reg/v:SI 136 [ c ])
            (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 138 [ buf ])
                        (reg:SI 135 [ D.26319 ])) [0 S1 A8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:SI (mem:QI (plus:SI (reg/v/f:SI 138 [ buf ])
                            (reg:SI 135 [ D.26319 ])) [0 S1 A8]) 0)
                (const_int 48 [0x30])))
        (set (reg/v:SI 136 [ c ])
            (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 138 [ buf ])
                        (reg:SI 135 [ D.26319 ])) [0 S1 A8])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 136 [ c ])
            (const_int 48 [0x30]))
        (label_ref 34)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (subreg:SI (mem:QI (plus:SI (reg/v/f:SI 138 [ buf ])
                                (reg:SI 135 [ D.26319 ])) [0 S1 A8]) 0)
                    (const_int 48 [0x30]))
                (label_ref 34)
                (pc)))
        (set (reg/v:SI 136 [ c ])
            (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 138 [ buf ])
                        (reg:SI 135 [ D.26319 ])) [0 S1 A8])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (subreg:SI (mem:QI (plus:SI (reg/v/f:SI 138 [ buf ])
                                (reg:SI 135 [ D.26319 ])) [0 S1 A8]) 0)
                    (const_int 48 [0x30]))
                (label_ref 34)
                (pc)))
        (set (reg/v:SI 136 [ c ])
            (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 138 [ buf ])
                        (reg:SI 135 [ D.26319 ])) [0 S1 A8])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 136 [ c ])
    (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 138 [ buf ])
                (reg:SI 135 [ D.26319 ])) [0 S1 A8])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (subreg:SI (mem:QI (plus:SI (reg/v/f:SI 138 [ buf ])
                        (reg:SI 135 [ D.26319 ])) [0 S1 A8]) 0)
            (const_int 48 [0x30]))
        (label_ref 34)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 136 [ c ])
            (const_int 0 [0x0]))
        (label_ref 46)
        (pc)))
Failed to match this instruction:
(set (reg:SI 156)
    (ashift:SI (mem/c/i:SI (plus:SI (reg/f:SI 166)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:SI 157)
    (plus:SI (mult:SI (reg:SI 154 [ state ])
            (const_int 4 [0x4]))
        (reg/f:SI 166)))
deferring deletion of insn with uid = 62.
modifying insn i3    63 r157:SI=r154:SI*0x4+r166:SI
      REG_DEAD: r154:SI
deferring rescan insn with uid = 63.
Failed to match this instruction:
(set (reg:SI 157)
    (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 166)
                    (const_int 32 [0x20])) [0 state+0 S4 A32])
            (const_int 4 [0x4]))
        (reg/f:SI 166)))
Failed to match this instruction:
(set (reg/f:SI 159)
    (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 154 [ state ])
                    (const_int 4 [0x4]))
                (reg/f:SI 166))
            (const_int 56 [0x38])) [0 actions S4 A32]))
Failed to match this instruction:
(set (reg/f:SI 159)
    (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 166)
                            (const_int 32 [0x20])) [0 state+0 S4 A32])
                    (const_int 4 [0x4]))
                (reg/f:SI 166))
            (const_int 56 [0x38])) [0 actions S4 A32]))
Failed to match this instruction:
(set (reg:SI 157)
    (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 166)
                    (const_int 32 [0x20])) [0 state+0 S4 A32])
            (const_int 4 [0x4]))
        (reg/f:SI 166)))
Successfully matched this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg:SI 157)
                            (const_int 56 [0x38])) [0 actions S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
deferring deletion of insn with uid = 65.
modifying insn i3    66 r0:SI=call [[r157:SI+0x38]] argc:0x0
      REG_DEAD: r157:SI
deferring rescan insn with uid = 66.
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 154 [ state ])
                                    (const_int 4 [0x4]))
                                (reg/f:SI 166))
                            (const_int 56 [0x38])) [0 actions S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 154 [ state ])
                                    (const_int 4 [0x4]))
                                (reg/f:SI 166))
                            (const_int 56 [0x38])) [0 actions S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 166)
                                            (const_int 32 [0x20])) [0 state+0 S4 A32])
                                    (const_int 4 [0x4]))
                                (reg/f:SI 166))
                            (const_int 56 [0x38])) [0 actions S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 166)
                                            (const_int 32 [0x20])) [0 state+0 S4 A32])
                                    (const_int 4 [0x4]))
                                (reg/f:SI 166))
                            (const_int 56 [0x38])) [0 actions S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
    ])
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 67.
modifying insn i3    69 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 69.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref:SI 68)
        (pc)))
Failed to match this instruction:
(set (reg:SI 135 [ D.26319 ])
    (minus:SI (reg/v:SI 141 [ len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 167)
                (const_int 8 [0x8])) [0 count+0 S4 A32])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (minus:SI (reg/v:SI 141 [ len ])
                    (reg:SI 161 [ count ]))
                (reg/v:SI 141 [ len ])))
        (set (reg:SI 135 [ D.26319 ])
            (minus:SI (reg/v:SI 141 [ len ])
                (reg:SI 161 [ count ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (minus:SI (reg/v:SI 141 [ len ])
                    (reg:SI 161 [ count ]))
                (reg/v:SI 141 [ len ])))
        (set (reg:SI 135 [ D.26319 ])
            (minus:SI (reg/v:SI 141 [ len ])
                (reg:SI 161 [ count ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (minus:SI (reg/v:SI 141 [ len ])
                    (mem/c/i:SI (plus:SI (reg/f:SI 167)
                            (const_int 8 [0x8])) [0 count+0 S4 A32]))
                (reg/v:SI 141 [ len ])))
        (set (reg:SI 135 [ D.26319 ])
            (minus:SI (reg/v:SI 141 [ len ])
                (mem/c/i:SI (plus:SI (reg/f:SI 167)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (minus:SI (reg/v:SI 141 [ len ])
                    (mem/c/i:SI (plus:SI (reg/f:SI 167)
                            (const_int 8 [0x8])) [0 count+0 S4 A32]))
                (reg/v:SI 141 [ len ])))
        (set (reg:SI 135 [ D.26319 ])
            (minus:SI (reg/v:SI 141 [ len ])
                (mem/c/i:SI (plus:SI (reg/f:SI 167)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
    ])
Failed to match this instruction:
(set (reg:SI 135 [ D.26319 ])
    (minus:SI (reg/v:SI 141 [ len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 167)
                (const_int 8 [0x8])) [0 count+0 S4 A32])))
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (reg:SI 135 [ D.26319 ])
            (reg/v:SI 141 [ len ]))
        (label_ref 83)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (minus:SI (reg/v:SI 141 [ len ])
                        (reg:SI 161 [ count ]))
                    (reg/v:SI 141 [ len ]))
                (label_ref 83)
                (pc)))
        (set (reg:SI 135 [ D.26319 ])
            (minus:SI (reg/v:SI 141 [ len ])
                (reg:SI 161 [ count ])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (minus:SI (reg/v:SI 141 [ len ])
                        (reg:SI 161 [ count ]))
                    (reg/v:SI 141 [ len ]))
                (label_ref 83)
                (pc)))
        (set (reg:SI 135 [ D.26319 ])
            (minus:SI (reg/v:SI 141 [ len ])
                (reg:SI 161 [ count ])))
    ])
Successfully matched this instruction:
(set (reg:SI 135 [ D.26319 ])
    (minus:SI (reg/v:SI 141 [ len ])
        (reg:SI 161 [ count ])))
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (minus:SI (reg/v:SI 141 [ len ])
                (reg:SI 161 [ count ]))
            (reg/v:SI 141 [ len ]))
        (label_ref 83)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/f/c/i:SI (reg/f:SI 167) [0 message+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 163 [ message ])
            (mem/f/c/i:SI (reg/f:SI 167) [0 message+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/f/c/i:SI (reg/f:SI 167) [0 message+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 163 [ message ])
            (mem/f/c/i:SI (reg/f:SI 167) [0 message+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:SI 163 [ message ])
            (const_int 0 [0x0]))
        (label_ref 78)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/f/c/i:SI (reg/f:SI 167) [0 message+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 78)
                (pc)))
        (set (reg/f:SI 163 [ message ])
            (mem/f/c/i:SI (reg/f:SI 167) [0 message+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/f/c/i:SI (reg/f:SI 167) [0 message+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 78)
                (pc)))
        (set (reg/f:SI 163 [ message ])
            (mem/f/c/i:SI (reg/f:SI 167) [0 message+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 163 [ message ])
    (mem/f/c/i:SI (reg/f:SI 167) [0 message+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/f/c/i:SI (reg/f:SI 167) [0 message+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 78)
        (pc)))
Failed to match this instruction:
(parallel [
        (use (reg/v:SI 137 [ origLen ]))
        (set (reg/i:SI 0 r0)
            (reg/v:SI 137 [ origLen ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg/v:SI 137 [ origLen ]))
        (set (reg/i:SI 0 r0)
            (reg/v:SI 137 [ origLen ]))
    ])


flush_buffer

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,4u} r1={2d,1u} r2={2d} r3={2d} r11={1d,14u} r12={2d} r13={1d,15u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={7d,6u} r25={1d,14u} r26={1d,13u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} r134={1d,1u} r135={1d,5u} r136={1d,2u} r137={2d,2u} r138={3d,3u} r140={1d,1u} r141={3d,5u} r142={1d,2u} r143={1d,1u} r154={1d,1u} r156={1d,1u,1d} r157={1d,1u} r159={1d,1u} r161={1d,1u} r163={1d,2u} r166={1d,5u} r167={1d,5u} r168={1d,1u} r169={1d,1u} 
;;    total ref usage 271{159d,111u,1e} in 46{45 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 140 141 142 143
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 140 141 142 143
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 init/initramfs.c:388 (set (reg/v/f:SI 140 [ bufv ])
        (reg:SI 0 r0 [ bufv ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ bufv ])
        (nil)))

(insn 3 2 4 2 init/initramfs.c:388 (set (reg/v:SI 137 [ origLen ])
        (reg:SI 1 r1 [ len ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ len ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 init/initramfs.c:391 (set (reg/v:SI 141 [ len ])
        (reg/v:SI 137 [ origLen ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/initramfs.c:392 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/initramfs.c:392 (set (reg/f:SI 143 [ message ])
        (mem/f/c/i:SI (reg/f:SI 142) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (nil)))

(insn 10 9 11 2 init/initramfs.c:392 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 143 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 143 [ message ])
        (nil)))

(jump_insn 11 10 12 2 init/initramfs.c:392 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 140 141 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 140 141 142


;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  4 [0.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 137
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 110 3 init/initramfs.c:393 (set (reg/v:SI 137 [ origLen ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(jump_insn 110 13 111 3 (set (pc)
        (label_ref 83)) -1 (nil))
;; End of basic block 3 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137


;; Succ edge  14 [100.0%] 

(barrier 111 110 16)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140 141 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 142
;; lr  def 	 138 166 167 168 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140 141 142
;; live  gen 	 138 166 167 168 169
;; live  kill	

;; Pred edge  2 [0.0%] 
(code_label 16 111 17 4 36 "" [1 uses])

(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 53 4 init/initramfs.c:389 (set (reg/v/f:SI 138 [ buf ])
        (reg/v/f:SI 140 [ bufv ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 140 [ bufv ])
        (nil)))

(insn 53 18 103 4 init/initramfs.c:379 (set (reg/f:SI 166)
        (reg/f:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (nil))))

(insn 103 53 49 4 init/initramfs.c:382 discrim 1 (set (reg/f:SI 167)
        (reg/f:SI 166)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(insn 49 103 41 4 init/initramfs.c:16 (set (reg/f:SI 168)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)) 167 {*arm_movsi_insn} (nil))

(insn 41 49 113 4 init/initramfs.c:403 (set (reg:SI 169)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(jump_insn 113 41 114 4 (set (pc)
        (label_ref 112)) -1 (nil))
;; End of basic block 4 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169


;; Succ edge  10 [100.0%] 

(barrier 114 113 78)

;; Start of basic block ( 13) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 141 163 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138
;; lr  def 	 24 [cc] 133 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 141 163 166 167 168 169
;; live  gen 	 24 [cc] 133 136
;; live  kill	

;; Pred edge  13 [0.0%] 
(code_label 78 114 21 5 42 "" [1 uses])

(note 21 78 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 5 init/initramfs.c:395 (set (reg/v/f:SI 133 [ buf.581 ])
        (plus:SI (reg/v/f:SI 138 [ buf ])
            (reg:SI 135 [ D.26319 ]))) 4 {*arm_addsi3} (nil))

(insn 23 22 24 5 init/initramfs.c:395 (set (reg/v:SI 136 [ c ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 138 [ buf ])
                    (reg:SI 135 [ D.26319 ])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 24 23 25 5 init/initramfs.c:396 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ c ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 25 24 26 5 init/initramfs.c:396 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 34)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137 138 141 163 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137 138 141 163 166 167 168 169


;; Succ edge  6 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(11){ }u31(13){ }u32(25){ }u33(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 137 141 163 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 141 163 167
;; lr  def 	 138 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 137 141 163 166 167 168 169
;; live  gen 	 138 141
;; live  kill	

;; Pred edge  5 [28.0%]  (fallthru)
(note 26 25 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 30 6 init/initramfs.c:398 (set (reg/v:SI 141 [ len ])
        (minus:SI (reg/v:SI 141 [ len ])
            (reg:SI 135 [ D.26319 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.26319 ])
        (nil)))

(insn 30 27 31 6 init/initramfs.c:399 (set (mem/c/i:SI (plus:SI (reg/f:SI 167)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg/f:SI 163 [ message ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 163 [ message ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 31 30 115 6 init/initramfs.c:397 (set (reg/v/f:SI 138 [ buf ])
        (reg/v/f:SI 133 [ buf.581 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ buf.581 ])
        (nil)))

(jump_insn 115 31 116 6 (set (pc)
        (label_ref 112)) -1 (nil))
;; End of basic block 6 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169


;; Succ edge  10 [100.0%]  (dfs_back)

(barrier 116 115 34)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137 138 141 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 136 137 138 141 166 167 168 169
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  5 [72.0%] 
(code_label 34 116 35 7 39 "" [1 uses])

(note 35 34 36 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 7 init/initramfs.c:400 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ c ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ c ])
        (nil)))

(jump_insn 37 36 38 7 init/initramfs.c:400 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 137 138 141 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 137 138 141 166 167 168 169


;; Succ edge  8 [100.0%]  (fallthru)
;; Succ edge  9 [0.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 137 141 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 141 167 169
;; lr  def 	 138 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135 137 141 166 167 168 169
;; live  gen 	 138 141
;; live  kill	

;; Pred edge  7 [100.0%]  (fallthru)
(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 42 8 init/initramfs.c:402 (set (reg/v:SI 141 [ len ])
        (minus:SI (reg/v:SI 141 [ len ])
            (reg:SI 135 [ D.26319 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.26319 ])
        (nil)))

(insn 42 39 43 8 init/initramfs.c:403 (set (mem/c/i:SI (plus:SI (reg/f:SI 167)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 7 [0x7])
        (nil)))

(insn 43 42 117 8 init/initramfs.c:401 (set (reg/v/f:SI 138 [ buf ])
        (reg/v/f:SI 133 [ buf.581 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ buf.581 ])
        (nil)))

(jump_insn 117 43 118 8 (set (pc)
        (label_ref 112)) -1 (nil))
;; End of basic block 8 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169


;; Succ edge  10 [100.0%]  (dfs_back)

(barrier 118 117 46)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(11){ }u55(13){ }u56(25){ }u57(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 168
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; live  gen 	
;; live  kill	

;; Pred edge  7 [0.0%] 
(code_label 46 118 47 9 40 "" [1 uses])

(note 47 46 50 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 50 47 112 9 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 167) [0 message+0 S4 A32])
        (reg/f:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)
        (nil)))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 6 4 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141 166
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; live  gen 	
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (dfs_back)
;; Pred edge  4 [100.0%] 
;; Pred edge  8 [100.0%]  (dfs_back)
(code_label 112 50 109 10 45 "" [3 uses])

(note 109 112 54 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 54 109 56 10 init/initramfs.c:379 (set (mem/c/i:SI (plus:SI (reg/f:SI 166)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg/v:SI 141 [ len ])) 167 {*arm_movsi_insn} (nil))

(insn 56 54 68 10 init/initramfs.c:380 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 166)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg/v/f:SI 138 [ buf ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 166
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 154 156 157 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; live  gen 	 0 [r0] 24 [cc] 134 154 156 157 159
;; live  kill	 14 [lr]

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  11 [86.0%]  (dfs_back)
(code_label 68 56 57 11 41 "" [1 uses])

(note 57 68 60 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 60 57 62 11 init/initramfs.c:382 discrim 1 (set (reg:SI 154 [ state ])
        (mem/c/i:SI (plus:SI (reg/f:SI 166)
                (const_int 32 [0x20])) [0 state+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 32 [0x20]))) [0 state+0 S4 A32])
        (nil)))

(note 62 60 63 11 NOTE_INSN_DELETED)

(insn 63 62 65 11 init/initramfs.c:382 discrim 1 (set (reg:SI 157)
        (plus:SI (mult:SI (reg:SI 154 [ state ])
                (const_int 4 [0x4]))
            (reg/f:SI 166))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 154 [ state ])
        (nil)))

(note 65 63 66 11 NOTE_INSN_DELETED)

(call_insn 66 65 67 11 init/initramfs.c:382 discrim 1 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (mem/s/f/j:SI (plus:SI (reg:SI 157)
                                (const_int 56 [0x38])) [0 actions S4 A32]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 251 {*call_value_mem} (expr_list:REG_DEAD (reg:SI 157)
        (nil))
    (nil))

(note 67 66 69 11 NOTE_INSN_DELETED)

(insn 69 67 70 11 init/initramfs.c:382 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 70 69 71 11 init/initramfs.c:382 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 68)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 11 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169


;; Succ edge  11 [86.0%]  (dfs_back)
;; Succ edge  12 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u88(11){ }u89(13){ }u90(25){ }u91(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 167
;; lr  def 	 24 [cc] 135 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 141 166 167 168 169
;; live  gen 	 24 [cc] 135 161
;; live  kill	

;; Pred edge  11 [14.0%]  (fallthru,loop_exit)
(note 71 70 73 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 73 71 74 12 init/initramfs.c:384 (set (reg:SI 161 [ count ])
        (mem/c/i:SI (plus:SI (reg/f:SI 167)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 count+0 S4 A32])
        (nil)))

(insn 74 73 75 12 init/initramfs.c:384 (set (reg:SI 135 [ D.26319 ])
        (minus:SI (reg/v:SI 141 [ len ])
            (reg:SI 161 [ count ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 161 [ count ])
        (nil)))

(insn 75 74 76 12 init/initramfs.c:394 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.26319 ])
            (reg/v:SI 141 [ len ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 76 75 77 12 init/initramfs.c:394 discrim 1 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 138 141 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 141 166 167 168 169


;; Succ edge  13 [95.5%]  (fallthru)
;; Succ edge  14 [4.5%]  (loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 138 141 166 167 168 169
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 141 166 167 168 169
;; live  gen 	 24 [cc] 163
;; live  kill	

;; Pred edge  12 [95.5%]  (fallthru)
(note 77 76 80 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 80 77 81 13 init/initramfs.c:394 discrim 2 (set (reg/f:SI 163 [ message ])
        (mem/f/c/i:SI (reg/f:SI 167) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (nil)))

(insn 81 80 82 13 init/initramfs.c:394 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 163 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 82 81 83 13 init/initramfs.c:394 discrim 2 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 13 -> ( 5 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 138 141 163 166 167 168 169
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 141 163 166 167 168 169


;; Succ edge  5 [0.0%] 
;; Succ edge  14 [100.0%]  (fallthru,loop_exit)

;; Start of basic block ( 12 13 3) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u105(11){ }u106(13){ }u107(25){ }u108(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  12 [4.5%]  (loop_exit)
;; Pred edge  13 [100.0%]  (fallthru,loop_exit)
;; Pred edge  3 [100.0%] 
(code_label 83 82 84 14 37 "" [2 uses])

(note 84 83 89 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 89 84 95 14 init/initramfs.c:408 (set (reg/i:SI 0 r0)
        (reg/v:SI 137 [ origLen ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ origLen ])
        (nil)))

(insn 95 89 0 14 init/initramfs.c:408 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 14 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 62.
deleting insn with uid = 65.
deleting insn with uid = 67.
rescanning insn with uid = 63.
deleting insn with uid = 63.
rescanning insn with uid = 66.
deleting insn with uid = 66.
rescanning insn with uid = 69.
deleting insn with uid = 69.
ending the processing of deferred insns

;; Function retain_initrd_param (retain_initrd_param)[0:1334] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 4
insn_cost 35: 0
insn_cost 15: 8
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 25: 4
insn_cost 31: 0
Successfully matched this instruction:
(set (reg:SI 136)
    (zero_extend:SI (mem:QI (reg:SI 0 r0 [ str ]) [0 S1 A8])))
deferring deletion of insn with uid = 2.
modifying insn i3     6 r136:SI=zero_extend([r0:SI])
      REG_DEAD: r0:SI
deferring rescan insn with uid = 6.
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (mem:QI (reg:SI 0 r0 [ str ]) [0 S1 A8]) 0)
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 136)
            (const_int 0 [0x0]))
        (label_ref 13)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (subreg:SI (mem:QI (reg:SI 0 r0 [ str ]) [0 S1 A8]) 0)
            (const_int 0 [0x0]))
        (label_ref 13)
        (pc)))
Failed to match this instruction:
(set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 88 [0x58]))) [0 do_retain_initrd+0 S4 A32])
    (reg:SI 138))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 88 [0x58])) [0 do_retain_initrd+0 S4 A32])
            (const_int 1 [0x1]))
        (set (reg:SI 138)
            (const_int 1 [0x1]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                    (const_int 88 [0x58])) [0 do_retain_initrd+0 S4 A32])
            (const_int 1 [0x1]))
        (set (reg:SI 138)
            (const_int 1 [0x1]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 88 [0x58]))) [0 do_retain_initrd+0 S4 A32])
            (const_int 1 [0x1]))
        (set (reg:SI 138)
            (const_int 1 [0x1]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 88 [0x58]))) [0 do_retain_initrd+0 S4 A32])
            (const_int 1 [0x1]))
        (set (reg:SI 138)
            (const_int 1 [0x1]))
    ])
Successfully matched this instruction:
(set (reg:SI 138)
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 88 [0x58]))) [0 do_retain_initrd+0 S4 A32])
    (const_int 1 [0x1]))
Failed to match this instruction:
(parallel [
        (use (reg:SI 133 [ D.26190 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 133 [ D.26190 ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg:SI 133 [ D.26190 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 133 [ D.26190 ]))
    ])


retain_initrd_param

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={1d,1u} r25={1d,5u} r26={1d,4u} r133={2d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,2u} 
;;    total ref usage 48{18d,30u,0e} in 11{11 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 init/initramfs.c:479 (set (reg:SI 136)
        (zero_extend:SI (mem:QI (reg:SI 0 r0 [ str ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg:SI 0 r0 [ str ])
        (nil)))

(insn 7 6 8 2 init/initramfs.c:479 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 136)
        (nil)))

(jump_insn 8 7 9 2 init/initramfs.c:479 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 35 3 init/initramfs.c:480 (set (reg:SI 133 [ D.26190 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 35 10 36 3 (set (pc)
        (label_ref 19)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  5 [100.0%] 

(barrier 36 35 13)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 137 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 137 138
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 13 36 14 4 50 "" [1 uses])

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 init/initramfs.c:481 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 4 init/initramfs.c:481 (set (reg:SI 138)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 4 init/initramfs.c:481 (set (mem/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 88 [0x58])) [0 do_retain_initrd+0 S4 A32])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 18 17 19 4 init/initramfs.c:482 (set (reg:SI 133 [ D.26190 ])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u19(11){ }u20(13){ }u21(25){ }u22(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 19 18 20 5 51 "" [1 uses])

(note 20 19 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 20 31 5 init/initramfs.c:483 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ D.26190 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.26190 ])
        (nil)))

(insn 31 25 0 5 init/initramfs.c:483 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
rescanning insn with uid = 6.
deleting insn with uid = 6.
ending the processing of deferred insns

;; Function clean_path (clean_path)[0:1327] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 8
insn_cost 9: 4
insn_cost 10: 0
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 0
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 0
insn_cost 26: 4
insn_cost 27: 0
insn_cost 43: 0
insn_cost 32: 4
insn_cost 33: 0
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -64 [0xffffffffffffffc0])))
deferring deletion of insn with uid = 7.
modifying insn i3     9 r1:SI=sfp:SI-0x40
deferring rescan insn with uid = 9.
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 11.
modifying insn i3    12 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 12.
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref:SI 39)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 138)
            (xor:SI (reg/v:SI 136 [ mode ])
                (subreg:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64]) 0)))
        (set (reg:SI 133 [ D.25967 ])
            (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138)
            (xor:SI (reg/v:SI 136 [ mode ])
                (subreg:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64]) 0)))
        (set (reg:SI 133 [ D.25967 ])
            (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64])))
    ])
Successfully matched this instruction:
(set (reg:SI 139)
    (xor:SI (reg/v:SI 136 [ mode ])
        (reg:SI 133 [ D.25967 ])))
deferring deletion of insn with uid = 16.
modifying insn i3    17 r139:SI=r136:SI^r133:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 17.
Failed to match this instruction:
(parallel [
        (set (reg:SI 139)
            (xor:SI (reg/v:SI 136 [ mode ])
                (subreg:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64]) 0)))
        (set (reg:SI 133 [ D.25967 ])
            (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 139)
            (xor:SI (reg/v:SI 136 [ mode ])
                (subreg:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64]) 0)))
        (set (reg:SI 133 [ D.25967 ])
            (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64])))
    ])
Failed to match this instruction:
(set (reg:SI 140)
    (and:SI (xor:SI (reg/v:SI 136 [ mode ])
            (reg:SI 133 [ D.25967 ]))
        (const_int 61440 [0xf000])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 140)
            (and:SI (xor:SI (reg/v:SI 136 [ mode ])
                    (subreg:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64]) 0))
                (const_int 61440 [0xf000])))
        (set (reg:SI 133 [ D.25967 ])
            (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 140)
            (and:SI (xor:SI (reg/v:SI 136 [ mode ])
                    (subreg:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64]) 0))
                (const_int 61440 [0xf000])))
        (set (reg:SI 133 [ D.25967 ])
            (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64])))
    ])
Successfully matched this instruction:
(set (reg:SI 133 [ D.25967 ])
    (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64])))
Failed to match this instruction:
(set (reg:SI 140)
    (and:SI (xor:SI (reg/v:SI 136 [ mode ])
            (subreg:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64]) 0))
        (const_int 61440 [0xf000])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg:SI 139)
            (const_int 61440 [0xf000]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref:SI 39)
        (pc)))
deferring deletion of insn with uid = 18.
modifying other_insn    20 pc={(cc:CC_NOOV==0x0)?L39:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xf3c
deferring rescan insn with uid = 20.
modifying insn i3    19 {cc:CC_NOOV=cmp(r139:SI&0xf000,0x0);clobber scratch;}
      REG_DEAD: r139:SI
deferring rescan insn with uid = 19.
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (xor:SI (reg/v:SI 136 [ mode ])
                        (reg:SI 133 [ D.25967 ]))
                    (const_int 61440 [0xf000]))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (xor:SI (reg/v:SI 136 [ mode ])
                (reg:SI 133 [ D.25967 ]))
            (const_int 61440 [0xf000]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (xor:SI (reg/v:SI 136 [ mode ])
                        (subreg:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                                    (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64]) 0))
                    (const_int 61440 [0xf000]))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
        (set (reg:SI 133 [ D.25967 ])
            (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (xor:SI (reg/v:SI 136 [ mode ])
                        (subreg:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                                    (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64]) 0))
                    (const_int 61440 [0xf000]))
                (const_int 0 [0x0])))
        (set (reg:SI 133 [ D.25967 ])
            (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64])))
    ])
Successfully matched this instruction:
(set (reg:SI 133 [ D.25967 ])
    (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64])))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (xor:SI (reg/v:SI 136 [ mode ])
                (subreg:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64]) 0))
            (const_int 61440 [0xf000]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:SI (reg:SI 139)
                (const_int 61440 [0xf000]))
            (const_int 0 [0x0]))
        (label_ref:SI 39)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:SI (xor:SI (reg/v:SI 136 [ mode ])
                    (reg:SI 133 [ D.25967 ]))
                (const_int 61440 [0xf000]))
            (const_int 0 [0x0]))
        (label_ref:SI 39)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (reg:SI 133 [ D.25967 ])
            (const_int 61440 [0xf000]))
        (const_int 16384 [0x4000])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 141)
            (const_int 16384 [0x4000]))
        (label_ref 30)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg:SI 133 [ D.25967 ])
                (const_int 61440 [0xf000]))
            (const_int 16384 [0x4000]))
        (label_ref 30)
        (pc)))


clean_path

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r3={4d} r11={1d,7u} r12={4d} r13={1d,10u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={6d,3u} r25={1d,9u,1d} r26={1d,6u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,2u} r134={1d,1u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 431{376d,54u,1e} in 18{15 regular + 3 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 135 136 137
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 init/initramfs.c:280 (set (reg/v/f:SI 135 [ path ])
        (reg:SI 0 r0 [ path ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 init/initramfs.c:280 (set (reg/v:SI 136 [ mode ])
        (reg:SI 1 r1 [ mode ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ mode ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 9 2 NOTE_INSN_DELETED)

(insn 9 7 10 2 init/initramfs.c:283 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -64 [0xffffffffffffffc0]))) 4 {*arm_addsi3} (nil))

(call_insn 10 9 11 2 init/initramfs.c:283 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_newlstat") [flags 0x41] <function_decl 0x11452980 sys_newlstat>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 11 10 12 2 NOTE_INSN_DELETED)

(insn 12 11 13 2 init/initramfs.c:283 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 13 12 14 2 init/initramfs.c:283 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  7 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 133 138 139 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136
;; live  gen 	 24 [cc] 133 138 139 140
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 3 init/initramfs.c:283 discrim 1 (set (reg:SI 133 [ D.25967 ])
        (zero_extend:SI (mem/s/j/c:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -56 [0xffffffffffffffc8])) [0 st.st_mode+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 16 15 17 3 NOTE_INSN_DELETED)

(insn 17 16 18 3 init/initramfs.c:283 discrim 1 (set (reg:SI 139)
        (xor:SI (reg/v:SI 136 [ mode ])
            (reg:SI 133 [ D.25967 ]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg/v:SI 136 [ mode ])
        (nil)))

(note 18 17 19 3 NOTE_INSN_DELETED)

(insn 19 18 20 3 init/initramfs.c:283 discrim 1 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 139)
                        (const_int 61440 [0xf000]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(jump_insn 20 19 21 3 init/initramfs.c:283 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 39)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135


;; Succ edge  4 [61.0%]  (fallthru)
;; Succ edge  7 [39.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; live  gen 	 24 [cc] 141
;; live  kill	

;; Pred edge  3 [61.0%]  (fallthru)
(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 4 init/initramfs.c:284 (set (reg:SI 141)
        (and:SI (reg:SI 133 [ D.25967 ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.25967 ])
        (nil)))

(insn 23 22 24 4 init/initramfs.c:284 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 16384 [0x4000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(jump_insn 24 23 25 4 init/initramfs.c:284 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8009 [0x1f49])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  5 [19.9%]  (fallthru)
;; Succ edge  6 [80.1%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  4 [19.9%]  (fallthru)
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 init/initramfs.c:285 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ path ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ path ])
        (nil)))

(call_insn 27 26 43 5 init/initramfs.c:285 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_rmdir") [flags 0x41] <function_decl 0x11464e00 sys_rmdir>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(jump_insn 43 27 44 5 (set (pc)
        (label_ref 39)) -1 (nil))
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  7 [100.0%] 

(barrier 44 43 30)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  4 [80.1%] 
(code_label 30 44 31 6 57 "" [1 uses])

(note 31 30 32 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 6 init/initramfs.c:287 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ path ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ path ])
        (nil)))

(call_insn 33 32 39 6 init/initramfs.c:287 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_unlink") [flags 0x41] <function_decl 0x11458d00 sys_unlink>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6 2 3 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
;; Pred edge  2 [39.0%] 
;; Pred edge  3 [39.0%] 
;; Pred edge  5 [100.0%] 
(code_label 39 33 42 7 58 "" [3 uses])

(note 42 39 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 11.
deleting insn with uid = 16.
deleting insn with uid = 18.
rescanning insn with uid = 9.
deleting insn with uid = 9.
rescanning insn with uid = 12.
deleting insn with uid = 12.
rescanning insn with uid = 17.
deleting insn with uid = 17.
rescanning insn with uid = 19.
deleting insn with uid = 19.
verify found no changes in insn with uid = 20.
ending the processing of deferred insns

;; Function do_utime (do_utime)[0:1315] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 12: 4
insn_cost 13: 8
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 0
insn_cost 30: 0
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 <variable>.tv_sec+0 S4 A64])
            (reg:SI 1 r1 [ mtime ]))
        (set (reg/v:SI 136 [ mtime ])
            (reg:SI 1 r1 [ mtime ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 <variable>.tv_sec+0 S4 A64])
            (reg:SI 1 r1 [ mtime ]))
        (set (reg/v:SI 136 [ mtime ])
            (reg:SI 1 r1 [ mtime ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -12 [0xfffffffffffffff4])) [0 <variable>.tv_nsec+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 137)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -12 [0xfffffffffffffff4])) [0 <variable>.tv_nsec+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 137)
            (const_int 0 [0x0]))
    ])
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -16 [0xfffffffffffffff0])))
deferring deletion of insn with uid = 13.
modifying insn i3    16 r2:SI=sfp:SI-0x10
deferring rescan insn with uid = 16.


do_utime

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={3d,4u} r1={3d,2u} r2={3d,1u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,7u,1d} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={1d,1u} r136={1d,2u} r137={1d,2u} r139={1d,1u} 
;;    total ref usage 164{135d,28u,1e} in 13{12 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 137 139
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 135 136 137 139
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 init/initramfs.c:78 (set (reg/v/f:SI 135 [ filename ])
        (reg:SI 0 r0 [ filename ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ filename ])
        (nil)))

(insn 3 2 4 2 init/initramfs.c:78 (set (reg/v:SI 136 [ mtime ])
        (reg:SI 1 r1 [ mtime ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ mtime ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 init/initramfs.c:81 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 <variable>.tv_sec+0 S4 A64])
        (reg/v:SI 136 [ mtime ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/initramfs.c:82 (set (reg:SI 137)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/initramfs.c:82 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 <variable>.tv_nsec+0 S4 A32])
        (reg:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 10 9 12 2 init/initramfs.c:83 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 <variable>.tv_sec+0 S4 A64])
        (reg/v:SI 136 [ mtime ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ mtime ])
        (nil)))

(insn 12 10 13 2 init/initramfs.c:84 (set (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 <variable>.tv_nsec+0 S4 A32])
        (reg:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(note 13 12 14 2 NOTE_INSN_DELETED)

(insn 14 13 15 2 init/initramfs.c:86 (set (reg:SI 0 r0)
        (const_int -100 [0xffffffffffffff9c])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 init/initramfs.c:86 (set (reg:SI 1 r1)
        (reg/v/f:SI 135 [ filename ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ filename ])
        (nil)))

(insn 16 15 17 2 init/initramfs.c:86 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (nil))

(insn 17 16 18 2 init/initramfs.c:86 (set (reg:SI 3 r3)
        (const_int 256 [0x100])) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 30 2 init/initramfs.c:86 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_utimes") [flags 0x41] <function_decl 0x10c9bf80 do_utimes>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 30 18 0 2 init/initramfs.c:87 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 13.
rescanning insn with uid = 16.
deleting insn with uid = 16.
ending the processing of deferred insns

;; Function do_symlink (do_symlink)[0:1330] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 8
insn_cost 6: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 0
insn_cost 24: 4
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 0
insn_cost 37: 4
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 0
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 0
insn_cost 47: 4
insn_cost 48: 4
insn_cost 50: 4
insn_cost 51: 4
insn_cost 56: 4
insn_cost 62: 0
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 134 [ collected.393 ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 collected+0 S4 A32]))
        (set (reg/f:SI 136)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 134 [ collected.393 ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 collected+0 S4 A32]))
        (set (reg/f:SI 136)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(set (reg:SI 139)
    (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 96 [0x60])) [0 name_len+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (plus:SI (reg:SI 140 [ name_len ])
            (const_int 1 [0x1]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 96 [0x60])) [0 name_len+0 S4 A32])
            (const_int 1 [0x1]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 139)
    (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 96 [0x60])) [0 name_len+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                        (const_int 16 [0x10])) [0 collected+0 S4 A32])
                (reg:SI 141)))
        (set (reg/f:SI 134 [ collected.393 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                        (const_int 16 [0x10])) [0 collected+0 S4 A32])
                (reg:SI 141)))
        (set (reg/f:SI 134 [ collected.393 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 144)
    (plus:SI (and:SI (reg:SI 139)
            (const_int -4 [0xfffffffffffffffc]))
        (reg/f:SI 134 [ collected.393 ])))
Failed to match this instruction:
(set (reg:SI 144)
    (plus:SI (and:SI (plus:SI (reg:SI 140 [ name_len ])
                (const_int 1 [0x1]))
            (const_int -4 [0xfffffffffffffffc]))
        (reg/f:SI 134 [ collected.393 ])))
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (plus:SI (reg:SI 140 [ name_len ])
            (const_int 1 [0x1]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (plus:SI (and:SI (reg:SI 139)
                    (const_int -4 [0xfffffffffffffffc]))
                (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                        (const_int 16 [0x10])) [0 collected+0 S4 A32])))
        (set (reg/f:SI 134 [ collected.393 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (plus:SI (and:SI (reg:SI 139)
                    (const_int -4 [0xfffffffffffffffc]))
                (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                        (const_int 16 [0x10])) [0 collected+0 S4 A32])))
        (set (reg/f:SI 134 [ collected.393 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 134 [ collected.393 ])
    (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
            (const_int 16 [0x10])) [0 collected+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 144)
    (plus:SI (and:SI (reg:SI 139)
            (const_int -4 [0xfffffffffffffffc]))
        (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 145)
    (plus:SI (reg:SI 144)
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 145)
    (plus:SI (plus:SI (reg/f:SI 134 [ collected.393 ])
            (reg:SI 141))
        (reg:SI 142 [ body_len ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 145)
            (plus:SI (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                            (const_int 16 [0x10])) [0 collected+0 S4 A32])
                    (reg:SI 141))
                (reg:SI 142 [ body_len ])))
        (set (reg/f:SI 134 [ collected.393 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 145)
            (plus:SI (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                            (const_int 16 [0x10])) [0 collected+0 S4 A32])
                    (reg:SI 141))
                (reg:SI 142 [ body_len ])))
        (set (reg/f:SI 134 [ collected.393 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 134 [ collected.393 ])
    (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
            (const_int 16 [0x10])) [0 collected+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 145)
    (plus:SI (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32])
            (reg:SI 141))
        (reg:SI 142 [ body_len ])))
Failed to match this instruction:
(set (reg:SI 145)
    (plus:SI (plus:SI (and:SI (reg:SI 139)
                (const_int -4 [0xfffffffffffffffc]))
            (reg/f:SI 134 [ collected.393 ]))
        (reg:SI 142 [ body_len ])))
Successfully matched this instruction:
(set (reg:SI 144)
    (and:SI (reg:SI 139)
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 145)
    (plus:SI (plus:SI (reg:SI 144)
            (reg/f:SI 134 [ collected.393 ]))
        (reg:SI 142 [ body_len ])))
Failed to match this instruction:
(set (reg:SI 145)
    (plus:SI (plus:SI (reg/f:SI 134 [ collected.393 ])
            (reg:SI 141))
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 144)
    (plus:SI (reg/f:SI 134 [ collected.393 ])
        (reg:SI 141)))
Failed to match this instruction:
(set (reg:SI 145)
    (plus:SI (reg:SI 144)
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
Failed to match this instruction:
(set (mem:QI (plus:SI (plus:SI (reg:SI 142 [ body_len ])
                (reg:SI 144))
            (const_int 2 [0x2])) [0 S1 A8])
    (const_int 0 [0x0]))
Failed to match this instruction:
(parallel [
        (set (mem:QI (plus:SI (reg:SI 145)
                    (const_int 2 [0x2])) [0 S1 A8])
            (const_int 0 [0x0]))
        (set (reg:SI 147)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:QI (plus:SI (reg:SI 145)
                    (const_int 2 [0x2])) [0 S1 A8])
            (const_int 0 [0x0]))
        (set (reg:SI 147)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(set (mem:QI (plus:SI (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 136)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
                (reg:SI 144))
            (const_int 2 [0x2])) [0 S1 A8])
    (const_int 0 [0x0]))
Failed to match this instruction:
(set (reg:SI 145)
    (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
        (reg:SI 144)))
Failed to match this instruction:
(set (mem:QI (plus:SI (plus:SI (plus:SI (reg/f:SI 134 [ collected.393 ])
                    (reg:SI 141))
                (reg:SI 142 [ body_len ]))
            (const_int 2 [0x2])) [0 S1 A8])
    (const_int 0 [0x0]))
Failed to match this instruction:
(set (reg:SI 145)
    (plus:SI (plus:SI (reg/f:SI 134 [ collected.393 ])
            (reg:SI 141))
        (reg:SI 142 [ body_len ])))
Failed to match this instruction:
(parallel [
        (set (mem:QI (plus:SI (plus:SI (reg:SI 142 [ body_len ])
                        (reg:SI 144))
                    (const_int 2 [0x2])) [0 S1 A8])
            (const_int 0 [0x0]))
        (set (reg:SI 147)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:QI (plus:SI (plus:SI (reg:SI 142 [ body_len ])
                        (reg:SI 144))
                    (const_int 2 [0x2])) [0 S1 A8])
            (const_int 0 [0x0]))
        (set (reg:SI 147)
            (const_int 0 [0x0]))
    ])
Successfully matched this instruction:
(set (reg:SI 147)
    (const_int 0 [0x0]))
Failed to match this instruction:
(set (mem:QI (plus:SI (plus:SI (reg:SI 142 [ body_len ])
                (reg:SI 144))
            (const_int 2 [0x2])) [0 S1 A8])
    (const_int 0 [0x0]))
Failed to match this instruction:
(set (reg:SI 151)
    (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 96 [0x60])) [0 name_len+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:SI 153)
    (and:SI (plus:SI (reg:SI 152 [ name_len ])
            (const_int 1 [0x1]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 153)
    (and:SI (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 96 [0x60])) [0 name_len+0 S4 A32])
            (const_int 1 [0x1]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 151)
    (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 96 [0x60])) [0 name_len+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (reg:SI 154)
    (plus:SI (and:SI (reg:SI 151)
            (const_int -4 [0xfffffffffffffffc]))
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:SI 154)
    (plus:SI (and:SI (plus:SI (reg:SI 152 [ name_len ])
                (const_int 1 [0x1]))
            (const_int -4 [0xfffffffffffffffc]))
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:SI 153)
    (and:SI (plus:SI (reg:SI 152 [ name_len ])
            (const_int 1 [0x1]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                        (const_int 16 [0x10])) [0 collected+0 S4 A32])
                (reg:SI 154)))
        (set (reg/f:SI 133 [ collected.674 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                        (const_int 16 [0x10])) [0 collected+0 S4 A32])
                (reg:SI 154)))
        (set (reg/f:SI 133 [ collected.674 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (plus:SI (reg/f:SI 133 [ collected.674 ])
            (reg:SI 153))
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (plus:SI (and:SI (reg:SI 151)
                (const_int -4 [0xfffffffffffffffc]))
            (reg/f:SI 133 [ collected.674 ]))
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:SI 154)
    (and:SI (reg:SI 151)
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (plus:SI (reg:SI 154)
            (reg/f:SI 133 [ collected.674 ]))
        (const_int 2 [0x2])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (plus:SI (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                            (const_int 16 [0x10])) [0 collected+0 S4 A32])
                    (reg:SI 153))
                (const_int 2 [0x2])))
        (set (reg/f:SI 133 [ collected.674 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (plus:SI (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                            (const_int 16 [0x10])) [0 collected+0 S4 A32])
                    (reg:SI 153))
                (const_int 2 [0x2])))
        (set (reg/f:SI 133 [ collected.674 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 133 [ collected.674 ])
    (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
            (const_int 16 [0x10])) [0 collected+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32])
            (reg:SI 153))
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (plus:SI (reg/f:SI 133 [ collected.674 ])
        (reg:SI 154)))
deferring deletion of insn with uid = 30.
modifying insn i3    31 r0:SI=r133:SI+r154:SI
      REG_DEAD: r154:SI
deferring rescan insn with uid = 31.
Failed to match this instruction:
(set (reg:SI 0 r0)
    (plus:SI (plus:SI (reg/f:SI 133 [ collected.674 ])
            (reg:SI 153))
        (const_int 2 [0x2])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                        (const_int 16 [0x10])) [0 collected+0 S4 A32])
                (reg:SI 154)))
        (set (reg/f:SI 133 [ collected.674 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                        (const_int 16 [0x10])) [0 collected+0 S4 A32])
                (reg:SI 154)))
        (set (reg/f:SI 133 [ collected.674 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 0 r0)
    (plus:SI (plus:SI (and:SI (reg:SI 151)
                (const_int -4 [0xfffffffffffffffc]))
            (reg/f:SI 133 [ collected.674 ]))
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:SI 154)
    (and:SI (reg:SI 151)
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 0 r0)
    (plus:SI (plus:SI (reg:SI 154)
            (reg/f:SI 133 [ collected.674 ]))
        (const_int 2 [0x2])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                            (const_int 16 [0x10])) [0 collected+0 S4 A32])
                    (reg:SI 153))
                (const_int 2 [0x2])))
        (set (reg/f:SI 133 [ collected.674 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                            (const_int 16 [0x10])) [0 collected+0 S4 A32])
                    (reg:SI 153))
                (const_int 2 [0x2])))
        (set (reg/f:SI 133 [ collected.674 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 133 [ collected.674 ])
    (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
            (const_int 16 [0x10])) [0 collected+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 0 r0)
    (plus:SI (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32])
            (reg:SI 153))
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 136)
            (const_int 32 [0x20])) [0 state+0 S4 A32])
    (const_int 3 [0x3]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 136)
            (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
    (const_int 7 [0x7]))
Failed to match this instruction:
(parallel [
        (use (reg:SI 147))
        (set (reg/i:SI 0 r0)
            (reg:SI 147))
    ])
Failed to match this instruction:
(parallel [
        (use (reg:SI 147))
        (set (reg/i:SI 0 r0)
            (reg:SI 147))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])


do_symlink

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={10d,6u} r1={9d,4u} r2={6d,1u} r3={5d} r11={1d,2u} r12={5d} r13={1d,6u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={1d,2u} r26={1d,1u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,2u} r134={1d,2u} r136={1d,12u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,3u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r162={1d,1u} r164={1d,1u} 
;;    total ref usage 560{505d,55u,0e} in 34{30 regular + 4 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 136 139 140 141 142 144 145 147 151 152 153 154 155 162 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 136 139 140 141 142 144 145 147 151 152 153 154 155 162 164
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:356 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 9 2 init/initramfs.c:356 (set (reg/f:SI 134 [ collected.393 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 6 10 2 init/initramfs.c:356 (set (reg:SI 140 [ name_len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 96 [0x60])) [0 name_len+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/initramfs.c:356 (set (reg:SI 139)
        (plus:SI (reg:SI 140 [ name_len ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 140 [ name_len ])
        (nil)))

(insn 11 10 12 2 init/initramfs.c:356 (set (reg:SI 141)
        (and:SI (reg:SI 139)
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(insn 12 11 14 2 init/initramfs.c:356 (set (reg:SI 142 [ body_len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 12 15 2 init/initramfs.c:356 (set (reg:SI 144)
        (plus:SI (reg/f:SI 134 [ collected.393 ])
            (reg:SI 141))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 15 14 17 2 init/initramfs.c:356 (set (reg:SI 145)
        (plus:SI (reg:SI 144)
            (reg:SI 142 [ body_len ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg:SI 142 [ body_len ])
            (nil))))

(insn 17 15 19 2 init/initramfs.c:356 (set (reg:SI 147)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 19 17 20 2 init/initramfs.c:356 (set (mem:QI (plus:SI (reg:SI 145)
                (const_int 2 [0x2])) [0 S1 A8])
        (subreg:QI (reg:SI 147) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 20 19 21 2 init/initramfs.c:357 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ collected.393 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ collected.393 ])
        (nil)))

(insn 21 20 22 2 init/initramfs.c:357 (set (reg:SI 1 r1)
        (reg:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 22 21 24 2 init/initramfs.c:357 (parallel [
            (call (mem:SI (symbol_ref:SI ("clean_path") [flags 0x3] <function_decl 0x114ad300 clean_path>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 24 22 26 2 init/initramfs.c:358 (set (reg/f:SI 133 [ collected.674 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 24 27 2 init/initramfs.c:358 (set (reg:SI 152 [ name_len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 96 [0x60])) [0 name_len+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 2 init/initramfs.c:358 (set (reg:SI 151)
        (plus:SI (reg:SI 152 [ name_len ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 152 [ name_len ])
        (nil)))

(insn 28 27 29 2 init/initramfs.c:358 (set (reg:SI 153)
        (and:SI (reg:SI 151)
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(insn 29 28 30 2 init/initramfs.c:358 (set (reg:SI 154)
        (plus:SI (reg:SI 153)
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 153)
        (nil)))

(note 30 29 31 2 NOTE_INSN_DELETED)

(insn 31 30 32 2 init/initramfs.c:358 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 133 [ collected.674 ])
            (reg:SI 154))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 154)
        (nil)))

(insn 32 31 33 2 init/initramfs.c:358 (set (reg:SI 1 r1)
        (reg/f:SI 133 [ collected.674 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 133 [ collected.674 ])
        (nil)))

(call_insn 33 32 37 2 init/initramfs.c:358 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_symlink") [flags 0x41] <function_decl 0x11458c80 sys_symlink>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 37 33 38 2 init/initramfs.c:359 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 2 init/initramfs.c:359 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 100 [0x64])) [0 uid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 init/initramfs.c:359 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 104 [0x68])) [0 gid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 40 39 43 2 init/initramfs.c:359 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_lchown") [flags 0x41] <function_decl 0x1145eb00 sys_lchown>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 43 40 44 2 init/initramfs.c:360 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 2 init/initramfs.c:360 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 108 [0x6c])) [0 mtime+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 45 44 47 2 init/initramfs.c:360 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_utime") [flags 0x3] <function_decl 0x11487700 do_utime>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 47 45 48 2 init/initramfs.c:361 (set (reg:SI 162)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 50 2 init/initramfs.c:361 (set (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_EQUAL (const_int 3 [0x3])
            (nil))))

(insn 50 48 51 2 init/initramfs.c:362 (set (reg:SI 164)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 56 2 init/initramfs.c:362 (set (mem/c/i:SI (plus:SI (reg/f:SI 136)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
        (reg:SI 164)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/f:SI 136)
            (expr_list:REG_EQUAL (const_int 7 [0x7])
                (nil)))))

(insn 56 51 62 2 init/initramfs.c:364 (set (reg/i:SI 0 r0)
        (reg:SI 147)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 62 56 0 2 init/initramfs.c:364 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 30.
rescanning insn with uid = 31.
deleting insn with uid = 31.
ending the processing of deferred insns

;; Function unpack_to_rootfs (unpack_to_rootfs)[0:1333] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 9: 8
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 0
insn_cost 13: 4
insn_cost 14: 8
insn_cost 15: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 0
insn_cost 22: 4
insn_cost 24: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 0
insn_cost 31: 4
insn_cost 34: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 38: 0
insn_cost 41: 4
insn_cost 42: 4
insn_cost 43: 0
insn_cost 45: 4
insn_cost 46: 0
insn_cost 50: 8
insn_cost 51: 0
insn_cost 56: 4
insn_cost 57: 4
insn_cost 59: 4
insn_cost 60: 4
insn_cost 63: 4
insn_cost 229: 4
insn_cost 125: 4
insn_cost 128: 8
insn_cost 215: 8
insn_cost 211: 8
insn_cost 175: 4
insn_cost 142: 8
insn_cost 159: 8
insn_cost 307: 4
insn_cost 326: 0
insn_cost 68: 8
insn_cost 69: 4
insn_cost 70: 4
insn_cost 71: 0
insn_cost 73: 4
insn_cost 74: 8
insn_cost 75: 4
insn_cost 76: 4
insn_cost 77: 4
insn_cost 78: 0
insn_cost 82: 4
insn_cost 84: 4
insn_cost 86: 4
insn_cost 90: 4
insn_cost 92: 4
insn_cost 93: 4
insn_cost 95: 4
insn_cost 96: 0
insn_cost 97: 4
insn_cost 99: 4
insn_cost 100: 0
insn_cost 103: 4
insn_cost 104: 4
insn_cost 105: 4
insn_cost 106: 4
insn_cost 328: 0
insn_cost 111: 4
insn_cost 112: 0
insn_cost 114: 4
insn_cost 115: 8
insn_cost 117: 4
insn_cost 118: 8
insn_cost 119: 4
insn_cost 330: 0
insn_cost 126: 4
insn_cost 129: 4
insn_cost 130: 4
insn_cost 131: 4
insn_cost 132: 0
insn_cost 133: 4
insn_cost 134: 4
insn_cost 135: 0
insn_cost 138: 4
insn_cost 139: 4
insn_cost 141: 4
insn_cost 143: 4
insn_cost 144: 4
insn_cost 145: 4
insn_cost 146: 4
insn_cost 147: 8
insn_cost 148: 0
insn_cost 149: 4
insn_cost 150: 4
insn_cost 151: 0
insn_cost 154: 4
insn_cost 155: 4
insn_cost 156: 0
insn_cost 160: 4
insn_cost 332: 0
insn_cost 165: 4
insn_cost 166: 4
insn_cost 167: 0
insn_cost 170: 4
insn_cost 171: 4
insn_cost 172: 0
insn_cost 177: 8
insn_cost 178: 4
insn_cost 179: 8
insn_cost 180: 4
insn_cost 181: 0
insn_cost 185: 4
insn_cost 334: 0
insn_cost 191: 4
insn_cost 192: 4
insn_cost 193: 0
insn_cost 197: 4
insn_cost 201: 4
insn_cost 202: 4
insn_cost 203: 0
insn_cost 206: 4
insn_cost 207: 4
insn_cost 208: 0
insn_cost 212: 4
insn_cost 216: 4
insn_cost 218: 4
insn_cost 219: 8
insn_cost 220: 4
insn_cost 221: 4
insn_cost 222: 4
insn_cost 226: 4
insn_cost 227: 4
insn_cost 308: 8
insn_cost 230: 4
insn_cost 231: 4
insn_cost 232: 4
insn_cost 234: 4
insn_cost 235: 4
insn_cost 236: 4
insn_cost 237: 4
insn_cost 238: 0
insn_cost 324: 4
insn_cost 241: 4
insn_cost 242: 4
insn_cost 251: 8
insn_cost 253: 8
insn_cost 336: 0
insn_cost 247: 4
insn_cost 248: 4
insn_cost 249: 4
insn_cost 250: 4
insn_cost 252: 4
insn_cost 254: 4
insn_cost 255: 4
insn_cost 256: 4
insn_cost 257: 0
insn_cost 258: 4
insn_cost 259: 0
insn_cost 260: 4
insn_cost 261: 0
insn_cost 262: 4
insn_cost 264: 4
insn_cost 265: 4
insn_cost 303: 8
insn_cost 271: 4
insn_cost 272: 0
insn_cost 275: 4
insn_cost 276: 0
insn_cost 278: 4
insn_cost 279: 0
insn_cost 281: 4
insn_cost 282: 0
insn_cost 284: 4
insn_cost 289: 4
insn_cost 295: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)
                        (const_int 28 [0x1c]))) [0 <variable>.cs_cachep+0 S4 A32]))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)
                        (const_int 28 [0x1c]))) [0 <variable>.cs_cachep+0 S4 A32]))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>))
    ])
Successfully matched this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
            (const_int 4 [0x4])) [0 header_buf+0 S4 A32])
    (reg:SI 0 r0))
deferring deletion of insn with uid = 13.
modifying insn i3    15 [r157:SI+0x4]=r0:SI
      REG_DEAD: r0:SI
deferring rescan insn with uid = 15.
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 4 [0x4]))) [0 header_buf+0 S4 A32])
            (reg:SI 0 r0))
        (set (reg/f:SI 157)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 4 [0x4]))) [0 header_buf+0 S4 A32])
            (reg:SI 0 r0))
        (set (reg/f:SI 157)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
            (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32])
    (reg:SI 0 r0))
deferring deletion of insn with uid = 22.
modifying insn i3    24 [r157:SI+0x70]=r0:SI
      REG_DEAD: r0:SI
deferring rescan insn with uid = 24.
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                    (const_int 116 [0x74])) [0 name_buf+0 S4 A32])
            (reg:SI 0 r0))
        (set (reg/v/f:SI 142 [ ret ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                    (const_int 116 [0x74])) [0 name_buf+0 S4 A32])
            (reg:SI 0 r0))
        (set (reg/v/f:SI 142 [ ret ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 4 [0x4])) [0 header_buf+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:SI 163 [ header_buf ])
            (const_int 0 [0x0]))
        (label_ref 47)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                    (const_int 4 [0x4])) [0 header_buf+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 47)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 4 [0x4])) [0 header_buf+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:SI 165 [ symlink_buf ])
            (const_int 0 [0x0]))
        (label_ref 47)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                    (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 47)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 142 [ ret ])
            (const_int 0 [0x0]))
        (label_ref 53)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 157)
                    (const_int 32 [0x20])) [0 state+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 168)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 157)
                    (const_int 32 [0x20])) [0 state+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 168)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 157)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (const_int 0 [0x0]))
        (set (reg:DI 170)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 157)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (const_int 0 [0x0]))
        (set (reg:DI 170)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 257)
            (plus:SI (reg/f:SI 157)
                (const_int 120 [0x78])))
        (set (reg/f:SI 252)
            (reg/f:SI 157))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 257)
            (plus:SI (reg/f:SI 157)
                (const_int 120 [0x78])))
        (set (reg/f:SI 252)
            (reg/f:SI 157))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 257)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 120 [0x78]))))
        (set (reg/f:SI 252)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 257)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 120 [0x78]))))
        (set (reg/f:SI 252)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:SI (mem:QI (reg/v/f:SI 154 [ buf ]) [0 S1 A8]) 0)
                (const_int 48 [0x30])))
        (set (reg:SI 151 [ D.26144 ])
            (zero_extend:SI (mem:QI (reg/v/f:SI 154 [ buf ]) [0 S1 A8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:SI (mem:QI (reg/v/f:SI 154 [ buf ]) [0 S1 A8]) 0)
                (const_int 48 [0x30])))
        (set (reg:SI 151 [ D.26144 ])
            (zero_extend:SI (mem:QI (reg/v/f:SI 154 [ buf ]) [0 S1 A8])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 151 [ D.26144 ])
            (const_int 48 [0x30]))
        (label_ref 109)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (subreg:SI (mem:QI (reg/v/f:SI 154 [ buf ]) [0 S1 A8]) 0)
                    (const_int 48 [0x30]))
                (label_ref 109)
                (pc)))
        (set (reg:SI 151 [ D.26144 ])
            (zero_extend:SI (mem:QI (reg/v/f:SI 154 [ buf ]) [0 S1 A8])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (subreg:SI (mem:QI (reg/v/f:SI 154 [ buf ]) [0 S1 A8]) 0)
                    (const_int 48 [0x30]))
                (label_ref 109)
                (pc)))
        (set (reg:SI 151 [ D.26144 ])
            (zero_extend:SI (mem:QI (reg/v/f:SI 154 [ buf ]) [0 S1 A8])))
    ])
Successfully matched this instruction:
(set (reg:SI 151 [ D.26144 ])
    (zero_extend:SI (mem:QI (reg/v/f:SI 154 [ buf ]) [0 S1 A8])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (subreg:SI (mem:QI (reg/v/f:SI 154 [ buf ]) [0 S1 A8]) 0)
            (const_int 48 [0x30]))
        (label_ref 109)
        (pc)))
Failed to match this instruction:
(set (reg:DI 174)
    (and:DI (reg/v:DI 145 [ saved_offset ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 176)
            (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
                (subreg:SI (reg:DI 175) 0)))
        (set (reg:DI 174)
            (and:DI (reg/v:DI 145 [ saved_offset ])
                (reg:DI 175)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 176)
            (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
                (subreg:SI (reg:DI 175) 0)))
        (set (reg:DI 174)
            (and:DI (reg/v:DI 145 [ saved_offset ])
                (reg:DI 175)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 176)
            (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
                (const_int 3 [0x3])))
        (set (reg:DI 174)
            (and:DI (reg/v:DI 145 [ saved_offset ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 176)
            (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
                (const_int 3 [0x3])))
        (set (reg:DI 174)
            (and:DI (reg/v:DI 145 [ saved_offset ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(set (reg:DI 174)
    (and:DI (reg/v:DI 145 [ saved_offset ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 176)
            (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
                (const_int 3 [0x3])))
        (set (reg:DI 174)
            (and:DI (reg/v:DI 145 [ saved_offset ])
                (const_int 3 [0x3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 176)
            (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
                (const_int 3 [0x3])))
        (set (reg:DI 174)
            (and:DI (reg/v:DI 145 [ saved_offset ])
                (const_int 3 [0x3])))
    ])
Successfully matched this instruction:
(set (reg:SI 176)
    (ior:SI (subreg:SI (reg:DI 174) 0)
        (subreg:SI (reg:DI 174) 4)))
deferring deletion of insn with uid = 75.
modifying insn i3    76 r176:SI=r174:DI#0|r174:DI#4
      REG_DEAD: r174:DI
deferring rescan insn with uid = 76.
Failed to match this instruction:
(set (reg:SI 176)
    (ior:SI (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
            (subreg:SI (reg:DI 175) 0))
        (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                (reg:DI 175)) 4)))
Failed to match this instruction:
(set (reg:SI 176)
    (ior:SI (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
            (const_int 3 [0x3]))
        (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                (const_int 3 [0x3])) 4)))
Failed to match this instruction:
(set (reg:DI 174)
    (and:DI (reg/v:DI 145 [ saved_offset ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:SI 176)
    (ior:SI (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
            (const_int 3 [0x3]))
        (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                (const_int 3 [0x3])) 4)))
Successfully matched this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (ior:SI (subreg:SI (reg:DI 174) 0)
                    (subreg:SI (reg:DI 174) 4))
                (const_int 0 [0x0])))
        (set (reg:SI 176)
            (ior:SI (subreg:SI (reg:DI 174) 0)
                (subreg:SI (reg:DI 174) 4)))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 122)
        (pc)))
deferring deletion of insn with uid = 76.
modifying other_insn    78 pc={(cc:CC_NOOV!=0x0)?L122:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x270c
deferring rescan insn with uid = 78.
modifying insn i3    77 {cc:CC_NOOV=cmp(r174:DI#0|r174:DI#4,0x0);r176:SI=r174:DI#0|r174:DI#4;}
      REG_DEAD: r174:DI
deferring rescan insn with uid = 77.
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (ior:SI (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                            (reg:DI 175)) 0)
                    (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                            (reg:DI 175)) 4))
                (const_int 0 [0x0])))
        (set (reg:SI 176)
            (ior:SI (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
                    (subreg:SI (reg:DI 175) 0))
                (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                        (reg:DI 175)) 4)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (ior:SI (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                            (reg:DI 175)) 0)
                    (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                            (reg:DI 175)) 4))
                (const_int 0 [0x0])))
        (set (reg:SI 176)
            (ior:SI (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
                    (subreg:SI (reg:DI 175) 0))
                (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                        (reg:DI 175)) 4)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (ior:SI (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                            (const_int 3 [0x3])) 0)
                    (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                            (const_int 3 [0x3])) 4))
                (const_int 0 [0x0])))
        (set (reg:SI 176)
            (ior:SI (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
                    (const_int 3 [0x3]))
                (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                        (const_int 3 [0x3])) 4)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (ior:SI (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                            (const_int 3 [0x3])) 0)
                    (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                            (const_int 3 [0x3])) 4))
                (const_int 0 [0x0])))
        (set (reg:SI 176)
            (ior:SI (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
                    (const_int 3 [0x3]))
                (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                        (const_int 3 [0x3])) 4)))
    ])
Failed to match this instruction:
(set (reg:SI 176)
    (ior:SI (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
            (const_int 3 [0x3]))
        (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                (const_int 3 [0x3])) 4)))
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (ior:SI (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                            (const_int 3 [0x3])) 0)
                    (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                            (const_int 3 [0x3])) 4))
                (const_int 0 [0x0])))
        (set (reg:SI 176)
            (ior:SI (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
                    (const_int 3 [0x3]))
                (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                        (const_int 3 [0x3])) 4)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (ior:SI (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                            (const_int 3 [0x3])) 0)
                    (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                            (const_int 3 [0x3])) 4))
                (const_int 0 [0x0])))
        (set (reg:SI 176)
            (ior:SI (and:SI (subreg:SI (reg/v:DI 145 [ saved_offset ]) 0)
                    (const_int 3 [0x3]))
                (subreg:SI (and:DI (reg/v:DI 145 [ saved_offset ])
                        (const_int 3 [0x3])) 4)))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (ior:SI (subreg:SI (reg:DI 174) 0)
                        (subreg:SI (reg:DI 174) 4))
                    (const_int 0 [0x0]))
                (label_ref 122)
                (pc)))
        (set (reg:SI 176)
            (ior:SI (subreg:SI (reg:DI 174) 0)
                (subreg:SI (reg:DI 174) 4)))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (ior:SI (subreg:SI (reg:DI 174) 0)
                        (subreg:SI (reg:DI 174) 4))
                    (const_int 0 [0x0]))
                (label_ref 122)
                (pc)))
        (set (reg:SI 176)
            (ior:SI (subreg:SI (reg:DI 174) 0)
                (subreg:SI (reg:DI 174) 4)))
    ])
Successfully matched this instruction:
(set (reg:SI 176)
    (ior:SI (subreg:SI (reg:DI 174) 0)
        (subreg:SI (reg:DI 174) 4)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (ior:SI (subreg:SI (reg:DI 174) 0)
                (subreg:SI (reg:DI 174) 4))
            (const_int 0 [0x0]))
        (label_ref 122)
        (pc)))
Failed to match this instruction:
(set (reg:SI 185)
    (ashift:SI (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:SI 186)
    (plus:SI (mult:SI (reg:SI 183 [ state ])
            (const_int 4 [0x4]))
        (reg/f:SI 252)))
deferring deletion of insn with uid = 92.
modifying insn i3    93 r186:SI=r183:SI*0x4+r252:SI
      REG_DEAD: r183:SI
deferring rescan insn with uid = 93.
Failed to match this instruction:
(set (reg:SI 186)
    (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 252)
                    (const_int 32 [0x20])) [0 state+0 S4 A32])
            (const_int 4 [0x4]))
        (reg/f:SI 252)))
Failed to match this instruction:
(set (reg/f:SI 188)
    (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 183 [ state ])
                    (const_int 4 [0x4]))
                (reg/f:SI 252))
            (const_int 56 [0x38])) [0 actions S4 A32]))
Failed to match this instruction:
(set (reg/f:SI 188)
    (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 252)
                            (const_int 32 [0x20])) [0 state+0 S4 A32])
                    (const_int 4 [0x4]))
                (reg/f:SI 252))
            (const_int 56 [0x38])) [0 actions S4 A32]))
Failed to match this instruction:
(set (reg:SI 186)
    (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 252)
                    (const_int 32 [0x20])) [0 state+0 S4 A32])
            (const_int 4 [0x4]))
        (reg/f:SI 252)))
Successfully matched this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg:SI 186)
                            (const_int 56 [0x38])) [0 actions S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
deferring deletion of insn with uid = 95.
modifying insn i3    96 r0:SI=call [[r186:SI+0x38]] argc:0x0
      REG_DEAD: r186:SI
deferring rescan insn with uid = 96.
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 183 [ state ])
                                    (const_int 4 [0x4]))
                                (reg/f:SI 252))
                            (const_int 56 [0x38])) [0 actions S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (reg:SI 183 [ state ])
                                    (const_int 4 [0x4]))
                                (reg/f:SI 252))
                            (const_int 56 [0x38])) [0 actions S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 252)
                                            (const_int 32 [0x20])) [0 state+0 S4 A32])
                                    (const_int 4 [0x4]))
                                (reg/f:SI 252))
                            (const_int 56 [0x38])) [0 actions S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 252)
                                            (const_int 32 [0x20])) [0 state+0 S4 A32])
                                    (const_int 4 [0x4]))
                                (reg/f:SI 252))
                            (const_int 56 [0x38])) [0 actions S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
    ])
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 97.
modifying insn i3    99 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 99.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref:SI 98)
        (pc)))
Failed to match this instruction:
(set (reg:SI 141 [ D.26367 ])
    (minus:SI (reg/v:SI 155 [ len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 260)
                (const_int 8 [0x8])) [0 count+0 S4 A32])))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 154 [ buf ])
            (minus:SI (plus:SI (reg/v/f:SI 154 [ buf ])
                    (reg/v:SI 155 [ len ]))
                (reg:SI 190 [ count ])))
        (set (reg:SI 141 [ D.26367 ])
            (minus:SI (reg/v:SI 155 [ len ])
                (reg:SI 190 [ count ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 154 [ buf ])
            (minus:SI (plus:SI (reg/v/f:SI 154 [ buf ])
                    (reg/v:SI 155 [ len ]))
                (reg:SI 190 [ count ])))
        (set (reg:SI 141 [ D.26367 ])
            (minus:SI (reg/v:SI 155 [ len ])
                (reg:SI 190 [ count ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 154 [ buf ])
            (minus:SI (plus:SI (reg/v/f:SI 154 [ buf ])
                    (reg/v:SI 155 [ len ]))
                (mem/c/i:SI (plus:SI (reg/f:SI 260)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (set (reg:SI 141 [ D.26367 ])
            (minus:SI (reg/v:SI 155 [ len ])
                (mem/c/i:SI (plus:SI (reg/f:SI 260)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 154 [ buf ])
            (minus:SI (plus:SI (reg/v/f:SI 154 [ buf ])
                    (reg/v:SI 155 [ len ]))
                (mem/c/i:SI (plus:SI (reg/f:SI 260)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (set (reg:SI 141 [ D.26367 ])
            (minus:SI (reg/v:SI 155 [ len ])
                (mem/c/i:SI (plus:SI (reg/f:SI 260)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
    ])
Failed to match this instruction:
(set (reg:SI 141 [ D.26367 ])
    (minus:SI (reg/v:SI 155 [ len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 260)
                (const_int 8 [0x8])) [0 count+0 S4 A32])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 151 [ D.26144 ])
            (const_int 0 [0x0]))
        (label_ref 122)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:DI 193)
            (plus:DI (reg/v:DI 145 [ saved_offset ])
                (const_int 1 [0x1])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:DI 193)
    (plus:DI (reg/v:DI 145 [ saved_offset ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (reg/v:DI 145 [ saved_offset ])
                (reg:DI 192)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 252)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg/v:DI 145 [ saved_offset ])
        (reg:DI 192)))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 252)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg/v:DI 145 [ saved_offset ])
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:DI 193)
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 252)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg/v:DI 145 [ saved_offset ])
        (reg:DI 193)))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (reg/v:DI 145 [ saved_offset ])
                (const_int 1 [0x1])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 252)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg/v:DI 145 [ saved_offset ])
        (const_int 1 [0x1])))
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 146 [ decompress ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 163)
        (pc)))
deferring deletion of insn with uid = 133.
modifying other_insn   135 pc={(cc:CC==0x0)?L163:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xbc9
deferring rescan insn with uid = 135.
modifying insn i3   134 {cc:CC=cmp(r0:SI,0x0);r146:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 134.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 163)
                (pc)))
        (set (reg/v/f:SI 146 [ decompress ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 163)
                (pc)))
        (set (reg/v/f:SI 146 [ decompress ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 146 [ decompress ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 163)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 198)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 198)
            (const_int 0 [0x0]))
    ])
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 149.
modifying insn i3   150 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 150.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 198)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 202 [ message ])
            (const_int 0 [0x0]))
        (label_ref 198)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 198)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -4 [0xfffffffffffffffc])) [0 compress_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 149 [ compress_name.420 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [0 compress_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -4 [0xfffffffffffffffc])) [0 compress_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 149 [ compress_name.420 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [0 compress_name+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:SI 149 [ compress_name.420 ])
            (const_int 0 [0x0]))
        (label_ref 188)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -4 [0xfffffffffffffffc])) [0 compress_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 188)
                (pc)))
        (set (reg/f:SI 149 [ compress_name.420 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [0 compress_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -4 [0xfffffffffffffffc])) [0 compress_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 188)
                (pc)))
        (set (reg/f:SI 149 [ compress_name.420 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [0 compress_name+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 149 [ compress_name.420 ])
    (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc])) [0 compress_name+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [0 compress_name+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 188)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 206 [ message ])
            (const_int 0 [0x0]))
        (label_ref 198)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 198)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 214 [ message ])
            (const_int 0 [0x0]))
        (label_ref 198)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 198)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (const_int 7 [0x7])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 218 [ state ])
            (const_int 7 [0x7]))
        (label_ref 213)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (plus:SI (reg/f:SI 252)
                    (const_int 32 [0x20])) [0 state+0 S4 A32])
            (const_int 7 [0x7]))
        (label_ref 213)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (const_int 7 [0x7])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 220 [ message ])
            (const_int 0 [0x0]))
        (label_ref 213)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 213)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:DI 225 [ my_inptr.423 ])
            (zero_extend:DI (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32])))
        (set (reg:SI 148 [ my_inptr.423 ])
            (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 225 [ my_inptr.423 ])
            (zero_extend:DI (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32])))
        (set (reg:SI 148 [ my_inptr.423 ])
            (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32]))
    ])
Successfully matched this instruction:
(parallel [
        (set (reg:DI 226)
            (plus:DI (zero_extend:DI (reg:SI 148 [ my_inptr.423 ]))
                (reg/v:DI 145 [ saved_offset ])))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 218.
modifying insn i3   219 {r226:DI=zero_extend(r148:SI)+r145:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r145:DI
deferring rescan insn with uid = 219.
Failed to match this instruction:
(parallel [
        (set (reg:DI 226)
            (plus:DI (zero_extend:DI (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32]))
                (reg/v:DI 145 [ saved_offset ])))
        (clobber (reg:CC 24 cc))
        (set (reg:SI 148 [ my_inptr.423 ])
            (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 226)
            (plus:DI (zero_extend:DI (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32]))
                (reg/v:DI 145 [ saved_offset ])))
        (set (reg:SI 148 [ my_inptr.423 ])
            (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (zero_extend:DI (reg:SI 148 [ my_inptr.423 ]))
                (reg/v:DI 145 [ saved_offset ])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 252)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (zero_extend:DI (reg:SI 148 [ my_inptr.423 ]))
        (reg/v:DI 145 [ saved_offset ])))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (zero_extend:DI (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32]))
                (reg/v:DI 145 [ saved_offset ])))
        (set (reg:SI 148 [ my_inptr.423 ])
            (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (zero_extend:DI (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32]))
                (reg/v:DI 145 [ saved_offset ])))
        (set (reg:SI 148 [ my_inptr.423 ])
            (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 228)
    (ne:SI (reg/v:SI 155 [ len ])
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 226.
modifying insn i3   227 {r228:SI=r155:SI!=0x0;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 227.
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 232)
    (eq:SI (reg/f:SI 231 [ message ])
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 231.
modifying insn i3   232 {r232:SI=r231:SI==0x0;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r231:SI
deferring rescan insn with uid = 232.
Failed to match this instruction:
(parallel [
        (set (reg:SI 232)
            (eq:SI (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
                (const_int 0 [0x0])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 232)
    (eq:SI (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 233)
    (and:SI (ne:SI (reg/v:SI 155 [ len ])
            (const_int 0 [0x0]))
        (reg:SI 232)))
deferring deletion of insn with uid = 227.
modifying insn i3   234 {r233:SI=r155:SI!=0x0&r232:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r232:SI
deferring rescan insn with uid = 234.
Successfully matched this instruction:
(parallel [
        (set (reg:SI 233)
            (and:SI (ne:SI (reg/v:SI 155 [ len ])
                    (const_int 0 [0x0]))
                (eq:SI (reg/f:SI 231 [ message ])
                    (const_int 0 [0x0]))))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 232.
modifying insn i3   234 {r233:SI=r155:SI!=0x0&r231:SI==0x0;clobber cc:CC;}
      REG_DEAD: r231:SI
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 234.
Failed to match this instruction:
(parallel [
        (set (reg:SI 233)
            (and:SI (ne:SI (reg/v:SI 155 [ len ])
                    (const_int 0 [0x0]))
                (eq:SI (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
                    (const_int 0 [0x0]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 233)
    (and:SI (ne:SI (reg/v:SI 155 [ len ])
            (const_int 0 [0x0]))
        (eq:SI (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
            (const_int 0 [0x0]))))
Successfully matched this instruction:
(set (subreg:SI (reg:QI 234) 0)
    (and:SI (ne:SI (reg/v:SI 155 [ len ])
            (const_int 0 [0x0]))
        (eq:SI (reg/f:SI 231 [ message ])
            (const_int 0 [0x0]))))
deferring deletion of insn with uid = 234.
modifying insn i3   235 {r234:QI#0=r155:SI!=0x0&r231:SI==0x0;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r231:SI
deferring rescan insn with uid = 235.
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 234) 0)
            (and:SI (ne:SI (reg/v:SI 155 [ len ])
                    (const_int 0 [0x0]))
                (eq:SI (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
                    (const_int 0 [0x0]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (subreg:SI (reg:QI 234) 0)
    (and:SI (ne:SI (reg/v:SI 155 [ len ])
            (const_int 0 [0x0]))
        (eq:SI (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
            (const_int 0 [0x0]))))
Successfully matched this instruction:
(set (reg:SI 235)
    (and:SI (ne:SI (reg/v:SI 155 [ len ])
            (const_int 0 [0x0]))
        (eq:SI (reg/f:SI 231 [ message ])
            (const_int 0 [0x0]))))
deferring deletion of insn with uid = 235.
modifying insn i3   236 {r235:SI=r155:SI!=0x0&r231:SI==0x0;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r231:SI
deferring rescan insn with uid = 236.
Failed to match this instruction:
(parallel [
        (set (reg:SI 235)
            (and:SI (ne:SI (reg/v:SI 155 [ len ])
                    (const_int 0 [0x0]))
                (eq:SI (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
                    (const_int 0 [0x0]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 235)
    (and:SI (ne:SI (reg/v:SI 155 [ len ])
            (const_int 0 [0x0]))
        (eq:SI (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
            (const_int 0 [0x0]))))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (ne:SI (reg/v:SI 155 [ len ])
                (const_int 0 [0x0]))
            (eq:SI (reg/f:SI 231 [ message ])
                (const_int 0 [0x0])))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (ne:SI (reg/v:SI 155 [ len ])
                (const_int 0 [0x0]))
            (eq:SI (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
                (const_int 0 [0x0])))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 235)
    (and:SI (ne:SI (reg/v:SI 155 [ len ])
            (const_int 0 [0x0]))
        (eq:SI (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
            (const_int 0 [0x0]))))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 235)
            (const_int 0 [0x0]))
        (label_ref 225)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (ne:SI (reg/v:SI 155 [ len ])
                    (const_int 0 [0x0]))
                (eq:SI (reg/f:SI 231 [ message ])
                    (const_int 0 [0x0])))
            (const_int 0 [0x0]))
        (label_ref 225)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (reg/f:SI 138 [ D.26386 ])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                    (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32]))
        (set (reg/f:SI 139 [ D.26385 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                    (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (reg/f:SI 138 [ D.26386 ])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                    (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32]))
        (set (reg/f:SI 139 [ D.26385 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                    (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (reg/f:SI 139 [ D.26385 ]))
        (set (reg/f:SI 138 [ D.26386 ])
            (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (reg/f:SI 139 [ D.26385 ]))
        (set (reg/f:SI 138 [ D.26386 ])
            (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                    (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32]))
        (set (reg/f:SI 138 [ D.26386 ])
            (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32]))
        (set (reg/f:SI 139 [ D.26385 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                    (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                    (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32]))
        (set (reg/f:SI 138 [ D.26386 ])
            (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32]))
        (set (reg/f:SI 139 [ D.26385 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                    (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 134 [ de.751 ])
    (mem/s/f/j:SI (reg/v/f:SI 134 [ de.751 ]) [0 <variable>.list.next+0 S4 A32]))
deferring deletion of insn with uid = 262.
modifying insn i3   265 r134:SI=[r134:SI]
deferring rescan insn with uid = 265.
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 135 [ de ])
            (reg/f:SI 248))
        (label_ref 268)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 135 [ de ])
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 184 [0xb8]))))
        (label_ref 268)
        (pc)))
Successfully matched this instruction:
(set (reg/i:SI 0 r0)
    (mem/f/c/i:SI (reg/f:SI 239) [0 message+0 S4 A32]))
deferring deletion of insn with uid = 284.
modifying insn i3   289 r0:SI=[r239:SI]
      REG_DEAD: r239:SI
deferring rescan insn with uid = 289.
Failed to match this instruction:
(parallel [
        (use (mem/f/c/i:SI (reg/f:SI 239) [0 message+0 S4 A32]))
        (set (reg/i:SI 0 r0)
            (mem/f/c/i:SI (reg/f:SI 239) [0 message+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (use (mem/f/c/i:SI (reg/f:SI 239) [0 message+0 S4 A32]))
        (set (reg/i:SI 0 r0)
            (mem/f/c/i:SI (reg/f:SI 239) [0 message+0 S4 A32]))
    ])


unpack_to_rootfs

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={29d,22u} r1={22d,8u} r2={18d,3u} r3={17d,2u} r11={1d,31u} r12={15d} r13={1d,48u} r14={15d,1u} r15={14d} r16={14d} r17={14d} r18={14d} r19={14d} r20={14d} r21={14d} r22={14d} r23={14d} r24={35d,19u} r25={1d,33u,1d} r26={1d,30u} r27={14d} r28={14d} r29={14d} r30={14d} r31={14d} r32={14d} r33={14d} r34={14d} r35={14d} r36={14d} r37={14d} r38={14d} r39={14d} r40={14d} r41={14d} r42={14d} r43={14d} r44={14d} r45={14d} r46={14d} r47={14d} r48={14d} r49={14d} r50={14d} r51={14d} r52={14d} r53={14d} r54={14d} r55={14d} r56={14d} r57={14d} r58={14d} r59={14d} r60={14d} r61={14d} r62={14d} r63={14d} r64={14d} r65={14d} r66={14d} r67={14d} r68={14d} r69={14d} r70={14d} r71={14d} r72={14d} r73={14d} r74={14d} r75={14d} r76={14d} r77={14d} r78={14d} r79={14d} r80={14d} r81={14d} r82={14d} r83={14d} r84={14d} r85={14d} r86={14d} r87={14d} r88={14d} r89={14d} r90={14d} r91={14d} r92={14d} r93={14d} r94={14d} r95={14d} r96={14d} r97={14d} r98={14d} r99={14d} r100={14d} r101={14d} r102={14d} r103={14d} r104={14d} r105={14d} r106={14d} r107={14d} r108={14d} r109={14d} r110={14d} r111={14d} r112={14d} r113={14d} r114={14d} r115={14d} r116={14d} r117={14d} r118={14d} r119={14d} r120={14d} r121={14d} r122={14d} r123={14d} r124={14d} r125={14d} r126={14d} r127={14d} r134={2d,2u} r135={2d,10u,1d} r137={1d,1u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,2u} r142={1d,2u} r143={1d,1u} r144={1d,1u} r145={1d,3u,2d} r146={1d,2u} r147={1d,1u} r148={1d,3u} r149={1d,2u} r151={1d,2u} r154={4d,7u} r155={4d,8u} r156={1d,3u} r157={1d,9u} r163={1d,1u} r165={1d,1u} r168={1d,2u} r170={1d,2u} r174={1d,2u} r175={1d,1u} r176={2d,3u} r183={1d,1u} r185={1d,1u,1d} r186={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r193={1d,1u} r198={1d,2u} r202={1d,1u} r206={1d,1u} r214={1d,1u} r218={1d,1u} r220={1d,1u} r225={1d,1u} r226={1d,1u} r228={1d,1u} r229={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r239={1d,4u} r246={1d,1u} r248={2d,3u} r249={1d,1u} r250={1d,1u} r252={1d,21u} r253={1d,1u} r254={1d,1u} r255={1d,2u} r256={1d,2u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} 
;;    total ref usage 2110{1768d,337u,5e} in 160{146 regular + 14 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142 143 144 154 155 156 157 163
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 142 143 144 154 155 156 157 163
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 init/initramfs.c:415 (set (reg/v/f:SI 154 [ buf ])
        (reg:SI 0 r0 [ buf ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ buf ])
        (nil)))

(insn 3 2 4 2 init/initramfs.c:415 (set (reg/v:SI 155 [ len ])
        (reg:SI 1 r1 [ len ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ len ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 4 9 2 ("found") NOTE_INSN_DELETED_LABEL 66)

(insn 9 7 10 2 include/linux/slab_def.h:122 (set (reg/f:SI 156)
        (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 156)
                (const_int 28 [0x1c])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)
                    (const_int 28 [0x1c]))) [0 <variable>.cs_cachep+0 S4 A32])
        (nil)))

(insn 11 10 12 2 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 12 11 13 2 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x10efa480 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 13 12 14 2 NOTE_INSN_DELETED)

(insn 14 13 15 2 init/initramfs.c:421 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 init/initramfs.c:421 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 4 [0x4])) [0 header_buf+0 S4 A32])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 16 15 19 2 ("found") NOTE_INSN_DELETED_LABEL 67)

(insn 19 16 20 2 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 156)
                (const_int 92 [0x5c])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)
                    (const_int 92 [0x5c]))) [0 <variable>.cs_cachep+0 S4 A32])
        (nil)))

(insn 20 19 21 2 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 21 20 22 2 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x10efa480 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 22 21 24 2 NOTE_INSN_DELETED)

(insn 24 22 25 2 init/initramfs.c:422 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(note 25 24 28 2 ("found") NOTE_INSN_DELETED_LABEL 68)

(insn 28 25 29 2 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 156)
                (const_int 84 [0x54])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_EQUAL (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)
                        (const_int 84 [0x54]))) [0 <variable>.cs_cachep+0 S4 A32])
            (nil))))

(insn 29 28 30 2 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 30 29 31 2 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x10efa480 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 31 30 34 2 include/linux/slab_def.h:122 (set (reg/v/f:SI 142 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 34 31 36 2 init/initramfs.c:423 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 116 [0x74])) [0 name_buf+0 S4 A32])
        (reg/v/f:SI 142 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 36 34 37 2 init/initramfs.c:425 (set (reg/f:SI 163 [ header_buf ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 4 [0x4])) [0 header_buf+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 header_buf+0 S4 A32])
        (nil)))

(insn 37 36 38 2 init/initramfs.c:425 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 163 [ header_buf ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 163 [ header_buf ])
        (nil)))

(jump_insn 38 37 39 2 init/initramfs.c:425 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157


;; Succ edge  5 [0.0%] 
;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u30(11){ }u31(13){ }u32(25){ }u33(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 24 [cc] 165
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; live  gen 	 24 [cc] 165
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
(note 39 38 41 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 41 39 42 3 init/initramfs.c:425 discrim 1 (set (reg/f:SI 165 [ symlink_buf ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 112 [0x70]))) [0 symlink_buf+0 S4 A32])
        (nil)))

(insn 42 41 43 3 init/initramfs.c:425 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 165 [ symlink_buf ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 165 [ symlink_buf ])
        (nil)))

(jump_insn 43 42 44 3 init/initramfs.c:425 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157


;; Succ edge  5 [0.0%] 
;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u37(11){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 154 155 157
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
(note 44 43 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 4 init/initramfs.c:425 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 142 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ ret ])
        (nil)))

(jump_insn 46 45 47 4 init/initramfs.c:425 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 157


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 2 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%] 
;; Pred edge  3 [0.0%] 
;; Pred edge  4 [0.0%]  (fallthru)
(code_label 47 46 48 5 69 "" [2 uses])

(note 48 47 50 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 50 48 51 5 init/initramfs.c:426 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1151e780>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x1151e780>)
        (nil)))

(call_insn 51 50 52 5 init/initramfs.c:426 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a86f00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 5 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 52 51 53)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 157
;; lr  def 	 168 170 252 253 254 255 256 257 258 259 260
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 157
;; live  gen 	 168 170 252 253 254 255 256 257 258 259 260
;; live  kill	

;; Pred edge  4 [100.0%] 
(code_label 53 52 54 6 70 "" [1 uses])

(note 54 53 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 56 54 57 6 init/initramfs.c:428 (set (reg:SI 168)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 59 6 init/initramfs.c:428 (set (mem/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 59 57 60 6 init/initramfs.c:429 (set (reg:DI 170)
        (const_int 0 [0x0])) 163 {*arm_movdi} (nil))

(insn 60 59 63 6 init/initramfs.c:429 (set (mem/c/i:DI (plus:SI (reg/f:SI 157)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 170)) 163 {*arm_movdi} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 63 60 229 6 init/initramfs.c:430 (set (mem/f/c/i:SI (reg/f:SI 157) [0 message+0 S4 A32])
        (reg:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 229 63 125 6 init/initramfs.c:431 discrim 1 (set (reg/f:SI 252)
        (reg/f:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (nil))))

(insn 125 229 128 6 init/initramfs.c:446 (set (reg:DI 253)
        (reg:DI 170)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 170)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 128 125 215 6 init/initramfs.c:447 (set (reg/f:SI 254)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 215 128 211 6 init/initramfs.c:464 (set (reg/f:SI 255)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 211 215 175 6 init/initramfs.c:16 (set (reg/f:SI 256)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)) 167 {*arm_movsi_insn} (nil))

(insn 175 211 142 6 init/initramfs.c:455 (set (reg/f:SI 257)
        (plus:SI (reg/f:SI 252)
            (const_int 120 [0x78]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 120 [0x78])))
        (nil)))

(insn 142 175 159 6 init/initramfs.c:449 (set (reg/f:SI 258)
        (symbol_ref:SI ("error") [flags 0x3] <function_decl 0x11487300 error>)) 167 {*arm_movsi_insn} (nil))

(insn 159 142 307 6 init/initramfs.c:16 (set (reg/f:SI 259)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x115a92d0>)) 167 {*arm_movsi_insn} (nil))

(insn 307 159 326 6 init/initramfs.c:382 discrim 1 (set (reg/f:SI 260)
        (reg/f:SI 252)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))

(jump_insn 326 307 327 6 init/initramfs.c:431 (set (pc)
        (label_ref 325)) -1 (nil))
;; End of basic block 6 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  27 [100.0%] 

(barrier 327 326 225)

;; Start of basic block ( 27) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 252
;; lr  def 	 24 [cc] 145 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 24 [cc] 145 151
;; live  kill	

;; Pred edge  27 [91.0%] 
(code_label 225 327 66 7 79 "" [1 uses])

(note 66 225 68 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 68 66 69 7 init/initramfs.c:432 (set (reg/v:DI 145 [ saved_offset ])
        (mem/c/i:DI (plus:SI (reg/f:SI 252)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mem/c/i:DI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 24 [0x18]))) [0 this_header+0 S8 A64])
        (nil)))

(insn 69 68 70 7 init/initramfs.c:433 (set (reg:SI 151 [ D.26144 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 154 [ buf ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 70 69 71 7 init/initramfs.c:433 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151 [ D.26144 ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 71 70 72 7 init/initramfs.c:433 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 109)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 7 -> ( 8 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 151 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 151 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  12 [72.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u72(11){ }u73(13){ }u74(25){ }u75(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 24 [cc] 174 175 176
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 24 [cc] 174 175 176
;; live  kill	

;; Pred edge  7 [28.0%]  (fallthru)
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 8 init/initramfs.c:433 discrim 1 (set (reg:DI 175)
        (const_int 3 [0x3])) 163 {*arm_movdi} (nil))

(insn 74 73 75 8 init/initramfs.c:433 discrim 1 (set (reg:DI 174)
        (and:DI (reg/v:DI 145 [ saved_offset ])
            (reg:DI 175))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 175)
        (expr_list:REG_EQUAL (and:DI (reg/v:DI 145 [ saved_offset ])
                (const_int 3 [0x3]))
            (nil))))

(note 75 74 76 8 NOTE_INSN_DELETED)

(note 76 75 77 8 NOTE_INSN_DELETED)

(insn 77 76 78 8 init/initramfs.c:433 discrim 1 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (ior:SI (subreg:SI (reg:DI 174) 0)
                        (subreg:SI (reg:DI 174) 4))
                    (const_int 0 [0x0])))
            (set (reg:SI 176)
                (ior:SI (subreg:SI (reg:DI 174) 0)
                    (subreg:SI (reg:DI 174) 4)))
        ]) 91 {*iorsi3_compare0} (expr_list:REG_DEAD (reg:DI 174)
        (nil)))

(jump_insn 78 77 79 8 init/initramfs.c:433 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 8 -> ( 9 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 176 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 176 252 253 254 255 256 257 258 259 260


;; Succ edge  9 [0.0%]  (fallthru)
;; Succ edge  14 [100.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u84(11){ }u85(13){ }u86(25){ }u87(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 176 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 176 252
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 176 252 253 254 255 256 257 258 259 260
;; live  gen 	
;; live  kill	

;; Pred edge  8 [0.0%]  (fallthru)
(note 79 78 82 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 82 79 84 9 init/initramfs.c:434 (set (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 176)
        (nil)))

(insn 84 82 86 9 init/initramfs.c:379 (set (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg/v:SI 155 [ len ])) 167 {*arm_movsi_insn} (nil))

(insn 86 84 98 9 init/initramfs.c:380 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg/v/f:SI 154 [ buf ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u94(11){ }u95(13){ }u96(25){ }u97(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 183 185 186 188
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 0 [r0] 24 [cc] 140 183 185 186 188
;; live  kill	 14 [lr]

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  10 [86.0%]  (dfs_back)
(code_label 98 86 87 10 74 "" [1 uses])

(note 87 98 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 90 87 92 10 init/initramfs.c:382 discrim 1 (set (reg:SI 183 [ state ])
        (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 32 [0x20])) [0 state+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 32 [0x20]))) [0 state+0 S4 A32])
        (nil)))

(note 92 90 93 10 NOTE_INSN_DELETED)

(insn 93 92 95 10 init/initramfs.c:382 discrim 1 (set (reg:SI 186)
        (plus:SI (mult:SI (reg:SI 183 [ state ])
                (const_int 4 [0x4]))
            (reg/f:SI 252))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 183 [ state ])
        (nil)))

(note 95 93 96 10 NOTE_INSN_DELETED)

(call_insn 96 95 97 10 init/initramfs.c:382 discrim 1 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (mem/s/f/j:SI (plus:SI (reg:SI 186)
                                (const_int 56 [0x38])) [0 actions S4 A32]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 251 {*call_value_mem} (expr_list:REG_DEAD (reg:SI 186)
        (nil))
    (nil))

(note 97 96 99 10 NOTE_INSN_DELETED)

(insn 99 97 100 10 init/initramfs.c:382 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 100 99 101 10 init/initramfs.c:382 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 98)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
            (nil))))
;; End of basic block 10 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  10 [86.0%]  (dfs_back)
;; Succ edge  11 [14.0%]  (fallthru,loop_exit)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u110(11){ }u111(13){ }u112(25){ }u113(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 260
;; lr  def 	 141 154 155 190
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 141 154 155 190
;; live  kill	

;; Pred edge  10 [14.0%]  (fallthru,loop_exit)
(note 101 100 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 103 101 104 11 init/initramfs.c:384 (set (reg:SI 190 [ count ])
        (mem/c/i:SI (plus:SI (reg/f:SI 260)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 count+0 S4 A32])
        (nil)))

(insn 104 103 105 11 init/initramfs.c:384 (set (reg:SI 141 [ D.26367 ])
        (minus:SI (reg/v:SI 155 [ len ])
            (reg:SI 190 [ count ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 190 [ count ])
        (nil)))

(insn 105 104 106 11 init/initramfs.c:436 (set (reg/v/f:SI 154 [ buf ])
        (plus:SI (reg/v/f:SI 154 [ buf ])
            (reg:SI 141 [ D.26367 ]))) 4 {*arm_addsi3} (nil))

(insn 106 105 328 11 init/initramfs.c:437 (set (reg/v:SI 155 [ len ])
        (minus:SI (reg/v:SI 155 [ len ])
            (reg:SI 141 [ D.26367 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.26367 ])
        (nil)))

(jump_insn 328 106 329 11 init/initramfs.c:438 (set (pc)
        (label_ref 325)) -1 (nil))
;; End of basic block 11 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  27 [100.0%]  (dfs_back)

(barrier 329 328 109)

;; Start of basic block ( 7) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 151 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 151 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  7 [72.0%] 
(code_label 109 329 110 12 72 "" [1 uses])

(note 110 109 111 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 111 110 112 12 init/initramfs.c:440 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151 [ D.26144 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 151 [ D.26144 ])
        (nil)))

(jump_insn 112 111 113 12 init/initramfs.c:440 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 122)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 140 [0x8c])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  13 [98.6%]  (fallthru)
;; Succ edge  14 [1.4%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u127(11){ }u128(13){ }u129(25){ }u130(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252
;; lr  def 	 24 [cc] 154 155 192 193
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 154 155 192 193
;; live  kill	 24 [cc]

;; Pred edge  12 [98.6%]  (fallthru)
(note 113 112 114 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 114 113 115 13 init/initramfs.c:441 (set (reg/v/f:SI 154 [ buf ])
        (plus:SI (reg/v/f:SI 154 [ buf ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 115 114 117 13 init/initramfs.c:442 (set (reg/v:SI 155 [ len ])
        (plus:SI (reg/v:SI 155 [ len ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 117 115 118 13 init/initramfs.c:443 (set (reg:DI 192)
        (const_int 1 [0x1])) 163 {*arm_movdi} (nil))

(insn 118 117 119 13 init/initramfs.c:443 (parallel [
            (set (reg:DI 193)
                (plus:DI (reg/v:DI 145 [ saved_offset ])
                    (reg:DI 192)))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 192)
        (expr_list:REG_DEAD (reg/v:DI 145 [ saved_offset ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (expr_list:REG_EQUAL (plus:DI (reg/v:DI 145 [ saved_offset ])
                        (const_int 1 [0x1]))
                    (nil))))))

(insn 119 118 330 13 init/initramfs.c:443 (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 193)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 193)
        (nil)))

(jump_insn 330 119 331 13 init/initramfs.c:444 (set (pc)
        (label_ref 325)) -1 (nil))
;; End of basic block 13 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  27 [100.0%]  (dfs_back)

(barrier 331 330 122)

;; Start of basic block ( 12 8) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u138(11){ }u139(13){ }u140(25){ }u141(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 146
;; live  kill	 14 [lr]

;; Pred edge  12 [1.4%] 
;; Pred edge  8 [100.0%] 
(code_label 122 331 123 14 73 "" [2 uses])

(note 123 122 126 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 126 123 129 14 init/initramfs.c:446 (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 253)) 163 {*arm_movdi} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 129 126 130 14 init/initramfs.c:447 (set (reg:SI 0 r0)
        (reg/v/f:SI 154 [ buf ])) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 14 init/initramfs.c:447 (set (reg:SI 1 r1)
        (reg/v:SI 155 [ len ])) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 14 init/initramfs.c:447 (set (reg:SI 2 r2)
        (reg/f:SI 254)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))

(call_insn 132 131 133 14 init/initramfs.c:447 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("decompress_method") [flags 0x41] <function_decl 0x114ad900 decompress_method>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 133 132 134 14 NOTE_INSN_DELETED)

(insn 134 133 135 14 init/initramfs.c:448 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 146 [ decompress ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 135 134 136 14 init/initramfs.c:448 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 163)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 14 -> ( 15 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  15 [69.8%]  (fallthru)
;; Succ edge  18 [30.2%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u155(11){ }u156(13){ }u157(25){ }u158(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 154 155 255 258
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 198
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 146 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 147 198
;; live  kill	 14 [lr]

;; Pred edge  14 [69.8%]  (fallthru)
(note 136 135 138 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 138 136 139 15 init/initramfs.c:449 (set (reg:SI 198)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 139 138 141 15 init/initramfs.c:449 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 141 139 143 15 init/initramfs.c:449 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 255)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 143 141 144 15 init/initramfs.c:449 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 258)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("error") [flags 0x3] <function_decl 0x11487300 error>)
        (nil)))

(insn 144 143 145 15 init/initramfs.c:449 (set (reg:SI 0 r0)
        (reg/v/f:SI 154 [ buf ])) 167 {*arm_movsi_insn} (nil))

(insn 145 144 146 15 init/initramfs.c:449 (set (reg:SI 1 r1)
        (reg/v:SI 155 [ len ])) 167 {*arm_movsi_insn} (nil))

(insn 146 145 147 15 init/initramfs.c:449 (set (reg:SI 2 r2)
        (reg:SI 198)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 147 146 148 15 init/initramfs.c:449 (set (reg:SI 3 r3)
        (symbol_ref:SI ("flush_buffer") [flags 0x3] <function_decl 0x114ad800 flush_buffer>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("flush_buffer") [flags 0x3] <function_decl 0x114ad800 flush_buffer>)
        (nil)))

(call_insn 148 147 149 15 init/initramfs.c:449 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/v/f:SI 146 [ decompress ]) [0 S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/v/f:SI 146 [ decompress ])
        (expr_list:REG_DEAD (reg:SI 3 r3)
            (expr_list:REG_DEAD (reg:SI 2 r2)
                (expr_list:REG_DEAD (reg:SI 1 r1)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 149 148 150 15 NOTE_INSN_DELETED)

(insn 150 149 151 15 init/initramfs.c:451 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 151 150 152 15 init/initramfs.c:451 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 198)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 15 -> ( 16 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  16 [0.0%]  (fallthru)
;; Succ edge  23 [100.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u177(11){ }u178(13){ }u179(25){ }u180(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252
;; lr  def 	 24 [cc] 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 24 [cc] 202
;; live  kill	

;; Pred edge  15 [0.0%]  (fallthru)
(note 152 151 154 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 154 152 155 16 init/initramfs.c:15 (set (reg/f:SI 202 [ message ])
        (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (nil)))

(insn 155 154 156 16 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 202 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 202 [ message ])
        (nil)))

(jump_insn 156 155 157 16 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 198)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 16 -> ( 17 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  17 [15.0%]  (fallthru)
;; Succ edge  23 [85.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252 259
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	
;; live  kill	

;; Pred edge  16 [15.0%]  (fallthru)
(note 157 156 160 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 160 157 332 17 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (reg/f:SI 259)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x115a92d0>)
        (nil)))

(jump_insn 332 160 333 17 (set (pc)
        (label_ref 198)) -1 (nil))
;; End of basic block 17 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  23 [100.0%] 

(barrier 333 332 163)

;; Start of basic block ( 14) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u190(11){ }u191(13){ }u192(25){ }u193(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 24 [cc] 149
;; live  kill	

;; Pred edge  14 [30.2%] 
(code_label 163 333 164 18 75 "" [1 uses])

(note 164 163 165 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 165 164 166 18 init/initramfs.c:453 (set (reg/f:SI 149 [ compress_name.420 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 compress_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 166 165 167 18 init/initramfs.c:453 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 149 [ compress_name.420 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 167 166 168 18 init/initramfs.c:453 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 18 -> ( 19 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  19 [100.0%]  (fallthru)
;; Succ edge  21 [0.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u197(11){ }u198(13){ }u199(25){ }u200(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252
;; lr  def 	 24 [cc] 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 24 [cc] 206
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
(note 168 167 170 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 170 168 171 19 init/initramfs.c:454 (set (reg/f:SI 206 [ message ])
        (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (nil)))

(insn 171 170 172 19 init/initramfs.c:454 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 206 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 206 [ message ])
        (nil)))

(jump_insn 172 171 173 19 init/initramfs.c:454 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 198)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9328 [0x2470])
            (nil))))
;; End of basic block 19 -> ( 20 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  20 [6.7%]  (fallthru)
;; Succ edge  23 [93.3%] 

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u204(11){ }u205(13){ }u206(25){ }u207(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 252 257
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  19 [6.7%]  (fallthru)
(note 173 172 177 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 177 173 178 20 init/initramfs.c:455 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 120 [0x78])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 120 [0x78])))
        (nil)))

(insn 178 177 179 20 init/initramfs.c:455 (set (reg:SI 1 r1)
        (const_int 64 [0x40])) 167 {*arm_movsi_insn} (nil))

(insn 179 178 180 20 init/initramfs.c:455 (set (reg:SI 2 r2)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x114fc3c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x114fc3c0>)
        (nil)))

(insn 180 179 181 20 init/initramfs.c:455 (set (reg:SI 3 r3)
        (reg/f:SI 149 [ compress_name.420 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 149 [ compress_name.420 ])
        (nil)))

(call_insn 181 180 185 20 init/initramfs.c:455 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("snprintf") [flags 0x41] <function_decl 0x5115e680 snprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 185 181 334 20 init/initramfs.c:458 (set (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (reg/f:SI 257)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 120 [0x78])))
        (nil)))

(jump_insn 334 185 335 20 (set (pc)
        (label_ref 198)) -1 (nil))
;; End of basic block 20 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  23 [100.0%] 

(barrier 335 334 188)

;; Start of basic block ( 18) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252
;; lr  def 	 24 [cc] 214
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 24 [cc] 214
;; live  kill	

;; Pred edge  18 [0.0%] 
(code_label 188 335 189 21 77 "" [1 uses])

(note 189 188 191 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 191 189 192 21 init/initramfs.c:15 (set (reg/f:SI 214 [ message ])
        (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (nil)))

(insn 192 191 193 21 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 214 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 214 [ message ])
        (nil)))

(jump_insn 193 192 194 21 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 198)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  22 [15.0%]  (fallthru)
;; Succ edge  23 [85.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u223(11){ }u224(13){ }u225(25){ }u226(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252 256
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	
;; live  kill	

;; Pred edge  21 [15.0%]  (fallthru)
(note 194 193 197 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 197 194 198 22 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (reg/f:SI 256)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)
        (nil)))
;; End of basic block 22 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 16 17 21 15 19 22 20) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u229(11){ }u230(13){ }u231(25){ }u232(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252
;; lr  def 	 24 [cc] 218
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 24 [cc] 218
;; live  kill	

;; Pred edge  16 [85.0%] 
;; Pred edge  17 [100.0%] 
;; Pred edge  21 [85.0%] 
;; Pred edge  15 [100.0%] 
;; Pred edge  19 [93.3%] 
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%] 
(code_label 198 197 199 23 76 "" [6 uses])

(note 199 198 201 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 201 199 202 23 init/initramfs.c:462 (set (reg:SI 218 [ state ])
        (mem/c/i:SI (plus:SI (reg/f:SI 252)
                (const_int 32 [0x20])) [0 state+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 32 [0x20]))) [0 state+0 S4 A32])
        (nil)))

(insn 202 201 203 23 init/initramfs.c:462 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 218 [ state ])
            (const_int 7 [0x7]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 218 [ state ])
        (nil)))

(jump_insn 203 202 204 23 init/initramfs.c:462 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 23 -> ( 24 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  24 [0.0%]  (fallthru)
;; Succ edge  26 [100.0%] 

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u236(11){ }u237(13){ }u238(25){ }u239(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252
;; lr  def 	 24 [cc] 220
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 24 [cc] 220
;; live  kill	

;; Pred edge  23 [0.0%]  (fallthru)
(note 204 203 206 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 206 204 207 24 init/initramfs.c:15 (set (reg/f:SI 220 [ message ])
        (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (nil)))

(insn 207 206 208 24 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 220 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 220 [ message ])
        (nil)))

(jump_insn 208 207 209 24 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 24 -> ( 25 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  25 [15.0%]  (fallthru)
;; Succ edge  26 [85.0%] 

;; Start of basic block ( 24) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u243(11){ }u244(13){ }u245(25){ }u246(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 252 256
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	
;; live  kill	

;; Pred edge  24 [15.0%]  (fallthru)
(note 209 208 212 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 212 209 213 25 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])
        (reg/f:SI 256)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11505e40>)
        (nil)))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 23 24 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u249(11){ }u250(13){ }u251(25){ }u252(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 255
;; lr  def 	 24 [cc] 148 154 155 225 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 148 154 155 225 226
;; live  kill	 24 [cc]

;; Pred edge  23 [100.0%] 
;; Pred edge  24 [85.0%] 
;; Pred edge  25 [100.0%]  (fallthru)
(code_label 213 212 214 26 78 "" [2 uses])

(note 214 213 216 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 216 214 218 26 init/initramfs.c:464 (set (reg:SI 148 [ my_inptr.423 ])
        (mem/c/i:SI (reg/f:SI 255) [0 my_inptr+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 my_inptr+0 S4 A32])
        (nil)))

(note 218 216 219 26 NOTE_INSN_DELETED)

(insn 219 218 220 26 init/initramfs.c:464 (parallel [
            (set (reg:DI 226)
                (plus:DI (zero_extend:DI (reg:SI 148 [ my_inptr.423 ]))
                    (reg/v:DI 145 [ saved_offset ])))
            (clobber (reg:CC 24 cc))
        ]) 3 {*adddi_zesidi_di} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg/v:DI 145 [ saved_offset ])
            (nil))))

(insn 220 219 221 26 init/initramfs.c:464 (set (mem/c/i:DI (plus:SI (reg/f:SI 252)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 226)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 226)
        (nil)))

(insn 221 220 222 26 init/initramfs.c:465 (set (reg/v/f:SI 154 [ buf ])
        (plus:SI (reg/v/f:SI 154 [ buf ])
            (reg:SI 148 [ my_inptr.423 ]))) 4 {*arm_addsi3} (nil))

(insn 222 221 325 26 init/initramfs.c:466 (set (reg/v:SI 155 [ len ])
        (minus:SI (reg/v:SI 155 [ len ])
            (reg:SI 148 [ my_inptr.423 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 148 [ my_inptr.423 ])
        (nil)))
;; End of basic block 26 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 26 11 6 13) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u267(11){ }u268(13){ }u269(25){ }u270(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 155 252
;; lr  def 	 24 [cc] 228 229 231 232 233 234 235
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 252 253 254 255 256 257 258 259 260
;; live  gen 	 24 [cc] 228 229 231 232 233 234 235
;; live  kill	

;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (dfs_back)
;; Pred edge  6 [100.0%] 
;; Pred edge  13 [100.0%]  (dfs_back)
(code_label 325 222 323 27 84 "" [3 uses])

(note 323 325 226 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(note 226 323 227 27 NOTE_INSN_DELETED)

(note 227 226 308 27 NOTE_INSN_DELETED)

(insn 308 227 230 27 init/initramfs.c:431 discrim 1 (set (reg/f:SI 229)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 230 308 231 27 init/initramfs.c:431 discrim 1 (set (reg/f:SI 231 [ message ])
        (mem/f/c/i:SI (reg/f:SI 252) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (nil)))

(note 231 230 232 27 NOTE_INSN_DELETED)

(note 232 231 234 27 NOTE_INSN_DELETED)

(note 234 232 235 27 NOTE_INSN_DELETED)

(note 235 234 236 27 NOTE_INSN_DELETED)

(insn 236 235 237 27 init/initramfs.c:431 discrim 1 (parallel [
            (set (reg:SI 235)
                (and:SI (ne:SI (reg/v:SI 155 [ len ])
                        (const_int 0 [0x0]))
                    (eq:SI (reg/f:SI 231 [ message ])
                        (const_int 0 [0x0]))))
            (clobber (reg:CC 24 cc))
        ]) 290 {*and_scc_scc_nodom} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg/f:SI 231 [ message ])
            (nil))))

(insn 237 236 238 27 init/initramfs.c:431 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 235)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 235)
        (nil)))

(jump_insn 238 237 239 27 init/initramfs.c:431 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 225)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 27 -> ( 7 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 229 252 253 254 255 256 257 258 259 260
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 155 229 252 253 254 255 256 257 258 259 260


;; Succ edge  7 [91.0%] 
;; Succ edge  28 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u282(11){ }u283(13){ }u284(25){ }u285(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 229
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 229
;; lr  def 	 134 135 248 249 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 229
;; live  gen 	 134 135 248 249 250
;; live  kill	

;; Pred edge  27 [9.0%]  (fallthru,loop_exit)
(note 239 238 324 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 324 239 241 28 init/initramfs.c:110 (set (reg/f:SI 248)
        (reg/f:SI 229)) -1 (expr_list:REG_DEAD (reg/f:SI 229)
        (nil)))

(insn 241 324 242 28 init/initramfs.c:110 (set (reg/v/f:SI 135 [ de ])
        (mem/s/f/j/c:SI (pre_modify:SI (reg/f:SI 248)
                (plus:SI (reg/f:SI 248)
                    (const_int 184 [0xb8]))) [0 dir_list.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg/f:SI 248)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 184 [0xb8]))) [0 dir_list.next+0 S4 A32])
            (nil))))

(insn 242 241 251 28 init/initramfs.c:110 (set (reg/v/f:SI 134 [ de.751 ])
        (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 251 242 253 28 include/linux/list.h:107 (set (reg:SI 249)
        (const_int 1048832 [0x100100])) 167 {*arm_movsi_insn} (nil))

(insn 253 251 336 28 include/linux/list.h:108 (set (reg:SI 250)
        (const_int 2097664 [0x200200])) 167 {*arm_movsi_insn} (nil))

(jump_insn 336 253 337 28 (set (pc)
        (label_ref 266)) -1 (nil))
;; End of basic block 28 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 248 249 250
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 248 249 250


;; Succ edge  30 [100.0%] 

(barrier 337 336 268)

;; Start of basic block ( 30) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u289(11){ }u290(13){ }u291(25){ }u292(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 248 249 250
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 249 250
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 137 138 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 248 249 250
;; live  gen 	 0 [r0] 1 [r1] 134 135 137 138 139
;; live  kill	 14 [lr]

;; Pred edge  30 [0.0%] 
(code_label 268 337 246 29 81 "" [1 uses])

(note 246 268 247 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 247 246 248 29 include/linux/list.h:106 (set (reg/f:SI 139 [ D.26385 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 248 247 249 29 include/linux/list.h:106 (set (reg/f:SI 138 [ D.26386 ])
        (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 249 248 250 29 include/linux/list.h:88 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 138 [ D.26386 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/f:SI 139 [ D.26385 ])) 167 {*arm_movsi_insn} (nil))

(insn 250 249 252 29 include/linux/list.h:89 (set (mem/s/f/j:SI (reg/f:SI 139 [ D.26385 ]) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 138 [ D.26386 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139 [ D.26385 ])
        (expr_list:REG_DEAD (reg/f:SI 138 [ D.26386 ])
            (nil))))

(insn 252 250 254 29 include/linux/list.h:107 (set (mem/s/f/j:SI (reg/v/f:SI 135 [ de ]) [0 <variable>.list.next+0 S4 A32])
        (reg:SI 249)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 1048832 [0x100100])
        (nil)))

(insn 254 252 255 29 include/linux/list.h:108 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg:SI 250)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 2097664 [0x200200])
        (nil)))

(insn 255 254 256 29 init/initramfs.c:112 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 256 255 257 29 init/initramfs.c:112 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                (const_int 12 [0xc])) [0 <variable>.mtime+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 257 256 258 29 init/initramfs.c:112 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_utime") [flags 0x3] <function_decl 0x11487700 do_utime>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 258 257 259 29 init/initramfs.c:113 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ de ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 259 258 260 29 init/initramfs.c:113 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 260 259 261 29 init/initramfs.c:114 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ de ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 135 [ de ])
        (nil)))

(call_insn 261 260 262 29 init/initramfs.c:114 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 262 261 264 29 NOTE_INSN_DELETED)

(insn 264 262 265 29 init/initramfs.c:110 discrim 2 (set (reg/v/f:SI 135 [ de ])
        (reg/v/f:SI 134 [ de.751 ])) 167 {*arm_movsi_insn} (nil))

(insn 265 264 266 29 init/initramfs.c:110 discrim 2 (set (reg/v/f:SI 134 [ de.751 ])
        (mem/s/f/j:SI (reg/v/f:SI 134 [ de.751 ]) [0 <variable>.list.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 29 -> ( 30)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 248 249 250
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 248 249 250


;; Succ edge  30 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 29 28) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u317(11){ }u318(13){ }u319(25){ }u320(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 248 249 250
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 248
;; lr  def 	 24 [cc] 239
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 248 249 250
;; live  gen 	 24 [cc] 239
;; live  kill	

;; Pred edge  29 [100.0%]  (fallthru,dfs_back)
;; Pred edge  28 [100.0%] 
(code_label 266 265 267 30 80 "" [1 uses])

(note 267 266 303 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 303 267 271 30 init/initramfs.c:110 (set (reg/f:SI 239)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 271 303 272 30 init/initramfs.c:110 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ de ])
            (reg/f:SI 248))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 135 [ de ])
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 184 [0xb8]))))
        (nil)))

(jump_insn 272 271 273 30 init/initramfs.c:110 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 268)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 30 -> ( 29 31)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 239 248 249 250
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 239 248 249 250


;; Succ edge  29 [0.0%] 
;; Succ edge  31 [100.0%]  (fallthru,loop_exit)

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u325(11){ }u326(13){ }u327(25){ }u328(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 239
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 239
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 246
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 239
;; live  gen 	 0 [r0] 246
;; live  kill	 14 [lr]

;; Pred edge  30 [100.0%]  (fallthru,loop_exit)
(note 273 272 275 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 275 273 276 31 init/initramfs.c:469 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 239)
                (const_int 116 [0x74])) [0 name_buf+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 116 [0x74]))) [0 name_buf+0 S4 A32])
        (nil)))

(call_insn 276 275 278 31 init/initramfs.c:469 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 278 276 279 31 init/initramfs.c:470 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 239)
                (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 112 [0x70]))) [0 symlink_buf+0 S4 A32])
        (nil)))

(call_insn 279 278 281 31 init/initramfs.c:470 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 281 279 282 31 init/initramfs.c:471 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 239)
                (const_int 4 [0x4])) [0 header_buf+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 header_buf+0 S4 A32])
        (nil)))

(call_insn 282 281 284 31 init/initramfs.c:471 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 284 282 289 31 NOTE_INSN_DELETED)

(insn 289 284 295 31 init/initramfs.c:473 (set (reg/i:SI 0 r0)
        (mem/f/c/i:SI (reg/f:SI 239) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 239)
        (nil)))

(insn 295 289 0 31 init/initramfs.c:473 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 31 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 13.
deleting insn with uid = 22.
deleting insn with uid = 75.
deleting insn with uid = 76.
deleting insn with uid = 92.
deleting insn with uid = 95.
deleting insn with uid = 97.
deleting insn with uid = 133.
deleting insn with uid = 149.
deleting insn with uid = 218.
deleting insn with uid = 226.
deleting insn with uid = 227.
deleting insn with uid = 231.
deleting insn with uid = 232.
deleting insn with uid = 234.
deleting insn with uid = 235.
deleting insn with uid = 262.
deleting insn with uid = 284.
rescanning insn with uid = 15.
deleting insn with uid = 15.
rescanning insn with uid = 24.
deleting insn with uid = 24.
rescanning insn with uid = 77.
deleting insn with uid = 77.
verify found no changes in insn with uid = 78.
rescanning insn with uid = 93.
deleting insn with uid = 93.
rescanning insn with uid = 96.
deleting insn with uid = 96.
rescanning insn with uid = 99.
deleting insn with uid = 99.
rescanning insn with uid = 134.
deleting insn with uid = 134.
verify found no changes in insn with uid = 135.
rescanning insn with uid = 150.
deleting insn with uid = 150.
rescanning insn with uid = 219.
deleting insn with uid = 219.
rescanning insn with uid = 236.
deleting insn with uid = 236.
rescanning insn with uid = 265.
deleting insn with uid = 265.
rescanning insn with uid = 289.
deleting insn with uid = 289.
ending the processing of deferred insns

;; Function do_copy (do_copy)[0:1329] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 8
insn_cost 6: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 0
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 0
insn_cost 19: 4
insn_cost 20: 0
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 0
insn_cost 27: 4
insn_cost 28: 0
insn_cost 30: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 37: 4
insn_cost 39: 8
insn_cost 40: 8
insn_cost 41: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 46: 4
insn_cost 48: 4
insn_cost 49: 4
insn_cost 50: 4
insn_cost 99: 0
insn_cost 57: 4
insn_cost 58: 4
insn_cost 59: 4
insn_cost 60: 0
insn_cost 62: 4
insn_cost 65: 4
insn_cost 66: 4
insn_cost 67: 4
insn_cost 70: 4
insn_cost 71: 4
insn_cost 72: 4
insn_cost 74: 4
insn_cost 76: 8
insn_cost 77: 8
insn_cost 78: 4
insn_cost 80: 4
insn_cost 81: 4
insn_cost 82: 4
insn_cost 89: 4
insn_cost 95: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ count.385 ])
            (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 count+0 S4 A32]))
        (set (reg/f:SI 139)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ count.385 ])
            (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 8 [0x8]))) [0 count+0 S4 A32]))
        (set (reg/f:SI 139)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])
                (reg:SI 136 [ body_len.386 ])))
        (set (reg:SI 137 [ count.385 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])
                (reg:SI 136 [ body_len.386 ])))
        (set (reg:SI 137 [ count.385 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 137 [ count.385 ])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
        (set (reg:SI 136 [ body_len.386 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 137 [ count.385 ])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
        (set (reg:SI 136 [ body_len.386 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
        (set (reg:SI 136 [ body_len.386 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
        (set (reg:SI 137 [ count.385 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
        (set (reg:SI 136 [ body_len.386 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
        (set (reg:SI 137 [ count.385 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg:SI 137 [ count.385 ])
            (reg:SI 136 [ body_len.386 ]))
        (label_ref 53)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (mem/c/i:SI (plus:SI (reg/f:SI 139)
                            (const_int 8 [0x8])) [0 count+0 S4 A32])
                    (reg:SI 136 [ body_len.386 ]))
                (label_ref 53)
                (pc)))
        (set (reg:SI 137 [ count.385 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (mem/c/i:SI (plus:SI (reg/f:SI 139)
                            (const_int 8 [0x8])) [0 count+0 S4 A32])
                    (reg:SI 136 [ body_len.386 ]))
                (label_ref 53)
                (pc)))
        (set (reg:SI 137 [ count.385 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 137 [ count.385 ])
    (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 8 [0x8])) [0 count+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32])
            (reg:SI 136 [ body_len.386 ]))
        (label_ref 53)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (reg:SI 137 [ count.385 ])
                    (mem/c/i:SI (plus:SI (reg/f:SI 139)
                            (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
                (label_ref 53)
                (pc)))
        (set (reg:SI 136 [ body_len.386 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (reg:SI 137 [ count.385 ])
                    (mem/c/i:SI (plus:SI (reg/f:SI 139)
                            (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
                (label_ref 53)
                (pc)))
        (set (reg:SI 136 [ body_len.386 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 136 [ body_len.386 ])
    (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg:SI 137 [ count.385 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
        (label_ref 53)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 151)
            (plus:SI (reg/f:SI 150 [ victim ])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
        (set (reg:SI 134 [ body_len.779 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 151)
            (plus:SI (reg/f:SI 150 [ victim ])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
        (set (reg:SI 134 [ body_len.779 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 151)
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 134 [ body_len.779 ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 151)
            (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 12 [0xc])) [0 victim+0 S4 A32])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
        (set (reg:SI 134 [ body_len.779 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 151)
            (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 12 [0xc])) [0 victim+0 S4 A32])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
        (set (reg:SI 134 [ body_len.779 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 134 [ body_len.779 ])
    (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 151)
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg/f:SI 150 [ victim ])
        (reg:SI 134 [ body_len.779 ])))
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32])
            (plus:SI (reg/f:SI 150 [ victim ])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
        (set (reg:SI 134 [ body_len.779 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32])
            (plus:SI (reg/f:SI 150 [ victim ])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])))
        (set (reg:SI 134 [ body_len.779 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 134 [ body_len.779 ])))
Successfully matched this instruction:
(set (reg:SI 151)
    (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 12 [0xc])) [0 victim+0 S4 A32]))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg:SI 151)
        (reg:SI 134 [ body_len.779 ])))
Successfully matched this instruction:
(parallel [
        (set (reg:DI 156)
            (plus:DI (zero_extend:DI (reg:SI 134 [ body_len.779 ]))
                (reg:DI 155 [ this_header ])))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 37.
modifying insn i3    40 {r156:DI=zero_extend(r134:SI)+r155:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r155:DI
deferring rescan insn with uid = 40.
Failed to match this instruction:
(parallel [
        (set (reg:DI 156)
            (plus:DI (zero_extend:DI (reg:SI 134 [ body_len.779 ]))
                (mem/c/i:DI (plus:SI (reg/f:SI 139)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:DI 156)
    (plus:DI (zero_extend:DI (reg:SI 134 [ body_len.779 ]))
        (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 139)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (zero_extend:DI (reg:SI 134 [ body_len.779 ]))
                (reg:DI 155 [ this_header ])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 139)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (zero_extend:DI (reg:SI 134 [ body_len.779 ]))
        (reg:DI 155 [ this_header ])))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 139)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (zero_extend:DI (reg:SI 134 [ body_len.779 ]))
        (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
Successfully matched this instruction:
(set (reg:DI 156)
    (zero_extend:DI (reg:SI 134 [ body_len.779 ])))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 139)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg:DI 156)
        (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
Failed to match this instruction:
(set (reg:SI 160)
    (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 134 [ body_len.779 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (minus:SI (reg:SI 159 [ count ])
        (reg:SI 134 [ body_len.779 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 134 [ body_len.779 ])))
Successfully matched this instruction:
(set (reg:SI 160)
    (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 8 [0x8])) [0 count+0 S4 A32]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (minus:SI (reg:SI 160)
        (reg:SI 134 [ body_len.779 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 32 [0x20])) [0 state+0 S4 A32])
    (const_int 3 [0x3]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (minus:SI (reg:SI 168 [ body_len ])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (set (reg:SI 133 [ count.784 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (minus:SI (reg:SI 168 [ body_len ])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (set (reg:SI 133 [ count.784 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 169)
    (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
        (reg:SI 133 [ count.784 ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (set (reg:SI 133 [ count.784 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 169)
            (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (set (reg:SI 133 [ count.784 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 133 [ count.784 ])
    (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 8 [0x8])) [0 count+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 169)
    (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
    (minus:SI (reg:SI 168 [ body_len ])
        (reg:SI 133 [ count.784 ])))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
            (minus:SI (reg:SI 168 [ body_len ])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (set (reg:SI 133 [ count.784 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
            (minus:SI (reg:SI 168 [ body_len ])
                (mem/c/i:SI (plus:SI (reg/f:SI 139)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (set (reg:SI 133 [ count.784 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 139)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
    (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
        (reg:SI 133 [ count.784 ])))
Successfully matched this instruction:
(set (reg:SI 169)
    (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
    (minus:SI (reg:SI 169)
        (reg:SI 133 [ count.784 ])))
Failed to match this instruction:
(set (reg:SI 173)
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 133 [ count.784 ])))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg/f:SI 172 [ victim ])
        (reg:SI 133 [ count.784 ])))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 133 [ count.784 ])))
Successfully matched this instruction:
(set (reg:SI 173)
    (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 12 [0xc])) [0 victim+0 S4 A32]))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg:SI 173)
        (reg:SI 133 [ count.784 ])))
Successfully matched this instruction:
(parallel [
        (set (reg:DI 178)
            (plus:DI (zero_extend:DI (reg:SI 133 [ count.784 ]))
                (reg:DI 177 [ this_header ])))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 74.
modifying insn i3    77 {r178:DI=zero_extend(r133:SI)+r177:DI;clobber cc:CC;}
      REG_DEAD: r133:SI
      REG_UNUSED: cc:CC
      REG_DEAD: r177:DI
deferring rescan insn with uid = 77.
Failed to match this instruction:
(parallel [
        (set (reg:DI 178)
            (plus:DI (zero_extend:DI (reg:SI 133 [ count.784 ]))
                (mem/c/i:DI (plus:SI (reg/f:SI 139)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:DI 178)
    (plus:DI (zero_extend:DI (reg:SI 133 [ count.784 ]))
        (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 139)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (zero_extend:DI (reg:SI 133 [ count.784 ]))
                (reg:DI 177 [ this_header ])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 139)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (zero_extend:DI (reg:SI 133 [ count.784 ]))
        (reg:DI 177 [ this_header ])))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 139)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (zero_extend:DI (reg:SI 133 [ count.784 ]))
        (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
Successfully matched this instruction:
(set (reg:DI 178)
    (zero_extend:DI (reg:SI 133 [ count.784 ])))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 139)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg:DI 178)
        (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 139)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (const_int 0 [0x0]))
Failed to match this instruction:
(parallel [
        (use (reg:SI 135 [ D.26039 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 135 [ D.26039 ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg:SI 135 [ D.26039 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 135 [ D.26039 ]))
    ])


do_copy

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={12d,7u} r1={9d,3u} r2={8d,2u} r3={6d} r11={1d,5u} r12={6d} r13={1d,10u} r14={6d,1u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={8d,1u} r25={1d,5u} r26={1d,4u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} r133={1d,3u} r134={1d,3u} r135={2d,1u} r136={1d,2u} r137={1d,2u} r139={1d,26u} r150={1d,1u} r151={1d,1u} r153={1d,1u} r155={1d,1u} r156={1d,1u} r159={1d,1u} r160={1d,1u} r162={1d,1u} r168={1d,1u} r169={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r180={1d,1u} 
;;    total ref usage 723{632d,91u,0e} in 49{44 regular + 5 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:338 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 8 2 init/initramfs.c:338 (set (reg:SI 137 [ count.385 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 count+0 S4 A32])
        (nil)))

(insn 8 6 9 2 init/initramfs.c:338 (set (reg:SI 136 [ body_len.386 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 92 [0x5c]))) [0 body_len+0 S4 A32])
        (nil)))

(insn 9 8 10 2 init/initramfs.c:338 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ count.385 ])
            (reg:SI 136 [ body_len.386 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 init/initramfs.c:338 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9997 [0x270d])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 139


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 150 151 153 155 156 159 160 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 134 135 150 151 153 155 156 159 160 162
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  2 [0.0%]  (fallthru)
(note 11 10 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 11 15 3 init/initramfs.c:339 (set (reg:SI 0 r0)
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 192 [0xc0])) [0 wfd+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 192 [0xc0]))) [0 wfd+0 S4 A32])
        (nil)))

(insn 15 14 16 3 init/initramfs.c:339 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 victim+0 S4 A32])
        (nil)))

(insn 16 15 17 3 init/initramfs.c:339 (set (reg:SI 2 r2)
        (reg:SI 136 [ body_len.386 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ body_len.386 ])
        (nil)))

(call_insn 17 16 19 3 init/initramfs.c:339 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_write") [flags 0x41] <function_decl 0x11464900 sys_write>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 19 17 20 3 init/initramfs.c:340 (set (reg:SI 0 r0)
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 192 [0xc0])) [0 wfd+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 192 [0xc0]))) [0 wfd+0 S4 A32])
        (nil)))

(call_insn 20 19 23 3 init/initramfs.c:340 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_close") [flags 0x41] <function_decl 0x1145e900 sys_close>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 23 20 24 3 init/initramfs.c:341 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 196 [0xc4])) [0 vcollected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 196 [0xc4]))) [0 vcollected+0 S4 A32])
        (nil)))

(insn 24 23 25 3 init/initramfs.c:341 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 108 [0x6c])) [0 mtime+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 108 [0x6c]))) [0 mtime+0 S4 A32])
        (nil)))

(call_insn 25 24 27 3 init/initramfs.c:341 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_utime") [flags 0x3] <function_decl 0x11487700 do_utime>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 27 25 28 3 init/initramfs.c:342 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 196 [0xc4])) [0 vcollected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 196 [0xc4]))) [0 vcollected+0 S4 A32])
        (nil)))

(call_insn 28 27 30 3 init/initramfs.c:342 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 30 28 33 3 init/initramfs.c:343 (set (reg:SI 134 [ body_len.779 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 92 [0x5c]))) [0 body_len+0 S4 A32])
        (nil)))

(insn 33 30 34 3 init/initramfs.c:172 (set (reg/f:SI 150 [ victim ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 victim+0 S4 A32])
        (nil)))

(insn 34 33 35 3 init/initramfs.c:172 (set (reg:SI 151)
        (plus:SI (reg/f:SI 150 [ victim ])
            (reg:SI 134 [ body_len.779 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 150 [ victim ])
        (nil)))

(insn 35 34 37 3 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 151)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(note 37 35 39 3 NOTE_INSN_DELETED)

(insn 39 37 40 3 init/initramfs.c:173 (set (reg:DI 155 [ this_header ])
        (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mem/c/i:DI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 24 [0x18]))) [0 this_header+0 S8 A64])
        (nil)))

(insn 40 39 41 3 init/initramfs.c:173 (parallel [
            (set (reg:DI 156)
                (plus:DI (zero_extend:DI (reg:SI 134 [ body_len.779 ]))
                    (reg:DI 155 [ this_header ])))
            (clobber (reg:CC 24 cc))
        ]) 3 {*adddi_zesidi_di} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:DI 155 [ this_header ])
            (nil))))

(insn 41 40 44 3 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 156)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 156)
        (nil)))

(insn 44 41 45 3 init/initramfs.c:174 (set (reg:SI 159 [ count ])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 count+0 S4 A32])
        (nil)))

(insn 45 44 46 3 init/initramfs.c:174 (set (reg:SI 160)
        (minus:SI (reg:SI 159 [ count ])
            (reg:SI 134 [ body_len.779 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 159 [ count ])
        (expr_list:REG_DEAD (reg:SI 134 [ body_len.779 ])
            (nil))))

(insn 46 45 48 3 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 160)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(insn 48 46 49 3 init/initramfs.c:344 (set (reg:SI 162)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 3 init/initramfs.c:344 (set (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg/f:SI 139)
            (expr_list:REG_EQUAL (const_int 3 [0x3])
                (nil)))))

(insn 50 49 99 3 init/initramfs.c:345 (set (reg:SI 135 [ D.26039 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 99 50 100 3 init/initramfs.c:345 (set (pc)
        (label_ref 83)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  5 [100.0%] 

(barrier 100 99 53)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 168 169 172 173 175 177 178 180
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 135 168 169 172 173 175 177 178 180
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  2 [100.0%] 
(code_label 53 100 54 4 88 "" [1 uses])

(note 54 53 57 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 57 54 58 4 init/initramfs.c:347 (set (reg:SI 0 r0)
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 192 [0xc0])) [0 wfd+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 192 [0xc0]))) [0 wfd+0 S4 A32])
        (nil)))

(insn 58 57 59 4 init/initramfs.c:347 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 victim+0 S4 A32])
        (nil)))

(insn 59 58 60 4 init/initramfs.c:347 (set (reg:SI 2 r2)
        (reg:SI 137 [ count.385 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ count.385 ])
        (nil)))

(call_insn 60 59 62 4 init/initramfs.c:347 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_write") [flags 0x41] <function_decl 0x11464900 sys_write>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 62 60 65 4 init/initramfs.c:348 (set (reg:SI 133 [ count.784 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 count+0 S4 A32])
        (nil)))

(insn 65 62 66 4 init/initramfs.c:348 (set (reg:SI 168 [ body_len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 92 [0x5c]))) [0 body_len+0 S4 A32])
        (nil)))

(insn 66 65 67 4 init/initramfs.c:348 (set (reg:SI 169)
        (minus:SI (reg:SI 168 [ body_len ])
            (reg:SI 133 [ count.784 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 168 [ body_len ])
        (nil)))

(insn 67 66 70 4 init/initramfs.c:348 (set (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
        (reg:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(insn 70 67 71 4 init/initramfs.c:172 (set (reg/f:SI 172 [ victim ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 victim+0 S4 A32])
        (nil)))

(insn 71 70 72 4 init/initramfs.c:172 (set (reg:SI 173)
        (plus:SI (reg/f:SI 172 [ victim ])
            (reg:SI 133 [ count.784 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 172 [ victim ])
        (nil)))

(insn 72 71 74 4 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 173)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(note 74 72 76 4 NOTE_INSN_DELETED)

(insn 76 74 77 4 init/initramfs.c:173 (set (reg:DI 177 [ this_header ])
        (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mem/c/i:DI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 24 [0x18]))) [0 this_header+0 S8 A64])
        (nil)))

(insn 77 76 78 4 init/initramfs.c:173 (parallel [
            (set (reg:DI 178)
                (plus:DI (zero_extend:DI (reg:SI 133 [ count.784 ]))
                    (reg:DI 177 [ this_header ])))
            (clobber (reg:CC 24 cc))
        ]) 3 {*adddi_zesidi_di} (expr_list:REG_DEAD (reg:SI 133 [ count.784 ])
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (expr_list:REG_DEAD (reg:DI 177 [ this_header ])
                (nil)))))

(insn 78 77 80 4 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 139)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 178)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 178)
        (nil)))

(insn 80 78 81 4 init/initramfs.c:174 (set (reg:SI 180)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 4 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 139)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 180)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 180)
        (expr_list:REG_DEAD (reg/f:SI 139)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 82 81 83 4 init/initramfs.c:350 (set (reg:SI 135 [ D.26039 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u80(11){ }u81(13){ }u82(25){ }u83(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 83 82 84 5 89 "" [1 uses])

(note 84 83 89 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 89 84 95 5 init/initramfs.c:352 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ D.26039 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.26039 ])
        (nil)))

(insn 95 89 0 5 init/initramfs.c:352 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 37.
deleting insn with uid = 74.
rescanning insn with uid = 40.
deleting insn with uid = 40.
rescanning insn with uid = 77.
deleting insn with uid = 77.
ending the processing of deferred insns

;; Function maybe_link (maybe_link)[0:1326] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 8
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 4
insn_cost 130: 0
insn_cost 16: 4
insn_cost 18: 4
insn_cost 20: 4
insn_cost 22: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 132: 0
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 0
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 0
insn_cost 46: 4
insn_cost 47: 4
insn_cost 48: 0
insn_cost 50: 4
insn_cost 52: 4
insn_cost 53: 4
insn_cost 54: 4
insn_cost 55: 4
insn_cost 56: 0
insn_cost 58: 4
insn_cost 59: 4
insn_cost 60: 4
insn_cost 61: 0
insn_cost 62: 4
insn_cost 128: 4
insn_cost 129: 20
insn_cost 134: 0
insn_cost 71: 4
insn_cost 74: 4
insn_cost 76: 4
insn_cost 77: 0
insn_cost 80: 8
insn_cost 81: 4
insn_cost 82: 4
insn_cost 83: 0
insn_cost 84: 4
insn_cost 86: 4
insn_cost 87: 0
insn_cost 90: 8
insn_cost 91: 0
insn_cost 95: 4
insn_cost 96: 4
insn_cost 97: 4
insn_cost 98: 4
insn_cost 99: 4
insn_cost 100: 4
insn_cost 101: 4
insn_cost 102: 0
insn_cost 104: 4
insn_cost 105: 4
insn_cost 106: 4
insn_cost 118: 4
insn_cost 124: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 [ nlink ])
            (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 200 [0xc8]))) [0 nlink+0 S4 A32]))
        (set (reg/f:SI 147)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 [ nlink ])
            (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 200 [0xc8]))) [0 nlink+0 S4 A32]))
        (set (reg/f:SI 147)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 200 [0xc8])) [0 nlink+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 200 [0xc8]))) [0 nlink+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 147)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 200 [0xc8]))) [0 nlink+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 147)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 147)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 200 [0xc8]))) [0 nlink+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 148 [ nlink ])
            (const_int 1 [0x1]))
        (label_ref 13)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 200 [0xc8])) [0 nlink+0 S4 A32])
            (const_int 1 [0x1]))
        (label_ref 13)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (gtu (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 200 [0xc8])) [0 nlink+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (plus:SI (reg:SI 143 [ ino.368 ])
                (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 208 [0xd0])) [0 minor+0 S4 A32])))
        (set (reg:SI 144 [ minor.366 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 208 [0xd0])) [0 minor+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (plus:SI (reg:SI 143 [ ino.368 ])
                (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 208 [0xd0])) [0 minor+0 S4 A32])))
        (set (reg:SI 144 [ minor.366 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 208 [0xd0])) [0 minor+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 212 [0xd4])) [0 ino+0 S4 A32])
                (reg:SI 144 [ minor.366 ])))
        (set (reg:SI 143 [ ino.368 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 212 [0xd4])) [0 ino+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 212 [0xd4])) [0 ino+0 S4 A32])
                (reg:SI 144 [ minor.366 ])))
        (set (reg:SI 143 [ ino.368 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 212 [0xd4])) [0 ino+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 212 [0xd4])) [0 ino+0 S4 A32])
                (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 208 [0xd0])) [0 minor+0 S4 A32])))
        (set (reg:SI 143 [ ino.368 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 212 [0xd4])) [0 ino+0 S4 A32]))
        (set (reg:SI 144 [ minor.366 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 208 [0xd0])) [0 minor+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 212 [0xd4])) [0 ino+0 S4 A32])
                (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 208 [0xd0])) [0 minor+0 S4 A32])))
        (set (reg:SI 143 [ ino.368 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 212 [0xd4])) [0 ino+0 S4 A32]))
        (set (reg:SI 144 [ minor.366 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 208 [0xd0])) [0 minor+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (ashift:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 204 [0xcc])) [0 major+0 S4 A32])
                (const_int 3 [0x3])))
        (set (reg:SI 145 [ major.364 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 204 [0xcc])) [0 major+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (ashift:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 204 [0xcc])) [0 major+0 S4 A32])
                (const_int 3 [0x3])))
        (set (reg:SI 145 [ major.364 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 204 [0xcc])) [0 major+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg/v:SI 136 [ tmp ])
    (plus:SI (plus:SI (reg:SI 143 [ ino.368 ])
            (reg:SI 144 [ minor.366 ]))
        (reg:SI 155)))
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmp ])
    (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
            (const_int 8 [0x8]))
        (reg:SI 154)))
deferring deletion of insn with uid = 26.
modifying insn i3    27 r136:SI=r145:SI*0x8+r154:SI
      REG_DEAD: r154:SI
deferring rescan insn with uid = 27.
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                            (const_int 204 [0xcc])) [0 major+0 S4 A32])
                    (const_int 8 [0x8]))
                (reg:SI 154)))
        (set (reg:SI 145 [ major.364 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 204 [0xcc])) [0 major+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                            (const_int 204 [0xcc])) [0 major+0 S4 A32])
                    (const_int 8 [0x8]))
                (reg:SI 154)))
        (set (reg:SI 145 [ major.364 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 204 [0xcc])) [0 major+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg/v:SI 136 [ tmp ])
    (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                (const_int 8 [0x8]))
            (reg:SI 143 [ ino.368 ]))
        (reg:SI 144 [ minor.366 ])))
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                        (const_int 8 [0x8]))
                    (reg:SI 143 [ ino.368 ]))
                (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 208 [0xd0])) [0 minor+0 S4 A32])))
        (set (reg:SI 144 [ minor.366 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 208 [0xd0])) [0 minor+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                        (const_int 8 [0x8]))
                    (reg:SI 143 [ ino.368 ]))
                (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 208 [0xd0])) [0 minor+0 S4 A32])))
        (set (reg:SI 144 [ minor.366 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 208 [0xd0])) [0 minor+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 144 [ minor.366 ])
    (mem/c/i:SI (plus:SI (reg/f:SI 147)
            (const_int 208 [0xd0])) [0 minor+0 S4 A32]))
Failed to match this instruction:
(set (reg/v:SI 136 [ tmp ])
    (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                (const_int 8 [0x8]))
            (reg:SI 143 [ ino.368 ]))
        (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 208 [0xd0])) [0 minor+0 S4 A32])))
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                        (const_int 8 [0x8]))
                    (mem/c/i:SI (plus:SI (reg/f:SI 147)
                            (const_int 212 [0xd4])) [0 ino+0 S4 A32]))
                (reg:SI 144 [ minor.366 ])))
        (set (reg:SI 143 [ ino.368 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 212 [0xd4])) [0 ino+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                        (const_int 8 [0x8]))
                    (mem/c/i:SI (plus:SI (reg/f:SI 147)
                            (const_int 212 [0xd4])) [0 ino+0 S4 A32]))
                (reg:SI 144 [ minor.366 ])))
        (set (reg:SI 143 [ ino.368 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 212 [0xd4])) [0 ino+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 143 [ ino.368 ])
    (mem/c/i:SI (plus:SI (reg/f:SI 147)
            (const_int 212 [0xd4])) [0 ino+0 S4 A32]))
Failed to match this instruction:
(set (reg/v:SI 136 [ tmp ])
    (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                (const_int 8 [0x8]))
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 212 [0xd4])) [0 ino+0 S4 A32]))
        (reg:SI 144 [ minor.366 ])))
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                                (const_int 204 [0xcc])) [0 major+0 S4 A32])
                        (const_int 8 [0x8]))
                    (reg:SI 143 [ ino.368 ]))
                (reg:SI 144 [ minor.366 ])))
        (set (reg:SI 145 [ major.364 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 204 [0xcc])) [0 major+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                                (const_int 204 [0xcc])) [0 major+0 S4 A32])
                        (const_int 8 [0x8]))
                    (reg:SI 143 [ ino.368 ]))
                (reg:SI 144 [ minor.366 ])))
        (set (reg:SI 145 [ major.364 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 204 [0xcc])) [0 major+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 145 [ major.364 ])
    (mem/c/i:SI (plus:SI (reg/f:SI 147)
            (const_int 204 [0xcc])) [0 major+0 S4 A32]))
Failed to match this instruction:
(set (reg/v:SI 136 [ tmp ])
    (plus:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 204 [0xcc])) [0 major+0 S4 A32])
                (const_int 8 [0x8]))
            (reg:SI 143 [ ino.368 ]))
        (reg:SI 144 [ minor.366 ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.26460 ])
            (lshiftrt:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                        (const_int 8 [0x8]))
                    (reg:SI 154))
                (const_int 5 [0x5])))
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                    (const_int 8 [0x8]))
                (reg:SI 154)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.26460 ])
            (lshiftrt:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                        (const_int 8 [0x8]))
                    (reg:SI 154))
                (const_int 5 [0x5])))
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                    (const_int 8 [0x8]))
                (reg:SI 154)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.26460 ])
            (lshiftrt:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                                (const_int 204 [0xcc])) [0 major+0 S4 A32])
                        (const_int 8 [0x8]))
                    (reg:SI 154))
                (const_int 5 [0x5])))
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                            (const_int 204 [0xcc])) [0 major+0 S4 A32])
                    (const_int 8 [0x8]))
                (reg:SI 154)))
        (set (reg:SI 145 [ major.364 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 204 [0xcc])) [0 major+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.26460 ])
            (lshiftrt:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                                (const_int 204 [0xcc])) [0 major+0 S4 A32])
                        (const_int 8 [0x8]))
                    (reg:SI 154))
                (const_int 5 [0x5])))
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                            (const_int 204 [0xcc])) [0 major+0 S4 A32])
                    (const_int 8 [0x8]))
                (reg:SI 154)))
        (set (reg:SI 145 [ major.364 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 204 [0xcc])) [0 major+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.26460 ])
            (lshiftrt:SI (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                            (const_int 8 [0x8]))
                        (reg:SI 143 [ ino.368 ]))
                    (reg:SI 144 [ minor.366 ]))
                (const_int 5 [0x5])))
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                        (const_int 8 [0x8]))
                    (reg:SI 143 [ ino.368 ]))
                (reg:SI 144 [ minor.366 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.26460 ])
            (lshiftrt:SI (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                            (const_int 8 [0x8]))
                        (reg:SI 143 [ ino.368 ]))
                    (reg:SI 144 [ minor.366 ]))
                (const_int 5 [0x5])))
        (set (reg/v:SI 136 [ tmp ])
            (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                        (const_int 8 [0x8]))
                    (reg:SI 143 [ ino.368 ]))
                (reg:SI 144 [ minor.366 ])))
    ])
Failed to match this instruction:
(set (reg/v:SI 136 [ tmp ])
    (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                (const_int 8 [0x8]))
            (reg:SI 143 [ ino.368 ]))
        (reg:SI 144 [ minor.366 ])))
Successfully matched this instruction:
(set (reg:SI 158)
    (plus:SI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
            (const_int 5 [0x5]))
        (reg/v:SI 136 [ tmp ])))
deferring deletion of insn with uid = 28.
modifying insn i3    31 r158:SI=r136:SI 0>>0x5+r136:SI
      REG_DEAD: r136:SI
deferring rescan insn with uid = 31.
Failed to match this instruction:
(set (reg:SI 158)
    (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                (const_int 8 [0x8]))
            (reg:SI 154))
        (lshiftrt:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                    (const_int 8 [0x8]))
                (reg:SI 154))
            (const_int 5 [0x5]))))
Failed to match this instruction:
(parallel [
        (set (reg:SI 158)
            (plus:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                                (const_int 204 [0xcc])) [0 major+0 S4 A32])
                        (const_int 8 [0x8]))
                    (reg:SI 154))
                (lshiftrt:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                                    (const_int 204 [0xcc])) [0 major+0 S4 A32])
                            (const_int 8 [0x8]))
                        (reg:SI 154))
                    (const_int 5 [0x5]))))
        (set (reg:SI 145 [ major.364 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 204 [0xcc])) [0 major+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 158)
            (plus:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                                (const_int 204 [0xcc])) [0 major+0 S4 A32])
                        (const_int 8 [0x8]))
                    (reg:SI 154))
                (lshiftrt:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                                    (const_int 204 [0xcc])) [0 major+0 S4 A32])
                            (const_int 8 [0x8]))
                        (reg:SI 154))
                    (const_int 5 [0x5]))))
        (set (reg:SI 145 [ major.364 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 204 [0xcc])) [0 major+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 145 [ major.364 ])
    (mem/c/i:SI (plus:SI (reg/f:SI 147)
            (const_int 204 [0xcc])) [0 major+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 158)
    (plus:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                        (const_int 204 [0xcc])) [0 major+0 S4 A32])
                (const_int 8 [0x8]))
            (reg:SI 154))
        (lshiftrt:SI (plus:SI (mult:SI (mem/c/i:SI (plus:SI (reg/f:SI 147)
                            (const_int 204 [0xcc])) [0 major+0 S4 A32])
                    (const_int 8 [0x8]))
                (reg:SI 154))
            (const_int 5 [0x5]))))
Failed to match this instruction:
(set (reg:SI 158)
    (plus:SI (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                    (const_int 8 [0x8]))
                (lshiftrt:SI (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                                (const_int 8 [0x8]))
                            (reg:SI 143 [ ino.368 ]))
                        (reg:SI 144 [ minor.366 ]))
                    (const_int 5 [0x5])))
            (reg:SI 143 [ ino.368 ]))
        (reg:SI 144 [ minor.366 ])))
Successfully matched this instruction:
(set (reg/v:SI 136 [ tmp ])
    (ashift:SI (reg:SI 145 [ major.364 ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:SI 158)
    (plus:SI (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                    (const_int 8 [0x8]))
                (lshiftrt:SI (plus:SI (plus:SI (reg/v:SI 136 [ tmp ])
                            (reg:SI 143 [ ino.368 ]))
                        (reg:SI 144 [ minor.366 ]))
                    (const_int 5 [0x5])))
            (reg:SI 143 [ ino.368 ]))
        (reg:SI 144 [ minor.366 ])))
Failed to match this instruction:
(set (reg:SI 159)
    (and:SI (plus:SI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                (const_int 5 [0x5]))
            (reg/v:SI 136 [ tmp ]))
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 159)
    (and:SI (plus:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                    (const_int 8 [0x8]))
                (reg:SI 154))
            (lshiftrt:SI (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                        (const_int 8 [0x8]))
                    (reg:SI 154))
                (const_int 5 [0x5])))
        (const_int 31 [0x1f])))
Successfully matched this instruction:
(set (reg:SI 158)
    (ashift:SI (reg:SI 145 [ major.364 ])
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (reg:SI 159)
    (and:SI (plus:SI (plus:SI (reg:SI 158)
                (reg:SI 154))
            (lshiftrt:SI (plus:SI (reg:SI 158)
                    (reg:SI 154))
                (const_int 5 [0x5])))
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 160)
    (and:SI (ashift:SI (reg:SI 158)
            (const_int 2 [0x2]))
        (const_int 124 [0x7c])))
Failed to match this instruction:
(set (reg:SI 160)
    (and:SI (ashift:SI (plus:SI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                    (const_int 5 [0x5]))
                (reg/v:SI 136 [ tmp ]))
            (const_int 2 [0x2]))
        (const_int 124 [0x7c])))
Successfully matched this instruction:
(set (reg:SI 159)
    (lshiftrt:SI (reg/v:SI 136 [ tmp ])
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 160)
    (and:SI (ashift:SI (plus:SI (reg:SI 159)
                (reg/v:SI 136 [ tmp ]))
            (const_int 2 [0x2]))
        (const_int 124 [0x7c])))
Failed to match this instruction:
(set (reg/v/f:SI 134 [ p ])
    (plus:SI (plus:SI (reg/f:SI 147)
            (reg:SI 160))
        (const_int 220 [0xdc])))
Successfully matched this instruction:
(set (reg/v/f:SI 134 [ p ])
    (plus:SI (mult:SI (reg:SI 159)
            (const_int 4 [0x4]))
        (reg/f:SI 157)))
deferring deletion of insn with uid = 33.
modifying insn i3    34 r134:SI=r159:SI*0x4+r157:SI
      REG_DEAD: r159:SI
      REG_DEAD: r157:SI
deferring rescan insn with uid = 34.
Failed to match this instruction:
(set (reg/v/f:SI 134 [ p ])
    (plus:SI (and:SI (mult:SI (reg:SI 158)
                (const_int 4 [0x4]))
            (const_int 124 [0x7c]))
        (reg/f:SI 157)))
Failed to match this instruction:
(set (reg/v/f:SI 134 [ p ])
    (plus:SI (plus:SI (mult:SI (reg:SI 159)
                (const_int 4 [0x4]))
            (reg/f:SI 147))
        (const_int 220 [0xdc])))
Failed to match this instruction:
(set (reg/v/f:SI 134 [ p ])
    (plus:SI (and:SI (mult:SI (plus:SI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                        (const_int 5 [0x5]))
                    (reg/v:SI 136 [ tmp ]))
                (const_int 4 [0x4]))
            (const_int 124 [0x7c]))
        (reg/f:SI 157)))
Failed to match this instruction:
(set (reg:SI 159)
    (and:SI (mult:SI (plus:SI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                    (const_int 5 [0x5]))
                (reg/v:SI 136 [ tmp ]))
            (const_int 4 [0x4]))
        (const_int 124 [0x7c])))
Failed to match this instruction:
(set (reg/v/f:SI 134 [ p ])
    (plus:SI (plus:SI (and:SI (mult:SI (reg:SI 158)
                    (const_int 4 [0x4]))
                (const_int 124 [0x7c]))
            (reg/f:SI 147))
        (const_int 220 [0xdc])))
Failed to match this instruction:
(set (reg:SI 159)
    (and:SI (mult:SI (reg:SI 158)
            (const_int 4 [0x4]))
        (const_int 124 [0x7c])))
Failed to match this instruction:
(set (reg/v/f:SI 134 [ p ])
    (plus:SI (mult:SI (reg:SI 159)
            (const_int 4 [0x4]))
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 220 [0xdc])))))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/j:SI (reg/f:SI 133 [ D.26472 ]) [0 <variable>.ino+0 S4 A32])
        (reg:SI 143 [ ino.368 ])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 161 [ <variable>.ino ])
            (reg:SI 143 [ ino.368 ]))
        (label_ref 69)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/j:SI (reg/f:SI 133 [ D.26472 ]) [0 <variable>.ino+0 S4 A32])
            (reg:SI 143 [ ino.368 ]))
        (label_ref 69)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/s/j:SI (reg/f:SI 133 [ D.26472 ]) [0 <variable>.ino+0 S4 A32])
        (reg:SI 143 [ ino.368 ])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/j:SI (plus:SI (reg/f:SI 133 [ D.26472 ])
                (const_int 4 [0x4])) [0 <variable>.minor+0 S4 A32])
        (reg:SI 144 [ minor.366 ])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 162 [ <variable>.minor ])
            (reg:SI 144 [ minor.366 ]))
        (label_ref 69)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/j:SI (plus:SI (reg/f:SI 133 [ D.26472 ])
                    (const_int 4 [0x4])) [0 <variable>.minor+0 S4 A32])
            (reg:SI 144 [ minor.366 ]))
        (label_ref 69)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/s/j:SI (plus:SI (reg/f:SI 133 [ D.26472 ])
                (const_int 4 [0x4])) [0 <variable>.minor+0 S4 A32])
        (reg:SI 144 [ minor.366 ])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/j:SI (plus:SI (reg/f:SI 133 [ D.26472 ])
                (const_int 8 [0x8])) [0 <variable>.major+0 S4 A32])
        (reg:SI 145 [ major.364 ])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 163 [ <variable>.major ])
            (reg:SI 145 [ major.364 ]))
        (label_ref 69)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/j:SI (plus:SI (reg/f:SI 133 [ D.26472 ])
                    (const_int 8 [0x8])) [0 <variable>.major+0 S4 A32])
            (reg:SI 145 [ major.364 ]))
        (label_ref 69)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/s/j:SI (plus:SI (reg/f:SI 133 [ D.26472 ])
                (const_int 8 [0x8])) [0 <variable>.major+0 S4 A32])
        (reg:SI 145 [ major.364 ])))
Failed to match this instruction:
(set (reg:SI 166)
    (xor:SI (reg:SI 142 [ mode.369 ])
        (subreg:SI (mem/s/j:HI (plus:SI (reg/f:SI 133 [ D.26472 ])
                    (const_int 12 [0xc])) [0 <variable>.mode+0 S2 A32]) 0)))
Successfully matched this instruction:
(set (reg:SI 167)
    (xor:SI (reg:SI 142 [ mode.369 ])
        (reg:SI 165 [ <variable>.mode ])))
deferring deletion of insn with uid = 52.
modifying insn i3    53 r167:SI=r142:SI^r165:SI
      REG_DEAD: r165:SI
deferring rescan insn with uid = 53.
Failed to match this instruction:
(set (reg:SI 167)
    (xor:SI (reg:SI 142 [ mode.369 ])
        (subreg:SI (mem/s/j:HI (plus:SI (reg/f:SI 133 [ D.26472 ])
                    (const_int 12 [0xc])) [0 <variable>.mode+0 S2 A32]) 0)))
Failed to match this instruction:
(set (reg:SI 168)
    (and:SI (xor:SI (reg:SI 142 [ mode.369 ])
            (reg:SI 165 [ <variable>.mode ]))
        (const_int 61440 [0xf000])))
Failed to match this instruction:
(set (reg:SI 168)
    (and:SI (xor:SI (reg:SI 142 [ mode.369 ])
            (subreg:SI (mem/s/j:HI (plus:SI (reg/f:SI 133 [ D.26472 ])
                        (const_int 12 [0xc])) [0 <variable>.mode+0 S2 A32]) 0))
        (const_int 61440 [0xf000])))
Successfully matched this instruction:
(set (reg:SI 167)
    (zero_extend:SI (mem/s/j:HI (plus:SI (reg/f:SI 133 [ D.26472 ])
                (const_int 12 [0xc])) [0 <variable>.mode+0 S2 A32])))
Failed to match this instruction:
(set (reg:SI 168)
    (and:SI (xor:SI (reg:SI 142 [ mode.369 ])
            (reg:SI 167))
        (const_int 61440 [0xf000])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg:SI 167)
            (const_int 61440 [0xf000]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 69)
        (pc)))
deferring deletion of insn with uid = 54.
modifying other_insn    56 pc={(cc:CC_NOOV!=0x0)?L69:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 56.
modifying insn i3    55 {cc:CC_NOOV=cmp(r167:SI&0xf000,0x0);clobber scratch;}
      REG_DEAD: r167:SI
deferring rescan insn with uid = 55.
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (xor:SI (reg:SI 142 [ mode.369 ])
                        (reg:SI 165 [ <variable>.mode ]))
                    (const_int 61440 [0xf000]))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (xor:SI (reg:SI 142 [ mode.369 ])
                (reg:SI 165 [ <variable>.mode ]))
            (const_int 61440 [0xf000]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (xor:SI (reg:SI 142 [ mode.369 ])
                        (subreg:SI (mem/s/j:HI (plus:SI (reg/f:SI 133 [ D.26472 ])
                                    (const_int 12 [0xc])) [0 <variable>.mode+0 S2 A32]) 0))
                    (const_int 61440 [0xf000]))
                (const_int 0 [0x0])))
        (clobber (scratch:SI))
    ])
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (xor:SI (reg:SI 142 [ mode.369 ])
                (subreg:SI (mem/s/j:HI (plus:SI (reg/f:SI 133 [ D.26472 ])
                            (const_int 12 [0xc])) [0 <variable>.mode+0 S2 A32]) 0))
            (const_int 61440 [0xf000]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 167)
    (and:SI (xor:SI (reg:SI 142 [ mode.369 ])
            (subreg:SI (mem/s/j:HI (plus:SI (reg/f:SI 133 [ D.26472 ])
                        (const_int 12 [0xc])) [0 <variable>.mode+0 S2 A32]) 0))
        (const_int 61440 [0xf000])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg:SI 167)
                (const_int 61440 [0xf000]))
            (const_int 0 [0x0]))
        (label_ref 69)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (xor:SI (reg:SI 142 [ mode.369 ])
                    (reg:SI 165 [ <variable>.mode ]))
                (const_int 61440 [0xf000]))
            (const_int 0 [0x0]))
        (label_ref 69)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (plus:SI (reg/f:SI 133 [ D.26472 ])
        (const_int 20 [0x14])))
deferring deletion of insn with uid = 58.
modifying insn i3    59 r0:SI=r133:SI+0x14
      REG_DEAD: r133:SI
deferring rescan insn with uid = 59.
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 62.
modifying insn i3   128 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 128.
Failed to match this instruction:
(set (reg:SI 140 [ D.25953 ])
    (if_then_else:SI (lt (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (const_int -1 [0xffffffffffffffff])
        (const_int 1 [0x1])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 133 [ D.26472 ])
            (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 133 [ D.26472 ])
            (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 133 [ D.26472 ])
            (const_int 0 [0x0]))
        (label_ref 75)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 75)
                (pc)))
        (set (reg/f:SI 133 [ D.26472 ])
            (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 75)
                (pc)))
        (set (reg/f:SI 133 [ D.26472 ])
            (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 133 [ D.26472 ])
    (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 75)
        (pc)))
Failed to match this instruction:
(set (reg:SI 0 r0)
    (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)
                (const_int 84 [0x54]))) [0 <variable>.cs_cachep+0 S4 A32]))
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 138 [ ret ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 93)
        (pc)))
deferring deletion of insn with uid = 84.
modifying other_insn    87 pc={(cc:CC!=0x0)?L93:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x270c
deferring rescan insn with uid = 87.
modifying insn i3    86 {cc:CC=cmp(r0:SI,0x0);r138:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 86.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 93)
                (pc)))
        (set (reg/v/f:SI 138 [ ret ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 93)
                (pc)))
        (set (reg/v/f:SI 138 [ ret ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 138 [ ret ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 93)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (plus:SI (reg/v/f:SI 138 [ ret ])
        (const_int 20 [0x14])))
deferring deletion of insn with uid = 99.
modifying insn i3   100 r0:SI=r138:SI+0x14
deferring rescan insn with uid = 100.
Failed to match this instruction:
(parallel [
        (use (reg:SI 140 [ D.25953 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 140 [ D.25953 ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg:SI 140 [ D.25953 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 140 [ D.25953 ]))
    ])


maybe_link

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,8u} r1={8d,3u} r2={5d} r3={5d} r11={1d,15u} r12={5d} r13={1d,19u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={12d,8u} r25={1d,15u} r26={1d,14u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,9u} r134={2d,2u} r136={1d,2u} r137={1d,1u} r138={1d,8u} r139={1d,1u} r140={3d,1u} r141={1d,2u} r142={1d,2u} r143={1d,3u} r144={1d,3u} r145={1d,3u} r147={1d,7u} r148={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u,1d} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r172={1d,1u} 
;;    total ref usage 672{527d,144u,1e} in 61{57 regular + 4 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 147 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 147 148
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:271 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 init/initramfs.c:271 (set (reg:SI 148 [ nlink ])
        (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 200 [0xc8])) [0 nlink+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 200 [0xc8]))) [0 nlink+0 S4 A32])
        (nil)))

(insn 7 6 8 2 init/initramfs.c:271 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ nlink ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 148 [ nlink ])
        (nil)))

(jump_insn 8 7 9 2 init/initramfs.c:271 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147


;; Succ edge  4 [0.0%] 
;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 140
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 130 3 init/initramfs.c:276 (set (reg:SI 140 [ D.25953 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 130 10 131 3 (set (pc)
        (label_ref 112)) -1 (nil))
;; End of basic block 3 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140


;; Succ edge  15 [100.0%] 

(barrier 131 130 13)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 134 136 137 141 142 143 144 145 154 155 157 158 159 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 134 136 137 141 142 143 144 145 154 155 157 158 159 160
;; live  kill	

;; Pred edge  2 [0.0%] 
(code_label 13 131 14 4 94 "" [1 uses])

(note 14 13 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 14 18 4 init/initramfs.c:272 (set (reg:SI 145 [ major.364 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 204 [0xcc])) [0 major+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 204 [0xcc]))) [0 major+0 S4 A32])
        (nil)))

(insn 18 16 20 4 init/initramfs.c:272 (set (reg:SI 144 [ minor.366 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 208 [0xd0])) [0 minor+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 208 [0xd0]))) [0 minor+0 S4 A32])
        (nil)))

(insn 20 18 22 4 init/initramfs.c:272 (set (reg:SI 143 [ ino.368 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 212 [0xd4])) [0 ino+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 212 [0xd4]))) [0 ino+0 S4 A32])
        (nil)))

(insn 22 20 24 4 init/initramfs.c:272 (set (reg:SI 142 [ mode.369 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 147)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:HI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 216 [0xd8]))) [0 mode+0 S2 A16]))
        (nil)))

(insn 24 22 25 4 init/initramfs.c:272 (set (reg/f:SI 141 [ collected.370 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 25 24 26 4 init/initramfs.c:32 (set (reg:SI 154)
        (plus:SI (reg:SI 143 [ ino.368 ])
            (reg:SI 144 [ minor.366 ]))) 4 {*arm_addsi3} (nil))

(note 26 25 27 4 NOTE_INSN_DELETED)

(insn 27 26 28 4 init/initramfs.c:32 (set (reg/v:SI 136 [ tmp ])
        (plus:SI (mult:SI (reg:SI 145 [ major.364 ])
                (const_int 8 [0x8]))
            (reg:SI 154))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 154)
        (nil)))

(note 28 27 30 4 NOTE_INSN_DELETED)

(insn 30 28 31 4 init/initramfs.c:41 (set (reg/f:SI 157)
        (plus:SI (reg/f:SI 147)
            (const_int 220 [0xdc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 220 [0xdc])))
            (nil))))

(insn 31 30 32 4 init/initramfs.c:41 (set (reg:SI 158)
        (plus:SI (lshiftrt:SI (reg/v:SI 136 [ tmp ])
                (const_int 5 [0x5]))
            (reg/v:SI 136 [ tmp ]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg/v:SI 136 [ tmp ])
        (nil)))

(insn 32 31 33 4 init/initramfs.c:41 (set (reg:SI 159)
        (and:SI (reg:SI 158)
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(note 33 32 34 4 NOTE_INSN_DELETED)

(insn 34 33 132 4 init/initramfs.c:41 (set (reg/v/f:SI 134 [ p ])
        (plus:SI (mult:SI (reg:SI 159)
                (const_int 4 [0x4]))
            (reg/f:SI 157))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 159)
        (expr_list:REG_DEAD (reg/f:SI 157)
            (nil))))

(jump_insn 132 34 133 4 (set (pc)
        (label_ref 72)) -1 (nil))
;; End of basic block 4 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141 142 143 144 145


;; Succ edge  11 [100.0%] 

(barrier 133 132 75)

;; Start of basic block ( 11) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 143
;; lr  def 	 24 [cc] 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  gen 	 24 [cc] 161
;; live  kill	

;; Pred edge  11 [95.5%] 
(code_label 75 133 37 5 99 "" [1 uses])

(note 37 75 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 init/initramfs.c:42 (set (reg:SI 161 [ <variable>.ino ])
        (mem/s/j:SI (reg/f:SI 133 [ D.26472 ]) [0 <variable>.ino+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 5 init/initramfs.c:42 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161 [ <variable>.ino ])
            (reg:SI 143 [ ino.368 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 161 [ <variable>.ino ])
        (nil)))

(jump_insn 40 39 41 5 init/initramfs.c:42 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 5 -> ( 10 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145


;; Succ edge  10 [72.0%] 
;; Succ edge  6 [28.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(11){ }u43(13){ }u44(25){ }u45(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 144
;; lr  def 	 24 [cc] 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  gen 	 24 [cc] 162
;; live  kill	

;; Pred edge  5 [28.0%]  (fallthru)
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 6 init/initramfs.c:44 (set (reg:SI 162 [ <variable>.minor ])
        (mem/s/j:SI (plus:SI (reg/f:SI 133 [ D.26472 ])
                (const_int 4 [0x4])) [0 <variable>.minor+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 6 init/initramfs.c:44 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 162 [ <variable>.minor ])
            (reg:SI 144 [ minor.366 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 162 [ <variable>.minor ])
        (nil)))

(jump_insn 44 43 45 6 init/initramfs.c:44 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 6 -> ( 10 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145


;; Succ edge  10 [72.0%] 
;; Succ edge  7 [28.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 145
;; lr  def 	 24 [cc] 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  gen 	 24 [cc] 163
;; live  kill	

;; Pred edge  6 [28.0%]  (fallthru)
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 7 init/initramfs.c:46 (set (reg:SI 163 [ <variable>.major ])
        (mem/s/j:SI (plus:SI (reg/f:SI 133 [ D.26472 ])
                (const_int 8 [0x8])) [0 <variable>.major+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 7 init/initramfs.c:46 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ <variable>.major ])
            (reg:SI 145 [ major.364 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ <variable>.major ])
        (nil)))

(jump_insn 48 47 49 7 init/initramfs.c:46 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 7 -> ( 10 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145


;; Succ edge  10 [72.0%] 
;; Succ edge  8 [28.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 142
;; lr  def 	 24 [cc] 165 166 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  gen 	 24 [cc] 165 166 167 168
;; live  kill	

;; Pred edge  7 [28.0%]  (fallthru)
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 52 8 init/initramfs.c:48 (set (reg:SI 165 [ <variable>.mode ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/f:SI 133 [ D.26472 ])
                    (const_int 12 [0xc])) [0 <variable>.mode+0 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 52 50 53 8 NOTE_INSN_DELETED)

(insn 53 52 54 8 init/initramfs.c:48 (set (reg:SI 167)
        (xor:SI (reg:SI 142 [ mode.369 ])
            (reg:SI 165 [ <variable>.mode ]))) 96 {*arm_xorsi3} (expr_list:REG_DEAD (reg:SI 165 [ <variable>.mode ])
        (nil)))

(note 54 53 55 8 NOTE_INSN_DELETED)

(insn 55 54 56 8 init/initramfs.c:48 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 167)
                        (const_int 61440 [0xf000]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(jump_insn 56 55 57 8 init/initramfs.c:48 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145


;; Succ edge  10 [50.0%] 
;; Succ edge  9 [50.0%]  (fallthru,loop_exit)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139 140 169
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 139 140 169
;; live  kill	 14 [lr]

;; Pred edge  8 [50.0%]  (fallthru,loop_exit)
(note 57 56 58 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 58 57 59 9 NOTE_INSN_DELETED)

(insn 59 58 60 9 init/initramfs.c:274 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 133 [ D.26472 ])
            (const_int 20 [0x14]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 133 [ D.26472 ])
        (nil)))

(insn 60 59 61 9 init/initramfs.c:274 (set (reg:SI 1 r1)
        (reg/f:SI 141 [ collected.370 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141 [ collected.370 ])
        (nil)))

(call_insn 61 60 62 9 init/initramfs.c:274 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_link") [flags 0x41] <function_decl 0x11458c00 sys_link>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 62 61 128 9 NOTE_INSN_DELETED)

(insn 128 62 129 9 init/initramfs.c:274 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 129 128 134 9 init/initramfs.c:274 discrim 2 (set (reg:SI 140 [ D.25953 ])
        (if_then_else:SI (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int -1 [0xffffffffffffffff])
            (const_int 1 [0x1]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(jump_insn 134 129 135 9 (set (pc)
        (label_ref 112)) -1 (nil))
;; End of basic block 9 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140


;; Succ edge  15 [100.0%] 

(barrier 135 134 69)

;; Start of basic block ( 5 6 7 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u82(11){ }u83(13){ }u84(25){ }u85(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 141 142 143 144 145
;; live  gen 	 134
;; live  kill	

;; Pred edge  5 [72.0%] 
;; Pred edge  6 [72.0%] 
;; Pred edge  7 [72.0%] 
;; Pred edge  8 [50.0%] 
(code_label 69 135 70 10 97 "" [4 uses])

(note 70 69 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 10 init/initramfs.c:41 (set (reg/v/f:SI 134 [ p ])
        (plus:SI (reg/f:SI 133 [ D.26472 ])
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 133 [ D.26472 ])
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141 142 143 144 145


;; Succ edge  11 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 10 4) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u87(11){ }u88(13){ }u89(25){ }u90(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 141 142 143 144 145
;; live  gen 	 24 [cc] 133
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru,dfs_back)
;; Pred edge  4 [100.0%] 
(code_label 72 71 73 11 96 "" [1 uses])

(note 73 72 74 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 76 11 init/initramfs.c:41 discrim 1 (set (reg/f:SI 133 [ D.26472 ])
        (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 76 74 77 11 init/initramfs.c:41 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.26472 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 77 76 79 11 init/initramfs.c:41 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 11 -> ( 5 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 141 142 143 144 145


;; Succ edge  5 [95.5%] 
;; Succ edge  12 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u94(11){ }u95(13){ }u96(25){ }u97(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 141 142 143 144 145
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 138 170
;; live  kill	 14 [lr]

;; Pred edge  11 [4.5%]  (fallthru,loop_exit)
(note 79 77 78 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 78 79 80 12 ("found") NOTE_INSN_DELETED_LABEL 100)

(insn 80 78 81 12 include/linux/slab_def.h:122 (set (reg/f:SI 170)
        (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 12 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 170)
                (const_int 84 [0x54])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_EQUAL (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)
                        (const_int 84 [0x54]))) [0 <variable>.cs_cachep+0 S4 A32])
            (nil))))

(insn 82 81 83 12 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 83 82 84 12 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x10efa480 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 84 83 86 12 NOTE_INSN_DELETED)

(insn 86 84 87 12 init/initramfs.c:53 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 138 [ ret ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 87 86 88 12 init/initramfs.c:53 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 141 142 143 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 141 142 143 144 145


;; Succ edge  13 [0.0%]  (fallthru)
;; Succ edge  14 [100.0%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u105(11){ }u106(13){ }u107(25){ }u108(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  12 [0.0%]  (fallthru)
(note 88 87 90 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 90 88 91 13 init/initramfs.c:54 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x115c7780>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x115c7780>)
        (nil)))

(call_insn 91 90 92 13 init/initramfs.c:54 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a86f00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 13 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 92 91 93)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u111(11){ }u112(13){ }u113(25){ }u114(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 141 142 143 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 141 142 143 144 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 141 142 143 144 145
;; live  gen 	 0 [r0] 1 [r1] 140 172
;; live  kill	 14 [lr]

;; Pred edge  12 [100.0%] 
(code_label 93 92 94 14 101 "" [1 uses])

(note 94 93 95 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 14 init/initramfs.c:55 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ ret ])
                (const_int 8 [0x8])) [0 <variable>.major+0 S4 A32])
        (reg:SI 145 [ major.364 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 145 [ major.364 ])
        (nil)))

(insn 96 95 97 14 init/initramfs.c:56 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ ret ])
                (const_int 4 [0x4])) [0 <variable>.minor+0 S4 A32])
        (reg:SI 144 [ minor.366 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144 [ minor.366 ])
        (nil)))

(insn 97 96 98 14 init/initramfs.c:57 (set (mem/s/j:SI (reg/v/f:SI 138 [ ret ]) [0 <variable>.ino+0 S4 A32])
        (reg:SI 143 [ ino.368 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143 [ ino.368 ])
        (nil)))

(insn 98 97 99 14 init/initramfs.c:58 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 138 [ ret ])
                (const_int 12 [0xc])) [0 <variable>.mode+0 S2 A32])
        (subreg/s/u:HI (reg:SI 142 [ mode.369 ]) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 142 [ mode.369 ])
        (nil)))

(note 99 98 100 14 NOTE_INSN_DELETED)

(insn 100 99 101 14 init/initramfs.c:59 (set (reg:SI 0 r0)
        (plus:SI (reg/v/f:SI 138 [ ret ])
            (const_int 20 [0x14]))) 4 {*arm_addsi3} (nil))

(insn 101 100 102 14 init/initramfs.c:59 (set (reg:SI 1 r1)
        (reg/f:SI 141 [ collected.370 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141 [ collected.370 ])
        (nil)))

(call_insn 102 101 104 14 init/initramfs.c:59 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x51157780 strcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 104 102 105 14 init/initramfs.c:60 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 138 [ ret ])
                (const_int 16 [0x10])) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 133 [ D.26472 ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 105 104 106 14 init/initramfs.c:61 (set (mem/f:SI (reg/v/f:SI 134 [ p ]) [0 S4 A32])
        (reg/v/f:SI 138 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ ret ])
        (expr_list:REG_DEAD (reg/v/f:SI 134 [ p ])
            (nil))))

(insn 106 105 112 14 init/initramfs.c:276 (set (reg:SI 140 [ D.25953 ])
        (reg/f:SI 133 [ D.26472 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 133 [ D.26472 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 14 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 3 14 9) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u134(11){ }u135(13){ }u136(25){ }u137(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  3 [100.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 112 106 113 15 95 "" [2 uses])

(note 113 112 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 118 113 124 15 init/initramfs.c:277 (set (reg/i:SI 0 r0)
        (reg:SI 140 [ D.25953 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.25953 ])
        (nil)))

(insn 124 118 0 15 init/initramfs.c:277 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 15 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 26.
deleting insn with uid = 28.
deleting insn with uid = 33.
deleting insn with uid = 52.
deleting insn with uid = 54.
deleting insn with uid = 58.
deleting insn with uid = 62.
deleting insn with uid = 84.
deleting insn with uid = 99.
rescanning insn with uid = 27.
deleting insn with uid = 27.
rescanning insn with uid = 31.
deleting insn with uid = 31.
rescanning insn with uid = 34.
deleting insn with uid = 34.
rescanning insn with uid = 53.
deleting insn with uid = 53.
rescanning insn with uid = 55.
deleting insn with uid = 55.
verify found no changes in insn with uid = 56.
rescanning insn with uid = 59.
deleting insn with uid = 59.
rescanning insn with uid = 86.
deleting insn with uid = 86.
verify found no changes in insn with uid = 87.
rescanning insn with uid = 100.
deleting insn with uid = 100.
rescanning insn with uid = 128.
deleting insn with uid = 128.
ending the processing of deferred insns

;; Function do_name (do_name)[0:1328] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 35: 8
insn_cost 36: 4
insn_cost 37: 4
insn_cost 39: 4
insn_cost 40: 4
insn_cost 42: 4
insn_cost 44: 4
insn_cost 45: 8
insn_cost 46: 0
insn_cost 47: 4
insn_cost 49: 4
insn_cost 50: 0
insn_cost 52: 4
insn_cost 65: 4
insn_cost 296: 0
insn_cost 58: 4
insn_cost 59: 4
insn_cost 60: 4
insn_cost 61: 0
insn_cost 66: 4
insn_cost 68: 4
insn_cost 69: 0
insn_cost 71: 4
insn_cost 72: 4
insn_cost 73: 0
insn_cost 299: 0
insn_cost 80: 4
insn_cost 81: 4
insn_cost 82: 4
insn_cost 83: 0
insn_cost 85: 4
insn_cost 86: 4
insn_cost 87: 4
insn_cost 88: 0
insn_cost 90: 0
insn_cost 91: 4
insn_cost 92: 4
insn_cost 93: 0
insn_cost 287: 8
insn_cost 288: 4
insn_cost 289: 16
insn_cost 108: 4
insn_cost 109: 4
insn_cost 110: 4
insn_cost 111: 4
insn_cost 112: 0
insn_cost 113: 4
insn_cost 115: 4
insn_cost 116: 4
insn_cost 117: 0
insn_cost 122: 4
insn_cost 123: 4
insn_cost 124: 0
insn_cost 127: 4
insn_cost 128: 4
insn_cost 129: 4
insn_cost 130: 0
insn_cost 132: 4
insn_cost 133: 4
insn_cost 134: 0
insn_cost 137: 4
insn_cost 138: 4
insn_cost 139: 0
insn_cost 142: 8
insn_cost 143: 4
insn_cost 144: 4
insn_cost 145: 0
insn_cost 146: 4
insn_cost 148: 4
insn_cost 150: 4
insn_cost 151: 4
insn_cost 301: 0
insn_cost 156: 4
insn_cost 157: 0
insn_cost 160: 4
insn_cost 161: 4
insn_cost 162: 0
insn_cost 166: 4
insn_cost 167: 4
insn_cost 168: 4
insn_cost 169: 0
insn_cost 172: 4
insn_cost 173: 4
insn_cost 174: 4
insn_cost 175: 0
insn_cost 177: 4
insn_cost 179: 4
insn_cost 182: 8
insn_cost 183: 4
insn_cost 184: 4
insn_cost 185: 0
insn_cost 186: 4
insn_cost 188: 4
insn_cost 189: 0
insn_cost 192: 8
insn_cost 193: 0
insn_cost 198: 4
insn_cost 199: 4
insn_cost 200: 4
insn_cost 201: 4
insn_cost 202: 0
insn_cost 203: 4
insn_cost 204: 4
insn_cost 205: 4
insn_cost 295: 4
insn_cost 207: 4
insn_cost 208: 4
insn_cost 209: 4
insn_cost 212: 4
insn_cost 214: 4
insn_cost 303: 0
insn_cost 219: 4
insn_cost 220: 4
insn_cost 222: 4
insn_cost 223: 4
insn_cost 225: 4
insn_cost 226: 4
insn_cost 227: 4
insn_cost 228: 4
insn_cost 229: 0
insn_cost 231: 4
insn_cost 232: 0
insn_cost 234: 4
insn_cost 235: 0
insn_cost 238: 0
insn_cost 239: 4
insn_cost 240: 4
insn_cost 241: 0
insn_cost 243: 8
insn_cost 245: 4
insn_cost 247: 4
insn_cost 248: 4
insn_cost 249: 4
insn_cost 250: 0
insn_cost 254: 4
insn_cost 255: 4
insn_cost 256: 4
insn_cost 257: 0
insn_cost 260: 4
insn_cost 261: 4
insn_cost 262: 4
insn_cost 263: 0
insn_cost 266: 4
insn_cost 267: 4
insn_cost 268: 0
insn_cost 275: 4
insn_cost 281: 0
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 32 [0x20]))) [0 state+0 S4 A32])
            (reg:SI 184))
        (set (reg/f:SI 183)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 32 [0x20]))) [0 state+0 S4 A32])
            (reg:SI 184))
        (set (reg/f:SI 183)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 183)
            (const_int 32 [0x20])) [0 state+0 S4 A32])
    (const_int 3 [0x3]))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 32 [0x20]))) [0 state+0 S4 A32])
            (const_int 3 [0x3]))
        (set (reg/f:SI 183)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 32 [0x20]))) [0 state+0 S4 A32])
            (const_int 3 [0x3]))
        (set (reg/f:SI 183)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 183)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 32 [0x20]))) [0 state+0 S4 A32])
    (const_int 3 [0x3]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 183)
            (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
    (const_int 7 [0x7]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
        (set (reg/f:SI 181 [ collected.373 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
        (set (reg/f:SI 181 [ collected.373 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg:SI 189)
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 77)
        (pc)))
deferring deletion of insn with uid = 47.
modifying other_insn    50 pc={(cc:CC!=0x0)?L77:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xd05
deferring rescan insn with uid = 50.
modifying insn i3    49 {cc:CC=cmp(r0:SI,0x0);r189:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 49.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 77)
                (pc)))
        (set (reg:SI 189)
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 77)
                (pc)))
        (set (reg:SI 189)
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg:SI 189)
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 77)
        (pc)))
Failed to match this instruction:
(set (mem/f:SI (plus:SI (reg/f:SI 249)
            (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32])
    (mem/s/f/j:SI (plus:SI (reg/f:SI 170 [ D.26478 ])
            (const_int 16 [0x10])) [0 <variable>.next+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/f:SI (plus:SI (reg/f:SI 249)
                        (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 170 [ D.26478 ])
            (mem/f:SI (plus:SI (reg/f:SI 249)
                    (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/f:SI (plus:SI (reg/f:SI 249)
                        (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 170 [ D.26478 ])
            (mem/f:SI (plus:SI (reg/f:SI 249)
                    (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 170 [ D.26478 ])
            (const_int 0 [0x0]))
        (label_ref 67)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/f:SI (plus:SI (reg/f:SI 249)
                            (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 67)
                (pc)))
        (set (reg/f:SI 170 [ D.26478 ])
            (mem/f:SI (plus:SI (reg/f:SI 249)
                    (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/f:SI (plus:SI (reg/f:SI 249)
                            (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 67)
                (pc)))
        (set (reg/f:SI 170 [ D.26478 ])
            (mem/f:SI (plus:SI (reg/f:SI 249)
                    (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 170 [ D.26478 ])
    (mem/f:SI (plus:SI (reg/f:SI 249)
            (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/f:SI (plus:SI (reg/f:SI 249)
                    (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 67)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 164 [ ivtmp.840 ])
                (const_int 124 [0x7c])))
        (set (reg:SI 164 [ ivtmp.840 ])
            (plus:SI (reg:SI 164 [ ivtmp.840 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 164 [ ivtmp.840 ])
                (const_int 124 [0x7c])))
        (set (reg:SI 164 [ ivtmp.840 ])
            (plus:SI (reg:SI 164 [ ivtmp.840 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 164 [ ivtmp.840 ])
            (const_int 128 [0x80]))
        (label_ref:SI 294)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 164 [ ivtmp.840 ])
                    (const_int 124 [0x7c]))
                (label_ref:SI 294)
                (pc)))
        (set (reg:SI 164 [ ivtmp.840 ])
            (plus:SI (reg:SI 164 [ ivtmp.840 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 164 [ ivtmp.840 ])
                    (const_int 124 [0x7c]))
                (label_ref:SI 294)
                (pc)))
        (set (reg:SI 164 [ ivtmp.840 ])
            (plus:SI (reg:SI 164 [ ivtmp.840 ])
                (const_int 4 [0x4])))
    ])
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                (const_int 216 [0xd8])) [0 mode+0 S2 A16])))
deferring deletion of insn with uid = 80.
modifying insn i3    82 r1:SI=zero_extend([r183:SI+0xd8])
      REG_DEAD: r183:SI
deferring rescan insn with uid = 82.
Failed to match this instruction:
(parallel [
        (set (reg:SI 178 [ D.25991 ])
            (and:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                            (const_int 216 [0xd8])) [0 mode+0 S2 A16]) 0)
                (const_int 61440 [0xf000])))
        (set (reg:SI 179 [ D.25990 ])
            (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                        (const_int 216 [0xd8])) [0 mode+0 S2 A16])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 178 [ D.25991 ])
            (and:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                            (const_int 216 [0xd8])) [0 mode+0 S2 A16]) 0)
                (const_int 61440 [0xf000])))
        (set (reg:SI 179 [ D.25990 ])
            (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                        (const_int 216 [0xd8])) [0 mode+0 S2 A16])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (reg:SI 179 [ D.25990 ])
                    (const_int 61440 [0xf000]))
                (const_int 32768 [0x8000])))
        (set (reg:SI 178 [ D.25991 ])
            (and:SI (reg:SI 179 [ D.25990 ])
                (const_int 61440 [0xf000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (reg:SI 179 [ D.25990 ])
                    (const_int 61440 [0xf000]))
                (const_int 32768 [0x8000])))
        (set (reg:SI 178 [ D.25991 ])
            (and:SI (reg:SI 179 [ D.25990 ])
                (const_int 61440 [0xf000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:SI (and:HI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                                (const_int 216 [0xd8])) [0 mode+0 S2 A16])
                        (const_int -4096 [0xfffffffffffff000])) 0)
                (const_int 32768 [0x8000])))
        (set (reg:SI 178 [ D.25991 ])
            (and:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                            (const_int 216 [0xd8])) [0 mode+0 S2 A16]) 0)
                (const_int 61440 [0xf000])))
        (set (reg:SI 179 [ D.25990 ])
            (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                        (const_int 216 [0xd8])) [0 mode+0 S2 A16])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:SI (and:HI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                                (const_int 216 [0xd8])) [0 mode+0 S2 A16])
                        (const_int -4096 [0xfffffffffffff000])) 0)
                (const_int 32768 [0x8000])))
        (set (reg:SI 178 [ D.25991 ])
            (and:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                            (const_int 216 [0xd8])) [0 mode+0 S2 A16]) 0)
                (const_int 61440 [0xf000])))
        (set (reg:SI 179 [ D.25990 ])
            (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                        (const_int 216 [0xd8])) [0 mode+0 S2 A16])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 178 [ D.25991 ])
            (const_int 32768 [0x8000]))
        (label_ref 154)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (and:SI (reg:SI 179 [ D.25990 ])
                        (const_int 61440 [0xf000]))
                    (const_int 32768 [0x8000]))
                (label_ref 154)
                (pc)))
        (set (reg:SI 178 [ D.25991 ])
            (and:SI (reg:SI 179 [ D.25990 ])
                (const_int 61440 [0xf000])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (and:SI (reg:SI 179 [ D.25990 ])
                        (const_int 61440 [0xf000]))
                    (const_int 32768 [0x8000]))
                (label_ref 154)
                (pc)))
        (set (reg:SI 178 [ D.25991 ])
            (and:SI (reg:SI 179 [ D.25990 ])
                (const_int 61440 [0xf000])))
    ])
Successfully matched this instruction:
(set (reg:SI 178 [ D.25991 ])
    (and:SI (reg:SI 179 [ D.25990 ])
        (const_int 61440 [0xf000])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg:SI 179 [ D.25990 ])
                (const_int 61440 [0xf000]))
            (const_int 32768 [0x8000]))
        (label_ref 154)
        (pc)))
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg/v:SI 172 [ ml ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (lt (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 269)
        (pc)))
deferring deletion of insn with uid = 91.
modifying other_insn    93 pc={(cc:CC<0x0)?L269:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x778
deferring rescan insn with uid = 93.
modifying insn i3    92 {cc:CC=cmp(r0:SI,0x0);r172:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 92.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 269)
                (pc)))
        (set (reg/v:SI 172 [ ml ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (lt (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 269)
                (pc)))
        (set (reg/v:SI 172 [ ml ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg/v:SI 172 [ ml ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 269)
        (pc)))
Failed to match this instruction:
(set (reg/v:SI 171 [ openflags ])
    (if_then_else:SI (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (const_int 65 [0x41])
        (const_int 577 [0x241])))
Successfully matched this instruction:
(set (reg/v:SI 171 [ openflags ])
    (if_then_else:SI (ne (reg/v:SI 172 [ ml ])
            (const_int 1 [0x1]))
        (reg:SI 248)
        (const_int 65 [0x41])))
deferring deletion of insn with uid = 288.
modifying insn i3   289 {r171:SI={(r172:SI!=0x1)?r248:SI:0x41};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r172:SI
      REG_DEAD: r248:SI
deferring rescan insn with uid = 289.
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 171 [ openflags ])
            (if_then_else:SI (ne (reg/v:SI 172 [ ml ])
                    (const_int 1 [0x1]))
                (const_int 577 [0x241])
                (const_int 65 [0x41])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/v:SI 171 [ openflags ])
    (if_then_else:SI (ne (reg/v:SI 172 [ ml ])
            (const_int 1 [0x1]))
        (const_int 577 [0x241])
        (const_int 65 [0x41])))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (if_then_else:SI (ne (reg/v:SI 172 [ ml ])
            (const_int 1 [0x1]))
        (reg:SI 248)
        (const_int 65 [0x41])))
deferring deletion of insn with uid = 289.
modifying insn i3   110 {r1:SI={(r172:SI!=0x1)?r248:SI:0x41};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r248:SI
      REG_DEAD: r172:SI
deferring rescan insn with uid = 110.
Failed to match this instruction:
(parallel [
        (set (reg:SI 1 r1)
            (if_then_else:SI (ne (reg/v:SI 172 [ ml ])
                    (const_int 1 [0x1]))
                (const_int 577 [0x241])
                (const_int 65 [0x41])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 1 r1)
    (if_then_else:SI (ne (reg/v:SI 172 [ ml ])
            (const_int 1 [0x1]))
        (const_int 577 [0x241])
        (const_int 65 [0x41])))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                (const_int 216 [0xd8])) [0 mode+0 S2 A16])))
deferring deletion of insn with uid = 108.
modifying insn i3   111 r2:SI=zero_extend([r183:SI+0xd8])
deferring rescan insn with uid = 111.
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 183)
                    (const_int 192 [0xc0])) [0 wfd+0 S4 A32])
            (reg:SI 0 r0))
        (set (reg:SI 177 [ wfd.376 ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 183)
                    (const_int 192 [0xc0])) [0 wfd+0 S4 A32])
            (reg:SI 0 r0))
        (set (reg:SI 177 [ wfd.376 ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg:SI 177 [ wfd.376 ])
            (const_int 0 [0x0]))
        (label_ref 269)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                (const_int 216 [0xd8])) [0 mode+0 S2 A16])))
deferring deletion of insn with uid = 127.
modifying insn i3   129 r1:SI=zero_extend([r183:SI+0xd8])
deferring rescan insn with uid = 129.
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 183)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg:SI 176 [ body_len.381 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 183)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 183)
                        (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg:SI 176 [ body_len.381 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 183)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 176 [ body_len.381 ])
            (const_int 0 [0x0]))
        (label_ref 140)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/c/i:SI (plus:SI (reg/f:SI 183)
                            (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 140)
                (pc)))
        (set (reg:SI 176 [ body_len.381 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 183)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/c/i:SI (plus:SI (reg/f:SI 183)
                            (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 140)
                (pc)))
        (set (reg:SI 176 [ body_len.381 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 183)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 176 [ body_len.381 ])
    (mem/c/i:SI (plus:SI (reg/f:SI 183)
            (const_int 92 [0x5c])) [0 body_len+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (plus:SI (reg/f:SI 183)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 140)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 collected+0 S4 A32]))
        (set (reg/f:SI 209)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 collected+0 S4 A32]))
        (set (reg/f:SI 209)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 209)
            (const_int 196 [0xc4])) [0 vcollected+0 S4 A32])
    (reg:SI 0 r0))
deferring deletion of insn with uid = 146.
modifying insn i3   148 [r209:SI+0xc4]=r0:SI
      REG_DEAD: r0:SI
deferring rescan insn with uid = 148.
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 209)
            (const_int 32 [0x20])) [0 state+0 S4 A32])
    (const_int 5 [0x5]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 178 [ D.25991 ])
            (const_int 16384 [0x4000]))
        (label_ref 217)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                (const_int 216 [0xd8])) [0 mode+0 S2 A16])))
deferring deletion of insn with uid = 172.
modifying insn i3   174 r1:SI=zero_extend([r183:SI+0xd8])
deferring rescan insn with uid = 174.
Failed to match this instruction:
(set (reg:SI 0 r0)
    (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)
                (const_int 4 [0x4]))) [0 <variable>.cs_cachep+0 S4 A32]))
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 168 [ ret ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 195)
        (pc)))
deferring deletion of insn with uid = 186.
modifying other_insn   189 pc={(cc:CC!=0x0)?L195:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x270c
deferring rescan insn with uid = 189.
modifying insn i3   188 {cc:CC=cmp(r0:SI,0x0);r168:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 188.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 195)
                (pc)))
        (set (reg/v/f:SI 168 [ ret ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 195)
                (pc)))
        (set (reg/v/f:SI 168 [ ret ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 168 [ ret ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 195)
        (pc)))
Successfully matched this instruction:
(set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 168 [ ret ])
            (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])
    (reg:SI 0 r0))
deferring deletion of insn with uid = 203.
modifying insn i3   204 [r168:SI+0x8]=r0:SI
      REG_DEAD: r0:SI
deferring rescan insn with uid = 204.
Successfully matched this instruction:
(set (reg:SI 229)
    (eq:SI (reg:SI 178 [ D.25991 ])
        (const_int 8192 [0x2000])))
deferring deletion of insn with uid = 219.
modifying insn i3   220 {r229:SI=r178:SI==0x2000;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 220.
Successfully matched this instruction:
(set (reg:SI 231)
    (eq:SI (reg:SI 178 [ D.25991 ])
        (const_int 24576 [0x6000])))
deferring deletion of insn with uid = 222.
modifying insn i3   223 {r231:SI=r178:SI==0x6000;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 223.
Successfully matched this instruction:
(set (reg:SI 232)
    (ior:SI (eq:SI (reg:SI 178 [ D.25991 ])
            (const_int 8192 [0x2000]))
        (reg:SI 231)))
deferring deletion of insn with uid = 220.
modifying insn i3   225 {r232:SI=r178:SI==0x2000|r231:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r231:SI
deferring rescan insn with uid = 225.
Successfully matched this instruction:
(parallel [
        (set (reg:SI 232)
            (ior:SI (eq:SI (reg:SI 178 [ D.25991 ])
                    (const_int 8192 [0x2000]))
                (eq:SI (reg:SI 178 [ D.25991 ])
                    (const_int 24576 [0x6000]))))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 223.
modifying insn i3   225 {r232:SI=r178:SI==0x2000|r178:SI==0x6000;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 225.
Successfully matched this instruction:
(set (subreg:SI (reg:QI 233) 0)
    (ior:SI (eq:SI (reg:SI 178 [ D.25991 ])
            (const_int 8192 [0x2000]))
        (eq:SI (reg:SI 178 [ D.25991 ])
            (const_int 24576 [0x6000]))))
deferring deletion of insn with uid = 225.
modifying insn i3   226 {r233:QI#0=r178:SI==0x2000|r178:SI==0x6000;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 226.
Successfully matched this instruction:
(set (reg:SI 234)
    (ior:SI (eq:SI (reg:SI 178 [ D.25991 ])
            (const_int 8192 [0x2000]))
        (eq:SI (reg:SI 178 [ D.25991 ])
            (const_int 24576 [0x6000]))))
deferring deletion of insn with uid = 226.
modifying insn i3   227 {r234:SI=r178:SI==0x2000|r178:SI==0x6000;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 227.
Successfully matched this instruction:
(set (reg:CC_DEQ 24 cc)
    (compare:CC_DEQ (ior:SI (eq:SI (reg:SI 178 [ D.25991 ])
                (const_int 8192 [0x2000]))
            (eq:SI (reg:SI 178 [ D.25991 ])
                (const_int 24576 [0x6000])))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_DEQ 24 cc)
            (const_int 0 [0x0]))
        (label_ref 236)
        (pc)))
deferring deletion of insn with uid = 227.
modifying other_insn   229 pc={(cc:CC_DEQ!=0x0)?L236:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x4
deferring rescan insn with uid = 229.
modifying insn i3   228 cc:CC_DEQ=cmp(r178:SI==0x2000|r178:SI==0x6000,0x0)
deferring rescan insn with uid = 228.
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (ior:SI (eq:SI (reg:SI 178 [ D.25991 ])
                    (const_int 8192 [0x2000]))
                (eq:SI (reg:SI 178 [ D.25991 ])
                    (const_int 24576 [0x6000])))
            (const_int 0 [0x0]))
        (label_ref 236)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 178 [ D.25991 ])
            (const_int 4096 [0x1000]))
        (label_ref 236)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 178 [ D.25991 ])
            (const_int 49152 [0xc000]))
        (label_ref 269)
        (pc)))
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 239.
modifying insn i3   240 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 240.
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 269)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 237 [ mode ])
            (zero_extend:SI (mem/c/i:HI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 216 [0xd8]))) [0 mode+0 S2 A16])))
        (set (reg/f:SI 235)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 237 [ mode ])
            (zero_extend:SI (mem/c/i:HI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 216 [0xd8]))) [0 mode+0 S2 A16])))
        (set (reg/f:SI 235)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 235)
                (const_int 216 [0xd8])) [0 mode+0 S2 A16])))
deferring deletion of insn with uid = 245.
modifying insn i3   248 r1:SI=zero_extend([r235:SI+0xd8])
deferring rescan insn with uid = 248.
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 collected+0 S4 A32]))
        (set (reg/f:SI 235)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 collected+0 S4 A32]))
        (set (reg/f:SI 235)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 235)
                (const_int 216 [0xd8])) [0 mode+0 S2 A16])))
deferring deletion of insn with uid = 260.
modifying insn i3   262 r1:SI=zero_extend([r235:SI+0xd8])
deferring rescan insn with uid = 262.
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])


do_name

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={39d,27u} r1={37d,16u} r2={26d,5u} r3={21d} r11={1d,23u} r12={21d} r13={1d,43u} r14={21d,1u} r15={20d} r16={20d} r17={20d} r18={20d} r19={20d} r20={20d} r21={20d} r22={20d} r23={20d} r24={36d,16u} r25={1d,23u} r26={1d,22u} r27={20d} r28={20d} r29={20d} r30={20d} r31={20d} r32={20d} r33={20d} r34={20d} r35={20d} r36={20d} r37={20d} r38={20d} r39={20d} r40={20d} r41={20d} r42={20d} r43={20d} r44={20d} r45={20d} r46={20d} r47={20d} r48={20d} r49={20d} r50={20d} r51={20d} r52={20d} r53={20d} r54={20d} r55={20d} r56={20d} r57={20d} r58={20d} r59={20d} r60={20d} r61={20d} r62={20d} r63={20d} r64={20d} r65={20d} r66={20d} r67={20d} r68={20d} r69={20d} r70={20d} r71={20d} r72={20d} r73={20d} r74={20d} r75={20d} r76={20d} r77={20d} r78={20d} r79={20d} r80={20d} r81={20d} r82={20d} r83={20d} r84={20d} r85={20d} r86={20d} r87={20d} r88={20d} r89={20d} r90={20d} r91={20d} r92={20d} r93={20d} r94={20d} r95={20d} r96={20d} r97={20d} r98={20d} r99={20d} r100={20d} r101={20d} r102={20d} r103={20d} r104={20d} r105={20d} r106={20d} r107={20d} r108={20d} r109={20d} r110={20d} r111={20d} r112={20d} r113={20d} r114={20d} r115={20d} r116={20d} r117={20d} r118={20d} r119={20d} r120={20d} r121={20d} r122={20d} r123={20d} r124={20d} r125={20d} r126={20d} r127={20d} r163={1d,1u} r164={2d,4u,1d} r166={1d,1u} r168={1d,11u} r169={1d,2u} r170={1d,3u} r171={1d,1u} r172={1d,2u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,2u} r177={1d,2u} r178={1d,6u} r179={1d,2u} r181={1d,2u} r183={1d,25u} r184={1d,1u} r186={1d,1u} r189={1d,2u} r192={1d,1u} r196={1d,1u} r200={1d,1u} r206={1d,1u} r209={1d,3u} r212={1d,1u} r219={1d,1u} r222={1d,1u} r226={2d,3u} r229={1d,1u} r231={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,10u} r237={1d,1u} r244={1d,1u} r248={1d,1u} r249={1d,2u} 
;;    total ref usage 2727{2446d,280u,1e} in 126{106 regular + 20 call} insns.
(note 31 0 33 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 181 183 184 186 189
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 181 183 184 186 189
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 33 31 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 32 33 35 2 NOTE_INSN_FUNCTION_BEG)

(insn 35 32 36 2 init/initramfs.c:295 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 2 init/initramfs.c:295 (set (reg:SI 184)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 39 2 init/initramfs.c:295 (set (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 184)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 184)
        (expr_list:REG_EQUAL (const_int 3 [0x3])
            (nil))))

(insn 39 37 40 2 init/initramfs.c:296 (set (reg:SI 186)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 42 2 init/initramfs.c:296 (set (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
        (reg:SI 186)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 186)
        (expr_list:REG_EQUAL (const_int 7 [0x7])
            (nil))))

(insn 42 40 44 2 init/initramfs.c:297 (set (reg/f:SI 181 [ collected.373 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 44 42 45 2 init/initramfs.c:297 (set (reg:SI 0 r0)
        (reg/f:SI 181 [ collected.373 ])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 2 init/initramfs.c:297 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114dc5a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x114dc5a0>)
        (nil)))

(call_insn/i 46 45 47 2 init/initramfs.c:297 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 47 46 49 2 NOTE_INSN_DELETED)

(insn 49 47 50 2 init/initramfs.c:297 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg:SI 189)
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 50 49 51 2 init/initramfs.c:297 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 2 -> ( 3 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 181 183 189
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 183 189


;; Succ edge  3 [66.7%]  (fallthru)
;; Succ edge  8 [33.3%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 183 189
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 189
;; lr  def 	 164 249
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 189
;; live  gen 	 164 249
;; live  kill	

;; Pred edge  2 [66.7%]  (fallthru)
(note 51 50 52 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 65 3 init/initramfs.c:297 (set (reg:SI 164 [ ivtmp.840 ])
        (reg:SI 189)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 189)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 65 52 296 3 init/initramfs.c:69 discrim 1 (set (reg/f:SI 249)
        (plus:SI (reg/f:SI 183)
            (const_int 220 [0xdc]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 220 [0xdc])))
        (nil)))

(jump_insn 296 65 297 3 (set (pc)
        (label_ref 294)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 249
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 249


;; Succ edge  5 [100.0%] 

(barrier 297 296 67)

;; Start of basic block ( 5) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170 249
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170 249
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 192
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170 249
;; live  gen 	 0 [r0] 192
;; live  kill	 14 [lr]

;; Pred edge  5 [91.0%] 
(code_label 67 297 55 4 108 "" [1 uses])

(note 55 67 58 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 58 55 59 4 init/initramfs.c:71 (set (reg/f:SI 192 [ <variable>.next ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 170 [ D.26478 ])
                (const_int 16 [0x10])) [0 <variable>.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 4 init/initramfs.c:71 (set (mem/f:SI (plus:SI (reg/f:SI 249)
                (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32])
        (reg/f:SI 192 [ <variable>.next ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 192 [ <variable>.next ])
        (nil)))

(insn 60 59 61 4 init/initramfs.c:72 (set (reg:SI 0 r0)
        (reg/f:SI 170 [ D.26478 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 170 [ D.26478 ])
        (nil)))

(call_insn 61 60 294 4 init/initramfs.c:72 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10c2b080 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 249
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 249


;; Succ edge  5 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 6 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u37(11){ }u38(13){ }u39(25){ }u40(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 249
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 249
;; lr  def 	 24 [cc] 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 249
;; live  gen 	 24 [cc] 170
;; live  kill	

;; Pred edge  6 [96.9%]  (dfs_back)
;; Pred edge  4 [100.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%] 
(code_label 294 61 293 5 121 "" [2 uses])

(note 293 294 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 66 293 68 5 init/initramfs.c:69 discrim 1 (set (reg/f:SI 170 [ D.26478 ])
        (mem/f:SI (plus:SI (reg/f:SI 249)
                (reg:SI 164 [ ivtmp.840 ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f:SI (plus:SI (reg:SI 164 [ ivtmp.840 ])
                (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 220 [0xdc])))) [0 S4 A32])
        (nil)))

(insn 68 66 69 5 init/initramfs.c:69 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 170 [ D.26478 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 69 68 70 5 init/initramfs.c:69 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 5 -> ( 4 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 170 249
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 170 249


;; Succ edge  4 [91.0%] 
;; Succ edge  6 [9.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u46(11){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 249
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164
;; lr  def 	 24 [cc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 249
;; live  gen 	 24 [cc] 164
;; live  kill	

;; Pred edge  5 [9.0%]  (fallthru)
(note 70 69 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 6 init/initramfs.c:69 discrim 1 (set (reg:SI 164 [ ivtmp.840 ])
        (plus:SI (reg:SI 164 [ ivtmp.840 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 72 71 73 6 init/initramfs.c:68 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 164 [ ivtmp.840 ])
            (const_int 128 [0x80]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 73 72 298 6 init/initramfs.c:68 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 294)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9688 [0x25d8])
            (nil))))
;; End of basic block 6 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 164 249
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 164 249


;; Succ edge  5 [96.9%]  (dfs_back)
;; Succ edge  7 [3.1%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  6 [3.1%]  (fallthru)
(note 298 73 299 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(jump_insn 299 298 300 7 (set (pc)
        (label_ref 269)) -1 (nil))
;; End of basic block 7 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  23 [100.0%]  (loop_exit)

(barrier 300 299 77)

;; Start of basic block ( 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 183
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 183
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 178 179 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 181 183
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 178 179 196
;; live  kill	 14 [lr]

;; Pred edge  2 [33.3%] 
(code_label 77 300 78 8 106 "" [1 uses])

(note 78 77 80 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 80 78 81 8 NOTE_INSN_DELETED)

(insn 81 80 82 8 init/initramfs.c:301 (set (reg:SI 0 r0)
        (reg/f:SI 181 [ collected.373 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 181 [ collected.373 ])
        (nil)))

(insn 82 81 83 8 init/initramfs.c:301 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg/f:SI 183)
        (nil)))

(call_insn 83 82 85 8 init/initramfs.c:301 (parallel [
            (call (mem:SI (symbol_ref:SI ("clean_path") [flags 0x3] <function_decl 0x114ad300 clean_path>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 85 83 86 8 init/initramfs.c:302 (set (reg:SI 179 [ D.25990 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_EQUAL (zero_extend:SI (mem/c/i:HI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 216 [0xd8]))) [0 mode+0 S2 A16]))
        (nil)))

(insn 86 85 87 8 init/initramfs.c:302 (set (reg:SI 178 [ D.25991 ])
        (and:SI (reg:SI 179 [ D.25990 ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (nil))

(insn 87 86 88 8 init/initramfs.c:302 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ D.25991 ])
            (const_int 32768 [0x8000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 88 87 89 8 init/initramfs.c:302 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 154)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 8 -> ( 9 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178 179 183
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 179 183


;; Succ edge  9 [0.0%]  (fallthru)
;; Succ edge  14 [100.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u67(11){ }u68(13){ }u69(25){ }u70(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 172
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183
;; live  gen 	 0 [r0] 24 [cc] 172
;; live  kill	 14 [lr]

;; Pred edge  8 [0.0%]  (fallthru)
(note 89 88 90 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(call_insn 90 89 91 9 init/initramfs.c:303 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("maybe_link") [flags 0x3] <function_decl 0x114ad200 maybe_link>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(note 91 90 92 9 NOTE_INSN_DELETED)

(insn 92 91 93 9 init/initramfs.c:304 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v:SI 172 [ ml ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 93 92 94 9 init/initramfs.c:304 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 269)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1912 [0x778])
            (nil))))
;; End of basic block 9 -> ( 10 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 172 183
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172 183


;; Succ edge  10 [80.9%]  (fallthru)
;; Succ edge  23 [19.1%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172 183
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172 183
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 171 177 200 248
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 172 183
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 171 177 200 248
;; live  kill	 14 [lr]

;; Pred edge  9 [80.9%]  (fallthru)
(note 94 93 287 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 287 94 288 10 init/initramfs.c:307 (set (reg:SI 248)
        (const_int 577 [0x241])) 167 {*arm_movsi_insn} (nil))

(note 288 287 289 10 NOTE_INSN_DELETED)

(note 289 288 108 10 NOTE_INSN_DELETED)

(note 108 289 109 10 NOTE_INSN_DELETED)

(insn 109 108 110 10 init/initramfs.c:308 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 110 109 111 10 init/initramfs.c:308 (parallel [
            (set (reg:SI 1 r1)
                (if_then_else:SI (ne (reg/v:SI 172 [ ml ])
                        (const_int 1 [0x1]))
                    (reg:SI 248)
                    (const_int 65 [0x41])))
            (clobber (reg:CC 24 cc))
        ]) 292 {movcond} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 248)
            (expr_list:REG_DEAD (reg/v:SI 172 [ ml ])
                (nil)))))

(insn 111 110 112 10 init/initramfs.c:308 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(call_insn 112 111 113 10 init/initramfs.c:308 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_open") [flags 0x41] <function_decl 0x1145e880 sys_open>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 113 112 115 10 init/initramfs.c:308 (set (reg:SI 177 [ wfd.376 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 115 113 116 10 init/initramfs.c:308 (set (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 192 [0xc0])) [0 wfd+0 S4 A32])
        (reg:SI 177 [ wfd.376 ])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 10 init/initramfs.c:310 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177 [ wfd.376 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177 [ wfd.376 ])
        (nil)))

(jump_insn 117 116 118 10 init/initramfs.c:310 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 269)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3666 [0xe52])
            (nil))))
;; End of basic block 10 -> ( 11 23)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 183
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183


;; Succ edge  11 [63.3%]  (fallthru)
;; Succ edge  23 [36.7%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u95(11){ }u96(13){ }u97(25){ }u98(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 176 206
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 176 206
;; live  kill	 14 [lr]

;; Pred edge  10 [63.3%]  (fallthru)
(note 118 117 122 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 122 118 123 11 init/initramfs.c:311 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 100 [0x64])) [0 uid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 100 [0x64]))) [0 uid+0 S4 A32])
        (nil)))

(insn 123 122 124 11 init/initramfs.c:311 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 104 [0x68])) [0 gid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 104 [0x68]))) [0 gid+0 S4 A32])
        (nil)))

(call_insn 124 123 127 11 init/initramfs.c:311 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_fchown") [flags 0x41] <function_decl 0x1145eb80 sys_fchown>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 127 124 128 11 NOTE_INSN_DELETED)

(insn 128 127 129 11 init/initramfs.c:312 (set (reg:SI 0 r0)
        (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 192 [0xc0])) [0 wfd+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 192 [0xc0]))) [0 wfd+0 S4 A32])
        (nil)))

(insn 129 128 130 11 init/initramfs.c:312 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(call_insn 130 129 132 11 init/initramfs.c:312 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_fchmod") [flags 0x41] <function_decl 0x11458e80 sys_fchmod>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 132 130 133 11 init/initramfs.c:313 (set (reg:SI 176 [ body_len.381 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 92 [0x5c]))) [0 body_len+0 S4 A32])
        (nil)))

(insn 133 132 134 11 init/initramfs.c:313 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176 [ body_len.381 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 134 133 135 11 init/initramfs.c:313 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 183
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 183


;; Succ edge  12 [39.0%]  (fallthru)
;; Succ edge  13 [61.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u114(11){ }u115(13){ }u116(25){ }u117(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 183
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 183
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 176 183
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  11 [39.0%]  (fallthru)
(note 135 134 137 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 137 135 138 12 init/initramfs.c:314 (set (reg:SI 0 r0)
        (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 192 [0xc0])) [0 wfd+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 183)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 192 [0xc0]))) [0 wfd+0 S4 A32])
            (nil))))

(insn 138 137 139 12 init/initramfs.c:314 (set (reg:SI 1 r1)
        (reg:SI 176 [ body_len.381 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 176 [ body_len.381 ])
        (nil)))

(call_insn 139 138 140 12 init/initramfs.c:314 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_ftruncate") [flags 0x41] <function_decl 0x11452500 sys_ftruncate>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u123(11){ }u124(13){ }u125(25){ }u126(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 175 209 212
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 175 209 212
;; live  kill	 14 [lr]

;; Pred edge  11 [61.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 140 139 141 13 113 "" [1 uses])

(note 141 140 142 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 13 init/initramfs.c:315 (set (reg/f:SI 209)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 13 init/initramfs.c:315 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 209)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 144 143 145 13 init/initramfs.c:315 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 145 144 146 13 init/initramfs.c:315 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kstrdup") [flags 0x41] <function_decl 0x10b92580 kstrdup>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 146 145 148 13 NOTE_INSN_DELETED)

(insn 148 146 150 13 init/initramfs.c:315 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 209)
                (const_int 196 [0xc4])) [0 vcollected+0 S4 A32])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 150 148 151 13 init/initramfs.c:316 (set (reg:SI 212)
        (const_int 5 [0x5])) 167 {*arm_movsi_insn} (nil))

(insn 151 150 301 13 init/initramfs.c:316 (set (mem/c/i:SI (plus:SI (reg/f:SI 209)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 212)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 212)
        (expr_list:REG_DEAD (reg/f:SI 209)
            (expr_list:REG_EQUAL (const_int 5 [0x5])
                (nil)))))

(jump_insn 301 151 302 13 (set (pc)
        (label_ref 269)) -1 (nil))
;; End of basic block 13 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  23 [100.0%] 

(barrier 302 301 154)

;; Start of basic block ( 8) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u136(11){ }u137(13){ }u138(25){ }u139(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178 179 183
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 179 183
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%] 
(code_label 154 302 155 14 110 "" [1 uses])

(note 155 154 156 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 156 155 157 14 init/initramfs.c:319 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ D.25991 ])
            (const_int 16384 [0x4000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 157 156 158 14 init/initramfs.c:319 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 14 -> ( 15 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178 179 183
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178 179 183


;; Succ edge  15 [0.0%]  (fallthru)
;; Succ edge  18 [100.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u142(11){ }u143(13){ }u144(25){ }u145(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 179 183
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 179 183
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 168 174 219 222
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 179 183
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 163 168 174 219 222
;; live  kill	 14 [lr]

;; Pred edge  14 [0.0%]  (fallthru)
(note 158 157 160 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 160 158 161 15 init/initramfs.c:320 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 161 160 162 15 init/initramfs.c:320 (set (reg:SI 1 r1)
        (reg:SI 179 [ D.25990 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 179 [ D.25990 ])
        (nil)))

(call_insn 162 161 166 15 init/initramfs.c:320 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_mkdir") [flags 0x41] <function_decl 0x11464c80 sys_mkdir>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 166 162 167 15 init/initramfs.c:321 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 167 166 168 15 init/initramfs.c:321 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 100 [0x64])) [0 uid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 100 [0x64]))) [0 uid+0 S4 A32])
        (nil)))

(insn 168 167 169 15 init/initramfs.c:321 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 104 [0x68])) [0 gid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 104 [0x68]))) [0 gid+0 S4 A32])
        (nil)))

(call_insn 169 168 172 15 init/initramfs.c:321 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_chown") [flags 0x41] <function_decl 0x1145ea80 sys_chown>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 172 169 173 15 NOTE_INSN_DELETED)

(insn 173 172 174 15 init/initramfs.c:322 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 174 173 175 15 init/initramfs.c:322 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 183)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(call_insn 175 174 177 15 init/initramfs.c:322 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_chmod") [flags 0x41] <function_decl 0x11458e00 sys_chmod>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 177 175 179 15 init/initramfs.c:323 (set (reg/f:SI 163 [ collected.860 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 179 177 180 15 init/initramfs.c:323 (set (reg:SI 174 [ mtime.383 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 183)
                (const_int 108 [0x6c])) [0 mtime+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 108 [0x6c]))) [0 mtime+0 S4 A32])
        (nil)))

(note 180 179 182 15 ("found") NOTE_INSN_DELETED_LABEL 115)

(insn 182 180 183 15 include/linux/slab_def.h:122 (set (reg/f:SI 222)
        (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)) 167 {*arm_movsi_insn} (nil))

(insn 183 182 184 15 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 222)
                (const_int 4 [0x4])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 222)
        (expr_list:REG_EQUAL (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x10efe840 malloc_sizes>)
                        (const_int 4 [0x4]))) [0 <variable>.cs_cachep+0 S4 A32])
            (nil))))

(insn 184 183 185 15 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 185 184 186 15 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x10efa480 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 186 185 188 15 NOTE_INSN_DELETED)

(insn 188 186 189 15 init/initramfs.c:99 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 168 [ ret ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 189 188 190 15 init/initramfs.c:99 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 195)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 168 174 183
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 168 174 183


;; Succ edge  16 [0.0%]  (fallthru)
;; Succ edge  17 [100.0%] 

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u173(11){ }u174(13){ }u175(25){ }u176(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  15 [0.0%]  (fallthru)
(note 190 189 192 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 192 190 193 16 init/initramfs.c:100 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11532800>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11532800>)
        (nil)))

(call_insn 193 192 194 16 init/initramfs.c:100 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a86f00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 16 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 194 193 195)

;; Start of basic block ( 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u179(11){ }u180(13){ }u181(25){ }u182(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 168 174 183
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 168 174 183
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 166 169 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 163 168 174 183
;; live  gen 	 0 [r0] 1 [r1] 166 169 226
;; live  kill	 14 [lr]

;; Pred edge  15 [100.0%] 
(code_label 195 194 196 17 116 "" [1 uses])

(note 196 195 198 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 198 196 199 17 include/linux/list.h:26 (set (mem/s/f/j:SI (reg/v/f:SI 168 [ ret ]) [0 <variable>.list.next+0 S4 A32])
        (reg/v/f:SI 168 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 199 198 200 17 include/linux/list.h:27 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 168 [ ret ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg/v/f:SI 168 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 200 199 201 17 init/initramfs.c:102 (set (reg:SI 0 r0)
        (reg/f:SI 163 [ collected.860 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 163 [ collected.860 ])
        (nil)))

(insn 201 200 202 17 init/initramfs.c:102 (set (reg:SI 1 r1)
        (const_int 208 [0xd0])) 167 {*arm_movsi_insn} (nil))

(call_insn 202 201 203 17 init/initramfs.c:102 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kstrdup") [flags 0x41] <function_decl 0x10b92580 kstrdup>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 203 202 204 17 NOTE_INSN_DELETED)

(insn 204 203 205 17 init/initramfs.c:102 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 168 [ ret ])
                (const_int 8 [0x8])) [0 <variable>.name+0 S4 A32])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 205 204 295 17 init/initramfs.c:103 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 168 [ ret ])
                (const_int 12 [0xc])) [0 <variable>.mtime+0 S4 A32])
        (reg:SI 174 [ mtime.383 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 174 [ mtime.383 ])
        (nil)))

(insn 295 205 207 17 include/linux/list.h:62 (set (reg/f:SI 226)
        (reg/f:SI 183)) -1 (nil))

(insn 207 295 208 17 include/linux/list.h:62 (set (reg/f:SI 169 [ D.26490 ])
        (mem/s/f/j/c:SI (pre_modify:SI (reg/f:SI 226)
                (plus:SI (reg/f:SI 226)
                    (const_int 184 [0xb8]))) [0 dir_list.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg/f:SI 226)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 184 [0xb8]))) [0 dir_list.next+0 S4 A32])
            (nil))))

(insn 208 207 209 17 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 169 [ D.26490 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 168 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 209 208 212 17 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 168 [ ret ]) [0 <variable>.list.next+0 S4 A32])
        (reg/f:SI 169 [ D.26490 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 169 [ D.26490 ])
        (nil)))

(insn 212 209 214 17 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 168 [ ret ])
                (const_int 4 [0x4])) [0 <variable>.list.prev+0 S4 A32])
        (reg/f:SI 226)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 226)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 184 [0xb8])))
            (nil))))

(insn 214 212 303 17 include/linux/list.h:44 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 183)
                (const_int 184 [0xb8])) [0 dir_list.next+0 S4 A32])
        (reg/v/f:SI 168 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 183)
        (expr_list:REG_DEAD (reg/v/f:SI 168 [ ret ])
            (nil))))

(jump_insn 303 214 304 17 (set (pc)
        (label_ref 269)) -1 (nil))
;; End of basic block 17 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  23 [100.0%] 

(barrier 304 303 217)

;; Start of basic block ( 14) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u206(11){ }u207(13){ }u208(25){ }u209(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc] 229 231 232 233 234
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; live  gen 	 24 [cc] 229 231 232 233 234
;; live  kill	

;; Pred edge  14 [100.0%] 
(code_label 217 304 218 18 114 "" [1 uses])

(note 218 217 219 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 219 218 220 18 NOTE_INSN_DELETED)

(note 220 219 222 18 NOTE_INSN_DELETED)

(note 222 220 223 18 NOTE_INSN_DELETED)

(note 223 222 225 18 NOTE_INSN_DELETED)

(note 225 223 226 18 NOTE_INSN_DELETED)

(note 226 225 227 18 NOTE_INSN_DELETED)

(note 227 226 228 18 NOTE_INSN_DELETED)

(insn 228 227 229 18 init/initramfs.c:324 (set (reg:CC_DEQ 24 cc)
        (compare:CC_DEQ (ior:SI (eq:SI (reg:SI 178 [ D.25991 ])
                    (const_int 8192 [0x2000]))
                (eq:SI (reg:SI 178 [ D.25991 ])
                    (const_int 24576 [0x6000])))
            (const_int 0 [0x0]))) 285 {*cmp_ior} (nil))

(jump_insn 229 228 230 18 init/initramfs.c:324 (set (pc)
        (if_then_else (ne (reg:CC_DEQ 24 cc)
                (const_int 0 [0x0]))
            (label_ref 236)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 18 -> ( 21 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178


;; Succ edge  21 [0.0%] 
;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u220(11){ }u221(13){ }u222(25){ }u223(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  18 [100.0%]  (fallthru)
(note 230 229 231 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 231 230 232 19 init/initramfs.c:324 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ D.25991 ])
            (const_int 4096 [0x1000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 232 231 233 19 init/initramfs.c:324 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 236)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 19 -> ( 21 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178


;; Succ edge  21 [0.0%] 
;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u226(11){ }u227(13){ }u228(25){ }u229(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 178
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru)
(note 233 232 234 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 234 233 235 20 init/initramfs.c:324 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 178 [ D.25991 ])
            (const_int 49152 [0xc000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 178 [ D.25991 ])
        (nil)))

(jump_insn 235 234 236 20 init/initramfs.c:324 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 269)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 20 -> ( 21 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  21 [0.0%]  (fallthru)
;; Succ edge  23 [100.0%] 

;; Start of basic block ( 18 19 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u232(11){ }u233(13){ }u234(25){ }u235(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 173
;; live  kill	 14 [lr]

;; Pred edge  18 [0.0%] 
;; Pred edge  19 [0.0%] 
;; Pred edge  20 [0.0%]  (fallthru)
(code_label 236 235 237 21 117 "" [2 uses])

(note 237 236 238 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(call_insn 238 237 239 21 init/initramfs.c:326 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("maybe_link") [flags 0x3] <function_decl 0x114ad200 maybe_link>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(note 239 238 240 21 NOTE_INSN_DELETED)

(insn 240 239 241 21 init/initramfs.c:326 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 241 240 242 21 init/initramfs.c:326 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 269)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 21 -> ( 22 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  22 [0.0%]  (fallthru)
;; Succ edge  23 [100.0%] 

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u240(11){ }u241(13){ }u242(25){ }u243(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 235 237 244
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 235 237 244
;; live  kill	 14 [lr]

;; Pred edge  21 [0.0%]  (fallthru)
(note 242 241 243 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 243 242 245 22 init/initramfs.c:327 (set (reg/f:SI 235)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(note 245 243 247 22 NOTE_INSN_DELETED)

(insn 247 245 248 22 init/initramfs.c:327 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 248 247 249 22 init/initramfs.c:327 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 235)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 249 248 250 22 init/initramfs.c:327 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 348 [0x15c])) [0 rdev+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 348 [0x15c]))) [0 rdev+0 S4 A32])
        (nil)))

(call_insn 250 249 254 22 init/initramfs.c:327 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_mknod") [flags 0x41] <function_decl 0x11458b80 sys_mknod>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 254 250 255 22 init/initramfs.c:328 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 255 254 256 22 init/initramfs.c:328 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 100 [0x64])) [0 uid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 100 [0x64]))) [0 uid+0 S4 A32])
        (nil)))

(insn 256 255 257 22 init/initramfs.c:328 (set (reg:SI 2 r2)
        (mem/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 104 [0x68])) [0 gid+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 104 [0x68]))) [0 gid+0 S4 A32])
        (nil)))

(call_insn 257 256 260 22 init/initramfs.c:328 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_chown") [flags 0x41] <function_decl 0x1145ea80 sys_chown>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 260 257 261 22 NOTE_INSN_DELETED)

(insn 261 260 262 22 init/initramfs.c:329 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 262 261 263 22 init/initramfs.c:329 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 235)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(call_insn 263 262 266 22 init/initramfs.c:329 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_chmod") [flags 0x41] <function_decl 0x11458e00 sys_chmod>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 266 263 267 22 init/initramfs.c:330 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 267 266 268 22 init/initramfs.c:330 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 235)
                (const_int 108 [0x6c])) [0 mtime+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 235)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 108 [0x6c]))) [0 mtime+0 S4 A32])
            (nil))))

(call_insn 268 267 269 22 init/initramfs.c:330 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_utime") [flags 0x3] <function_decl 0x11487700 do_utime>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 22 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 20 13 10 7 9 22 21 17) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u270(11){ }u271(13){ }u272(25){ }u273(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  20 [100.0%] 
;; Pred edge  13 [100.0%] 
;; Pred edge  10 [36.7%] 
;; Pred edge  7 [100.0%]  (loop_exit)
;; Pred edge  9 [19.1%] 
;; Pred edge  22 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%] 
;; Pred edge  17 [100.0%] 
(code_label 269 268 270 23 109 "" [7 uses])

(note 270 269 275 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 275 270 281 23 init/initramfs.c:334 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 281 275 0 23 init/initramfs.c:334 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 23 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 47.
deleting insn with uid = 80.
deleting insn with uid = 91.
deleting insn with uid = 108.
deleting insn with uid = 127.
deleting insn with uid = 146.
deleting insn with uid = 172.
deleting insn with uid = 186.
deleting insn with uid = 203.
deleting insn with uid = 219.
deleting insn with uid = 220.
deleting insn with uid = 222.
deleting insn with uid = 223.
deleting insn with uid = 225.
deleting insn with uid = 226.
deleting insn with uid = 227.
deleting insn with uid = 239.
deleting insn with uid = 245.
deleting insn with uid = 260.
deleting insn with uid = 288.
deleting insn with uid = 289.
rescanning insn with uid = 49.
deleting insn with uid = 49.
verify found no changes in insn with uid = 50.
rescanning insn with uid = 82.
deleting insn with uid = 82.
rescanning insn with uid = 92.
deleting insn with uid = 92.
verify found no changes in insn with uid = 93.
rescanning insn with uid = 110.
deleting insn with uid = 110.
rescanning insn with uid = 111.
deleting insn with uid = 111.
rescanning insn with uid = 129.
deleting insn with uid = 129.
rescanning insn with uid = 148.
deleting insn with uid = 148.
rescanning insn with uid = 174.
deleting insn with uid = 174.
rescanning insn with uid = 188.
deleting insn with uid = 188.
verify found no changes in insn with uid = 189.
rescanning insn with uid = 204.
deleting insn with uid = 204.
rescanning insn with uid = 228.
deleting insn with uid = 228.
verify found no changes in insn with uid = 229.
rescanning insn with uid = 240.
deleting insn with uid = 240.
rescanning insn with uid = 248.
deleting insn with uid = 248.
rescanning insn with uid = 262.
deleting insn with uid = 262.
ending the processing of deferred insns

;; Function do_collect (do_collect)[0:1322] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 8
insn_cost 6: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 11: 4
insn_cost 13: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 0
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 28: 4
insn_cost 30: 8
insn_cost 31: 8
insn_cost 32: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 47: 4
insn_cost 48: 4
insn_cost 49: 0
insn_cost 51: 4
insn_cost 77: 0
insn_cost 58: 4
insn_cost 59: 4
insn_cost 60: 4
insn_cost 67: 4
insn_cost 73: 0
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ n ])
            (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 40 [0x28]))) [0 remains+0 S4 A32]))
        (set (reg/f:SI 138)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 134 [ n ])
            (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 40 [0x28]))) [0 remains+0 S4 A32]))
        (set (reg/f:SI 138)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 133 [ n.896 ])
            (umin:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 40 [0x28])) [0 remains+0 S4 A32])
                (reg:SI 140 [ count ])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/v:SI 133 [ n.896 ])
    (umin:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])
        (reg:SI 140 [ count ])))
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 133 [ n.896 ])
            (umin:SI (reg/v:SI 134 [ n ])
                (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/v:SI 133 [ n.896 ])
    (umin:SI (reg/v:SI 134 [ n ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [0 count+0 S4 A32])))
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 133 [ n.896 ])
            (umin:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 40 [0x28])) [0 remains+0 S4 A32])
                (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/v:SI 133 [ n.896 ])
    (umin:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [0 count+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 140 [ count ])
    (mem/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 40 [0x28])) [0 remains+0 S4 A32]))
Failed to match this instruction:
(set (reg/v:SI 133 [ n.896 ])
    (umin:SI (reg:SI 140 [ count ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [0 count+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 36 [0x24])) [0 collect+0 S4 A32]))
deferring deletion of insn with uid = 11.
modifying insn i3    17 r0:SI=[r138:SI+0x24]
deferring rescan insn with uid = 17.
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 12 [0xc])) [0 victim+0 S4 A32]))
deferring deletion of insn with uid = 13.
modifying insn i3    18 r1:SI=[r138:SI+0xc]
deferring rescan insn with uid = 18.
Failed to match this instruction:
(parallel [
        (set (reg:SI 2 r2)
            (umin:SI (reg/v:SI 134 [ n ])
                (reg:SI 140 [ count ])))
        (set (reg/v:SI 133 [ n.896 ])
            (umin:SI (reg/v:SI 134 [ n ])
                (reg:SI 140 [ count ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 2 r2)
            (umin:SI (reg/v:SI 134 [ n ])
                (reg:SI 140 [ count ])))
        (set (reg/v:SI 133 [ n.896 ])
            (umin:SI (reg/v:SI 134 [ n ])
                (reg:SI 140 [ count ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 2 r2)
            (umin:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 40 [0x28])) [0 remains+0 S4 A32])
                (reg:SI 140 [ count ])))
        (set (reg/v:SI 133 [ n.896 ])
            (umin:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 40 [0x28])) [0 remains+0 S4 A32])
                (reg:SI 140 [ count ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 2 r2)
            (umin:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 40 [0x28])) [0 remains+0 S4 A32])
                (reg:SI 140 [ count ])))
        (set (reg/v:SI 133 [ n.896 ])
            (umin:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 40 [0x28])) [0 remains+0 S4 A32])
                (reg:SI 140 [ count ])))
    ])
Failed to match this instruction:
(set (reg/v:SI 133 [ n.896 ])
    (umin:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])
        (reg:SI 140 [ count ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 2 r2)
            (umin:SI (reg/v:SI 134 [ n ])
                (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (set (reg/v:SI 133 [ n.896 ])
            (umin:SI (reg/v:SI 134 [ n ])
                (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 2 r2)
            (umin:SI (reg/v:SI 134 [ n ])
                (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
        (set (reg/v:SI 133 [ n.896 ])
            (umin:SI (reg/v:SI 134 [ n ])
                (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])))
    ])
Failed to match this instruction:
(set (reg/v:SI 133 [ n.896 ])
    (umin:SI (reg/v:SI 134 [ n ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [0 count+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 152)
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg/v:SI 133 [ n.896 ])))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg/f:SI 151 [ victim ])
        (reg/v:SI 133 [ n.896 ])))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg/v:SI 133 [ n.896 ])))
Successfully matched this instruction:
(set (reg:SI 152)
    (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 12 [0xc])) [0 victim+0 S4 A32]))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg:SI 152)
        (reg/v:SI 133 [ n.896 ])))
Successfully matched this instruction:
(parallel [
        (set (reg:DI 157)
            (plus:DI (zero_extend:DI (reg/v:SI 133 [ n.896 ]))
                (reg:DI 156 [ this_header ])))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 28.
modifying insn i3    31 {r157:DI=zero_extend(r133:SI)+r156:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r156:DI
deferring rescan insn with uid = 31.
Failed to match this instruction:
(parallel [
        (set (reg:DI 157)
            (plus:DI (zero_extend:DI (reg/v:SI 133 [ n.896 ]))
                (mem/c/i:DI (plus:SI (reg/f:SI 138)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:DI 157)
    (plus:DI (zero_extend:DI (reg/v:SI 133 [ n.896 ]))
        (mem/c/i:DI (plus:SI (reg/f:SI 138)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:DI (plus:SI (reg/f:SI 138)
                    (const_int 24 [0x18])) [0 this_header+0 S8 A64])
            (plus:DI (zero_extend:DI (reg/v:SI 133 [ n.896 ]))
                (reg:DI 156 [ this_header ])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 138)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (zero_extend:DI (reg/v:SI 133 [ n.896 ]))
        (reg:DI 156 [ this_header ])))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 138)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (zero_extend:DI (reg/v:SI 133 [ n.896 ]))
        (mem/c/i:DI (plus:SI (reg/f:SI 138)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
Successfully matched this instruction:
(set (reg:DI 157)
    (zero_extend:DI (reg/v:SI 133 [ n.896 ])))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 138)
            (const_int 24 [0x18])) [0 this_header+0 S8 A64])
    (plus:DI (reg:DI 157)
        (mem/c/i:DI (plus:SI (reg/f:SI 138)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
Failed to match this instruction:
(set (reg:SI 161)
    (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg/v:SI 133 [ n.896 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (minus:SI (reg:SI 160 [ count ])
        (reg/v:SI 133 [ n.896 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg/v:SI 133 [ n.896 ])))
Successfully matched this instruction:
(set (reg:SI 161)
    (mem/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [0 count+0 S4 A32]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (minus:SI (reg:SI 161)
        (reg/v:SI 133 [ n.896 ])))
Failed to match this instruction:
(set (reg:SI 165)
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])
        (reg/v:SI 133 [ n.896 ])))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 36 [0x24])) [0 collect+0 S4 A32])
    (plus:SI (reg/f:SI 164 [ collect ])
        (reg/v:SI 133 [ n.896 ])))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 36 [0x24])) [0 collect+0 S4 A32])
    (plus:SI (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])
        (reg/v:SI 133 [ n.896 ])))
Successfully matched this instruction:
(set (reg:SI 165)
    (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 36 [0x24])) [0 collect+0 S4 A32]))
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 36 [0x24])) [0 collect+0 S4 A32])
    (plus:SI (reg:SI 165)
        (reg/v:SI 133 [ n.896 ])))
Failed to match this instruction:
(set (reg:SI 136 [ remains.342 ])
    (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])
        (reg/v:SI 133 [ n.896 ])))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 138)
                    (const_int 40 [0x28])) [0 remains+0 S4 A32])
            (minus:SI (reg:SI 167 [ remains ])
                (reg/v:SI 133 [ n.896 ])))
        (set (reg:SI 136 [ remains.342 ])
            (minus:SI (reg:SI 167 [ remains ])
                (reg/v:SI 133 [ n.896 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 138)
                    (const_int 40 [0x28])) [0 remains+0 S4 A32])
            (minus:SI (reg:SI 167 [ remains ])
                (reg/v:SI 133 [ n.896 ])))
        (set (reg:SI 136 [ remains.342 ])
            (minus:SI (reg:SI 167 [ remains ])
                (reg/v:SI 133 [ n.896 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 138)
                    (const_int 40 [0x28])) [0 remains+0 S4 A32])
            (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 40 [0x28])) [0 remains+0 S4 A32])
                (reg/v:SI 133 [ n.896 ])))
        (set (reg:SI 136 [ remains.342 ])
            (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 40 [0x28])) [0 remains+0 S4 A32])
                (reg/v:SI 133 [ n.896 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 138)
                    (const_int 40 [0x28])) [0 remains+0 S4 A32])
            (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 40 [0x28])) [0 remains+0 S4 A32])
                (reg/v:SI 133 [ n.896 ])))
        (set (reg:SI 136 [ remains.342 ])
            (minus:SI (mem/c/i:SI (plus:SI (reg/f:SI 138)
                        (const_int 40 [0x28])) [0 remains+0 S4 A32])
                (reg/v:SI 133 [ n.896 ])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 136 [ remains.342 ])
            (const_int 0 [0x0]))
        (label_ref 54)
        (pc)))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 32 [0x20])) [0 state+0 S4 A32])
    (mem/c/i:SI (plus:SI (reg/f:SI 138)
            (const_int 44 [0x2c])) [0 next_state+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (use (reg:SI 135 [ D.25859 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 135 [ D.25859 ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg:SI 135 [ D.25859 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 135 [ D.25859 ]))
    ])


do_collect

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,3u} r1={3d,1u} r2={3d,1u} r3={2d} r11={1d,5u} r12={2d} r13={1d,6u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={4d,1u} r25={1d,5u} r26={1d,4u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,6u} r134={1d,1u} r135={2d,1u} r136={1d,3u} r138={1d,16u} r140={1d,1u} r142={1d,1u} r144={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r156={1d,1u} r157={1d,1u} r160={1d,1u} r161={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r171={1d,1u} 
;;    total ref usage 222{154d,68u,0e} in 32{31 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 136 138 140 142 144 151 152 154 156 157 160 161 164 165 167
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 133 134 136 138 140 142 144 151 152 154 156 157 160 161 164 165 167
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/initramfs.c:206 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 8 2 init/initramfs.c:206 (set (reg/v:SI 134 [ n ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 40 [0x28]))) [0 remains+0 S4 A32])
        (nil)))

(insn 8 6 9 2 init/initramfs.c:206 (set (reg:SI 140 [ count ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 count+0 S4 A32])
        (nil)))

(insn 9 8 11 2 init/initramfs.c:206 (parallel [
            (set (reg/v:SI 133 [ n.896 ])
                (umin:SI (reg/v:SI 134 [ n ])
                    (reg:SI 140 [ count ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_DEAD (reg:SI 140 [ count ])
        (expr_list:REG_DEAD (reg/v:SI 134 [ n ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(note 11 9 13 2 NOTE_INSN_DELETED)

(note 13 11 17 2 NOTE_INSN_DELETED)

(insn 17 13 18 2 init/initramfs.c:209 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 init/initramfs.c:209 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 2 init/initramfs.c:209 (set (reg:SI 2 r2)
        (reg/v:SI 133 [ n.896 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 20 19 24 2 init/initramfs.c:209 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1150cc00 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 24 20 25 2 init/initramfs.c:172 (set (reg/f:SI 151 [ victim ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 victim+0 S4 A32])
        (nil)))

(insn 25 24 26 2 init/initramfs.c:172 (set (reg:SI 152)
        (plus:SI (reg/f:SI 151 [ victim ])
            (reg/v:SI 133 [ n.896 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 151 [ victim ])
        (nil)))

(insn 26 25 28 2 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(note 28 26 30 2 NOTE_INSN_DELETED)

(insn 30 28 31 2 init/initramfs.c:173 (set (reg:DI 156 [ this_header ])
        (mem/c/i:DI (plus:SI (reg/f:SI 138)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mem/c/i:DI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 24 [0x18]))) [0 this_header+0 S8 A64])
        (nil)))

(insn 31 30 32 2 init/initramfs.c:173 (parallel [
            (set (reg:DI 157)
                (plus:DI (zero_extend:DI (reg/v:SI 133 [ n.896 ]))
                    (reg:DI 156 [ this_header ])))
            (clobber (reg:CC 24 cc))
        ]) 3 {*adddi_zesidi_di} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:DI 156 [ this_header ])
            (nil))))

(insn 32 31 35 2 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 138)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 157)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 157)
        (nil)))

(insn 35 32 36 2 init/initramfs.c:174 (set (reg:SI 160 [ count ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 count+0 S4 A32])
        (nil)))

(insn 36 35 37 2 init/initramfs.c:174 (set (reg:SI 161)
        (minus:SI (reg:SI 160 [ count ])
            (reg/v:SI 133 [ n.896 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 160 [ count ])
        (nil)))

(insn 37 36 40 2 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 161)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (nil)))

(insn 40 37 41 2 init/initramfs.c:211 (set (reg/f:SI 164 [ collect ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 36 [0x24]))) [0 collect+0 S4 A32])
        (nil)))

(insn 41 40 42 2 init/initramfs.c:211 (set (reg:SI 165)
        (plus:SI (reg/f:SI 164 [ collect ])
            (reg/v:SI 133 [ n.896 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 164 [ collect ])
        (nil)))

(insn 42 41 44 2 init/initramfs.c:211 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])
        (reg:SI 165)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(insn 44 42 45 2 init/initramfs.c:212 (set (reg:SI 167 [ remains ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 40 [0x28]))) [0 remains+0 S4 A32])
        (nil)))

(insn 45 44 47 2 init/initramfs.c:212 (set (reg:SI 136 [ remains.342 ])
        (minus:SI (reg:SI 167 [ remains ])
            (reg/v:SI 133 [ n.896 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 167 [ remains ])
        (expr_list:REG_DEAD (reg/v:SI 133 [ n.896 ])
            (nil))))

(insn 47 45 48 2 init/initramfs.c:212 (set (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])
        (reg:SI 136 [ remains.342 ])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 2 init/initramfs.c:212 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ remains.342 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 49 48 50 2 init/initramfs.c:212 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 135
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 50 49 51 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 77 3 init/initramfs.c:213 (set (reg:SI 135 [ D.25859 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 77 51 78 3 (set (pc)
        (label_ref 61)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  5 [100.0%] 

(barrier 78 77 54)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138
;; lr  def 	 135 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138
;; live  gen 	 135 171
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 54 78 55 4 127 "" [1 uses])

(note 55 54 58 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 58 55 59 4 init/initramfs.c:214 (set (reg:SI 171 [ next_state ])
        (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 44 [0x2c]))) [0 next_state+0 S4 A32])
        (nil)))

(insn 59 58 60 4 init/initramfs.c:214 (set (mem/c/i:SI (plus:SI (reg/f:SI 138)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 171 [ next_state ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 171 [ next_state ])
        (expr_list:REG_DEAD (reg/f:SI 138)
            (nil))))

(insn 60 59 61 4 init/initramfs.c:215 (set (reg:SI 135 [ D.25859 ])
        (reg:SI 136 [ remains.342 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ remains.342 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 61 60 62 5 128 "" [1 uses])

(note 62 61 67 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 67 62 73 5 init/initramfs.c:216 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ D.25859 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.25859 ])
        (nil)))

(insn 73 67 0 5 init/initramfs.c:216 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 11.
deleting insn with uid = 13.
deleting insn with uid = 28.
rescanning insn with uid = 17.
deleting insn with uid = 17.
rescanning insn with uid = 18.
deleting insn with uid = 18.
rescanning insn with uid = 31.
deleting insn with uid = 31.
ending the processing of deferred insns

;; Function do_header (do_header)[0:1323] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 7: 8
insn_cost 8: 4
insn_cost 10: 4
insn_cost 11: 8
insn_cost 12: 4
insn_cost 13: 0
insn_cost 14: 4
insn_cost 16: 4
insn_cost 17: 0
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 0
insn_cost 25: 8
insn_cost 26: 4
insn_cost 27: 4
insn_cost 261: 0
insn_cost 33: 4
insn_cost 34: 8
insn_cost 35: 4
insn_cost 36: 0
insn_cost 37: 4
insn_cost 39: 4
insn_cost 40: 0
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 0
insn_cost 48: 8
insn_cost 49: 4
insn_cost 50: 4
insn_cost 263: 0
insn_cost 57: 4
insn_cost 58: 4
insn_cost 59: 4
insn_cost 61: 8
insn_cost 76: 8
insn_cost 65: 4
insn_cost 66: 4
insn_cost 257: 4
insn_cost 68: 0
insn_cost 71: 4
insn_cost 258: 4
insn_cost 259: 4
insn_cost 74: 0
insn_cost 75: 4
insn_cost 77: 4
insn_cost 78: 4
insn_cost 79: 4
insn_cost 81: 4
insn_cost 82: 0
insn_cost 84: 8
insn_cost 85: 4
insn_cost 86: 4
insn_cost 87: 4
insn_cost 88: 4
insn_cost 90: 4
insn_cost 92: 4
insn_cost 93: 4
insn_cost 95: 4
insn_cost 96: 4
insn_cost 98: 4
insn_cost 99: 4
insn_cost 101: 4
insn_cost 102: 4
insn_cost 103: 4
insn_cost 105: 4
insn_cost 107: 4
insn_cost 108: 4
insn_cost 110: 4
insn_cost 111: 4
insn_cost 112: 4
insn_cost 113: 4
insn_cost 114: 4
insn_cost 115: 4
insn_cost 116: 4
insn_cost 117: 4
insn_cost 119: 4
insn_cost 120: 4
insn_cost 121: 4
insn_cost 122: 4
insn_cost 123: 4
insn_cost 124: 4
insn_cost 125: 4
insn_cost 126: 4
insn_cost 127: 4
insn_cost 129: 4
insn_cost 130: 4
insn_cost 131: 4
insn_cost 132: 4
insn_cost 133: 4
insn_cost 135: 8
insn_cost 136: 8
insn_cost 138: 4
insn_cost 139: 4
insn_cost 140: 8
insn_cost 141: 8
insn_cost 142: 4
insn_cost 143: 8
insn_cost 144: 4
insn_cost 146: 4
insn_cost 147: 4
insn_cost 148: 8
insn_cost 149: 8
insn_cost 150: 4
insn_cost 151: 0
insn_cost 153: 4
insn_cost 154: 4
insn_cost 155: 0
insn_cost 157: 4
insn_cost 158: 0
insn_cost 161: 4
insn_cost 163: 4
insn_cost 165: 4
insn_cost 167: 4
insn_cost 168: 4
insn_cost 169: 4
insn_cost 171: 4
insn_cost 172: 4
insn_cost 174: 4
insn_cost 175: 4
insn_cost 176: 4
insn_cost 265: 0
insn_cost 181: 4
insn_cost 182: 0
insn_cost 184: 4
insn_cost 185: 0
insn_cost 188: 8
insn_cost 189: 4
insn_cost 191: 4
insn_cost 192: 4
insn_cost 193: 0
insn_cost 196: 4
insn_cost 198: 4
insn_cost 200: 4
insn_cost 201: 4
insn_cost 203: 4
insn_cost 205: 4
insn_cost 206: 4
insn_cost 208: 4
insn_cost 209: 4
insn_cost 210: 4
insn_cost 267: 0
insn_cost 216: 4
insn_cost 218: 4
insn_cost 220: 4
insn_cost 222: 4
insn_cost 223: 4
insn_cost 225: 4
insn_cost 226: 4
insn_cost 227: 4
insn_cost 269: 0
insn_cost 232: 4
insn_cost 271: 0
insn_cost 237: 4
insn_cost 244: 4
insn_cost 250: 0
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 154 [ collected.344 ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 collected+0 S4 A32]))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 154 [ collected.344 ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 collected+0 S4 A32]))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
        (set (reg/f:SI 154 [ collected.344 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
        (set (reg/f:SI 154 [ collected.344 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 collected+0 S4 A32]))
        (set (reg/f:SI 154 [ collected.344 ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 collected+0 S4 A32]))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 collected+0 S4 A32]))
        (set (reg/f:SI 154 [ collected.344 ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 16 [0x10]))) [0 collected+0 S4 A32]))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 14.
modifying insn i3    16 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 16.
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 30)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 160 [ message ])
            (const_int 0 [0x0]))
        (label_ref 230)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 230)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])
    (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11527b90>))
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg:SI 164)
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 53)
        (pc)))
deferring deletion of insn with uid = 37.
modifying other_insn    40 pc={(cc:CC==0x0)?L53:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 40.
modifying insn i3    39 {cc:CC=cmp(r0:SI,0x0);r164:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 39.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 53)
                (pc)))
        (set (reg:SI 164)
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 53)
                (pc)))
        (set (reg:SI 164)
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg:SI 164)
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 53)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 166 [ message ])
            (const_int 0 [0x0]))
        (label_ref 230)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 230)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])
    (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x114f9ed0>))
Successfully matched this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 256)
            (reg:SI 135 [ ivtmp.931 ])) [0 parsed S4 A32])
    (reg:SI 0 r0))
deferring deletion of insn with uid = 75.
modifying insn i3    77 [r256:SI+r135:SI]=r0:SI
      REG_DEAD: r0:SI
deferring rescan insn with uid = 77.
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 135 [ ivtmp.931 ])
                (const_int 44 [0x2c])))
        (set (reg:SI 135 [ ivtmp.931 ])
            (plus:SI (reg:SI 135 [ ivtmp.931 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 135 [ ivtmp.931 ])
                (const_int 44 [0x2c])))
        (set (reg:SI 135 [ ivtmp.931 ])
            (plus:SI (reg:SI 135 [ ivtmp.931 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 135 [ ivtmp.931 ])
            (const_int 48 [0x30]))
        (label_ref:SI 80)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 135 [ ivtmp.931 ])
                    (const_int 44 [0x2c]))
                (label_ref:SI 80)
                (pc)))
        (set (reg:SI 135 [ ivtmp.931 ])
            (plus:SI (reg:SI 135 [ ivtmp.931 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 135 [ ivtmp.931 ])
                    (const_int 44 [0x2c]))
                (label_ref:SI 80)
                (pc)))
        (set (reg:SI 135 [ ivtmp.931 ])
            (plus:SI (reg:SI 135 [ ivtmp.931 ])
                (const_int 4 [0x4])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 212 [0xd4]))) [0 ino+0 S4 A32])
            (reg:SI 179 [ parsed ]))
        (set (reg/f:SI 178)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 212 [0xd4]))) [0 ino+0 S4 A32])
            (reg:SI 179 [ parsed ]))
        (set (reg/f:SI 178)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 212 [0xd4])) [0 ino+0 S4 A32])
    (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -60 [0xffffffffffffffc4])) [0 parsed+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 212 [0xd4]))) [0 ino+0 S4 A32])
            (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -60 [0xffffffffffffffc4])) [0 parsed+0 S4 A32]))
        (set (reg/f:SI 178)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 212 [0xd4]))) [0 ino+0 S4 A32])
            (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -60 [0xffffffffffffffc4])) [0 parsed+0 S4 A32]))
        (set (reg/f:SI 178)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 178)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 212 [0xd4]))) [0 ino+0 S4 A32])
    (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -60 [0xffffffffffffffc4])) [0 parsed+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 139 [ mode.315 ])
    (zero_extend:SI (mem/s/j:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -56 [0xffffffffffffffc8])) [0 parsed+4 S2 A32])))
deferring deletion of insn with uid = 87.
modifying insn i3    88 r139:SI=zero_extend([sfp:SI-0x38])
deferring rescan insn with uid = 88.
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 178)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16])
            (mem/s/j:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -56 [0xffffffffffffffc8])) [0 parsed+4 S2 A32]))
        (set (reg:SI 139 [ mode.315 ])
            (zero_extend:SI (mem/s/j:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -56 [0xffffffffffffffc8])) [0 parsed+4 S2 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 178)
                    (const_int 216 [0xd8])) [0 mode+0 S2 A16])
            (mem/s/j:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -56 [0xffffffffffffffc8])) [0 parsed+4 S2 A32]))
        (set (reg:SI 139 [ mode.315 ])
            (zero_extend:SI (mem/s/j:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -56 [0xffffffffffffffc8])) [0 parsed+4 S2 A32])))
    ])
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 100 [0x64])) [0 uid+0 S4 A32])
    (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -52 [0xffffffffffffffcc])) [0 parsed+8 S4 A32]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 104 [0x68])) [0 gid+0 S4 A32])
    (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -48 [0xffffffffffffffd0])) [0 parsed+12 S4 A32]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 200 [0xc8])) [0 nlink+0 S4 A32])
    (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -44 [0xffffffffffffffd4])) [0 parsed+16 S4 A32]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 108 [0x6c])) [0 mtime+0 S4 A32])
    (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -40 [0xffffffffffffffd8])) [0 parsed+20 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
            (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -36 [0xffffffffffffffdc])) [0 parsed+24 S4 A32]))
        (set (reg:SI 140 [ body_len.320 ])
            (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -36 [0xffffffffffffffdc])) [0 parsed+24 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                    (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
            (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -36 [0xffffffffffffffdc])) [0 parsed+24 S4 A32]))
        (set (reg:SI 140 [ body_len.320 ])
            (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -36 [0xffffffffffffffdc])) [0 parsed+24 S4 A32]))
    ])
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 204 [0xcc])) [0 major+0 S4 A32])
    (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -32 [0xffffffffffffffe0])) [0 parsed+28 S4 A32]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 208 [0xd0])) [0 minor+0 S4 A32])
    (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -28 [0xffffffffffffffe4])) [0 parsed+32 S4 A32]))
Failed to match this instruction:
(set (reg:SI 195)
    (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
        (const_int 20 [0x14])))
Successfully matched this instruction:
(set (reg:SI 141 [ D.26529 ])
    (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
            (const_int 20 [0x14]))
        (reg:SI 197 [ parsed+40 ])))
deferring deletion of insn with uid = 113.
modifying insn i3   115 r141:SI=r196:SI<<0x14|r197:SI
      REG_DEAD: r196:SI
      REG_DEAD: r197:SI
deferring rescan insn with uid = 115.
Failed to match this instruction:
(set (reg:SI 141 [ D.26529 ])
    (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 197 [ parsed+40 ])))
Failed to match this instruction:
(set (reg:SI 141 [ D.26529 ])
    (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
            (const_int 20 [0x14]))
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32])))
Failed to match this instruction:
(set (reg:SI 141 [ D.26529 ])
    (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
            (const_int 20 [0x14]))
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32])))
Failed to match this instruction:
(set (reg:SI 197 [ parsed+40 ])
    (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
        (const_int 20 [0x14])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 198)
            (ior:SI (and:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                        (const_int 20 [0x14]))
                    (const_int 15728640 [0xf00000]))
                (and:SI (reg:SI 197 [ parsed+40 ])
                    (const_int 16777215 [0xffffff]))))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                    (const_int 20 [0x14]))
                (reg:SI 197 [ parsed+40 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 198)
            (ior:SI (and:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                        (const_int 20 [0x14]))
                    (const_int 15728640 [0xf00000]))
                (and:SI (reg:SI 197 [ parsed+40 ])
                    (const_int 16777215 [0xffffff]))))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                    (const_int 20 [0x14]))
                (reg:SI 197 [ parsed+40 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 198)
            (ior:SI (and:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
                        (const_int 20 [0x14]))
                    (const_int 15728640 [0xf00000]))
                (and:SI (reg:SI 197 [ parsed+40 ])
                    (const_int 16777215 [0xffffff]))))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
                    (const_int 20 [0x14]))
                (reg:SI 197 [ parsed+40 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 198)
            (ior:SI (and:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
                        (const_int 20 [0x14]))
                    (const_int 15728640 [0xf00000]))
                (and:SI (reg:SI 197 [ parsed+40 ])
                    (const_int 16777215 [0xffffff]))))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
                    (const_int 20 [0x14]))
                (reg:SI 197 [ parsed+40 ])))
    ])
Failed to match this instruction:
(set (reg:SI 141 [ D.26529 ])
    (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 197 [ parsed+40 ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 198)
            (ior:SI (and:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                        (const_int 20 [0x14]))
                    (const_int 15728640 [0xf00000]))
                (and:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32])
                    (const_int 16777215 [0xffffff]))))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                    (const_int 20 [0x14]))
                (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 198)
            (ior:SI (and:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                        (const_int 20 [0x14]))
                    (const_int 15728640 [0xf00000]))
                (and:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32])
                    (const_int 16777215 [0xffffff]))))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                    (const_int 20 [0x14]))
                (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32])))
    ])
Failed to match this instruction:
(set (reg:SI 141 [ D.26529 ])
    (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
            (const_int 20 [0x14]))
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32])))
Successfully matched this instruction:
(set (reg/v:SI 143 [ minor ])
    (and:SI (reg:SI 141 [ D.26529 ])
        (const_int 1048575 [0xfffff])))
rejecting combination of insns 116 and 117
original costs 4 + 4 = 8
replacement cost 12
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 143 [ minor ])
            (and:SI (reg:SI 197 [ parsed+40 ])
                (const_int 1048575 [0xfffff])))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                    (const_int 20 [0x14]))
                (reg:SI 197 [ parsed+40 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 143 [ minor ])
            (and:SI (reg:SI 197 [ parsed+40 ])
                (const_int 1048575 [0xfffff])))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                    (const_int 20 [0x14]))
                (reg:SI 197 [ parsed+40 ])))
    ])
Successfully matched this instruction:
(set (reg:SI 141 [ D.26529 ])
    (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
            (const_int 20 [0x14]))
        (reg:SI 197 [ parsed+40 ])))
Successfully matched this instruction:
(set (reg/v:SI 143 [ minor ])
    (and:SI (reg:SI 197 [ parsed+40 ])
        (const_int 1048575 [0xfffff])))
rejecting combination of insns 115, 116 and 117
original costs 4 + 4 + 4 = 12
replacement costs 4 + 12 = 16
Failed to match this instruction:
(set (reg:SI 201)
    (and:SI (lshiftrt:SI (reg:SI 141 [ D.26529 ])
            (const_int 12 [0xc]))
        (const_int 1048320 [0xfff00])))
Successfully matched this instruction:
(set (reg:SI 203)
    (ior:SI (ashift:SI (reg:SI 200)
            (const_int 8 [0x8]))
        (reg:SI 202)))
deferring deletion of insn with uid = 120.
modifying insn i3   122 r203:SI=r200:SI<<0x8|r202:SI
      REG_DEAD: r200:SI
      REG_DEAD: r202:SI
deferring rescan insn with uid = 122.
Failed to match this instruction:
(set (reg:SI 203)
    (ior:SI (and:SI (lshiftrt:SI (reg:SI 141 [ D.26529 ])
                (const_int 12 [0xc]))
            (const_int 1048320 [0xfff00]))
        (reg:SI 202)))
Failed to match this instruction:
(set (reg:SI 203)
    (ior:SI (ashift:SI (reg:SI 200)
            (const_int 8 [0x8]))
        (zero_extend:SI (subreg:QI (reg:SI 141 [ D.26529 ]) 0))))
Failed to match this instruction:
(set (reg:SI 203)
    (ior:SI (and:SI (lshiftrt:SI (reg:SI 141 [ D.26529 ])
                (const_int 12 [0xc]))
            (const_int 1048320 [0xfff00]))
        (zero_extend:SI (subreg:QI (reg:SI 141 [ D.26529 ]) 0))))
Successfully matched this instruction:
(set (reg:SI 202)
    (zero_extend:SI (subreg:QI (reg:SI 141 [ D.26529 ]) 0)))
Failed to match this instruction:
(set (reg:SI 203)
    (ior:SI (and:SI (lshiftrt:SI (reg:SI 141 [ D.26529 ])
                (const_int 12 [0xc]))
            (const_int 1048320 [0xfff00]))
        (reg:SI 202)))
Successfully matched this instruction:
(set (reg:SI 204)
    (and:SI (reg:SI 198)
        (const_int 1048320 [0xfff00])))
rejecting combination of insns 117 and 123
original costs 4 + 4 = 8
replacement cost 12
Successfully matched this instruction:
(set (reg:SI 204)
    (and:SI (reg:SI 141 [ D.26529 ])
        (const_int 1048320 [0xfff00])))
deferring deletion of insn with uid = 117.
deferring deletion of insn with uid = 116.
modifying insn i3   123 r204:SI=r141:SI&0xfff00
      REG_DEAD: r141:SI
deferring rescan insn with uid = 123.
Failed to match this instruction:
(parallel [
        (set (reg:SI 200)
            (lshiftrt:SI (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                        (const_int 20 [0x14]))
                    (reg:SI 197 [ parsed+40 ]))
                (const_int 20 [0x14])))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                    (const_int 20 [0x14]))
                (reg:SI 197 [ parsed+40 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 200)
            (lshiftrt:SI (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                        (const_int 20 [0x14]))
                    (reg:SI 197 [ parsed+40 ]))
                (const_int 20 [0x14])))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                    (const_int 20 [0x14]))
                (reg:SI 197 [ parsed+40 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 200)
            (lshiftrt:SI (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
                        (const_int 20 [0x14]))
                    (reg:SI 197 [ parsed+40 ]))
                (const_int 20 [0x14])))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
                    (const_int 20 [0x14]))
                (reg:SI 197 [ parsed+40 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 200)
            (lshiftrt:SI (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
                        (const_int 20 [0x14]))
                    (reg:SI 197 [ parsed+40 ]))
                (const_int 20 [0x14])))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
                    (const_int 20 [0x14]))
                (reg:SI 197 [ parsed+40 ])))
    ])
Failed to match this instruction:
(set (reg:SI 141 [ D.26529 ])
    (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 197 [ parsed+40 ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 200)
            (lshiftrt:SI (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                        (const_int 20 [0x14]))
                    (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32]))
                (const_int 20 [0x14])))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                    (const_int 20 [0x14]))
                (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 200)
            (lshiftrt:SI (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                        (const_int 20 [0x14]))
                    (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32]))
                (const_int 20 [0x14])))
        (set (reg:SI 141 [ D.26529 ])
            (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                    (const_int 20 [0x14]))
                (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32])))
    ])
Failed to match this instruction:
(set (reg:SI 141 [ D.26529 ])
    (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
            (const_int 20 [0x14]))
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32])))
Failed to match this instruction:
(set (reg:SI 203)
    (ior:SI (and:SI (lshiftrt:SI (reg:SI 141 [ D.26529 ])
                (const_int 12 [0xc]))
            (const_int 1048320 [0xfff00]))
        (reg:SI 202)))
Failed to match this instruction:
(set (reg:SI 203)
    (ior:SI (ashift:SI (reg:SI 200)
            (const_int 8 [0x8]))
        (zero_extend:SI (subreg:QI (reg:SI 141 [ D.26529 ]) 0))))
Failed to match this instruction:
(set (reg:SI 203)
    (ior:SI (and:SI (lshiftrt:SI (reg:SI 141 [ D.26529 ])
                (const_int 12 [0xc]))
            (const_int 1048320 [0xfff00]))
        (zero_extend:SI (subreg:QI (reg:SI 141 [ D.26529 ]) 0))))
Successfully matched this instruction:
(set (reg:SI 202)
    (zero_extend:SI (subreg:QI (reg:SI 141 [ D.26529 ]) 0)))
Failed to match this instruction:
(set (reg:SI 203)
    (ior:SI (and:SI (lshiftrt:SI (reg:SI 141 [ D.26529 ])
                (const_int 12 [0xc]))
            (const_int 1048320 [0xfff00]))
        (reg:SI 202)))
Failed to match this instruction:
(set (reg:SI 205)
    (and:SI (ashift:SI (reg:SI 141 [ D.26529 ])
            (const_int 12 [0xc]))
        (const_int -1048576 [0xfffffffffff00000])))
Failed to match this instruction:
(set (reg:SI 206)
    (ior:SI (ior:SI (ashift:SI (reg:SI 200)
                (const_int 8 [0x8]))
            (reg:SI 202))
        (reg:SI 205)))
Successfully matched this instruction:
(set (reg:SI 206)
    (ior:SI (ashift:SI (reg:SI 204)
            (const_int 12 [0xc]))
        (reg:SI 203)))
deferring deletion of insn with uid = 124.
modifying insn i3   125 r206:SI=r204:SI<<0xc|r203:SI
      REG_DEAD: r204:SI
      REG_DEAD: r203:SI
deferring rescan insn with uid = 125.
Failed to match this instruction:
(set (reg:SI 206)
    (ior:SI (and:SI (ashift:SI (reg:SI 141 [ D.26529 ])
                (const_int 12 [0xc]))
            (const_int -1048576 [0xfffffffffff00000]))
        (reg:SI 203)))
Failed to match this instruction:
(set (reg:SI 206)
    (ior:SI (ior:SI (ashift:SI (reg:SI 200)
                (const_int 8 [0x8]))
            (ashift:SI (reg:SI 204)
                (const_int 12 [0xc])))
        (reg:SI 202)))
Failed to match this instruction:
(set (reg:SI 206)
    (ior:SI (ior:SI (and:SI (lshiftrt:SI (reg:SI 141 [ D.26529 ])
                    (const_int 12 [0xc]))
                (const_int 1048320 [0xfff00]))
            (ashift:SI (reg:SI 204)
                (const_int 12 [0xc])))
        (reg:SI 202)))
Failed to match this instruction:
(set (reg:SI 206)
    (ior:SI (ior:SI (ashift:SI (reg:SI 200)
                (const_int 8 [0x8]))
            (zero_extend:SI (subreg:QI (reg:SI 141 [ D.26529 ]) 0)))
        (ashift:SI (reg:SI 204)
            (const_int 12 [0xc]))))
Failed to match this instruction:
(set (reg:SI 206)
    (ior:SI (ior:SI (and:SI (ashift:SI (reg:SI 141 [ D.26529 ])
                    (const_int 12 [0xc]))
                (const_int -1048576 [0xfffffffffff00000]))
            (ashift:SI (reg:SI 200)
                (const_int 8 [0x8])))
        (reg:SI 202)))
Successfully matched this instruction:
(set (reg:SI 204)
    (ashift:SI (reg:SI 200)
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 206)
    (ior:SI (ior:SI (and:SI (ashift:SI (reg:SI 141 [ D.26529 ])
                    (const_int 12 [0xc]))
                (const_int -1048576 [0xfffffffffff00000]))
            (reg:SI 204))
        (reg:SI 202)))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 348 [0x15c])) [0 rdev+0 S4 A32])
    (ior:SI (ashift:SI (reg:SI 204)
            (const_int 12 [0xc]))
        (reg:SI 203)))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 348 [0x15c])) [0 rdev+0 S4 A32])
    (ior:SI (and:SI (ashift:SI (reg:SI 141 [ D.26529 ])
                (const_int 12 [0xc]))
            (const_int -1048576 [0xfffffffffff00000]))
        (reg:SI 203)))
Failed to match this instruction:
(set (reg:SI 206)
    (and:SI (ashift:SI (reg:SI 141 [ D.26529 ])
            (const_int 12 [0xc]))
        (const_int -1048576 [0xfffffffffff00000])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 348 [0x15c])) [0 rdev+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg:SI 200)
                (const_int 8 [0x8]))
            (ashift:SI (reg:SI 204)
                (const_int 12 [0xc])))
        (reg:SI 202)))
Successfully matched this instruction:
(set (reg:SI 206)
    (ashift:SI (reg:SI 204)
        (const_int 12 [0xc])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 348 [0x15c])) [0 rdev+0 S4 A32])
    (ior:SI (ior:SI (ashift:SI (reg:SI 200)
                (const_int 8 [0x8]))
            (reg:SI 206))
        (reg:SI 202)))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                    (const_int 96 [0x60])) [0 name_len+0 S4 A32])
            (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 parsed+44 S4 A32]))
        (set (reg:SI 142 [ name_len.324 ])
            (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 parsed+44 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                    (const_int 96 [0x60])) [0 name_len+0 S4 A32])
            (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 parsed+44 S4 A32]))
        (set (reg:SI 142 [ name_len.324 ])
            (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -16 [0xfffffffffffffff0])) [0 parsed+44 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 150 [ D.25875 ])
    (and:SI (plus:SI (reg:SI 142 [ name_len.324 ])
            (const_int 1 [0x1]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (and:SI (reg:SI 208)
                    (const_int -4 [0xfffffffffffffffc]))
                (const_int 2 [0x2])))
        (set (reg:SI 150 [ D.25875 ])
            (and:SI (reg:SI 208)
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (and:SI (reg:SI 208)
                    (const_int -4 [0xfffffffffffffffc]))
                (const_int 2 [0x2])))
        (set (reg:SI 150 [ D.25875 ])
            (and:SI (reg:SI 208)
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (and:SI (plus:SI (reg:SI 142 [ name_len.324 ])
                        (const_int 1 [0x1]))
                    (const_int -4 [0xfffffffffffffffc]))
                (const_int 2 [0x2])))
        (set (reg:SI 150 [ D.25875 ])
            (and:SI (plus:SI (reg:SI 142 [ name_len.324 ])
                    (const_int 1 [0x1]))
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (and:SI (plus:SI (reg:SI 142 [ name_len.324 ])
                        (const_int 1 [0x1]))
                    (const_int -4 [0xfffffffffffffffc]))
                (const_int 2 [0x2])))
        (set (reg:SI 150 [ D.25875 ])
            (and:SI (plus:SI (reg:SI 142 [ name_len.324 ])
                    (const_int 1 [0x1]))
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(set (reg:SI 150 [ D.25875 ])
    (and:SI (plus:SI (reg:SI 142 [ name_len.324 ])
            (const_int 1 [0x1]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(parallel [
        (set (reg:DI 209 [ D.25876 ])
            (zero_extend:DI (plus:SI (reg:SI 150 [ D.25875 ])
                    (const_int 2 [0x2]))))
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (reg:SI 150 [ D.25875 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 209 [ D.25876 ])
            (zero_extend:DI (plus:SI (reg:SI 150 [ D.25875 ])
                    (const_int 2 [0x2]))))
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (reg:SI 150 [ D.25875 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 209 [ D.25876 ])
            (zero_extend:DI (plus:SI (and:SI (reg:SI 208)
                        (const_int -4 [0xfffffffffffffffc]))
                    (const_int 2 [0x2]))))
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (and:SI (reg:SI 208)
                    (const_int -4 [0xfffffffffffffffc]))
                (const_int 2 [0x2])))
        (set (reg:SI 150 [ D.25875 ])
            (and:SI (reg:SI 208)
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 209 [ D.25876 ])
            (zero_extend:DI (plus:SI (and:SI (reg:SI 208)
                        (const_int -4 [0xfffffffffffffffc]))
                    (const_int 2 [0x2]))))
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (and:SI (reg:SI 208)
                    (const_int -4 [0xfffffffffffffffc]))
                (const_int 2 [0x2])))
        (set (reg:SI 150 [ D.25875 ])
            (and:SI (reg:SI 208)
                (const_int -4 [0xfffffffffffffffc])))
    ])
Successfully matched this instruction:
(parallel [
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                (reg:DI 211 [ this_header ])))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 133.
modifying insn i3   136 {r148:DI=zero_extend(r149:SI)+r211:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r211:DI
deferring rescan insn with uid = 136.
Failed to match this instruction:
(parallel [
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (plus:SI (reg:SI 150 [ D.25875 ])
                        (const_int 2 [0x2])))
                (reg:DI 211 [ this_header ])))
        (clobber (reg:CC 24 cc))
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (reg:SI 150 [ D.25875 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (plus:SI (reg:SI 150 [ D.25875 ])
                        (const_int 2 [0x2])))
                (reg:DI 211 [ this_header ])))
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (reg:SI 150 [ D.25875 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                (mem/c/i:DI (plus:SI (reg/f:SI 178)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:DI 148 [ D.25878 ])
    (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
        (mem/c/i:DI (plus:SI (reg/f:SI 178)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
Failed to match this instruction:
(parallel [
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (plus:SI (and:SI (reg:SI 208)
                            (const_int -4 [0xfffffffffffffffc]))
                        (const_int 2 [0x2])))
                (reg:DI 211 [ this_header ])))
        (clobber (reg:CC 24 cc))
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (and:SI (reg:SI 208)
                    (const_int -4 [0xfffffffffffffffc]))
                (const_int 2 [0x2])))
        (set (reg:SI 150 [ D.25875 ])
            (and:SI (reg:SI 208)
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (plus:SI (and:SI (reg:SI 208)
                            (const_int -4 [0xfffffffffffffffc]))
                        (const_int 2 [0x2])))
                (reg:DI 211 [ this_header ])))
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (and:SI (reg:SI 208)
                    (const_int -4 [0xfffffffffffffffc]))
                (const_int 2 [0x2])))
        (set (reg:SI 150 [ D.25875 ])
            (and:SI (reg:SI 208)
                (const_int -4 [0xfffffffffffffffc])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (plus:SI (reg:SI 150 [ D.25875 ])
                        (const_int 2 [0x2])))
                (mem/c/i:DI (plus:SI (reg/f:SI 178)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (clobber (reg:CC 24 cc))
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (reg:SI 150 [ D.25875 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (plus:SI (reg:SI 150 [ D.25875 ])
                        (const_int 2 [0x2])))
                (mem/c/i:DI (plus:SI (reg/f:SI 178)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (reg:SI 150 [ D.25875 ])
                (const_int 2 [0x2])))
    ])
Successfully matched this instruction:
(set (reg:SI 149 [ D.25876 ])
    (plus:SI (reg:SI 150 [ D.25875 ])
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (reg:DI 148 [ D.25878 ])
    (plus:DI (zero_extend:DI (plus:SI (reg:SI 150 [ D.25875 ])
                (const_int 2 [0x2])))
        (mem/c/i:DI (plus:SI (reg/f:SI 178)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
Successfully matched this instruction:
(parallel [
        (set (reg:DI 214)
            (plus:DI (zero_extend:DI (reg:SI 140 [ body_len.320 ]))
                (reg:DI 215)))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 138.
modifying insn i3   140 {r214:DI=zero_extend(r140:SI)+r215:DI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r215:DI
deferring rescan insn with uid = 140.
Failed to match this instruction:
(parallel [
        (set (reg:DI 214)
            (plus:DI (zero_extend:DI (reg:SI 140 [ body_len.320 ]))
                (const_int 3 [0x3])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:DI 214)
    (plus:DI (zero_extend:DI (reg:SI 140 [ body_len.320 ]))
        (const_int 3 [0x3])))
Failed to match this instruction:
(parallel [
        (set (reg:DI 216)
            (plus:DI (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                    (reg:DI 211 [ this_header ]))
                (reg:DI 214)))
        (clobber (reg:CC 24 cc))
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                (reg:DI 211 [ this_header ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 216)
            (plus:DI (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                    (reg:DI 211 [ this_header ]))
                (reg:DI 214)))
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                (reg:DI 211 [ this_header ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 216)
            (plus:DI (plus:DI (zero_extend:DI (reg:SI 140 [ body_len.320 ]))
                    (reg:DI 215))
                (reg:DI 148 [ D.25878 ])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:DI 216)
    (plus:DI (plus:DI (zero_extend:DI (reg:SI 140 [ body_len.320 ]))
            (reg:DI 215))
        (reg:DI 148 [ D.25878 ])))
Failed to match this instruction:
(parallel [
        (set (reg:DI 216)
            (plus:DI (plus:DI (zero_extend:DI (plus:SI (reg:SI 150 [ D.25875 ])
                            (const_int 2 [0x2])))
                    (reg:DI 211 [ this_header ]))
                (reg:DI 214)))
        (clobber (reg:CC 24 cc))
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (plus:SI (reg:SI 150 [ D.25875 ])
                        (const_int 2 [0x2])))
                (reg:DI 211 [ this_header ])))
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (reg:SI 150 [ D.25875 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 216)
            (plus:DI (plus:DI (zero_extend:DI (plus:SI (reg:SI 150 [ D.25875 ])
                            (const_int 2 [0x2])))
                    (reg:DI 211 [ this_header ]))
                (reg:DI 214)))
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (plus:SI (reg:SI 150 [ D.25875 ])
                        (const_int 2 [0x2])))
                (reg:DI 211 [ this_header ])))
        (set (reg:SI 149 [ D.25876 ])
            (plus:SI (reg:SI 150 [ D.25875 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 216)
            (plus:DI (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                    (mem/c/i:DI (plus:SI (reg/f:SI 178)
                            (const_int 24 [0x18])) [0 this_header+0 S8 A64]))
                (reg:DI 214)))
        (clobber (reg:CC 24 cc))
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                (mem/c/i:DI (plus:SI (reg/f:SI 178)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 216)
            (plus:DI (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                    (mem/c/i:DI (plus:SI (reg/f:SI 178)
                            (const_int 24 [0x18])) [0 this_header+0 S8 A64]))
                (reg:DI 214)))
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                (mem/c/i:DI (plus:SI (reg/f:SI 178)
                        (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
    ])
Failed to match this instruction:
(set (reg:DI 148 [ D.25878 ])
    (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
        (mem/c/i:DI (plus:SI (reg/f:SI 178)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])))
Failed to match this instruction:
(parallel [
        (set (reg:DI 216)
            (plus:DI (plus:DI (zero_extend:DI (reg:SI 140 [ body_len.320 ]))
                    (reg:DI 148 [ D.25878 ]))
                (const_int 3 [0x3])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:DI 216)
    (plus:DI (plus:DI (zero_extend:DI (reg:SI 140 [ body_len.320 ]))
            (reg:DI 148 [ D.25878 ]))
        (const_int 3 [0x3])))
Successfully matched this instruction:
(set (reg:DI 214)
    (zero_extend:DI (reg:SI 140 [ body_len.320 ])))
Failed to match this instruction:
(set (reg:DI 216)
    (plus:DI (plus:DI (reg:DI 214)
            (reg:DI 148 [ D.25878 ]))
        (const_int 3 [0x3])))
Failed to match this instruction:
(parallel [
        (set (reg:DI 216)
            (plus:DI (plus:DI (plus:DI (zero_extend:DI (reg:SI 140 [ body_len.320 ]))
                        (zero_extend:DI (reg:SI 149 [ D.25876 ])))
                    (reg:DI 211 [ this_header ]))
                (reg:DI 215)))
        (clobber (reg:CC 24 cc))
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                (reg:DI 211 [ this_header ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 216)
            (plus:DI (plus:DI (plus:DI (zero_extend:DI (reg:SI 140 [ body_len.320 ]))
                        (zero_extend:DI (reg:SI 149 [ D.25876 ])))
                    (reg:DI 211 [ this_header ]))
                (reg:DI 215)))
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                (reg:DI 211 [ this_header ])))
    ])
Successfully matched this instruction:
(set (reg:DI 148 [ D.25878 ])
    (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
        (reg:DI 211 [ this_header ])))
Failed to match this instruction:
(set (reg:DI 216)
    (plus:DI (plus:DI (plus:DI (zero_extend:DI (reg:SI 140 [ body_len.320 ]))
                (zero_extend:DI (reg:SI 149 [ D.25876 ])))
            (reg:DI 211 [ this_header ]))
        (reg:DI 215)))
Failed to match this instruction:
(set (reg:DI 218)
    (and:DI (plus:DI (reg:DI 214)
            (reg:DI 148 [ D.25878 ]))
        (reg:DI 217)))
Failed to match this instruction:
(set (reg:DI 218)
    (and:DI (reg:DI 216)
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(parallel [
        (set (reg:DI 218)
            (and:DI (plus:DI (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                        (reg:DI 211 [ this_header ]))
                    (reg:DI 214))
                (reg:DI 217)))
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                (reg:DI 211 [ this_header ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:DI 218)
            (and:DI (plus:DI (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                        (reg:DI 211 [ this_header ]))
                    (reg:DI 214))
                (reg:DI 217)))
        (set (reg:DI 148 [ D.25878 ])
            (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                (reg:DI 211 [ this_header ])))
    ])
Successfully matched this instruction:
(set (reg:DI 148 [ D.25878 ])
    (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
        (reg:DI 211 [ this_header ])))
Failed to match this instruction:
(set (reg:DI 218)
    (and:DI (plus:DI (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                (reg:DI 211 [ this_header ]))
            (reg:DI 214))
        (reg:DI 217)))
Failed to match this instruction:
(set (reg:DI 218)
    (and:DI (plus:DI (plus:DI (zero_extend:DI (reg:SI 140 [ body_len.320 ]))
                (reg:DI 215))
            (reg:DI 148 [ D.25878 ]))
        (reg:DI 217)))
Successfully matched this instruction:
(set (reg:DI 216)
    (zero_extend:DI (reg:SI 140 [ body_len.320 ])))
Failed to match this instruction:
(set (reg:DI 218)
    (and:DI (plus:DI (plus:DI (reg:DI 216)
                (reg:DI 215))
            (reg:DI 148 [ D.25878 ]))
        (reg:DI 217)))
Failed to match this instruction:
(set (reg:DI 218)
    (and:DI (plus:DI (reg:DI 214)
            (reg:DI 148 [ D.25878 ]))
        (const_int -4 [0xfffffffffffffffc])))
Successfully matched this instruction:
(set (reg:DI 217)
    (plus:DI (reg:DI 214)
        (reg:DI 148 [ D.25878 ])))
Failed to match this instruction:
(set (reg:DI 218)
    (and:DI (reg:DI 217)
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 178)
            (const_int 48 [0x30])) [0 next_header+0 S8 A64])
    (and:DI (reg:DI 216)
        (reg:DI 217)))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 178)
            (const_int 48 [0x30])) [0 next_header+0 S8 A64])
    (and:DI (plus:DI (reg:DI 214)
            (reg:DI 148 [ D.25878 ]))
        (reg:DI 217)))
Successfully matched this instruction:
(set (reg:DI 218)
    (plus:DI (reg:DI 214)
        (reg:DI 148 [ D.25878 ])))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 178)
            (const_int 48 [0x30])) [0 next_header+0 S8 A64])
    (and:DI (reg:DI 218)
        (reg:DI 217)))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 178)
            (const_int 48 [0x30])) [0 next_header+0 S8 A64])
    (and:DI (reg:DI 216)
        (const_int -4 [0xfffffffffffffffc])))
Successfully matched this instruction:
(set (reg:DI 218)
    (const_int -4 [0xfffffffffffffffc]))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 178)
            (const_int 48 [0x30])) [0 next_header+0 S8 A64])
    (and:DI (reg:DI 216)
        (reg:DI 218)))
Failed to match this instruction:
(set (mem/c/i:DI (plus:SI (reg/f:SI 178)
            (const_int 48 [0x30])) [0 next_header+0 S8 A64])
    (and:DI (reg:DI 216)
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 32 [0x20])) [0 state+0 S4 A32])
    (const_int 3 [0x3]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (plus:SI (reg:SI 142 [ name_len.324 ])
            (const_int -1 [0xffffffffffffffff]))
        (reg:SI 222)))
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 221)
        (const_int 4096 [0x1000])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (geu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 235)
        (pc)))
deferring deletion of insn with uid = 149.
modifying other_insn   151 pc={(geu(cc:CC,0x0))?L235:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xf3c
deferring rescan insn with uid = 151.
modifying insn i3   150 cc:CC=cmp(r221:SI,0x1000)
      REG_DEAD: r221:SI
deferring rescan insn with uid = 150.
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (plus:SI (reg:SI 142 [ name_len.324 ])
            (const_int -1 [0xffffffffffffffff]))
        (const_int 4096 [0x1000])))
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (reg:SI 221)
            (const_int 4096 [0x1000]))
        (label_ref 235)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (plus:SI (reg:SI 142 [ name_len.324 ])
                (const_int -1 [0xffffffffffffffff]))
            (const_int 4096 [0x1000]))
        (label_ref 235)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (reg:SI 139 [ mode.315 ])
                    (const_int 61440 [0xf000]))
                (const_int 40960 [0xa000])))
        (set (reg:SI 147 [ D.25890 ])
            (and:SI (reg:SI 139 [ mode.315 ])
                (const_int 61440 [0xf000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (reg:SI 139 [ mode.315 ])
                    (const_int 61440 [0xf000]))
                (const_int 40960 [0xa000])))
        (set (reg:SI 147 [ D.25890 ])
            (and:SI (reg:SI 139 [ mode.315 ])
                (const_int 61440 [0xf000])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 147 [ D.25890 ])
            (const_int 40960 [0xa000]))
        (label_ref 179)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (and:SI (reg:SI 139 [ mode.315 ])
                        (const_int 61440 [0xf000]))
                    (const_int 40960 [0xa000]))
                (label_ref 179)
                (pc)))
        (set (reg:SI 147 [ D.25890 ])
            (and:SI (reg:SI 139 [ mode.315 ])
                (const_int 61440 [0xf000])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (and:SI (reg:SI 139 [ mode.315 ])
                        (const_int 61440 [0xf000]))
                    (const_int 40960 [0xa000]))
                (label_ref 179)
                (pc)))
        (set (reg:SI 147 [ D.25890 ])
            (and:SI (reg:SI 139 [ mode.315 ])
                (const_int 61440 [0xf000])))
    ])
Successfully matched this instruction:
(set (reg:SI 147 [ D.25890 ])
    (and:SI (reg:SI 139 [ mode.315 ])
        (const_int 61440 [0xf000])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg:SI 139 [ mode.315 ])
                (const_int 61440 [0xf000]))
            (const_int 40960 [0xa000]))
        (label_ref 179)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 140 [ body_len.320 ])
            (const_int 4096 [0x1000]))
        (label_ref 235)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (plus:SI (reg/f:SI 178)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 178)
                    (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32]))
        (set (reg/f:SI 146 [ symlink_buf.352 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 178)
                    (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (plus:SI (reg/f:SI 178)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 178)
                    (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32]))
        (set (reg/f:SI 146 [ symlink_buf.352 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 178)
                    (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 228)
    (plus:SI (plus:SI (reg:SI 140 [ body_len.320 ])
            (reg:SI 150 [ D.25875 ]))
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 40 [0x28])) [0 remains+0 S4 A32])
    (plus:SI (reg:SI 227)
        (reg:SI 150 [ D.25875 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 40 [0x28])) [0 remains+0 S4 A32])
    (plus:SI (plus:SI (reg:SI 140 [ body_len.320 ])
            (reg:SI 150 [ D.25875 ]))
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:SI 228)
    (plus:SI (reg:SI 140 [ body_len.320 ])
        (reg:SI 150 [ D.25875 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 40 [0x28])) [0 remains+0 S4 A32])
    (plus:SI (reg:SI 228)
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
    (const_int 6 [0x6]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 178)
            (const_int 32 [0x20])) [0 state+0 S4 A32])
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 147 [ D.25890 ])
            (const_int 32768 [0x8000]))
        (label_ref 186)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 140 [ body_len.320 ])
            (const_int 0 [0x0]))
        (label_ref 235)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 145 [ name_buf.354 ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 116 [0x74]))) [0 name_buf+0 S4 A32]))
        (set (reg/f:SI 233)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 145 [ name_buf.354 ])
            (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 116 [0x74]))) [0 name_buf+0 S4 A32]))
        (set (reg/f:SI 233)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 233)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])
                (reg:SI 149 [ D.25876 ])))
        (set (reg:SI 136 [ count.331 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 233)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 233)
                        (const_int 8 [0x8])) [0 count+0 S4 A32])
                (reg:SI 149 [ D.25876 ])))
        (set (reg:SI 136 [ count.331 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 233)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg:SI 136 [ count.331 ])
            (reg:SI 149 [ D.25876 ]))
        (label_ref 213)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (mem/c/i:SI (plus:SI (reg/f:SI 233)
                            (const_int 8 [0x8])) [0 count+0 S4 A32])
                    (reg:SI 149 [ D.25876 ]))
                (label_ref 213)
                (pc)))
        (set (reg:SI 136 [ count.331 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 233)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (mem/c/i:SI (plus:SI (reg/f:SI 233)
                            (const_int 8 [0x8])) [0 count+0 S4 A32])
                    (reg:SI 149 [ D.25876 ]))
                (label_ref 213)
                (pc)))
        (set (reg:SI 136 [ count.331 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 233)
                    (const_int 8 [0x8])) [0 count+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 136 [ count.331 ])
    (mem/c/i:SI (plus:SI (reg/f:SI 233)
            (const_int 8 [0x8])) [0 count+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (mem/c/i:SI (plus:SI (reg/f:SI 233)
                    (const_int 8 [0x8])) [0 count+0 S4 A32])
            (reg:SI 149 [ D.25876 ]))
        (label_ref 213)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32]))
        (set (reg/f:SI 137 [ victim.332 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                    (const_int 16 [0x10])) [0 collected+0 S4 A32])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32]))
        (set (reg/f:SI 137 [ victim.332 ])
            (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                    (const_int 12 [0xc])) [0 victim+0 S4 A32]))
    ])
Failed to match this instruction:
(set (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
            (const_int 12 [0xc])) [0 victim+0 S4 A32])
    (plus:SI (reg/f:SI 137 [ victim.332 ])
        (reg:SI 149 [ D.25876 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 233)
            (const_int 8 [0x8])) [0 count+0 S4 A32])
    (minus:SI (reg:SI 136 [ count.331 ])
        (reg:SI 149 [ D.25876 ])))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 233)
            (const_int 32 [0x20])) [0 state+0 S4 A32])
    (const_int 4 [0x4]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 233)
            (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
    (const_int 4 [0x4]))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 233)
            (const_int 32 [0x20])) [0 state+0 S4 A32])
    (const_int 1 [0x1]))
Failed to match this instruction:
(parallel [
        (use (reg:SI 152 [ D.25868 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 152 [ D.25868 ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg:SI 152 [ D.25868 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 152 [ D.25868 ]))
    ])


do_header

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,9u} r1={9d,4u} r2={9d,4u} r3={5d} r11={1d,21u} r12={5d} r13={1d,25u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={18d,11u} r25={1d,36u,2d} r26={1d,20u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r135={2d,3u} r136={1d,2u} r137={1d,2u} r138={1d,1u} r139={1d,2u} r140={1d,5u} r141={1d,3u,1d} r142={1d,3u} r143={1d,1u} r144={2d,2u} r145={1d,2u} r146={1d,2u} r147={1d,2u} r148={1d,2u} r149={1d,5u} r150={1d,2u} r152={7d,1u} r154={1d,3u} r156={1d,5u} r158={1d,1u} r160={1d,1u} r162={1d,1u} r164={1d,3u} r166={1d,1u} r168={1d,1u} r178={1d,20u} r179={1d,1u} r180={1d,1u} r183={1d,1u} r185={1d,1u} r187={1d,1u} r189={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r211={1d,1u} r213={1d,1u,1d} r214={1d,1u} r215={1d,1u} r216={1d,1u,1d} r217={1d,1u} r218={1d,1u} r220={1d,1u} r221={1d,1u,1d} r222={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,13u} r238={1d,1u} r241={1d,1u} r243={1d,1u} r248={1d,1u} r250={1d,1u} r252={1d,2u} r256={1d,1u} 
;;    total ref usage 851{582d,263u,6e} in 143{139 regular + 4 call} insns.
(note 3 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154 156 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 154 156 158
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 3 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 init/initramfs.c:220 (set (reg/f:SI 156)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 10 2 init/initramfs.c:220 (set (reg/f:SI 154 [ collected.344 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 16 [0x10]))) [0 collected+0 S4 A32])
        (nil)))

(insn 10 8 11 2 init/initramfs.c:220 (set (reg:SI 0 r0)
        (reg/f:SI 154 [ collected.344 ])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 init/initramfs.c:220 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11536380>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11536380>)
        (nil)))

(insn 12 11 13 2 init/initramfs.c:220 (set (reg:SI 2 r2)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 13 12 14 2 init/initramfs.c:220 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcmp") [flags 0x41] <function_decl 0x51154b80 memcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 14 13 16 2 NOTE_INSN_DELETED)

(insn 16 14 17 2 init/initramfs.c:220 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 17 16 18 2 init/initramfs.c:220 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 24 [cc] 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; live  gen 	 24 [cc] 160
;; live  kill	

;; Pred edge  2 [0.0%]  (fallthru)
(note 18 17 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 18 21 3 init/initramfs.c:15 (set (reg/f:SI 160 [ message ])
        (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (nil)))

(insn 21 20 22 3 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 160 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 160 [ message ])
        (nil)))

(jump_insn 22 21 23 3 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 3 -> ( 4 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156


;; Succ edge  4 [15.0%]  (fallthru)
;; Succ edge  19 [85.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 152 162
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; live  gen 	 152 162
;; live  kill	

;; Pred edge  3 [15.0%]  (fallthru)
(note 23 22 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 23 26 4 init/initramfs.c:16 (set (reg/f:SI 162)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11527b90>)) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 4 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])
        (reg/f:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 162)
        (expr_list:REG_DEAD (reg/f:SI 156)
            (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11527b90>)
                (nil)))))

(insn 27 26 261 4 init/initramfs.c:222 (set (reg:SI 152 [ D.25868 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 261 27 262 4 (set (pc)
        (label_ref 238)) -1 (nil))
;; End of basic block 4 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152


;; Succ edge  21 [100.0%] 

(barrier 262 261 30)

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u26(11){ }u27(13){ }u28(25){ }u29(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 164
;; live  kill	 14 [lr]

;; Pred edge  2 [100.0%] 
(code_label 30 262 31 5 133 "" [1 uses])

(note 31 30 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 33 31 34 5 init/initramfs.c:224 (set (reg:SI 0 r0)
        (reg/f:SI 154 [ collected.344 ])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 5 init/initramfs.c:224 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1153c020>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1153c020>)
        (nil)))

(insn 35 34 36 5 init/initramfs.c:224 (set (reg:SI 2 r2)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 36 35 37 5 init/initramfs.c:224 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcmp") [flags 0x41] <function_decl 0x51154b80 memcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 37 36 39 5 NOTE_INSN_DELETED)

(insn 39 37 40 5 init/initramfs.c:224 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg:SI 164)
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 40 39 41 5 init/initramfs.c:224 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 154 156 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 156 164


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 24 [cc] 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; live  gen 	 24 [cc] 166
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 41 40 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 43 41 44 6 init/initramfs.c:15 (set (reg/f:SI 166 [ message ])
        (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 message+0 S4 A32])
        (nil)))

(insn 44 43 45 6 init/initramfs.c:15 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 166 [ message ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 166 [ message ])
        (nil)))

(jump_insn 45 44 46 6 init/initramfs.c:15 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 230)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 6 -> ( 7 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156


;; Succ edge  7 [15.0%]  (fallthru)
;; Succ edge  19 [85.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 156
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; lr  def 	 152 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 156
;; live  gen 	 152 168
;; live  kill	

;; Pred edge  6 [15.0%]  (fallthru)
(note 46 45 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 48 46 49 7 init/initramfs.c:16 (set (reg/f:SI 168)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x114f9ed0>)) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 7 init/initramfs.c:16 (set (mem/f/c/i:SI (reg/f:SI 156) [0 message+0 S4 A32])
        (reg/f:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 168)
        (expr_list:REG_DEAD (reg/f:SI 156)
            (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x114f9ed0>)
                (nil)))))

(insn 50 49 263 7 init/initramfs.c:226 (set (reg:SI 152 [ D.25868 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 263 50 264 7 (set (pc)
        (label_ref 238)) -1 (nil))
;; End of basic block 7 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152


;; Succ edge  21 [100.0%] 

(barrier 264 263 53)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 164
;; lr  def 	 135 144 252 256
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 154 164
;; live  gen 	 135 144 252 256
;; live  kill	

;; Pred edge  5 [50.0%] 
(code_label 53 264 54 8 136 "" [1 uses])

(note 54 53 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 57 54 58 8 init/initramfs.c:135 (set (mem/s/j:QI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 buf+8 S1 A32])
        (subreg:QI (reg:SI 164) 0)) 178 {*arm_movqi_insn} (nil))

(insn 58 57 59 8 init/initramfs.c:136 (set (reg/v/f:SI 144 [ s ])
        (plus:SI (reg/f:SI 154 [ collected.344 ])
            (const_int 6 [0x6]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 154 [ collected.344 ])
        (nil)))

(insn 59 58 61 8 init/initramfs.c:136 (set (reg:SI 135 [ ivtmp.931 ])
        (reg:SI 164)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 61 59 76 8 init/initramfs.c:137 (set (reg/f:SI 252)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 76 61 80 8 init/initramfs.c:138 (set (reg/f:SI 256)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -60 [0xffffffffffffffc4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144 252 256
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144 252 256


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 9 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144 252 256
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144 252 256
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 138 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144 252 256
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 135 138 144
;; live  kill	 14 [lr]

;; Pred edge  9 [91.7%]  (dfs_back)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 80 76 60 9 137 "" [1 uses])

(note 60 80 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 65 60 66 9 init/initramfs.c:137 (set (reg:SI 0 r0)
        (reg/f:SI 252)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))

(insn 66 65 257 9 init/initramfs.c:137 (set (reg:SI 1 r1)
        (reg/v/f:SI 144 [ s ])) 167 {*arm_movsi_insn} (nil))

(insn 257 66 68 9 init/initramfs.c:137 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(call_insn 68 257 71 9 init/initramfs.c:137 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1150cc00 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 71 68 258 9 init/initramfs.c:138 (set (reg:SI 0 r0)
        (reg/f:SI 252)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))
        (nil)))

(insn 258 71 259 9 init/initramfs.c:138 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 259 258 74 9 init/initramfs.c:138 (set (reg:SI 2 r2)
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))

(call_insn 74 259 75 9 init/initramfs.c:138 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("simple_strtoul") [flags 0x41] <function_decl 0x10aa5680 simple_strtoul>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 75 74 77 9 NOTE_INSN_DELETED)

(insn 77 75 78 9 init/initramfs.c:138 (set (mem/s/j:SI (plus:SI (reg/f:SI 256)
                (reg:SI 135 [ ivtmp.931 ])) [0 parsed S4 A32])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 78 77 79 9 init/initramfs.c:136 discrim 2 (set (reg/v/f:SI 144 [ s ])
        (plus:SI (reg/v/f:SI 144 [ s ])
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (nil))

(insn 79 78 81 9 init/initramfs.c:136 discrim 2 (set (reg:SI 135 [ ivtmp.931 ])
        (plus:SI (reg:SI 135 [ ivtmp.931 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 81 79 82 9 init/initramfs.c:136 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ ivtmp.931 ])
            (const_int 48 [0x30]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 82 81 83 9 init/initramfs.c:136 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 80)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9167 [0x23cf])
            (nil))))
;; End of basic block 9 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 144 252 256
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 144 252 256


;; Succ edge  9 [91.7%]  (dfs_back)
;; Succ edge  10 [8.3%]  (fallthru,loop_exit)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140 141 142 143 148 149 150 178 179 180 183 185 187 189 192 194 195 196 197 198 200 201 202 203 204 205 206 208 209 211 213 214 215 216 217 218 220 221 222
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140 141 142 143 148 149 150 178 179 180 183 185 187 189 192 194 195 196 197 198 200 201 202 203 204 205 206 208 209 211 213 214 215 216 217 218 220 221 222
;; live  kill	 24 [cc]

;; Pred edge  9 [8.3%]  (fallthru,loop_exit)
(note 83 82 84 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 10 init/initramfs.c:140 (set (reg/f:SI 178)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 10 init/initramfs.c:140 (set (reg:SI 179 [ parsed ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -60 [0xffffffffffffffc4])) [0 parsed+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 10 init/initramfs.c:140 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 212 [0xd4])) [0 ino+0 S4 A32])
        (reg:SI 179 [ parsed ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 179 [ parsed ])
        (nil)))

(note 87 86 88 10 NOTE_INSN_DELETED)

(insn 88 87 90 10 init/initramfs.c:141 (set (reg:SI 139 [ mode.315 ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -56 [0xffffffffffffffc8])) [0 parsed+4 S2 A32]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 90 88 92 10 init/initramfs.c:141 (set (mem/c/i:HI (plus:SI (reg/f:SI 178)
                (const_int 216 [0xd8])) [0 mode+0 S2 A16])
        (subreg/s/u:HI (reg:SI 139 [ mode.315 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 92 90 93 10 init/initramfs.c:142 (set (reg:SI 183 [ parsed+8 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -52 [0xffffffffffffffcc])) [0 parsed+8 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 93 92 95 10 init/initramfs.c:142 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 100 [0x64])) [0 uid+0 S4 A32])
        (reg:SI 183 [ parsed+8 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 183 [ parsed+8 ])
        (nil)))

(insn 95 93 96 10 init/initramfs.c:143 (set (reg:SI 185 [ parsed+12 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -48 [0xffffffffffffffd0])) [0 parsed+12 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 98 10 init/initramfs.c:143 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 104 [0x68])) [0 gid+0 S4 A32])
        (reg:SI 185 [ parsed+12 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 185 [ parsed+12 ])
        (nil)))

(insn 98 96 99 10 init/initramfs.c:144 (set (reg:SI 187 [ parsed+16 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -44 [0xffffffffffffffd4])) [0 parsed+16 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 99 98 101 10 init/initramfs.c:144 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 200 [0xc8])) [0 nlink+0 S4 A32])
        (reg:SI 187 [ parsed+16 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 187 [ parsed+16 ])
        (nil)))

(insn 101 99 102 10 init/initramfs.c:145 (set (reg:SI 189 [ parsed+20 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -40 [0xffffffffffffffd8])) [0 parsed+20 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 102 101 103 10 init/initramfs.c:145 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 108 [0x6c])) [0 mtime+0 S4 A32])
        (reg:SI 189 [ parsed+20 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 189 [ parsed+20 ])
        (nil)))

(insn 103 102 105 10 init/initramfs.c:146 (set (reg:SI 140 [ body_len.320 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -36 [0xffffffffffffffdc])) [0 parsed+24 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 105 103 107 10 init/initramfs.c:146 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 92 [0x5c])) [0 body_len+0 S4 A32])
        (reg:SI 140 [ body_len.320 ])) 167 {*arm_movsi_insn} (nil))

(insn 107 105 108 10 init/initramfs.c:147 (set (reg:SI 192 [ parsed+28 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -32 [0xffffffffffffffe0])) [0 parsed+28 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 108 107 110 10 init/initramfs.c:147 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 204 [0xcc])) [0 major+0 S4 A32])
        (reg:SI 192 [ parsed+28 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 192 [ parsed+28 ])
        (nil)))

(insn 110 108 111 10 init/initramfs.c:148 (set (reg:SI 194 [ parsed+32 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -28 [0xffffffffffffffe4])) [0 parsed+32 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 111 110 112 10 init/initramfs.c:148 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 208 [0xd0])) [0 minor+0 S4 A32])
        (reg:SI 194 [ parsed+32 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 194 [ parsed+32 ])
        (nil)))

(insn 112 111 113 10 init/initramfs.c:149 (set (reg:SI 196 [ parsed+36 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -24 [0xffffffffffffffe8])) [0 parsed+36 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 113 112 114 10 NOTE_INSN_DELETED)

(insn 114 113 115 10 init/initramfs.c:149 (set (reg:SI 197 [ parsed+40 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -20 [0xffffffffffffffec])) [0 parsed+40 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 115 114 116 10 init/initramfs.c:149 (set (reg:SI 141 [ D.26529 ])
        (ior:SI (ashift:SI (reg:SI 196 [ parsed+36 ])
                (const_int 20 [0x14]))
            (reg:SI 197 [ parsed+40 ]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 196 [ parsed+36 ])
        (expr_list:REG_DEAD (reg:SI 197 [ parsed+40 ])
            (nil))))

(note 116 115 117 10 NOTE_INSN_DELETED)

(note 117 116 119 10 NOTE_INSN_DELETED)

(insn 119 117 120 10 init/initramfs.c:149 (set (reg:SI 200)
        (lshiftrt:SI (reg:SI 141 [ D.26529 ])
            (const_int 20 [0x14]))) 117 {*arm_shiftsi3} (nil))

(note 120 119 121 10 NOTE_INSN_DELETED)

(insn 121 120 122 10 init/initramfs.c:149 (set (reg:SI 202)
        (and:SI (reg:SI 141 [ D.26529 ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (nil))

(insn 122 121 123 10 init/initramfs.c:149 (set (reg:SI 203)
        (ior:SI (ashift:SI (reg:SI 200)
                (const_int 8 [0x8]))
            (reg:SI 202))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 200)
        (expr_list:REG_DEAD (reg:SI 202)
            (nil))))

(insn 123 122 124 10 init/initramfs.c:149 (set (reg:SI 204)
        (and:SI (reg:SI 141 [ D.26529 ])
            (const_int 1048320 [0xfff00]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 141 [ D.26529 ])
        (nil)))

(note 124 123 125 10 NOTE_INSN_DELETED)

(insn 125 124 126 10 init/initramfs.c:149 (set (reg:SI 206)
        (ior:SI (ashift:SI (reg:SI 204)
                (const_int 12 [0xc]))
            (reg:SI 203))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_DEAD (reg:SI 203)
            (nil))))

(insn 126 125 127 10 init/initramfs.c:149 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 348 [0x15c])) [0 rdev+0 S4 A32])
        (reg:SI 206)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 127 126 129 10 init/initramfs.c:150 (set (reg:SI 142 [ name_len.324 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -16 [0xfffffffffffffff0])) [0 parsed+44 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 129 127 130 10 init/initramfs.c:150 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 96 [0x60])) [0 name_len+0 S4 A32])
        (reg:SI 142 [ name_len.324 ])) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 10 init/initramfs.c:229 (set (reg:SI 208)
        (plus:SI (reg:SI 142 [ name_len.324 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 131 130 132 10 init/initramfs.c:229 (set (reg:SI 150 [ D.25875 ])
        (and:SI (reg:SI 208)
            (const_int -4 [0xfffffffffffffffc]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 208)
        (nil)))

(insn 132 131 133 10 init/initramfs.c:229 (set (reg:SI 149 [ D.25876 ])
        (plus:SI (reg:SI 150 [ D.25875 ])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(note 133 132 135 10 NOTE_INSN_DELETED)

(insn 135 133 136 10 init/initramfs.c:229 (set (reg:DI 211 [ this_header ])
        (mem/c/i:DI (plus:SI (reg/f:SI 178)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])) 163 {*arm_movdi} (expr_list:REG_EQUAL (mem/c/i:DI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 24 [0x18]))) [0 this_header+0 S8 A64])
        (nil)))

(insn 136 135 138 10 init/initramfs.c:229 (parallel [
            (set (reg:DI 148 [ D.25878 ])
                (plus:DI (zero_extend:DI (reg:SI 149 [ D.25876 ]))
                    (reg:DI 211 [ this_header ])))
            (clobber (reg:CC 24 cc))
        ]) 3 {*adddi_zesidi_di} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:DI 211 [ this_header ])
            (nil))))

(note 138 136 139 10 NOTE_INSN_DELETED)

(insn 139 138 140 10 init/initramfs.c:230 (set (reg:DI 215)
        (const_int 3 [0x3])) 163 {*arm_movdi} (nil))

(insn 140 139 141 10 init/initramfs.c:230 (parallel [
            (set (reg:DI 214)
                (plus:DI (zero_extend:DI (reg:SI 140 [ body_len.320 ]))
                    (reg:DI 215)))
            (clobber (reg:CC 24 cc))
        ]) 3 {*adddi_zesidi_di} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:DI 215)
            (nil))))

(insn 141 140 142 10 init/initramfs.c:230 (parallel [
            (set (reg:DI 216)
                (plus:DI (reg:DI 214)
                    (reg:DI 148 [ D.25878 ])))
            (clobber (reg:CC 24 cc))
        ]) 1 {*arm_adddi3} (expr_list:REG_DEAD (reg:DI 214)
        (expr_list:REG_UNUSED (reg:CC 24 cc)
            (nil))))

(insn 142 141 143 10 init/initramfs.c:230 (set (reg:DI 217)
        (const_int -4 [0xfffffffffffffffc])) 163 {*arm_movdi} (nil))

(insn 143 142 144 10 init/initramfs.c:230 (set (reg:DI 218)
        (and:DI (reg:DI 216)
            (reg:DI 217))) 64 {anddi3} (expr_list:REG_DEAD (reg:DI 217)
        (expr_list:REG_DEAD (reg:DI 216)
            (expr_list:REG_EQUAL (and:DI (reg:DI 216)
                    (const_int -4 [0xfffffffffffffffc]))
                (nil)))))

(insn 144 143 146 10 init/initramfs.c:230 (set (mem/c/i:DI (plus:SI (reg/f:SI 178)
                (const_int 48 [0x30])) [0 next_header+0 S8 A64])
        (reg:DI 218)) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 218)
        (nil)))

(insn 146 144 147 10 init/initramfs.c:231 (set (reg:SI 220)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(insn 147 146 148 10 init/initramfs.c:231 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 220)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 220)
        (expr_list:REG_EQUAL (const_int 3 [0x3])
            (nil))))

(insn 148 147 149 10 init/initramfs.c:232 (set (reg:SI 221)
        (plus:SI (reg:SI 142 [ name_len.324 ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 142 [ name_len.324 ])
        (nil)))

(note 149 148 150 10 NOTE_INSN_DELETED)

(insn 150 149 151 10 init/initramfs.c:232 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 221)
            (const_int 4096 [0x1000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(jump_insn 151 150 152 10 init/initramfs.c:232 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 235)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 10 -> ( 20 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 148 149 150 178
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 148 149 150 178


;; Succ edge  20 [39.0%] 
;; Succ edge  11 [61.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u165(11){ }u166(13){ }u167(25){ }u168(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140 148 149 150 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 148 149 150 178
;; live  gen 	 24 [cc] 147
;; live  kill	

;; Pred edge  10 [61.0%]  (fallthru)
(note 152 151 153 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 11 init/initramfs.c:234 (set (reg:SI 147 [ D.25890 ])
        (and:SI (reg:SI 139 [ mode.315 ])
            (const_int 61440 [0xf000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 139 [ mode.315 ])
        (nil)))

(insn 154 153 155 11 init/initramfs.c:234 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.25890 ])
            (const_int 40960 [0xa000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 155 154 156 11 init/initramfs.c:234 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 179)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 11 -> ( 12 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 147 148 149 150 178
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149 150 178


;; Succ edge  12 [28.0%]  (fallthru)
;; Succ edge  14 [72.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u172(11){ }u173(13){ }u174(25){ }u175(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 150 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 150 178
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [28.0%]  (fallthru)
(note 156 155 157 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 157 156 158 12 init/initramfs.c:235 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ body_len.320 ])
            (const_int 4096 [0x1000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 158 157 159 12 init/initramfs.c:235 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 235)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 12 -> ( 20 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 150 178
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 150 178


;; Succ edge  20 [50.0%] 
;; Succ edge  13 [50.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 150 178
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 150 178
;; lr  def 	 146 152 227 228 230 232
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 150 178
;; live  gen 	 146 152 227 228 230 232
;; live  kill	

;; Pred edge  12 [50.0%]  (fallthru)
(note 159 158 161 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 161 159 163 13 init/initramfs.c:237 (set (reg/f:SI 146 [ symlink_buf.352 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 112 [0x70])) [0 symlink_buf+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 112 [0x70]))) [0 symlink_buf+0 S4 A32])
        (nil)))

(insn 163 161 165 13 init/initramfs.c:237 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])
        (reg/f:SI 146 [ symlink_buf.352 ])) 167 {*arm_movsi_insn} (nil))

(insn 165 163 167 13 init/initramfs.c:237 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])
        (reg/f:SI 146 [ symlink_buf.352 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 146 [ symlink_buf.352 ])
        (nil)))

(insn 167 165 168 13 init/initramfs.c:238 (set (reg:SI 227)
        (plus:SI (reg:SI 140 [ body_len.320 ])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 140 [ body_len.320 ])
        (nil)))

(insn 168 167 169 13 init/initramfs.c:238 (set (reg:SI 228)
        (plus:SI (reg:SI 227)
            (reg:SI 150 [ D.25875 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 227)
        (expr_list:REG_DEAD (reg:SI 150 [ D.25875 ])
            (nil))))

(insn 169 168 171 13 init/initramfs.c:238 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])
        (reg:SI 228)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 228)
        (nil)))

(insn 171 169 172 13 init/initramfs.c:239 (set (reg:SI 230)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 172 171 174 13 init/initramfs.c:239 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
        (reg:SI 230)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 230)
        (expr_list:REG_EQUAL (const_int 6 [0x6])
            (nil))))

(insn 174 172 175 13 init/initramfs.c:240 (set (reg:SI 232)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 13 init/initramfs.c:240 (set (mem/c/i:SI (plus:SI (reg/f:SI 178)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 232)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 232)
        (expr_list:REG_DEAD (reg/f:SI 178)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))

(insn 176 175 265 13 init/initramfs.c:241 (set (reg:SI 152 [ D.25868 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 265 176 266 13 init/initramfs.c:241 (set (pc)
        (label_ref 238)) -1 (nil))
;; End of basic block 13 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152


;; Succ edge  21 [100.0%] 

(barrier 266 265 179)

;; Start of basic block ( 11) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u196(11){ }u197(13){ }u198(25){ }u199(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 147 148 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 147 148 149
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [72.0%] 
(code_label 179 266 180 14 139 "" [1 uses])

(note 180 179 181 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 14 init/initramfs.c:243 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.25890 ])
            (const_int 32768 [0x8000]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 147 [ D.25890 ])
        (nil)))

(jump_insn 182 181 183 14 init/initramfs.c:243 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 186)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 14 -> ( 16 15)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 148 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148 149


;; Succ edge  16 [0.0%] 
;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u202(11){ }u203(13){ }u204(25){ }u205(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140 148 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 148 149
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [100.0%]  (fallthru)
(note 183 182 184 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 185 15 init/initramfs.c:243 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ body_len.320 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ body_len.320 ])
        (nil)))

(jump_insn 185 184 186 15 init/initramfs.c:243 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 235)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 15 -> ( 16 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 149
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149


;; Succ edge  16 [0.0%]  (fallthru)
;; Succ edge  20 [100.0%] 

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u208(11){ }u209(13){ }u210(25){ }u211(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 148 149
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 136 145 233
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148 149
;; live  gen 	 24 [cc] 136 145 233
;; live  kill	

;; Pred edge  14 [0.0%] 
;; Pred edge  15 [0.0%]  (fallthru)
(code_label 186 185 187 16 140 "" [1 uses])

(note 187 186 188 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 189 16 init/initramfs.c:244 (set (reg/f:SI 233)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 189 188 191 16 init/initramfs.c:244 (set (reg/f:SI 145 [ name_buf.354 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 116 [0x74])) [0 name_buf+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 116 [0x74]))) [0 name_buf+0 S4 A32])
        (nil)))

(insn 191 189 192 16 init/initramfs.c:184 (set (reg:SI 136 [ count.331 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 8 [0x8])) [0 count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 8 [0x8]))) [0 count+0 S4 A32])
        (nil)))

(insn 192 191 193 16 init/initramfs.c:184 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ count.331 ])
            (reg:SI 149 [ D.25876 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 193 192 194 16 init/initramfs.c:184 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 145 148 149 233
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 145 148 149 233


;; Succ edge  17 [0.0%]  (fallthru)
;; Succ edge  18 [100.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u217(11){ }u218(13){ }u219(25){ }u220(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 148 149 233
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 233
;; lr  def 	 137 152 238 241 243
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 148 149 233
;; live  gen 	 137 152 238 241 243
;; live  kill	

;; Pred edge  16 [0.0%]  (fallthru)
(note 194 193 196 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 196 194 198 17 init/initramfs.c:185 (set (reg/f:SI 137 [ victim.332 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/f/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 12 [0xc]))) [0 victim+0 S4 A32])
        (nil)))

(insn 198 196 200 17 init/initramfs.c:185 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])
        (reg/f:SI 137 [ victim.332 ])) 167 {*arm_movsi_insn} (nil))

(insn 200 198 201 17 init/initramfs.c:172 (set (reg:SI 238)
        (plus:SI (reg/f:SI 137 [ victim.332 ])
            (reg:SI 149 [ D.25876 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 137 [ victim.332 ])
        (nil)))

(insn 201 200 203 17 init/initramfs.c:172 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 12 [0xc])) [0 victim+0 S4 A32])
        (reg:SI 238)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 238)
        (nil)))

(insn 203 201 205 17 init/initramfs.c:173 (set (mem/c/i:DI (plus:SI (reg/f:SI 233)
                (const_int 24 [0x18])) [0 this_header+0 S8 A64])
        (reg:DI 148 [ D.25878 ])) 163 {*arm_movdi} (expr_list:REG_DEAD (reg:DI 148 [ D.25878 ])
        (nil)))

(insn 205 203 206 17 init/initramfs.c:174 (set (reg:SI 241)
        (minus:SI (reg:SI 136 [ count.331 ])
            (reg:SI 149 [ D.25876 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 149 [ D.25876 ])
        (expr_list:REG_DEAD (reg:SI 136 [ count.331 ])
            (nil))))

(insn 206 205 208 17 init/initramfs.c:174 (set (mem/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 8 [0x8])) [0 count+0 S4 A32])
        (reg:SI 241)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 241)
        (nil)))

(insn 208 206 209 17 init/initramfs.c:187 (set (reg:SI 243)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 209 208 210 17 init/initramfs.c:187 (set (mem/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 243)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 243)
        (expr_list:REG_DEAD (reg/f:SI 233)
            (expr_list:REG_EQUAL (const_int 4 [0x4])
                (nil)))))

(insn 210 209 267 17 init/initramfs.c:245 (set (reg:SI 152 [ D.25868 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 267 210 268 17 (set (pc)
        (label_ref 238)) -1 (nil))
;; End of basic block 17 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152


;; Succ edge  21 [100.0%] 

(barrier 268 267 213)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u236(11){ }u237(13){ }u238(25){ }u239(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 145 149 233
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 233
;; lr  def 	 152 248 250
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 149 233
;; live  gen 	 152 248 250
;; live  kill	

;; Pred edge  16 [100.0%] 
(code_label 213 268 214 18 141 "" [1 uses])

(note 214 213 216 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 216 214 218 18 init/initramfs.c:189 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 16 [0x10])) [0 collected+0 S4 A32])
        (reg/f:SI 145 [ name_buf.354 ])) 167 {*arm_movsi_insn} (nil))

(insn 218 216 220 18 init/initramfs.c:189 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 36 [0x24])) [0 collect+0 S4 A32])
        (reg/f:SI 145 [ name_buf.354 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 145 [ name_buf.354 ])
        (nil)))

(insn 220 218 222 18 init/initramfs.c:190 (set (mem/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 40 [0x28])) [0 remains+0 S4 A32])
        (reg:SI 149 [ D.25876 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ D.25876 ])
        (nil)))

(insn 222 220 223 18 init/initramfs.c:191 (set (reg:SI 248)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 223 222 225 18 init/initramfs.c:191 (set (mem/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 44 [0x2c])) [0 next_state+0 S4 A32])
        (reg:SI 248)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_EQUAL (const_int 4 [0x4])
            (nil))))

(insn 225 223 226 18 init/initramfs.c:192 (set (reg:SI 250)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 226 225 227 18 init/initramfs.c:192 (set (mem/c/i:SI (plus:SI (reg/f:SI 233)
                (const_int 32 [0x20])) [0 state+0 S4 A32])
        (reg:SI 250)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 250)
        (expr_list:REG_DEAD (reg/f:SI 233)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))

(insn 227 226 269 18 init/initramfs.c:245 (set (reg:SI 152 [ D.25868 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 269 227 270 18 (set (pc)
        (label_ref 238)) -1 (nil))
;; End of basic block 18 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152


;; Succ edge  21 [100.0%] 

(barrier 270 269 230)

;; Start of basic block ( 3 6) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u250(11){ }u251(13){ }u252(25){ }u253(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 152
;; live  kill	

;; Pred edge  3 [85.0%] 
;; Pred edge  6 [85.0%] 
(code_label 230 270 231 19 134 "" [2 uses])

(note 231 230 232 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 232 231 271 19 init/initramfs.c:222 (set (reg:SI 152 [ D.25868 ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(jump_insn 271 232 272 19 (set (pc)
        (label_ref 238)) -1 (nil))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152


;; Succ edge  21 [100.0%] 

(barrier 272 271 235)

;; Start of basic block ( 12 10 15) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u254(11){ }u255(13){ }u256(25){ }u257(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 152
;; live  kill	

;; Pred edge  12 [50.0%] 
;; Pred edge  10 [39.0%] 
;; Pred edge  15 [100.0%] 
(code_label 235 272 236 20 138 "" [3 uses])

(note 236 235 237 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 237 236 238 20 init/initramfs.c:233 (set (reg:SI 152 [ D.25868 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 20 18 17 7 13 4 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u258(11){ }u259(13){ }u260(25){ }u261(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  18 [100.0%] 
;; Pred edge  17 [100.0%] 
;; Pred edge  7 [100.0%] 
;; Pred edge  13 [100.0%] 
;; Pred edge  4 [100.0%] 
;; Pred edge  19 [100.0%] 
(code_label 238 237 239 21 135 "" [6 uses])

(note 239 238 244 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 244 239 250 21 init/initramfs.c:246 (set (reg/i:SI 0 r0)
        (reg:SI 152 [ D.25868 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 152 [ D.25868 ])
        (nil)))

(insn 250 244 0 21 init/initramfs.c:246 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 21 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 14.
deleting insn with uid = 37.
deleting insn with uid = 75.
deleting insn with uid = 87.
deleting insn with uid = 113.
deleting insn with uid = 116.
deleting insn with uid = 117.
deleting insn with uid = 120.
deleting insn with uid = 124.
deleting insn with uid = 133.
deleting insn with uid = 138.
deleting insn with uid = 149.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 39.
deleting insn with uid = 39.
verify found no changes in insn with uid = 40.
rescanning insn with uid = 77.
deleting insn with uid = 77.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 122.
deleting insn with uid = 122.
rescanning insn with uid = 123.
deleting insn with uid = 123.
rescanning insn with uid = 125.
deleting insn with uid = 125.
rescanning insn with uid = 136.
deleting insn with uid = 136.
rescanning insn with uid = 140.
deleting insn with uid = 140.
rescanning insn with uid = 150.
deleting insn with uid = 150.
rescanning insn with uid = 151.
deleting insn with uid = 151.
ending the processing of deferred insns

;; Function populate_rootfs (populate_rootfs)[0:1338] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 6: 8
insn_cost 7: 8
insn_cost 8: 4
insn_cost 9: 0
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 0
insn_cost 15: 0
insn_cost 19: 8
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 0
insn_cost 25: 8
insn_cost 26: 0
insn_cost 28: 4
insn_cost 29: 8
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 0
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 0
insn_cost 40: 8
insn_cost 41: 4
insn_cost 42: 0
insn_cost 45: 8
insn_cost 46: 4
insn_cost 47: 4
insn_cost 48: 0
insn_cost 50: 8
insn_cost 51: 8
insn_cost 52: 4
insn_cost 53: 4
insn_cost 54: 0
insn_cost 57: 8
insn_cost 58: 4
insn_cost 59: 4
insn_cost 60: 8
insn_cost 62: 4
insn_cost 69: 4
insn_cost 75: 0
Failed to match this instruction:
(set (reg:SI 1 r1)
    (mem/c/i:SI (symbol_ref:SI ("__initramfs_size") [flags 0xc0] <var_decl 0x114d2180 __initramfs_size>) [0 __initramfs_size+0 S4 A32]))
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 10.
modifying insn i3    11 cc:CC=cmp(r0:SI,0x0)
deferring rescan insn with uid = 11.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 17)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 140 [ initrd_start ])
            (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32]))
        (set (reg/f:SI 139)
            (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 140 [ initrd_start ])
            (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32]))
        (set (reg/f:SI 139)
            (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 139)
            (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 139)
            (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>))
    ])
Successfully matched this instruction:
(set (reg/f:SI 139)
    (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 140 [ initrd_start ])
            (const_int 0 [0x0]))
        (label_ref 63)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 63)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 145 [ initrd_end ])
    (mem/c/i:SI (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>) [0 initrd_end+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (minus:SI (reg:SI 145 [ initrd_end ])
                (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32])))
        (set (reg:SI 134 [ initrd_start.956 ])
            (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (minus:SI (reg:SI 145 [ initrd_end ])
                (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32])))
        (set (reg:SI 134 [ initrd_start.956 ])
            (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 144)
    (minus:SI (mem/c/i:SI (reg/f:SI 143) [0 initrd_end+0 S4 A32])
        (reg:SI 134 [ initrd_start.956 ])))
Failed to match this instruction:
(set (reg:SI 144)
    (minus:SI (mem/c/i:SI (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>) [0 initrd_end+0 S4 A32])
        (reg:SI 134 [ initrd_start.956 ])))
Successfully matched this instruction:
(set (reg:SI 145 [ initrd_end ])
    (high:SI (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>)))
Failed to match this instruction:
(set (reg:SI 144)
    (minus:SI (mem/c/i:SI (lo_sum:SI (reg:SI 145 [ initrd_end ])
                (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>)) [0 initrd_end+0 S4 A32])
        (reg:SI 134 [ initrd_start.956 ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (minus:SI (mem/c/i:SI (reg/f:SI 143) [0 initrd_end+0 S4 A32])
                (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32])))
        (set (reg:SI 134 [ initrd_start.956 ])
            (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (minus:SI (mem/c/i:SI (reg/f:SI 143) [0 initrd_end+0 S4 A32])
                (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32])))
        (set (reg:SI 134 [ initrd_start.956 ])
            (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 134 [ initrd_start.956 ])
    (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 144)
    (minus:SI (mem/c/i:SI (reg/f:SI 143) [0 initrd_end+0 S4 A32])
        (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (minus:SI (reg:SI 145 [ initrd_end ])
        (reg:SI 134 [ initrd_start.956 ])))
deferring deletion of insn with uid = 31.
modifying insn i3    33 r1:SI=r145:SI-r134:SI
      REG_DEAD: r134:SI
      REG_DEAD: r145:SI
deferring rescan insn with uid = 33.
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32]))
        (set (reg:SI 134 [ initrd_start.956 ])
            (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32]))
        (set (reg:SI 134 [ initrd_start.956 ])
            (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 1 r1)
    (minus:SI (mem/c/i:SI (reg/f:SI 143) [0 initrd_end+0 S4 A32])
        (reg:SI 134 [ initrd_start.956 ])))
Failed to match this instruction:
(set (reg:SI 1 r1)
    (minus:SI (mem/c/i:SI (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>) [0 initrd_end+0 S4 A32])
        (reg:SI 134 [ initrd_start.956 ])))
Successfully matched this instruction:
(set (reg:SI 145 [ initrd_end ])
    (high:SI (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>)))
Failed to match this instruction:
(set (reg:SI 1 r1)
    (minus:SI (mem/c/i:SI (lo_sum:SI (reg:SI 145 [ initrd_end ])
                (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>)) [0 initrd_end+0 S4 A32])
        (reg:SI 134 [ initrd_start.956 ])))
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 133 [ err.957 ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 43)
        (pc)))
deferring deletion of insn with uid = 35.
modifying other_insn    37 pc={(cc:CC==0x0)?L43:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x270c
deferring rescan insn with uid = 37.
modifying insn i3    36 {cc:CC=cmp(r0:SI,0x0);r133:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 36.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 43)
                (pc)))
        (set (reg/v/f:SI 133 [ err.957 ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 43)
                (pc)))
        (set (reg/v/f:SI 133 [ err.957 ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 133 [ err.957 ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 43)
        (pc)))
Failed to match this instruction:
(set (reg:SI 148 [ do_retain_initrd ])
    (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 88 [0x58]))) [0 do_retain_initrd+0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 88 [0x58])) [0 do_retain_initrd+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 88 [0x58]))) [0 do_retain_initrd+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 148 [ do_retain_initrd ])
    (high:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 88 [0x58])))))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (lo_sum:SI (reg:SI 148 [ do_retain_initrd ])
                (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 88 [0x58])))) [0 do_retain_initrd+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 148 [ do_retain_initrd ])
            (const_int 0 [0x0]))
        (label_ref 55)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/c/i:SI (plus:SI (reg/f:SI 147)
                    (const_int 88 [0x58])) [0 do_retain_initrd+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 55)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 88 [0x58])) [0 do_retain_initrd+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 0 r0)
    (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 1 r1)
    (mem/c/i:SI (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>) [0 initrd_end+0 S4 A32]))
Failed to match this instruction:
(set (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32])
    (const_int 0 [0x0]))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (reg/f:SI 151) [0 initrd_start+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 152)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (reg/f:SI 151) [0 initrd_start+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 152)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 152)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 152)
            (const_int 0 [0x0]))
    ])
Successfully matched this instruction:
(set (reg:SI 152)
    (const_int 0 [0x0]))
Failed to match this instruction:
(set (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32])
    (const_int 0 [0x0]))
Failed to match this instruction:
(set (mem/c/i:SI (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>) [0 initrd_end+0 S4 A32])
    (const_int 0 [0x0]))
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (use (const_int 0 [0x0]))
        (set (reg/i:SI 0 r0)
            (const_int 0 [0x0]))
    ])


populate_rootfs

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={13d,10u} r1={11d,4u} r2={7d} r3={7d} r11={1d,10u} r12={7d} r13={1d,16u} r14={7d,1u} r15={6d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={10d,4u} r25={1d,10u} r26={1d,9u} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r32={6d} r33={6d} r34={6d} r35={6d} r36={6d} r37={6d} r38={6d} r39={6d} r40={6d} r41={6d} r42={6d} r43={6d} r44={6d} r45={6d} r46={6d} r47={6d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={6d} r101={6d} r102={6d} r103={6d} r104={6d} r105={6d} r106={6d} r107={6d} r108={6d} r109={6d} r110={6d} r111={6d} r112={6d} r113={6d} r114={6d} r115={6d} r116={6d} r117={6d} r118={6d} r119={6d} r120={6d} r121={6d} r122={6d} r123={6d} r124={6d} r125={6d} r126={6d} r127={6d} r133={1d,2u} r134={1d,2u} r135={1d,1u} r138={1d,1u} r139={1d,2u} r140={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,2u} r153={1d,1u} 
;;    total ref usage 826{742d,84u,0e} in 40{34 regular + 6 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 135 138
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 2 7 2 init/initramfs.c:574 (set (reg/f:SI 138)
        (symbol_ref:SI ("__initramfs_size") [flags 0xc0] <var_decl 0x114d2180 __initramfs_size>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/initramfs.c:574 (set (reg:SI 0 r0)
        (symbol_ref:SI ("__initramfs_start") [flags 0xc0] <var_decl 0x114d2120 __initramfs_start>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__initramfs_start") [flags 0xc0] <var_decl 0x114d2120 __initramfs_start>)
        (nil)))

(insn 8 7 9 2 init/initramfs.c:574 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 138) [0 __initramfs_size+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("__initramfs_size") [flags 0xc0] <var_decl 0x114d2180 __initramfs_size>) [0 __initramfs_size+0 S4 A32])
            (nil))))

(call_insn 9 8 10 2 init/initramfs.c:574 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unpack_to_rootfs") [flags 0x3] <function_decl 0x114ad980 unpack_to_rootfs>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 10 9 11 2 NOTE_INSN_DELETED)

(insn 11 10 12 2 init/initramfs.c:575 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 2 init/initramfs.c:575 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 13 12 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 15 13 16 3 init/initramfs.c:576 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a86f00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 16 15 17)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140
;; live  kill	

;; Pred edge  2 [100.0%] 
(code_label 17 16 18 4 149 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 init/initramfs.c:577 (set (reg/f:SI 139)
        (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>)) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 4 init/initramfs.c:577 (set (reg:SI 140 [ initrd_start ])
        (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32])
        (nil)))

(insn 21 20 22 4 init/initramfs.c:577 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ initrd_start ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ initrd_start ])
        (nil)))

(jump_insn 22 21 23 4 init/initramfs.c:577 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 4 -> ( 5 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  10 [100.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(11){ }u25(13){ }u26(25){ }u27(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 143 144 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 134 143 144 145
;; live  kill	 14 [lr]

;; Pred edge  4 [0.0%]  (fallthru)
(note 23 22 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 23 26 5 init/initramfs.c:601 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x1153ef80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x1153ef80>)
        (nil)))

(call_insn 26 25 28 5 init/initramfs.c:601 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a86380 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 28 26 29 5 init/initramfs.c:602 (set (reg:SI 134 [ initrd_start.956 ])
        (mem/c/i:SI (reg/f:SI 139) [0 initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32])
            (nil))))

(insn 29 28 30 5 init/initramfs.c:602 (set (reg/f:SI 143)
        (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 init/initramfs.c:602 (set (reg:SI 145 [ initrd_end ])
        (mem/c/i:SI (reg/f:SI 143) [0 initrd_end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>) [0 initrd_end+0 S4 A32])
            (nil))))

(note 31 30 32 5 NOTE_INSN_DELETED)

(insn 32 31 33 5 init/initramfs.c:602 (set (reg:SI 0 r0)
        (reg:SI 134 [ initrd_start.956 ])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 init/initramfs.c:602 (set (reg:SI 1 r1)
        (minus:SI (reg:SI 145 [ initrd_end ])
            (reg:SI 134 [ initrd_start.956 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 134 [ initrd_start.956 ])
        (expr_list:REG_DEAD (reg:SI 145 [ initrd_end ])
            (nil))))

(call_insn 34 33 35 5 init/initramfs.c:602 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unpack_to_rootfs") [flags 0x3] <function_decl 0x114ad980 unpack_to_rootfs>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 35 34 36 5 NOTE_INSN_DELETED)

(insn 36 35 37 5 init/initramfs.c:604 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 133 [ err.957 ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 37 36 38 5 init/initramfs.c:604 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 43)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u42(11){ }u43(13){ }u44(25){ }u45(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  5 [0.0%]  (fallthru)
(note 38 37 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 40 38 41 6 init/initramfs.c:605 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x1163ce00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x1163ce00>)
        (nil)))

(insn 41 40 42 6 init/initramfs.c:605 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ err.957 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ err.957 ])
        (nil)))

(call_insn 42 41 43 6 init/initramfs.c:605 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a86380 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 147 148
;; live  kill	

;; Pred edge  5 [100.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 43 42 44 7 151 "" [1 uses])

(note 44 43 45 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 7 init/initramfs.c:497 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 7 init/initramfs.c:497 (set (reg:SI 148 [ do_retain_initrd ])
        (mem/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 88 [0x58])) [0 do_retain_initrd+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 88 [0x58]))) [0 do_retain_initrd+0 S4 A32])
            (nil))))

(insn 47 46 48 7 init/initramfs.c:497 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ do_retain_initrd ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 148 [ do_retain_initrd ])
        (nil)))

(jump_insn 48 47 49 7 init/initramfs.c:497 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 7 -> ( 9 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  9 [71.0%] 
;; Succ edge  8 [29.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 149 150
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 149 150
;; live  kill	 14 [lr]

;; Pred edge  7 [29.0%]  (fallthru)
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 8 init/initramfs.c:517 (set (reg/f:SI 149)
        (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>)) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 8 init/initramfs.c:517 (set (reg/f:SI 150)
        (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>)) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 8 init/initramfs.c:517 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 149) [0 initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 149)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>) [0 initrd_start+0 S4 A32])
            (nil))))

(insn 53 52 54 8 init/initramfs.c:517 (set (reg:SI 1 r1)
        (mem/c/i:SI (reg/f:SI 150) [0 initrd_end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 150)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>) [0 initrd_end+0 S4 A32])
            (nil))))

(call_insn 54 53 55 8 init/initramfs.c:517 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_initrd_mem") [flags 0x41] <function_decl 0x114adb80 free_initrd_mem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 151 152 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 151 152 153
;; live  kill	

;; Pred edge  7 [71.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 55 54 56 9 152 ("skip") [1 uses])

(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 9 init/initramfs.c:519 (set (reg/f:SI 151)
        (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114d2360 initrd_start>)) 167 {*arm_movsi_insn} (nil))

(insn 58 57 59 9 init/initramfs.c:519 (set (reg:SI 152)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 9 init/initramfs.c:519 (set (mem/c/i:SI (reg/f:SI 151) [0 initrd_start+0 S4 A32])
        (reg:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 151)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 60 59 62 9 init/initramfs.c:520 (set (reg/f:SI 153)
        (symbol_ref:SI ("initrd_end") [flags 0xc0] <var_decl 0x114d23c0 initrd_end>)) 167 {*arm_movsi_insn} (nil))

(insn 62 60 63 9 init/initramfs.c:520 (set (mem/c/i:SI (reg/f:SI 153) [0 initrd_end+0 S4 A32])
        (reg:SI 152)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_DEAD (reg:SI 152)
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 4 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 63 62 64 10 150 "" [1 uses])

(note 64 63 69 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 69 64 75 10 init/initramfs.c:610 (set (reg/i:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 75 69 0 10 init/initramfs.c:610 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 10.
deleting insn with uid = 31.
deleting insn with uid = 35.
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 33.
deleting insn with uid = 33.
rescanning insn with uid = 36.
deleting insn with uid = 36.
verify found no changes in insn with uid = 37.
ending the processing of deferred insns

;; Combiner totals: 1031 attempts, 636 substitutions (218 requiring new space),
;; 81 successes.
