library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

--  Uncomment the following lines to use the declarations that are
--  provided for instantiating Xilinx primitive components.
--library UNISIM;
--use UNISIM.VComponents.all;
 
entity memory is
port( x : in std_logic;
		     sel : in std_logic_vector(1 downto 0);
			c : in std_logic_vector(3 downto 0);
			y : out std_logic);
		end memory;

architecture structural of memory is
      component DEMUX_14
	        port (data_in : in std_logic;
           sel : in std_logic_vector(1 downto 0);
           data_out : out std_logic_vector(3 downto 0) );
		   end component;

	 component D_ff
	        port(clk : in std_logic;
                 reset : in std_logic;
                    d : in std_logic;
                    q : out std_logic );
		end component;
	 component mux_41
		port( sel      : in  std_logic_vector(1 downto 0); -- 2-bit select signal
                   i  : in  std_logic_vector(3 downto 0);         -- 4-bit input vector
                   Y  : out std_logic  );                         -- MUX output 
		end component;

    signal s,t : std_logic_vector(3 downto 0):"0000";

begin
	 A: DEMUX_14 port map (x,sel,s);
	D1: D_ff port map (s(0),c(0),t(0));
	D2: D-ff port map (s(1),c(1),t(1));
	D3: D-ff port map (s(2),c(2),t(2));
	D4: D_ff port map (s(3),c(3),t(3));
    	B: mux_41 port map (t,sel,y );


end structural;
