{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 13114, "design__instance__area": 140022, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 169, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 6, "power__internal__total": 0.014948492869734764, "power__switching__total": 0.006258596200495958, "power__leakage__total": 1.6010396564070106e-07, "power__total": 0.02120724879205227, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.30289591137044936, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.30315970036856077, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3274591801513434, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.9791173704500145, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.327459, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.866485, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 137, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 169, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 6, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3319868640628457, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.33232392778265474, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.06764611284817844, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.946104776856823, "timing__hold__tns__corner:nom_ss_100C_1v60": -0.24858715789447974, "timing__setup__tns__corner:nom_ss_100C_1v60": -59.26516334323245, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.06764611284817844, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.946104776856823, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 5, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.890336, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 47, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.031979, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 169, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 6, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2866467422336289, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2868682317333058, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1177317165969132, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.9983111286871758, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.117732, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.291498, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 161, "design__max_fanout_violation__count": 169, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.28279504538536343, "clock__skew__worst_setup": 0.2834221548785588, "timing__hold__ws": -0.10333423298408306, "timing__setup__ws": -3.3319739022086665, "timing__hold__tns": -0.38268811425172244, "timing__setup__tns": -73.97479815867285, "timing__hold__wns": -0.10333423298408306, "timing__setup__wns": -3.3319739022086665, "timing__hold_vio__count": 14, "timing__hold_r2r__ws": 0.113688, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 146, "timing__setup_r2r__ws": 1.715189, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13114, "design__instance__area__stdcell": 140022, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.744801, "design__instance__utilization__stdcell": 0.744801, "design__rows": 159, "design__rows:unithd": 159, "design__sites": 150255, "design__sites:unithd": 150255, "design__instance__count__class:inverter": 15, "design__instance__count__class:sequential_cell": 2510, "design__instance__count__class:multi_input_combinational_cell": 4140, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 360223, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 3359, "design__instance__count__class:clock_buffer": 178, "design__instance__count__class:clock_inverter": 138, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2371, "antenna__violating__nets": 24, "antenna__violating__pins": 28, "route__antenna_violation__count": 24, "antenna_diodes_count": 118, "design__instance__count__class:antenna_cell": 118, "route__net": 10232, "route__net__special": 2, "route__drc_errors__iter:1": 8850, "route__wirelength__iter:1": 438221, "route__drc_errors__iter:2": 3827, "route__wirelength__iter:2": 432640, "route__drc_errors__iter:3": 3536, "route__wirelength__iter:3": 431251, "route__drc_errors__iter:4": 459, "route__wirelength__iter:4": 430740, "route__drc_errors__iter:5": 13, "route__wirelength__iter:5": 430711, "route__drc_errors__iter:6": 1, "route__wirelength__iter:6": 430706, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 430720, "route__drc_errors": 0, "route__wirelength": 430720, "route__vias": 83409, "route__vias__singlecut": 83409, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1186.38, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 169, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2967220719782032, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2974177377451081, "timing__hold__ws__corner:min_tt_025C_1v80": 0.32106207490253075, "timing__setup__ws__corner:min_tt_025C_1v80": 2.2460585138620783, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.321062, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.048058, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 122, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 169, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.32240719340163354, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3230664438523008, "timing__hold__ws__corner:min_ss_100C_1v60": -0.011282086695320043, "timing__setup__ws__corner:min_ss_100C_1v60": -2.4597373722952054, "timing__hold__tns__corner:min_ss_100C_1v60": -0.03896505450806627, "timing__setup__tns__corner:min_ss_100C_1v60": -43.419079338649006, "timing__hold__wns__corner:min_ss_100C_1v60": -0.011282086695320043, "timing__setup__wns__corner:min_ss_100C_1v60": -2.4597373722952054, "timing__hold_vio__count__corner:min_ss_100C_1v60": 4, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.878121, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 47, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.369691, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 169, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.28279504538536343, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2834221548785588, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1136879511599555, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.181211939471972, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.113688, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.404502, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 169, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 9, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3102621303248657, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.31014289236864867, "timing__hold__ws__corner:max_tt_025C_1v80": 0.33413028845038284, "timing__setup__ws__corner:max_tt_025C_1v80": 1.759522355395945, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.33413, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.702358, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 160, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 161, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 169, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 9, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3428910308298951, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.34278178488118227, "timing__hold__ws__corner:max_ss_100C_1v60": -0.10333423298408306, "timing__setup__ws__corner:max_ss_100C_1v60": -3.3319739022086665, "timing__hold__tns__corner:max_ss_100C_1v60": -0.38268811425172244, "timing__setup__tns__corner:max_ss_100C_1v60": -73.97479815867285, "timing__hold__wns__corner:max_ss_100C_1v60": -0.10333423298408306, "timing__setup__wns__corner:max_ss_100C_1v60": -3.3319739022086665, "timing__hold_vio__count__corner:max_ss_100C_1v60": 5, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.905258, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 52, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.715189, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 160, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 169, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 9, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2931276693231714, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.29239786419729374, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12141410442913496, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.8440274273944652, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.121414, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.185114, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 160, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 160, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79905, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79974, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000945231, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000863169, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.00025113, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000863169, "design_powergrid__voltage__worst": 0.000863169, "design_powergrid__voltage__worst__net:VPWR": 1.79905, "design_powergrid__drop__worst": 0.000945231, "design_powergrid__drop__worst__net:VPWR": 0.000945231, "design_powergrid__voltage__worst__net:VGND": 0.000863169, "design_powergrid__drop__worst__net:VGND": 0.000863169, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000257, "ir__drop__worst": 0.000945, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}