read_sverilog {mult.sv mult_state.sv operations.sv}
compile
report_timing
report_area
write -format verilog -hierarchy -output mult.gate.v
quit!



