v 20180812 2
C 40600 25700 0 0 0 EMBEDDEDtitle-A2.sym
[
B 40600 25700 23300 16500 15 20 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 56800 26100 63900 26100 15 20 0 0 -1 -1
B 56800 25700 7100 2500 15 20 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 63550 26400 5 30 0 1 0 4 1
Revision=A
T 56850 26050 15 7 1 0 0 2 1
DATE
T 57350 25900 5 12 0 1 0 1 1
date=DD.MM.YYYY
T 59450 26950 5 12 0 1 0 4 1
copyright=(C) Copyright 2018 Adrian Purser. All Rights Reserved
T 31100 50200 5 8 0 0 0 0 1
graphical=1
T 31100 50600 5 8 0 0 0 0 1
description=title block with attributes, size A1
T 31100 50400 5 8 0 0 0 0 1
comment=the values of the attributes are not used anywhere else (yet)
T 31100 50000 5 8 0 0 0 0 1
symversion=1.0
T 31100 49800 5 8 0 0 0 0 1
author=Kai-Martin Knaak kmk@lilalaser.de
T 31100 49600 5 8 0 0 0 0 1
dist-license=GPL 3, http://www.gnu.org/licenses/gpl-3.0.txt
T 31100 49400 5 8 0 0 0 0 1
use-license=free, no restrictions
L 61800 26100 61800 25700 15 20 0 0 -1 -1
T 62800 25900 5 12 0 1 0 4 1
SHEET=SHEET 1 OF 1
L 56800 26800 63900 26800 15 20 0 0 -1 -1
L 63200 26800 63200 26100 15 20 0 0 -1 -1
T 63375 26700 15 7 1 0 0 4 1
REV
T 56850 26750 15 7 1 0 0 2 1
DRAWING NO.
T 57025 26400 5 30 0 1 0 1 1
DrawingNo=12345-6-789
T 59050 26050 15 7 1 0 0 2 1
DWN
L 59000 26100 59000 25700 15 20 0 0 -1 -1
T 60500 25900 5 12 0 1 0 4 1
author=Adrian Purser
T 56850 28150 15 7 1 0 0 2 1
TITLE
L 63200 42200 63200 34900 15 20 0 0 -1 -1
L 63200 34900 63900 34900 15 20 0 0 -1 -1
L 63900 35600 63200 35600 15 20 0 0 -1 -1
T 63500 35250 5 30 0 1 270 4 1
Revision=A
T 63800 35425 15 7 1 0 270 4 1
REV
T 63850 42150 15 7 1 0 270 2 1
DRAWING NO.
T 63500 42075 5 30 0 1 270 1 1
DrawingNo=12345-6-789
]
{
T 63550 26400 15 30 1 1 0 4 1
Revision=B
T 57350 25900 15 12 1 1 0 1 1
date=10-JUL-2018
T 59450 26950 15 12 1 1 0 4 1
copyright=(C) Copyright 2018 Adrian Purser. All Rights Reserved
T 31100 50000 15 8 0 0 0 0 1
symversion=1.0
T 62800 25900 15 12 1 1 0 4 1
SHEET=SHEET 1 OF 5
T 57025 26400 15 30 1 1 0 1 1
DrawingNo=KEYPAD-01
T 60500 25900 15 12 1 1 0 4 1
author=Adrian Purser
T 63500 35250 15 30 1 1 270 4 1
Revision=B
T 63500 42075 15 30 1 1 270 1 1
DrawingNo=KEYPAD-01
}
T 60400 27800 15 24 1 0 0 4 1
USB/UART Keypad
T 60400 27400 15 24 1 0 0 4 1
CPU, I/O, PSU
C 45200 33000 1 0 0 EMBEDDEDSTM32F103CxT.sym
[
B 45500 33300 4200 4200 3 15 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 45200 36300 45500 36300 1 0 0
{
T 45300 36350 5 8 0 0 0 0 1
pintype=io
T 45558 36292 9 8 1 1 0 1 1
pinlabel=PC13
T 45408 36342 5 8 1 1 0 6 1
pinnumber=2
T 45300 36350 5 8 0 0 0 0 1
pinseq=2
}
P 45200 36100 45500 36100 1 0 0
{
T 45300 36150 5 8 0 0 0 0 1
pintype=io
T 45558 36092 9 8 1 1 0 1 1
pinlabel=PC14/OSC32_IN
T 45408 36142 5 8 1 1 0 6 1
pinnumber=3
T 45300 36150 5 8 0 0 0 0 1
pinseq=3
}
P 45200 35900 45500 35900 1 0 0
{
T 45300 35950 5 8 0 0 0 0 1
pintype=io
T 45558 35892 9 8 1 1 0 1 1
pinlabel=PC15/OSC32_OUT
T 45408 35942 5 8 1 1 0 6 1
pinnumber=4
T 45300 35950 5 8 0 0 0 0 1
pinseq=4
}
P 45200 35700 45500 35700 1 0 0
{
T 45300 35750 5 8 0 0 0 0 1
pintype=io
T 45558 35692 9 8 1 1 0 1 1
pinlabel=PD0/OSC_IN
T 45408 35742 5 8 1 1 0 6 1
pinnumber=5
T 45300 35750 5 8 0 0 0 0 1
pinseq=5
}
P 45200 35500 45500 35500 1 0 0
{
T 45300 35550 5 8 0 0 0 0 1
pintype=io
T 45558 35492 9 8 1 1 0 1 1
pinlabel=PD1/OSC_OUT
T 45408 35542 5 8 1 1 0 6 1
pinnumber=6
T 45300 35550 5 8 0 0 0 0 1
pinseq=6
}
P 45200 35300 45500 35300 1 0 0
{
T 45300 35350 5 8 0 0 0 0 1
pintype=in
T 45558 35292 9 8 1 1 0 1 1
pinlabel=\_RST\_
T 45408 35342 5 8 1 1 0 6 1
pinnumber=7
T 45300 35350 5 8 0 0 0 0 1
pinseq=7
}
P 45200 35100 45500 35100 1 0 0
{
T 45300 35150 5 8 0 0 0 0 1
pintype=pwr
T 45558 35092 9 8 1 1 0 1 1
pinlabel=VSSA
T 45408 35142 5 8 1 1 0 6 1
pinnumber=8
T 45300 35150 5 8 0 0 0 0 1
pinseq=8
}
P 45200 34900 45500 34900 1 0 0
{
T 45300 34950 5 8 0 0 0 0 1
pintype=pwr
T 45558 34892 9 8 1 1 0 1 1
pinlabel=VDDA
T 45408 34942 5 8 1 1 0 6 1
pinnumber=9
T 45300 34950 5 8 0 0 0 0 1
pinseq=9
}
P 45200 34700 45500 34700 1 0 0
{
T 45300 34750 5 8 0 0 0 0 1
pintype=io
T 45558 34692 9 8 1 1 0 1 1
pinlabel=PA0
T 45408 34742 5 8 1 1 0 6 1
pinnumber=10
T 45300 34750 5 8 0 0 0 0 1
pinseq=10
}
P 45200 34500 45500 34500 1 0 0
{
T 45300 34550 5 8 0 0 0 0 1
pintype=io
T 45558 34492 9 8 1 1 0 1 1
pinlabel=PA1
T 45408 34542 5 8 1 1 0 6 1
pinnumber=11
T 45300 34550 5 8 0 0 0 0 1
pinseq=11
}
P 45200 34300 45500 34300 1 0 0
{
T 45300 34350 5 8 0 0 0 0 1
pintype=io
T 45558 34292 9 8 1 1 0 1 1
pinlabel=PA2
T 45408 34342 5 8 1 1 0 6 1
pinnumber=12
T 45300 34350 5 8 0 0 0 0 1
pinseq=12
}
P 46700 33000 46700 33300 1 0 0
{
T 46650 33100 5 8 0 0 90 0 1
pintype=io
T 46700 33358 9 8 1 1 90 1 1
pinlabel=PA4
T 46650 33208 5 8 1 1 90 6 1
pinnumber=14
T 46650 33100 5 8 0 0 90 0 1
pinseq=14
}
P 46900 33000 46900 33300 1 0 0
{
T 46850 33100 5 8 0 0 90 0 1
pintype=io
T 46900 33358 9 8 1 1 90 1 1
pinlabel=PA5
T 46850 33208 5 8 1 1 90 6 1
pinnumber=15
T 46850 33100 5 8 0 0 90 0 1
pinseq=15
}
P 47100 33000 47100 33300 1 0 0
{
T 47050 33100 5 8 0 0 90 0 1
pintype=io
T 47100 33358 9 8 1 1 90 1 1
pinlabel=PA6
T 47050 33208 5 8 1 1 90 6 1
pinnumber=16
T 47050 33100 5 8 0 0 90 0 1
pinseq=16
}
P 47300 33000 47300 33300 1 0 0
{
T 47250 33100 5 8 0 0 90 0 1
pintype=io
T 47300 33358 9 8 1 1 90 1 1
pinlabel=PA7
T 47250 33208 5 8 1 1 90 6 1
pinnumber=17
T 47250 33100 5 8 0 0 90 0 1
pinseq=17
}
P 47500 33000 47500 33300 1 0 0
{
T 47450 33100 5 8 0 0 90 0 1
pintype=io
T 47500 33358 9 8 1 1 90 1 1
pinlabel=PB0
T 47450 33208 5 8 1 1 90 6 1
pinnumber=18
T 47450 33100 5 8 0 0 90 0 1
pinseq=18
}
P 47700 33000 47700 33300 1 0 0
{
T 47650 33100 5 8 0 0 90 0 1
pintype=io
T 47700 33358 9 8 1 1 90 1 1
pinlabel=PB1
T 47650 33208 5 8 1 1 90 6 1
pinnumber=19
T 47650 33100 5 8 0 0 90 0 1
pinseq=19
}
P 47900 33000 47900 33300 1 0 0
{
T 47850 33100 5 8 0 0 90 0 1
pintype=io
T 47900 33358 9 8 1 1 90 1 1
pinlabel=PB2/BOOT1
T 47850 33208 5 8 1 1 90 6 1
pinnumber=20
T 47850 33100 5 8 0 0 90 0 1
pinseq=20
}
P 48100 33000 48100 33300 1 0 0
{
T 48050 33100 5 8 0 0 90 0 1
pintype=io
T 48100 33358 9 8 1 1 90 1 1
pinlabel=PB10
T 48050 33208 5 8 1 1 90 6 1
pinnumber=21
T 48050 33100 5 8 0 0 90 0 1
pinseq=21
}
P 48300 33000 48300 33300 1 0 0
{
T 48250 33100 5 8 0 0 90 0 1
pintype=io
T 48300 33358 9 8 1 1 90 1 1
pinlabel=PB11
T 48250 33208 5 8 1 1 90 6 1
pinnumber=22
T 48250 33100 5 8 0 0 90 0 1
pinseq=22
}
P 48500 33000 48500 33300 1 0 0
{
T 48450 33100 5 8 0 0 90 0 1
pintype=pwr
T 48500 33358 9 8 1 1 90 1 1
pinlabel=VSS_1
T 48450 33208 5 8 1 1 90 6 1
pinnumber=23
T 48450 33100 5 8 0 0 90 0 1
pinseq=23
}
P 48700 33000 48700 33300 1 0 0
{
T 48650 33100 5 8 0 0 90 0 1
pintype=pwr
T 48700 33358 9 8 1 1 90 1 1
pinlabel=VDD_1
T 48650 33208 5 8 1 1 90 6 1
pinnumber=24
T 48650 33100 5 8 0 0 90 0 1
pinseq=24
}
P 50000 34300 49700 34300 1 0 0
{
T 49900 34350 5 8 0 0 0 6 1
pintype=io
T 49642 34292 9 8 1 1 0 7 1
pinlabel=PB12
T 49792 34342 5 8 1 1 0 0 1
pinnumber=25
T 49900 34350 5 8 0 0 0 6 1
pinseq=25
}
P 50000 34500 49700 34500 1 0 0
{
T 49900 34550 5 8 0 0 0 6 1
pintype=io
T 49642 34492 9 8 1 1 0 7 1
pinlabel=PB13
T 49792 34542 5 8 1 1 0 0 1
pinnumber=26
T 49900 34550 5 8 0 0 0 6 1
pinseq=26
}
P 50000 34700 49700 34700 1 0 0
{
T 49900 34750 5 8 0 0 0 6 1
pintype=io
T 49642 34692 9 8 1 1 0 7 1
pinlabel=PB14
T 49792 34742 5 8 1 1 0 0 1
pinnumber=27
T 49900 34750 5 8 0 0 0 6 1
pinseq=27
}
P 50000 34900 49700 34900 1 0 0
{
T 49900 34950 5 8 0 0 0 6 1
pintype=io
T 49642 34892 9 8 1 1 0 7 1
pinlabel=PB15
T 49792 34942 5 8 1 1 0 0 1
pinnumber=28
T 49900 34950 5 8 0 0 0 6 1
pinseq=28
}
P 50000 35100 49700 35100 1 0 0
{
T 49900 35150 5 8 0 0 0 6 1
pintype=io
T 49642 35092 9 8 1 1 0 7 1
pinlabel=PA8
T 49792 35142 5 8 1 1 0 0 1
pinnumber=29
T 49900 35150 5 8 0 0 0 6 1
pinseq=29
}
P 50000 35300 49700 35300 1 0 0
{
T 49900 35350 5 8 0 0 0 6 1
pintype=io
T 49642 35292 9 8 1 1 0 7 1
pinlabel=PA9
T 49792 35342 5 8 1 1 0 0 1
pinnumber=30
T 49900 35350 5 8 0 0 0 6 1
pinseq=30
}
P 50000 35500 49700 35500 1 0 0
{
T 49900 35550 5 8 0 0 0 6 1
pintype=io
T 49642 35492 9 8 1 1 0 7 1
pinlabel=PA10
T 49792 35542 5 8 1 1 0 0 1
pinnumber=31
T 49900 35550 5 8 0 0 0 6 1
pinseq=31
}
P 50000 35700 49700 35700 1 0 0
{
T 49900 35750 5 8 0 0 0 6 1
pintype=io
T 49642 35692 9 8 1 1 0 7 1
pinlabel=PA11
T 49792 35742 5 8 1 1 0 0 1
pinnumber=32
T 49900 35750 5 8 0 0 0 6 1
pinseq=32
}
P 50000 35900 49700 35900 1 0 0
{
T 49900 35950 5 8 0 0 0 6 1
pintype=io
T 49642 35892 9 8 1 1 0 7 1
pinlabel=PA12
T 49792 35942 5 8 1 1 0 0 1
pinnumber=33
T 49900 35950 5 8 0 0 0 6 1
pinseq=33
}
P 50000 36100 49700 36100 1 0 0
{
T 49900 36150 5 8 0 0 0 6 1
pintype=io
T 49642 36092 9 8 1 1 0 7 1
pinlabel=PA13
T 49792 36142 5 8 1 1 0 0 1
pinnumber=34
T 49900 36150 5 8 0 0 0 6 1
pinseq=34
}
P 50000 36300 49700 36300 1 0 0
{
T 49900 36350 5 8 0 0 0 6 1
pintype=pwr
T 49642 36292 9 8 1 1 0 7 1
pinlabel=VSS_2
T 49792 36342 5 8 1 1 0 0 1
pinnumber=35
T 49900 36350 5 8 0 0 0 6 1
pinseq=35
}
P 50000 36500 49700 36500 1 0 0
{
T 49900 36550 5 8 0 0 0 6 1
pintype=pwr
T 49642 36492 9 8 1 1 0 7 1
pinlabel=VDD_2
T 49792 36542 5 8 1 1 0 0 1
pinnumber=36
T 49900 36550 5 8 0 0 0 6 1
pinseq=36
}
P 46500 37800 46500 37500 1 0 0
{
T 46450 37700 5 8 0 0 90 6 1
pintype=pwr
T 46500 37442 9 8 1 1 90 7 1
pinlabel=VDD_3
T 46450 37592 5 8 1 1 90 0 1
pinnumber=48
T 46450 37700 5 8 0 0 90 6 1
pinseq=48
}
P 46700 37800 46700 37500 1 0 0
{
T 46650 37700 5 8 0 0 90 6 1
pintype=pwr
T 46700 37442 9 8 1 1 90 7 1
pinlabel=VSS_3
T 46650 37592 5 8 1 1 90 0 1
pinnumber=47
T 46650 37700 5 8 0 0 90 6 1
pinseq=47
}
P 46900 37800 46900 37500 1 0 0
{
T 46850 37700 5 8 0 0 90 6 1
pintype=io
T 46900 37442 9 8 1 1 90 7 1
pinlabel=PB9
T 46850 37592 5 8 1 1 90 0 1
pinnumber=46
T 46850 37700 5 8 0 0 90 6 1
pinseq=46
}
P 47100 37800 47100 37500 1 0 0
{
T 47050 37700 5 8 0 0 90 6 1
pintype=io
T 47100 37442 9 8 1 1 90 7 1
pinlabel=PB8
T 47050 37592 5 8 1 1 90 0 1
pinnumber=45
T 47050 37700 5 8 0 0 90 6 1
pinseq=45
}
P 47300 37800 47300 37500 1 0 0
{
T 47250 37700 5 8 0 0 90 6 1
pintype=io
T 47300 37442 9 8 1 1 90 7 1
pinlabel=BOOT0
T 47250 37592 5 8 1 1 90 0 1
pinnumber=44
T 47250 37700 5 8 0 0 90 6 1
pinseq=44
}
P 47500 37800 47500 37500 1 0 0
{
T 47450 37700 5 8 0 0 90 6 1
pintype=io
T 47500 37442 9 8 1 1 90 7 1
pinlabel=PB7
T 47450 37592 5 8 1 1 90 0 1
pinnumber=43
T 47450 37700 5 8 0 0 90 6 1
pinseq=43
}
P 47700 37800 47700 37500 1 0 0
{
T 47650 37700 5 8 0 0 90 6 1
pintype=io
T 47700 37442 9 8 1 1 90 7 1
pinlabel=PB6
T 47650 37592 5 8 1 1 90 0 1
pinnumber=42
T 47650 37700 5 8 0 0 90 6 1
pinseq=42
}
P 47900 37800 47900 37500 1 0 0
{
T 47850 37700 5 8 0 0 90 6 1
pintype=io
T 47900 37442 9 8 1 1 90 7 1
pinlabel=PB5
T 47850 37592 5 8 1 1 90 0 1
pinnumber=41
T 47850 37700 5 8 0 0 90 6 1
pinseq=41
}
P 48100 37800 48100 37500 1 0 0
{
T 48050 37700 5 8 0 0 90 6 1
pintype=io
T 48100 37442 9 8 1 1 90 7 1
pinlabel=PB4
T 48050 37592 5 8 1 1 90 0 1
pinnumber=40
T 48050 37700 5 8 0 0 90 6 1
pinseq=40
}
P 48300 37800 48300 37500 1 0 0
{
T 48250 37700 5 8 0 0 90 6 1
pintype=io
T 48300 37442 9 8 1 1 90 7 1
pinlabel=PB3
T 48250 37592 5 8 1 1 90 0 1
pinnumber=39
T 48250 37700 5 8 0 0 90 6 1
pinseq=39
}
P 48500 37800 48500 37500 1 0 0
{
T 48450 37700 5 8 0 0 90 6 1
pintype=io
T 48500 37442 9 8 1 1 90 7 1
pinlabel=PA15
T 48450 37592 5 8 1 1 90 0 1
pinnumber=38
T 48450 37700 5 8 0 0 90 6 1
pinseq=38
}
P 48700 37800 48700 37500 1 0 0
{
T 48650 37700 5 8 0 0 90 6 1
pintype=io
T 48700 37442 9 8 1 1 90 7 1
pinlabel=PA14
T 48650 37592 5 8 1 1 90 0 1
pinnumber=37
T 48650 37700 5 8 0 0 90 6 1
pinseq=37
}
P 46500 33000 46500 33300 1 0 0
{
T 46450 33100 5 8 0 0 90 0 1
pintype=io
T 46500 33358 9 8 1 1 90 1 1
pinlabel=PA3
T 46450 33208 5 8 1 1 90 6 1
pinnumber=13
T 46450 33100 5 8 0 0 90 0 1
pinseq=13
}
P 45200 36500 45500 36500 1 0 0
{
T 45300 36550 5 8 0 0 0 0 1
pintype=pwr
T 45558 36492 9 8 1 1 0 1 1
pinlabel=VBAT
T 45408 36542 5 8 1 1 0 6 1
pinnumber=1
T 45300 36550 5 8 0 0 0 0 1
pinseq=1
}
T 47600 35400 9 12 1 0 0 4 1
STM32F103CxT
V 46000 37000 100 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 46800 35100 8 8 0 0 0 0 1
device=STM32F103CxT
T 46800 35000 8 8 0 0 0 0 1
footprint=LQFP48
T 46800 34900 8 8 0 0 0 0 1
symversion=1.0
T 46800 34800 8 8 0 0 0 0 1
author=Adrian Purser
T 45500 37600 8 8 0 1 0 0 1
refdes=U?
]
{
T 46800 35100 5 8 0 0 0 0 1
device=STM32F103CxT
T 46800 35000 5 8 0 0 0 0 1
footprint=QFP48
T 46800 34900 5 8 0 0 0 0 1
symversion=1.0
T 45500 37600 5 8 1 1 0 0 1
refdes=U1
}
N 45200 35100 45000 35100 4
N 46500 37800 46500 41100 4
N 50000 36500 50300 36500 4
C 46200 41100 1 0 0 EMBEDDEDVCC3V3.sym
[
P 46500 41100 46500 41300 1 0 0
{
T 46650 41250 5 4 0 0 0 0 1
pinnumber=1
T 46650 41200 5 4 0 0 0 0 1
pinseq=1
T 46500 41350 5 8 1 1 0 3 1
pinlabel=VCC3V3
T 46650 41150 5 4 0 0 0 0 1
pintype=pwr
}
L 46375 41300 46625 41300 3 25 0 0 -1 -1
T 46350 41700 8 6 0 0 0 0 1
net=VCC3V3:1
T 46350 41500 8 6 0 0 0 0 1
symversion=1.0
T 46350 41600 8 6 0 0 0 0 1
author=Adrian Purser <ade@arcadestuff.com>
T 46350 41800 8 6 0 0 0 0 1
device=POWER_3V3
]
{
T 46350 41500 5 6 0 0 0 0 1
symversion=1.0
T 46350 41800 5 6 0 0 0 0 1
device=POWER_3V3
}
C 48300 30500 1 0 0 EMBEDDEDGND.sym
[
P 48500 30700 48500 30500 1 0 0
{
T 48600 30650 5 4 0 0 0 0 1
pinnumber=1
T 48600 30550 5 4 0 0 0 0 1
pinseq=1
T 48500 30450 5 8 1 1 0 5 1
pinlabel=GND
T 48600 30600 5 4 0 0 0 0 1
pintype=pwr
}
L 48375 30500 48625 30500 3 25 0 0 -1 -1
T 48400 30750 8 6 0 0 0 0 1
net=GND:1
T 48400 30850 8 6 0 0 0 0 1
symversion=1.0
T 48400 30950 8 6 0 0 0 0 1
device=GND
]
{
T 48400 30850 5 6 0 0 0 0 1
symversion=1.0
T 48400 30950 5 6 0 0 0 0 1
device=GND
}
N 45200 34900 44600 34900 4
C 44400 34900 1 0 0 EMBEDDEDPOWER_RAIL.sym
[
P 44600 34900 44600 35100 1 0 0
{
T 44700 34950 5 4 0 0 0 0 1
pinnumber=1
T 44700 35000 5 4 0 0 0 0 1
pinseq=1
T 44700 34900 5 4 0 0 0 0 1
pintype=pwr
}
L 44475 35100 44725 35100 3 25 0 0 -1 -1
T 44500 35300 8 6 0 0 0 0 1
symversion=1.0
T 44500 35400 8 6 0 0 0 0 1
device=POWER
T 44600 35200 8 8 0 1 0 4 1
comment=VDD
]
{
T 44500 35300 5 6 0 0 0 0 1
symversion=1.0
T 44500 35500 5 6 0 0 0 0 1
device=POWER
T 44500 35800 5 6 0 0 0 0 1
net=VDDA:1
T 44600 35200 5 8 1 1 0 4 1
comment=VDDA
}
C 50000 37000 1 0 0 EMBEDDEDVCC3V3.sym
[
P 50300 37000 50300 37200 1 0 0
{
T 50450 37150 5 4 0 0 0 0 1
pinnumber=1
T 50450 37100 5 4 0 0 0 0 1
pinseq=1
T 50300 37250 5 8 1 1 0 3 1
pinlabel=VCC3V3
T 50450 37050 5 4 0 0 0 0 1
pintype=pwr
}
L 50175 37200 50425 37200 3 25 0 0 -1 -1
T 50150 37600 8 6 0 0 0 0 1
net=VCC3V3:1
T 50150 37400 8 6 0 0 0 0 1
symversion=1.0
T 50150 37500 8 6 0 0 0 0 1
author=Adrian Purser <ade@arcadestuff.com>
T 50150 37700 8 6 0 0 0 0 1
device=POWER_3V3
]
{
T 50150 37400 5 6 0 0 0 0 1
symversion=1.0
T 50150 37700 5 6 0 0 0 0 1
device=POWER_3V3
}
N 50300 36500 50300 37000 4
C 49100 32300 1 0 0 EMBEDDEDVCC3V3.sym
[
P 49400 32300 49400 32500 1 0 0
{
T 49550 32450 5 4 0 0 0 0 1
pinnumber=1
T 49550 32400 5 4 0 0 0 0 1
pinseq=1
T 49400 32550 5 8 1 1 0 3 1
pinlabel=VCC3V3
T 49550 32350 5 4 0 0 0 0 1
pintype=pwr
}
L 49275 32500 49525 32500 3 25 0 0 -1 -1
T 49250 32900 8 6 0 0 0 0 1
net=VCC3V3:1
T 49250 32700 8 6 0 0 0 0 1
symversion=1.0
T 49250 32800 8 6 0 0 0 0 1
author=Adrian Purser <ade@arcadestuff.com>
T 49250 33000 8 6 0 0 0 0 1
device=POWER_3V3
]
{
T 49250 32700 5 6 0 0 0 0 1
symversion=1.0
T 49250 33000 5 6 0 0 0 0 1
device=POWER_3V3
}
N 48700 33000 48700 32000 4
N 48700 32000 49400 32000 4
N 49400 32000 49400 32300 4
N 48500 33000 48500 30700 4
N 46700 37800 46700 38500 4
N 47900 33000 47900 31600 4
C 45600 39500 1 270 0 EMBEDDEDresistor.sym
[
P 45700 38600 45700 38700 1 0 0
{
T 45850 38700 5 8 0 1 270 0 1
pinnumber=2
T 45750 38700 5 4 0 0 270 0 1
pinseq=2
T 45850 38700 5 8 0 1 270 0 1
pinlabel=2
T 45800 38700 5 4 0 1 270 0 1
pintype=pas
}
P 45700 39500 45700 39400 1 0 0
{
T 45850 39500 5 8 0 1 270 0 1
pinnumber=1
T 45750 39500 5 4 0 0 270 0 1
pinseq=1
T 45850 39500 5 8 0 1 270 0 1
pinlabel=1
T 45800 39500 5 4 0 1 270 0 1
pintype=pas
}
B 45620 38780 160 540 3 15 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45950 39300 8 6 0 0 270 0 1
device=RESISTOR
T 45800 39300 8 8 0 1 270 0 1
refdes=R?
T 46050 39300 8 6 0 0 270 0 1
symversion=1.0
L 45700 38780 45700 38700 3 10 1 0 -1 -1
L 45700 39320 45700 39400 3 10 1 0 -1 -1
]
{
T 46050 39300 5 4 0 0 270 0 1
device=RESISTOR
T 46150 39300 5 4 0 0 270 0 1
symversion=1.0
T 46200 39300 5 4 0 0 270 0 1
footprint=0603_RESISTOR
T 45500 39100 5 8 1 1 0 6 1
refdes=R8
T 45500 38900 5 8 1 1 0 6 1
value=10K
}
C 45500 38200 1 0 0 EMBEDDEDGND.sym
[
P 45700 38400 45700 38200 1 0 0
{
T 45800 38350 5 4 0 0 0 0 1
pinnumber=1
T 45800 38250 5 4 0 0 0 0 1
pinseq=1
T 45700 38150 5 8 1 1 0 5 1
pinlabel=GND
T 45800 38300 5 4 0 0 0 0 1
pintype=pwr
}
L 45575 38200 45825 38200 3 25 0 0 -1 -1
T 45600 38450 8 6 0 0 0 0 1
net=GND:1
T 45600 38550 8 6 0 0 0 0 1
symversion=1.0
T 45600 38650 8 6 0 0 0 0 1
device=GND
]
{
T 45600 38550 5 6 0 0 0 0 1
symversion=1.0
T 45600 38650 5 6 0 0 0 0 1
device=GND
}
C 44800 33400 1 0 0 EMBEDDEDGND.sym
[
P 45000 33600 45000 33400 1 0 0
{
T 45100 33550 5 4 0 0 0 0 1
pinnumber=1
T 45100 33450 5 4 0 0 0 0 1
pinseq=1
T 45000 33350 5 8 1 1 0 5 1
pinlabel=GND
T 45100 33500 5 4 0 0 0 0 1
pintype=pwr
}
L 44875 33400 45125 33400 3 25 0 0 -1 -1
T 44900 33650 8 6 0 0 0 0 1
net=GND:1
T 44900 33750 8 6 0 0 0 0 1
symversion=1.0
T 44900 33850 8 6 0 0 0 0 1
device=GND
]
{
T 44900 33750 5 6 0 0 0 0 1
symversion=1.0
T 44900 33850 5 6 0 0 0 0 1
device=GND
}
N 45000 35100 45000 33600 4
C 42400 36400 1 270 0 EMBEDDEDxtal.sym
[
B 42850 35900 500 200 3 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 43100 36400 43100 36175 1 0 0
{
T 43200 36425 5 4 0 0 270 0 1
pintype=pas
T 43017 36267 9 4 0 1 270 0 1
pinlabel=1
T 43017 36317 5 4 0 1 270 6 1
pinnumber=1
T 43150 36425 5 4 0 0 270 0 1
pinseq=1
}
P 43100 35600 43100 35825 1 0 0
{
T 43200 35400 5 4 0 0 270 6 1
pintype=pas
T 43017 35758 9 4 0 1 270 6 1
pinlabel=2
T 43017 35708 5 4 0 1 270 0 1
pinnumber=2
T 43150 35500 5 4 0 0 270 6 1
pinseq=2
}
L 43250 36175 42950 36175 3 20 1 0 -1 -1
L 42950 35825 43250 35825 3 20 1 0 -1 -1
T 42400 36450 8 8 0 0 270 0 1
author=Adrian Purser
T 42550 36450 8 8 0 0 270 0 1
symversion=1.0
T 42700 36450 8 8 0 0 270 0 1
device=XTAL
T 43450 36000 8 8 0 1 270 3 1
refdes=X?
]
{
T 42550 36450 5 8 0 0 270 0 1
symversion=1.0
T 42700 36450 5 8 0 0 270 0 1
device=XTAL
T 42400 36400 5 8 0 0 0 0 1
footprint=5032-2P
T 43400 36100 5 8 1 1 0 1 1
refdes=X1
T 43400 35900 5 8 1 1 0 0 1
value=8MHz
}
N 45200 35500 42700 35500 4
N 42700 36500 44200 36500 4
N 44200 36500 44200 35700 4
N 44200 35700 45200 35700 4
N 43100 36400 43100 36500 4
N 43100 35600 43100 35500 4
C 42200 36300 1 0 0 EMBEDDEDcapacitor.sym
[
P 42200 36500 42375 36500 1 0 0
{
T 42350 36550 5 8 0 1 0 6 1
pinnumber=1
T 42450 36400 5 4 0 0 0 8 1
pinseq=1
T 42200 36550 9 8 0 1 0 0 1
pinlabel=1
T 42650 36450 5 4 0 0 0 2 1
pintype=pas
}
P 42700 36500 42500 36500 1 0 0
{
T 42550 36550 5 8 0 1 0 0 1
pinnumber=2
T 42650 36400 5 4 0 0 0 2 1
pinseq=2
T 42700 36550 9 8 0 1 0 6 1
pinlabel=2
T 42550 36450 5 4 0 0 0 8 1
pintype=pas
}
T 42300 37200 8 6 0 0 0 0 1
device=CAPACITOR
T 42450 36750 8 8 0 1 0 3 1
refdes=C?
T 42300 37100 8 6 0 0 0 0 1
description=capacitor
T 42300 36900 8 6 0 0 0 0 1
symversion=1.2
T 42300 37000 8 6 0 0 0 0 1
author=Adrian Purser <ade@arcadestuff.com>
B 42380 36320 50 360 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 42470 36320 50 360 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
]
{
T 42400 37000 5 10 0 0 0 0 1
device=CAPACITOR
T 42400 37200 5 10 0 0 0 0 1
symversion=1.0
T 42200 36300 5 8 0 0 0 0 1
footprint=0603_CAPACITOR
T 42450 37000 5 8 1 1 0 4 1
refdes=C1
T 42450 36850 5 8 1 1 0 4 1
value=20pF
}
C 42200 35300 1 0 0 EMBEDDEDcapacitor.sym
[
P 42200 35500 42375 35500 1 0 0
{
T 42350 35550 5 8 0 1 0 6 1
pinnumber=1
T 42450 35400 5 4 0 0 0 8 1
pinseq=1
T 42200 35550 9 8 0 1 0 0 1
pinlabel=1
T 42650 35450 5 4 0 0 0 2 1
pintype=pas
}
P 42700 35500 42500 35500 1 0 0
{
T 42550 35550 5 8 0 1 0 0 1
pinnumber=2
T 42650 35400 5 4 0 0 0 2 1
pinseq=2
T 42700 35550 9 8 0 1 0 6 1
pinlabel=2
T 42550 35450 5 4 0 0 0 8 1
pintype=pas
}
T 42300 36200 8 6 0 0 0 0 1
device=CAPACITOR
T 42450 35750 8 8 0 1 0 3 1
refdes=C?
T 42300 36100 8 6 0 0 0 0 1
description=capacitor
T 42300 35900 8 6 0 0 0 0 1
symversion=1.2
T 42300 36000 8 6 0 0 0 0 1
author=Adrian Purser <ade@arcadestuff.com>
B 42380 35320 50 360 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 42470 35320 50 360 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
]
{
T 42400 36000 5 10 0 0 0 0 1
device=CAPACITOR
T 42400 36200 5 10 0 0 0 0 1
symversion=1.0
T 42200 35300 5 8 0 0 0 0 1
footprint=0603_CAPACITOR
T 42450 36000 5 8 1 1 0 4 1
refdes=C2
T 42450 35850 5 8 1 1 0 4 1
value=20pF
}
N 42200 36500 41700 36500 4
N 41700 36500 41700 35200 4
N 42200 35500 41700 35500 4
C 41500 35000 1 0 0 EMBEDDEDGND.sym
[
P 41700 35200 41700 35000 1 0 0
{
T 41800 35150 5 4 0 0 0 0 1
pinnumber=1
T 41800 35050 5 4 0 0 0 0 1
pinseq=1
T 41700 34950 5 8 1 1 0 5 1
pinlabel=GND
T 41800 35100 5 4 0 0 0 0 1
pintype=pwr
}
L 41575 35000 41825 35000 3 25 0 0 -1 -1
T 41600 35250 8 6 0 0 0 0 1
net=GND:1
T 41600 35350 8 6 0 0 0 0 1
symversion=1.0
T 41600 35450 8 6 0 0 0 0 1
device=GND
]
{
T 41600 35350 5 6 0 0 0 0 1
symversion=1.0
T 41600 35450 5 6 0 0 0 0 1
device=GND
}
N 45200 34700 44400 34700 4
N 45200 34500 44400 34500 4
N 45200 34300 44400 34300 4
N 46500 33000 46500 32700 4
N 46900 33000 46900 32700 4
N 47100 33000 47100 32700 4
N 47300 33000 47300 32700 4
N 47500 33000 47500 32700 4
C 50100 33600 1 0 0 EMBEDDEDGND.sym
[
P 50300 33800 50300 33600 1 0 0
{
T 50400 33750 5 4 0 0 0 0 1
pinnumber=1
T 50400 33650 5 4 0 0 0 0 1
pinseq=1
T 50300 33550 5 8 1 1 0 5 1
pinlabel=GND
T 50400 33700 5 4 0 0 0 0 1
pintype=pwr
}
L 50175 33600 50425 33600 3 25 0 0 -1 -1
T 50200 33850 8 6 0 0 0 0 1
net=GND:1
T 50200 33950 8 6 0 0 0 0 1
symversion=1.0
T 50200 34050 8 6 0 0 0 0 1
device=GND
]
{
T 50200 33950 5 6 0 0 0 0 1
symversion=1.0
T 50200 34050 5 6 0 0 0 0 1
device=GND
}
N 50000 36300 50300 36300 4
N 50300 36300 50300 33800 4
N 50000 36100 52000 36100 4
{
T 52000 36150 5 8 1 1 0 6 1
netname=SWDIO
}
N 50000 35900 52000 35900 4
{
T 52000 35950 5 8 1 1 0 6 1
netname=USB_DP
}
N 50000 35700 52000 35700 4
{
T 52000 35750 5 8 1 1 0 6 1
netname=USB_DM
}
N 50000 35500 52000 35500 4
{
T 52000 35550 5 8 1 1 0 6 1
netname=USART_RX
}
N 50000 35300 52000 35300 4
{
T 52000 35350 5 8 1 1 0 6 1
netname=USART_TX
}
N 48700 37800 48700 38900 4
{
T 48650 38900 5 8 1 1 90 6 1
netname=SWCLK
}
N 50000 34900 51100 34900 4
N 50000 34700 51100 34700 4
N 50000 34500 51100 34500 4
N 50000 34300 51100 34300 4
N 48100 33000 48100 32700 4
N 46700 33000 46700 32700 4
N 47700 33000 47700 32700 4
N 45200 35300 43500 35300 4
{
T 43500 35350 5 8 1 1 0 0 1
netname=RESETN
}
N 48300 37800 48300 38900 4
{
T 48250 38900 5 8 1 1 90 6 1
netname=SPI_SCK
}
N 48100 37800 48100 38900 4
{
T 48050 38900 5 8 1 1 90 6 1
netname=SPI_MISO
}
N 47900 37800 47900 38900 4
{
T 47850 38900 5 8 1 1 90 6 1
netname=SPI_MOSI
}
N 47700 37800 47700 38900 4
{
T 47650 38900 5 8 1 1 90 6 1
netname=I2C_SCL
}
N 47500 37800 47500 38900 4
{
T 47450 38900 5 8 1 1 90 6 1
netname=I2C_SDA
}
N 46900 37800 46900 38900 4
{
T 46850 38900 5 8 1 1 90 6 1
netname=SPARE1
}
N 47100 37800 47100 38900 4
{
T 47050 38900 5 8 1 1 90 6 1
netname=SPARE2
}
N 45700 38500 46700 38500 4
N 47300 37800 47300 39600 4
{
T 47250 38900 5 8 1 1 90 6 1
netname=BOOT0
}
C 45600 40600 1 270 0 EMBEDDEDresistor.sym
[
P 45700 39700 45700 39800 1 0 0
{
T 45850 39800 5 8 0 1 270 0 1
pinnumber=2
T 45750 39800 5 4 0 0 270 0 1
pinseq=2
T 45850 39800 5 8 0 1 270 0 1
pinlabel=2
T 45800 39800 5 4 0 1 270 0 1
pintype=pas
}
P 45700 40600 45700 40500 1 0 0
{
T 45850 40600 5 8 0 1 270 0 1
pinnumber=1
T 45750 40600 5 4 0 0 270 0 1
pinseq=1
T 45850 40600 5 8 0 1 270 0 1
pinlabel=1
T 45800 40600 5 4 0 1 270 0 1
pintype=pas
}
B 45620 39880 160 540 3 15 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45950 40400 8 6 0 0 270 0 1
device=RESISTOR
T 45800 40400 8 8 0 1 270 0 1
refdes=R?
T 46050 40400 8 6 0 0 270 0 1
symversion=1.0
L 45700 39880 45700 39800 3 10 1 0 -1 -1
L 45700 40420 45700 40500 3 10 1 0 -1 -1
]
{
T 46050 40400 5 4 0 0 270 0 1
device=RESISTOR
T 46150 40400 5 4 0 0 270 0 1
symversion=1.0
T 46200 40400 5 4 0 0 270 0 1
footprint=0603_RESISTOR
T 45500 40200 5 8 1 1 0 6 1
refdes=R1
T 45500 40000 5 8 1 1 0 6 1
value=1K
}
C 46400 40600 1 90 0 EMBEDDEDjumper.sym
[
V 46000 40700 50 3 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 46200 40700 50 3 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
L 45900 40600 45900 40800 3 15 1 0 -1 -1
L 45900 40800 46300 40800 3 15 1 0 -1 -1
L 46300 40800 46300 40600 3 15 1 0 -1 -1
L 46300 40600 45900 40600 3 15 1 0 -1 -1
P 45800 40700 45950 40700 1 0 0
{
T 45850 40650 5 4 0 0 180 6 1
pintype=pas
T 46008 40700 9 8 0 1 180 6 1
pinlabel=1
T 45858 40650 5 6 0 1 180 0 1
pinnumber=1
T 45850 40650 5 4 0 0 180 6 1
pinseq=1
}
P 46400 40700 46250 40700 1 0 0
{
T 46300 40650 5 4 0 0 180 0 1
pintype=pas
T 46192 40700 9 8 0 1 180 0 1
pinlabel=2
T 46342 40650 5 6 0 1 180 6 1
pinnumber=2
T 46300 40650 5 4 0 0 180 0 1
pinseq=2
}
T 45750 40850 8 6 0 0 90 0 1
device=JUMPER
T 45850 40850 8 6 0 0 90 0 1
author=Adrian Purser
T 45950 40850 8 6 0 0 90 0 1
symversion=1.0
T 46100 40850 8 8 0 1 90 1 1
refdes=J?
]
{
T 45750 40850 5 6 0 0 90 0 1
device=JUMPER
T 45950 40850 5 6 0 0 90 0 1
symversion=1.0
T 46400 40600 5 8 0 0 0 0 1
footprint=HEADER_2x1
T 46100 40500 5 8 1 1 0 4 1
refdes=J5
}
N 45700 38400 45700 38600 4
N 45700 39500 45700 39700 4
N 45700 39600 47300 39600 4
N 45700 40600 45700 40700 4
N 45700 40700 45800 40700 4
N 46400 40700 46500 40700 4
C 47800 31600 1 270 0 EMBEDDEDresistor.sym
[
P 47900 30700 47900 30800 1 0 0
{
T 48050 30800 5 8 0 1 270 0 1
pinnumber=2
T 47950 30800 5 4 0 0 270 0 1
pinseq=2
T 48050 30800 5 8 0 1 270 0 1
pinlabel=2
T 48000 30800 5 4 0 1 270 0 1
pintype=pas
}
P 47900 31600 47900 31500 1 0 0
{
T 48050 31600 5 8 0 1 270 0 1
pinnumber=1
T 47950 31600 5 4 0 0 270 0 1
pinseq=1
T 48050 31600 5 8 0 1 270 0 1
pinlabel=1
T 48000 31600 5 4 0 1 270 0 1
pintype=pas
}
B 47820 30880 160 540 3 15 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48150 31400 8 6 0 0 270 0 1
device=RESISTOR
T 48000 31400 8 8 0 1 270 0 1
refdes=R?
T 48250 31400 8 6 0 0 270 0 1
symversion=1.0
L 47900 30880 47900 30800 3 10 1 0 -1 -1
L 47900 31420 47900 31500 3 10 1 0 -1 -1
]
{
T 48250 31400 5 4 0 0 270 0 1
device=RESISTOR
T 48350 31400 5 4 0 0 270 0 1
symversion=1.0
T 48400 31400 5 4 0 0 270 0 1
footprint=0603_RESISTOR
T 48000 31300 5 8 1 1 0 1 1
refdes=R10
T 48000 31100 5 8 1 1 0 1 1
value=10K
}
C 47700 30500 1 0 0 EMBEDDEDGND.sym
[
P 47900 30700 47900 30500 1 0 0
{
T 48000 30650 5 4 0 0 0 0 1
pinnumber=1
T 48000 30550 5 4 0 0 0 0 1
pinseq=1
T 47900 30450 5 8 1 1 0 5 1
pinlabel=GND
T 48000 30600 5 4 0 0 0 0 1
pintype=pwr
}
L 47775 30500 48025 30500 3 25 0 0 -1 -1
T 47800 30750 8 6 0 0 0 0 1
net=GND:1
T 47800 30850 8 6 0 0 0 0 1
symversion=1.0
T 47800 30950 8 6 0 0 0 0 1
device=GND
]
{
T 47800 30850 5 6 0 0 0 0 1
symversion=1.0
T 47800 30950 5 6 0 0 0 0 1
device=GND
}
C 49500 40100 1 270 0 EMBEDDEDled.sym
[
T 50050 40150 5 4 0 0 270 0 1
device=LED
L 49900 39600 49500 39600 3 20 0 0 -1 -1
P 49700 40100 49700 39900 1 0 0
{
T 49750 40025 5 8 0 1 270 0 1
pinnumber=2
T 49850 40150 5 4 0 0 270 0 1
pinseq=2
T 49975 40150 5 4 0 0 270 0 1
pinlabel=2
T 49910 40150 5 4 0 0 270 0 1
pintype=pas
}
P 49700 39400 49700 39600 1 0 0
{
T 49750 39500 5 8 0 1 270 0 1
pinnumber=1
T 49850 39500 5 4 0 0 270 0 1
pinseq=1
T 49950 39500 5 4 0 0 270 0 1
pinlabel=1
T 49900 39500 5 4 0 0 270 0 1
pintype=pas
}
T 50035 39920 8 8 0 1 270 0 1
refdes=D?
L 49850 39720 49950 39645 3 10 2 0 -1 -1
L 49950 39645 49900 39645 3 10 2 0 -1 -1
L 49950 39645 49935 39695 3 10 2 0 -1 -1
L 49900 39795 50000 39720 3 10 2 0 -1 -1
L 50000 39720 49950 39720 3 10 2 0 -1 -1
L 50000 39720 49985 39770 3 10 2 0 -1 -1
T 50100 40150 5 4 0 0 270 0 1
symversion=1.2
T 50150 40125 5 4 0 0 270 0 1
author=Adrian Purser
H 3 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 49500,39900
L 49700,39600
L 49900,39900
z
]
{
T 50150 40150 5 6 0 0 270 0 1
device=LED
T 50250 40150 5 6 0 0 270 0 1
symversion=1.1
T 49500 40100 5 8 0 0 0 0 1
footprint=0805_LED_ROUND
T 50080 39735 5 8 1 1 0 0 1
refdes=D66
T 50100 39600 5 8 1 1 0 0 1
value=green
}
C 48600 39300 1 90 0 EMBEDDEDresistor.sym
[
P 48500 40200 48500 40100 1 0 0
{
T 48350 40100 5 8 0 1 90 0 1
pinnumber=2
T 48450 40100 5 4 0 0 90 0 1
pinseq=2
T 48350 40100 5 8 0 1 90 0 1
pinlabel=2
T 48400 40100 5 4 0 1 90 0 1
pintype=pas
}
P 48500 39300 48500 39400 1 0 0
{
T 48350 39300 5 8 0 1 90 0 1
pinnumber=1
T 48450 39300 5 4 0 0 90 0 1
pinseq=1
T 48350 39300 5 8 0 1 90 0 1
pinlabel=1
T 48400 39300 5 4 0 1 90 0 1
pintype=pas
}
B 48420 39480 160 540 3 15 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 48250 39500 8 6 0 0 90 0 1
device=RESISTOR
T 48400 39500 8 8 0 1 90 0 1
refdes=R?
T 48150 39500 8 6 0 0 90 0 1
symversion=1.0
L 48500 40020 48500 40100 3 10 1 0 -1 -1
L 48500 39480 48500 39400 3 10 1 0 -1 -1
]
{
T 48150 39500 5 4 0 0 90 0 1
device=RESISTOR
T 48050 39500 5 4 0 0 90 0 1
symversion=1.0
T 48000 39500 5 4 0 0 90 0 1
footprint=0603_RESISTOR
T 48700 39600 5 8 1 1 180 7 1
refdes=R9
T 48700 39800 5 8 1 1 180 7 1
value=680R
}
C 49500 39000 1 0 0 EMBEDDEDGND.sym
[
P 49700 39200 49700 39000 1 0 0
{
T 49800 39150 5 4 0 0 0 0 1
pinnumber=1
T 49800 39050 5 4 0 0 0 0 1
pinseq=1
T 49700 38950 5 8 1 1 0 5 1
pinlabel=GND
T 49800 39100 5 4 0 0 0 0 1
pintype=pwr
}
L 49575 39000 49825 39000 3 25 0 0 -1 -1
T 49600 39250 8 6 0 0 0 0 1
net=GND:1
T 49600 39350 8 6 0 0 0 0 1
symversion=1.0
T 49600 39450 8 6 0 0 0 0 1
device=GND
]
{
T 49600 39350 5 6 0 0 0 0 1
symversion=1.0
T 49600 39450 5 6 0 0 0 0 1
device=GND
}
C 45300 36600 1 180 0 EMBEDDEDno_connect.sym
[
P 45200 36500 45100 36500 1 0 0
{
T 44700 36500 5 6 0 0 0 8 1
pinseq=1
T 44700 36400 5 6 0 0 0 8 1
pinnumber=1
}
T 45300 36300 8 6 0 0 180 0 1
value=NoConnection
T 45050 36500 9 8 1 0 180 1 1
NC
T 45300 36200 8 6 0 0 180 0 1
documentation=nc.pdf
T 45300 36100 8 6 0 0 180 0 1
device=DRC_Directive
T 45300 36000 8 6 0 0 180 0 1
graphical=1
L 45125 36475 45075 36525 2 10 1 0 -1 -1
L 45075 36475 45125 36525 2 10 1 0 -1 -1
]
{
T 45300 36300 5 6 0 0 180 0 1
value=NoConnection
T 45300 36100 5 6 0 0 180 0 1
device=DRC_Directive
}
C 45300 36400 1 180 0 EMBEDDEDno_connect.sym
[
P 45200 36300 45100 36300 1 0 0
{
T 44700 36300 5 6 0 0 0 8 1
pinseq=1
T 44700 36200 5 6 0 0 0 8 1
pinnumber=1
}
T 45300 36100 8 6 0 0 180 0 1
value=NoConnection
T 45050 36300 9 8 1 0 180 1 1
NC
T 45300 36000 8 6 0 0 180 0 1
documentation=nc.pdf
T 45300 35900 8 6 0 0 180 0 1
device=DRC_Directive
T 45300 35800 8 6 0 0 180 0 1
graphical=1
L 45125 36275 45075 36325 2 10 1 0 -1 -1
L 45075 36275 45125 36325 2 10 1 0 -1 -1
]
{
T 45300 36100 5 6 0 0 180 0 1
value=NoConnection
T 45300 35900 5 6 0 0 180 0 1
device=DRC_Directive
}
C 45300 36200 1 180 0 EMBEDDEDno_connect.sym
[
P 45200 36100 45100 36100 1 0 0
{
T 44700 36100 5 6 0 0 0 8 1
pinseq=1
T 44700 36000 5 6 0 0 0 8 1
pinnumber=1
}
T 45300 35900 8 6 0 0 180 0 1
value=NoConnection
T 45050 36100 9 8 1 0 180 1 1
NC
T 45300 35800 8 6 0 0 180 0 1
documentation=nc.pdf
T 45300 35700 8 6 0 0 180 0 1
device=DRC_Directive
T 45300 35600 8 6 0 0 180 0 1
graphical=1
L 45125 36075 45075 36125 2 10 1 0 -1 -1
L 45075 36075 45125 36125 2 10 1 0 -1 -1
]
{
T 45300 35900 5 6 0 0 180 0 1
value=NoConnection
T 45300 35700 5 6 0 0 180 0 1
device=DRC_Directive
}
C 45300 36000 1 180 0 EMBEDDEDno_connect.sym
[
P 45200 35900 45100 35900 1 0 0
{
T 44700 35900 5 6 0 0 0 8 1
pinseq=1
T 44700 35800 5 6 0 0 0 8 1
pinnumber=1
}
T 45300 35700 8 6 0 0 180 0 1
value=NoConnection
T 45050 35900 9 8 1 0 180 1 1
NC
T 45300 35600 8 6 0 0 180 0 1
documentation=nc.pdf
T 45300 35500 8 6 0 0 180 0 1
device=DRC_Directive
T 45300 35400 8 6 0 0 180 0 1
graphical=1
L 45125 35875 45075 35925 2 10 1 0 -1 -1
L 45075 35875 45125 35925 2 10 1 0 -1 -1
]
{
T 45300 35700 5 6 0 0 180 0 1
value=NoConnection
T 45300 35500 5 6 0 0 180 0 1
device=DRC_Directive
}
N 48500 37800 48500 39300 4
N 48500 40200 48500 40400 4
N 48500 40400 49700 40400 4
N 49700 40400 49700 40100 4
N 48300 33000 48300 32700 4
N 50000 35100 53000 35100 4
T 46100 40900 9 10 1 0 0 3 1
BOOT0
C 43300 27000 1 0 0 EMBEDDEDLM1117MP-3.3.sym
[
B 43500 27200 1600 800 3 20 1 0 -1 -1 0 -1 -1 -1 -1 -1
T 43492 28545 8 6 0 0 0 0 1
device=LM1117MP-3.3
T 43492 28092 5 8 0 1 0 1 1
refdes=U?
T 43492 28342 8 6 0 0 0 0 1
symversion=1.0
T 43484 28437 8 6 0 0 0 0 1
footprint=SOT223
T 43484 28230 8 6 0 0 0 0 1
author=Adrian Purser <ade@arcadestuff.com>
T 43500 28650 8 6 0 0 0 0 1
description=LM1117 800-mA Low-Dropout Linear Regulator
T 43500 28750 8 6 0 0 0 0 1
documentation=http://www.ti.com/lit/ds/symlink/lm1117.pdf
P 43300 27800 43500 27800 1 0 0
{
T 43550 27700 5 4 0 0 0 0 1
pintype=pwr
T 43558 27792 9 8 1 1 0 1 1
pinlabel=IN
T 43358 27842 5 8 1 1 0 6 1
pinnumber=3
T 43550 27650 5 4 0 0 0 0 1
pinseq=3
}
P 45300 27800 45100 27800 1 0 0
{
T 44750 27700 5 4 0 0 0 1 1
pintype=pwr
T 45042 27792 9 8 1 1 0 7 1
pinlabel=OUT
T 45192 27842 5 8 1 1 0 0 1
pinnumber=2
T 44750 27650 5 4 0 0 0 1 1
pinseq=2
}
P 44300 27000 44300 27200 1 0 0
{
T 44150 27500 5 4 0 0 180 7 1
pintype=pwr
T 44292 27300 9 8 1 1 180 4 1
pinlabel=GND
T 44392 27150 5 8 1 1 180 6 1
pinnumber=1
T 44150 27450 5 4 0 0 180 7 1
pinseq=1
}
T 45100 28100 9 8 1 0 0 7 1
LM1117-3.3-0.8A
P 45300 27400 45100 27400 1 0 0
{
T 44750 27300 5 4 0 0 0 1 1
pintype=in
T 45042 27392 9 8 1 1 0 7 1
pinlabel=OUT/TAB
T 45192 27442 5 8 1 1 0 0 1
pinnumber=4
T 44750 27250 5 4 0 0 0 1 1
pinseq=4
}
]
{
T 43492 28545 5 6 0 0 0 0 1
device=LM1117MP-3.3
T 43492 28342 5 6 0 0 0 0 1
symversion=1.0
T 43484 28437 5 6 0 0 0 0 1
footprint=SOT223
T 43492 28092 5 8 1 1 0 1 1
refdes=U2
}
C 42100 27500 1 270 0 EMBEDDEDcapacitor_polar.sym
[
P 42300 27500 42300 27330 1 0 0
{
T 42350 27350 5 8 0 1 270 6 1
pinnumber=1
T 42200 27250 5 4 0 0 270 8 1
pinseq=1
T 42350 27500 9 8 0 1 270 0 1
pinlabel=1
T 42250 27050 5 4 0 0 270 2 1
pintype=pas
}
P 42300 27000 42300 27200 1 0 0
{
T 42350 27150 5 8 0 1 270 0 1
pinnumber=2
T 42200 27050 5 4 0 0 270 2 1
pinseq=2
T 42350 27000 9 8 0 1 270 6 1
pinlabel=2
T 42250 27150 5 4 0 0 270 8 1
pintype=pas
}
T 43020 27360 8 6 0 0 270 0 1
device=CAPACITOR_POLARIZED
T 42550 27250 8 8 0 1 270 3 1
refdes=C?
T 42920 27360 8 6 0 0 270 0 1
description=polarized capacitor
T 42700 27400 8 6 0 0 270 0 1
symversion=1.2
L 42120 27380 42120 27440 3 15 1 0 -1 -1
L 42150 27410 42090 27410 3 15 1 0 -1 -1
T 42820 27360 8 6 0 0 270 0 1
author=Adrian Purser <ade@arcadestuff.com>
B 42120 27275 360 50 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 42120 27175 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
]
{
T 43000 27400 5 6 0 0 270 0 1
device=CAPACITOR
T 42700 27400 5 6 0 0 270 0 1
symversion=1.0
T 42100 27500 5 8 0 0 0 0 1
footprint=1206_CAPACITOR_TANTALUM
T 42600 27250 5 8 1 1 0 0 1
refdes=C8
T 42600 27100 5 8 1 1 0 0 1
value=10uF
}
C 45800 27500 1 270 0 EMBEDDEDcapacitor_polar.sym
[
P 46000 27500 46000 27330 1 0 0
{
T 46050 27350 5 8 0 1 270 6 1
pinnumber=1
T 45900 27250 5 4 0 0 270 8 1
pinseq=1
T 46050 27500 9 8 0 1 270 0 1
pinlabel=1
T 45950 27050 5 4 0 0 270 2 1
pintype=pas
}
P 46000 27000 46000 27200 1 0 0
{
T 46050 27150 5 8 0 1 270 0 1
pinnumber=2
T 45900 27050 5 4 0 0 270 2 1
pinseq=2
T 46050 27000 9 8 0 1 270 6 1
pinlabel=2
T 45950 27150 5 4 0 0 270 8 1
pintype=pas
}
T 46720 27360 8 6 0 0 270 0 1
device=CAPACITOR_POLARIZED
T 46250 27250 8 8 0 1 270 3 1
refdes=C?
T 46620 27360 8 6 0 0 270 0 1
description=polarized capacitor
T 46400 27400 8 6 0 0 270 0 1
symversion=1.2
L 45820 27380 45820 27440 3 15 1 0 -1 -1
L 45850 27410 45790 27410 3 15 1 0 -1 -1
T 46520 27360 8 6 0 0 270 0 1
author=Adrian Purser <ade@arcadestuff.com>
B 45820 27275 360 50 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 45820 27175 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
]
{
T 46700 27400 5 6 0 0 270 0 1
device=CAPACITOR
T 46400 27400 5 6 0 0 270 0 1
symversion=1.0
T 45800 27500 5 8 0 0 0 0 1
footprint=1206_CAPACITOR_TANTALUM
T 46300 27250 5 8 1 1 0 0 1
refdes=C9
T 46300 27100 5 8 1 1 0 0 1
value=10uF
}
C 46900 27500 1 270 0 EMBEDDEDcapacitor.sym
[
P 47100 27500 47100 27325 1 0 0
{
T 47150 27350 5 8 0 1 270 6 1
pinnumber=1
T 47000 27250 5 4 0 0 270 8 1
pinseq=1
T 47150 27500 9 8 0 1 270 0 1
pinlabel=1
T 47050 27050 5 4 0 0 270 2 1
pintype=pas
}
P 47100 27000 47100 27200 1 0 0
{
T 47150 27150 5 8 0 1 270 0 1
pinnumber=2
T 47000 27050 5 4 0 0 270 2 1
pinseq=2
T 47150 27000 9 8 0 1 270 6 1
pinlabel=2
T 47050 27150 5 4 0 0 270 8 1
pintype=pas
}
T 47800 27400 8 6 0 0 270 0 1
device=CAPACITOR
T 47350 27250 8 8 0 1 270 3 1
refdes=C?
T 47700 27400 8 6 0 0 270 0 1
description=capacitor
T 47500 27400 8 6 0 0 270 0 1
symversion=1.2
T 47600 27400 8 6 0 0 270 0 1
author=Adrian Purser <ade@arcadestuff.com>
B 46920 27270 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 46920 27180 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
]
{
T 47600 27300 5 10 0 0 270 0 1
device=CAPACITOR
T 47800 27300 5 10 0 0 270 0 1
symversion=1.0
T 46900 27500 5 10 0 1 0 0 1
footprint=0603_CAPACITOR
T 47400 27250 5 8 1 1 0 0 1
refdes=C10
T 47400 27100 5 8 1 1 0 0 1
value=100nF
}
C 47900 27600 1 0 0 EMBEDDEDdiode.sym
[
T 47900 28100 5 6 0 0 0 0 1
device=DIODE
L 48400 28000 48400 27600 3 30 0 0 -1 -1
P 47900 27800 48100 27800 1 0 0
{
T 47975 27850 5 8 0 1 0 0 1
pinnumber=2
T 47950 27650 5 4 0 0 0 0 1
pinseq=2
T 47950 27710 5 4 0 0 0 0 1
pintype=pas
}
P 48600 27800 48400 27800 1 0 0
{
T 48500 27850 5 8 0 1 0 0 1
pinnumber=1
T 48500 27650 5 4 0 0 0 0 1
pinseq=1
T 48500 27725 5 4 0 0 0 0 1
pintype=pas
}
T 48080 28085 8 8 0 1 0 0 1
refdes=D?
T 47900 28200 5 6 0 0 0 0 1
symversion=1.0
T 47900 28300 5 6 0 0 0 0 1
author=Adrian Purser
H 3 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 48100,28000
L 48400,27800
L 48100,27600
z
H 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1 1
M 48300,27900
H 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1 1
M 48100,27900
]
{
T 47900 28100 5 6 0 0 0 0 1
device=DIODE
T 47900 28200 5 6 0 0 0 0 1
symversion=1.0
T 47900 27600 5 8 0 0 0 0 1
mpn1=BAT60JFILM
T 47900 27600 5 8 0 0 0 0 1
footprint=SOD323
T 48130 28085 5 8 1 1 0 0 1
refdes=D64
T 47900 27400 5 8 1 1 0 0 1
value=BAT60JFILM
}
C 42200 28100 1 0 0 EMBEDDED5V.sym
[
P 42300 28100 42300 28300 1 0 0
{
T 42450 28150 5 4 0 0 0 0 1
pinnumber=1
T 42450 28200 5 4 0 0 0 0 1
pinseq=1
T 42300 28350 5 8 1 1 0 3 1
pinlabel=+5V
T 42450 28100 5 4 0 0 0 0 1
pintype=pwr
}
L 42175 28300 42425 28300 3 25 0 0 -1 -1
T 42150 28500 8 6 0 0 0 0 1
net=+5V:1
T 42150 28600 8 6 0 0 0 0 1
symversion=1.0
T 42150 28700 8 6 0 0 0 0 1
device=POWER_5V
]
{
T 42150 28600 5 6 0 0 0 0 1
symversion=1.0
T 42150 28700 5 6 0 0 0 0 1
device=POWER_5V
}
N 42300 28100 42300 27500 4
N 43300 27800 42300 27800 4
N 47100 27500 47100 27800 4
N 46000 27500 46000 27800 4
N 42300 26700 48900 26700 4
N 47100 26700 47100 27000 4
N 46000 27000 46000 26700 4
N 44300 27000 44300 26700 4
N 42300 27000 42300 26500 4
C 42100 26300 1 0 0 EMBEDDEDGND.sym
[
P 42300 26500 42300 26300 1 0 0
{
T 42400 26450 5 4 0 0 0 0 1
pinnumber=1
T 42400 26350 5 4 0 0 0 0 1
pinseq=1
T 42300 26250 5 8 1 1 0 5 1
pinlabel=GND
T 42400 26400 5 4 0 0 0 0 1
pintype=pwr
}
L 42175 26300 42425 26300 3 25 0 0 -1 -1
T 42200 26550 8 6 0 0 0 0 1
net=GND:1
T 42200 26650 8 6 0 0 0 0 1
symversion=1.0
T 42200 26750 8 6 0 0 0 0 1
device=GND
]
{
T 42200 26650 5 6 0 0 0 0 1
symversion=1.0
T 42200 26750 5 6 0 0 0 0 1
device=GND
}
C 50000 28100 1 0 0 EMBEDDEDVCC3V3.sym
[
P 50300 28100 50300 28300 1 0 0
{
T 50450 28250 5 4 0 0 0 0 1
pinnumber=1
T 50450 28200 5 4 0 0 0 0 1
pinseq=1
T 50300 28350 5 8 1 1 0 3 1
pinlabel=VCC3V3
T 50450 28150 5 4 0 0 0 0 1
pintype=pwr
}
L 50175 28300 50425 28300 3 25 0 0 -1 -1
T 50150 28700 8 6 0 0 0 0 1
net=VCC3V3:1
T 50150 28500 8 6 0 0 0 0 1
symversion=1.0
T 50150 28600 8 6 0 0 0 0 1
author=Adrian Purser <ade@arcadestuff.com>
T 50150 28800 8 6 0 0 0 0 1
device=POWER_3V3
]
{
T 50150 28500 5 6 0 0 0 0 1
symversion=1.0
T 50150 28800 5 6 0 0 0 0 1
device=POWER_3V3
}
N 45300 27400 45500 27400 4
N 45500 27400 45500 27800 4
N 45300 27800 47900 27800 4
C 48800 28900 1 270 0 EMBEDDEDdiode.sym
[
T 49300 28900 5 6 0 0 270 0 1
device=DIODE
L 49200 28400 48800 28400 3 30 0 0 -1 -1
P 49000 28900 49000 28700 1 0 0
{
T 49050 28825 5 8 0 1 270 0 1
pinnumber=2
T 48850 28850 5 4 0 0 270 0 1
pinseq=2
T 48910 28850 5 4 0 0 270 0 1
pintype=pas
}
P 49000 28200 49000 28400 1 0 0
{
T 49050 28300 5 8 0 1 270 0 1
pinnumber=1
T 48850 28300 5 4 0 0 270 0 1
pinseq=1
T 48925 28300 5 4 0 0 270 0 1
pintype=pas
}
T 49285 28720 8 8 0 1 270 0 1
refdes=D?
T 49400 28900 5 6 0 0 270 0 1
symversion=1.0
T 49500 28900 5 6 0 0 270 0 1
author=Adrian Purser
H 3 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 49200,28700
L 49000,28400
L 48800,28700
z
H 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1 1
M 49100,28500
H 3 0 1 0 -1 -1 0 -1 -1 -1 -1 -1 1
M 49100,28700
]
{
T 49300 28900 5 6 0 0 270 0 1
device=DIODE
T 49400 28900 5 6 0 0 270 0 1
symversion=1.0
T 48800 28900 5 8 0 0 270 0 1
mpn1=BAT60JFILM
T 48800 28900 5 8 0 0 270 0 1
footprint=SOD323
T 48400 28700 5 8 1 1 0 0 1
refdes=D63
T 47900 28500 5 8 1 1 0 0 1
value=BAT60JFILM
}
C 48800 29100 1 0 0 EMBEDDEDPower.sym
[
P 49000 29100 49000 29300 1 0 0
{
T 49100 29150 5 4 0 0 0 0 1
pinnumber=1
T 49100 29200 5 4 0 0 0 0 1
pinseq=1
T 49100 29100 5 4 0 0 0 0 1
pintype=pwr
}
L 48875 29300 49125 29300 3 25 0 0 -1 -1
T 48900 29500 8 6 0 0 0 0 1
symversion=1.0
T 48900 29700 8 6 0 0 0 0 1
device=POWER
T 48900 29600 8 6 0 0 0 0 1
author=Adrian Purser
]
{
T 48900 29500 5 6 0 0 0 0 1
symversion=1.0
T 48900 29700 5 6 0 0 0 0 1
device=POWER
T 48800 29100 5 8 0 0 0 0 1
net=VCCEXT:1
T 49000 29400 5 8 1 1 0 4 1
comment=VCCEXT
}
N 49000 28900 49000 29100 4
C 50100 27600 1 270 0 EMBEDDEDled.sym
[
T 50650 27650 5 4 0 0 270 0 1
device=LED
L 50500 27100 50100 27100 3 20 0 0 -1 -1
P 50300 27600 50300 27400 1 0 0
{
T 50350 27525 5 8 0 1 270 0 1
pinnumber=2
T 50450 27650 5 4 0 0 270 0 1
pinseq=2
T 50575 27650 5 4 0 0 270 0 1
pinlabel=2
T 50510 27650 5 4 0 0 270 0 1
pintype=pas
}
P 50300 26900 50300 27100 1 0 0
{
T 50350 27000 5 8 0 1 270 0 1
pinnumber=1
T 50450 27000 5 4 0 0 270 0 1
pinseq=1
T 50550 27000 5 4 0 0 270 0 1
pinlabel=1
T 50500 27000 5 4 0 0 270 0 1
pintype=pas
}
T 50635 27420 8 8 0 1 270 0 1
refdes=D?
L 50450 27220 50550 27145 3 10 2 0 -1 -1
L 50550 27145 50500 27145 3 10 2 0 -1 -1
L 50550 27145 50535 27195 3 10 2 0 -1 -1
L 50500 27295 50600 27220 3 10 2 0 -1 -1
L 50600 27220 50550 27220 3 10 2 0 -1 -1
L 50600 27220 50585 27270 3 10 2 0 -1 -1
T 50700 27650 5 4 0 0 270 0 1
symversion=1.2
T 50750 27625 5 4 0 0 270 0 1
author=Adrian Purser
H 3 0 1 0 -1 -1 1 -1 -1 -1 -1 -1 4
M 50100,27400
L 50300,27100
L 50500,27400
z
]
{
T 50750 27650 5 6 0 0 270 0 1
device=LED
T 50850 27650 5 6 0 0 270 0 1
symversion=1.1
T 50100 27600 5 8 0 0 0 0 1
footprint=0805_LED_ROUND
T 50680 27235 5 8 1 1 0 0 1
refdes=D65
T 50700 27100 5 8 1 1 0 0 1
value=green
}
C 48900 26600 1 0 0 EMBEDDEDresistor.sym
[
P 49800 26700 49700 26700 1 0 0
{
T 49700 26850 5 8 0 1 0 0 1
pinnumber=2
T 49700 26750 5 4 0 0 0 0 1
pinseq=2
T 49700 26850 5 8 0 1 0 0 1
pinlabel=2
T 49700 26800 5 4 0 1 0 0 1
pintype=pas
}
P 48900 26700 49000 26700 1 0 0
{
T 48900 26850 5 8 0 1 0 0 1
pinnumber=1
T 48900 26750 5 4 0 0 0 0 1
pinseq=1
T 48900 26850 5 8 0 1 0 0 1
pinlabel=1
T 48900 26800 5 4 0 1 0 0 1
pintype=pas
}
B 49080 26620 540 160 3 15 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49100 26950 8 6 0 0 0 0 1
device=RESISTOR
T 49100 26800 8 8 0 1 0 0 1
refdes=R?
T 49100 27050 8 6 0 0 0 0 1
symversion=1.0
L 49620 26700 49700 26700 3 10 1 0 -1 -1
L 49080 26700 49000 26700 3 10 1 0 -1 -1
]
{
T 49100 26950 5 6 0 0 0 0 1
device=RESISTOR
T 49100 27050 5 6 0 0 0 0 1
symversion=1.0
T 48900 26600 5 10 0 0 0 0 1
footprint=0603_RESISTOR
T 49350 26850 5 8 1 1 0 3 1
refdes=R7
T 49350 26500 5 8 1 1 0 4 1
value=680R
}
N 49800 26700 50300 26700 4
N 50300 26700 50300 26900 4
N 50300 27600 50300 28100 4
N 48600 27800 50300 27800 4
N 49000 28200 49000 27800 4
C 53900 31600 1 270 0 EMBEDDEDferrite_bead.sym
[
P 53600 31000 53600 31100 1 0 0
{
T 53750 31200 5 8 0 1 270 0 1
pinnumber=2
T 53650 31200 5 4 0 0 270 0 1
pinseq=2
T 53750 31200 5 8 0 1 270 0 1
pinlabel=2
T 53700 31200 5 4 0 1 270 0 1
pintype=pas
}
P 53600 31500 53600 31400 1 0 0
{
T 53750 31500 5 8 0 1 270 0 1
pinnumber=1
T 53650 31500 5 4 0 0 270 0 1
pinseq=1
T 53750 31500 5 8 0 1 270 0 1
pinlabel=1
T 53700 31500 5 4 0 1 270 0 1
pintype=pas
}
T 54250 31500 8 6 0 0 270 0 1
device=FERRITE_BEAD
T 53900 31300 8 8 0 1 270 0 1
refdes=FB?
T 54050 31500 8 6 0 0 270 0 1
symversion=1.0
L 53475 31375 53825 31200 3 15 1 0 -1 -1
L 53825 31200 53750 31050 3 15 1 0 -1 -1
L 53750 31050 53400 31225 3 15 1 0 -1 -1
L 53400 31225 53475 31375 3 15 1 0 -1 -1
L 53600 31400 53600 31310 3 10 1 0 -1 -1
L 53600 31100 53600 31125 3 10 1 0 -1 -1
T 54150 31500 8 6 0 0 270 0 1
author=Adrian Purser <ade@arcadesfuff.com>
]
{
T 54250 31500 5 6 0 0 270 0 1
device=FERRITE_BEAD
T 54050 31500 5 6 0 0 270 0 1
symversion=1.0
T 53900 31600 5 8 0 0 0 0 1
footprint=0603_FERRITE
T 53900 31600 5 8 0 0 0 0 1
mpn1=BLM18KG101TN1D
T 53900 31600 5 8 0 0 0 0 1
manufacturer1=Murata
T 53900 31300 5 8 1 1 0 0 1
refdes=FB1
}
N 54600 30700 53600 30700 4
C 54400 30300 1 270 0 EMBEDDEDcapacitor.sym
[
P 54600 30300 54600 30125 1 0 0
{
T 54650 30150 5 8 0 1 270 6 1
pinnumber=1
T 54500 30050 5 4 0 0 270 8 1
pinseq=1
T 54650 30300 9 8 0 1 270 0 1
pinlabel=1
T 54550 29850 5 4 0 0 270 2 1
pintype=pas
}
P 54600 29800 54600 30000 1 0 0
{
T 54650 29950 5 8 0 1 270 0 1
pinnumber=2
T 54500 29850 5 4 0 0 270 2 1
pinseq=2
T 54650 29800 9 8 0 1 270 6 1
pinlabel=2
T 54550 29950 5 4 0 0 270 8 1
pintype=pas
}
T 55300 30200 8 6 0 0 270 0 1
device=CAPACITOR
T 54850 30050 8 8 0 1 270 3 1
refdes=C?
T 55200 30200 8 6 0 0 270 0 1
description=capacitor
T 55000 30200 8 6 0 0 270 0 1
symversion=1.2
T 55100 30200 8 6 0 0 270 0 1
author=Adrian Purser <ade@arcadestuff.com>
B 54420 30070 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 54420 29980 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
]
{
T 55100 30100 5 10 0 0 270 0 1
device=CAPACITOR
T 55300 30100 5 10 0 0 270 0 1
symversion=1.0
T 54400 30300 5 8 0 0 0 0 1
footprint=0603_CAPACITOR
T 54900 30050 5 8 1 1 0 0 1
refdes=C7
T 54900 29900 5 8 1 1 0 0 1
value=100nF
}
N 53600 31000 53600 30300 4
N 54600 30300 54600 31500 4
C 53400 29600 1 0 0 EMBEDDEDGND.sym
[
P 53600 29800 53600 29600 1 0 0
{
T 53700 29750 5 4 0 0 0 0 1
pinnumber=1
T 53700 29650 5 4 0 0 0 0 1
pinseq=1
T 53600 29550 5 8 1 1 0 5 1
pinlabel=GND
T 53700 29700 5 4 0 0 0 0 1
pintype=pwr
}
L 53475 29600 53725 29600 3 25 0 0 -1 -1
T 53500 29850 8 6 0 0 0 0 1
net=GND:1
T 53500 29950 8 6 0 0 0 0 1
symversion=1.0
T 53500 30050 8 6 0 0 0 0 1
device=GND
]
{
T 53500 29950 5 6 0 0 0 0 1
symversion=1.0
T 53500 30050 5 6 0 0 0 0 1
device=GND
}
C 54400 29600 1 0 0 EMBEDDEDGND.sym
[
P 54600 29800 54600 29600 1 0 0
{
T 54700 29750 5 4 0 0 0 0 1
pinnumber=1
T 54700 29650 5 4 0 0 0 0 1
pinseq=1
T 54600 29550 5 8 1 1 0 5 1
pinlabel=GND
T 54700 29700 5 4 0 0 0 0 1
pintype=pwr
}
L 54475 29600 54725 29600 3 25 0 0 -1 -1
T 54500 29850 8 6 0 0 0 0 1
net=GND:1
T 54500 29950 8 6 0 0 0 0 1
symversion=1.0
T 54500 30050 8 6 0 0 0 0 1
device=GND
]
{
T 54500 29950 5 6 0 0 0 0 1
symversion=1.0
T 54500 30050 5 6 0 0 0 0 1
device=GND
}
C 53300 31500 1 0 0 EMBEDDEDVCC3V3.sym
[
P 53600 31500 53600 31700 1 0 0
{
T 53750 31650 5 4 0 0 0 0 1
pinnumber=1
T 53750 31600 5 4 0 0 0 0 1
pinseq=1
T 53600 31750 5 8 1 1 0 3 1
pinlabel=VCC3V3
T 53750 31550 5 4 0 0 0 0 1
pintype=pwr
}
L 53475 31700 53725 31700 3 25 0 0 -1 -1
T 53450 32100 8 6 0 0 0 0 1
net=VCC3V3:1
T 53450 31900 8 6 0 0 0 0 1
symversion=1.0
T 53450 32000 8 6 0 0 0 0 1
author=Adrian Purser <ade@arcadestuff.com>
T 53450 32200 8 6 0 0 0 0 1
device=POWER_3V3
]
{
T 53450 31900 5 6 0 0 0 0 1
symversion=1.0
T 53450 32200 5 6 0 0 0 0 1
device=POWER_3V3
}
C 54400 31500 1 0 0 EMBEDDEDPOWER_RAIL.sym
[
P 54600 31500 54600 31700 1 0 0
{
T 54700 31550 5 4 0 0 0 0 1
pinnumber=1
T 54700 31600 5 4 0 0 0 0 1
pinseq=1
T 54700 31500 5 4 0 0 0 0 1
pintype=pwr
}
L 54475 31700 54725 31700 3 25 0 0 -1 -1
T 54500 31900 8 6 0 0 0 0 1
symversion=1.0
T 54500 32000 8 6 0 0 0 0 1
device=POWER
T 54600 31800 8 8 0 1 0 4 1
comment=VDD
]
{
T 54500 31900 5 6 0 0 0 0 1
symversion=1.0
T 54500 32100 5 6 0 0 0 0 1
device=POWER
T 54500 32400 5 6 0 0 0 0 1
net=VDDA:1
T 54600 31800 5 8 1 1 0 4 1
comment=VDDA
}
B 52200 29200 4000 3300 8 10 1 2 100 100 0 -1 -1 -1 -1 -1
C 52500 27600 1 270 0 EMBEDDEDcapacitor.sym
[
P 52700 27600 52700 27425 1 0 0
{
T 52750 27450 5 8 0 1 270 6 1
pinnumber=1
T 52600 27350 5 4 0 0 270 8 1
pinseq=1
T 52750 27600 9 8 0 1 270 0 1
pinlabel=1
T 52650 27150 5 4 0 0 270 2 1
pintype=pas
}
P 52700 27100 52700 27300 1 0 0
{
T 52750 27250 5 8 0 1 270 0 1
pinnumber=2
T 52600 27150 5 4 0 0 270 2 1
pinseq=2
T 52750 27100 9 8 0 1 270 6 1
pinlabel=2
T 52650 27250 5 4 0 0 270 8 1
pintype=pas
}
T 53400 27500 8 6 0 0 270 0 1
device=CAPACITOR
T 52950 27350 8 8 0 1 270 3 1
refdes=C?
T 53300 27500 8 6 0 0 270 0 1
description=capacitor
T 53100 27500 8 6 0 0 270 0 1
symversion=1.2
T 53200 27500 8 6 0 0 270 0 1
author=Adrian Purser <ade@arcadestuff.com>
B 52520 27370 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 52520 27280 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
]
{
T 53200 27400 5 6 0 0 270 0 1
device=CAPACITOR
T 53400 27400 5 6 0 0 270 0 1
symversion=1.0
T 52500 27600 5 6 0 0 0 0 1
footprint=0603_CAPACITOR
T 52950 27400 5 8 1 1 0 0 1
refdes=C3
T 52950 27250 5 8 1 1 0 0 1
value=100nF
T 52950 27100 5 8 1 1 0 0 1
comment=Pin 24
}
C 53700 27600 1 270 0 EMBEDDEDcapacitor.sym
[
P 53900 27600 53900 27425 1 0 0
{
T 53950 27450 5 8 0 1 270 6 1
pinnumber=1
T 53800 27350 5 4 0 0 270 8 1
pinseq=1
T 53950 27600 9 8 0 1 270 0 1
pinlabel=1
T 53850 27150 5 4 0 0 270 2 1
pintype=pas
}
P 53900 27100 53900 27300 1 0 0
{
T 53950 27250 5 8 0 1 270 0 1
pinnumber=2
T 53800 27150 5 4 0 0 270 2 1
pinseq=2
T 53950 27100 9 8 0 1 270 6 1
pinlabel=2
T 53850 27250 5 4 0 0 270 8 1
pintype=pas
}
T 54600 27500 8 6 0 0 270 0 1
device=CAPACITOR
T 54150 27350 8 8 0 1 270 3 1
refdes=C?
T 54500 27500 8 6 0 0 270 0 1
description=capacitor
T 54300 27500 8 6 0 0 270 0 1
symversion=1.2
T 54400 27500 8 6 0 0 270 0 1
author=Adrian Purser <ade@arcadestuff.com>
B 53720 27370 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 53720 27280 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
]
{
T 54400 27400 5 6 0 0 270 0 1
device=CAPACITOR
T 54600 27400 5 6 0 0 270 0 1
symversion=1.0
T 53700 27600 5 6 0 0 0 0 1
footprint=0603_CAPACITOR
T 54150 27400 5 8 1 1 0 0 1
refdes=C4
T 54150 27250 5 8 1 1 0 0 1
value=100nF
T 54150 27100 5 8 1 1 0 0 1
comment=Pin 36
}
C 54900 27600 1 270 0 EMBEDDEDcapacitor.sym
[
P 55100 27600 55100 27425 1 0 0
{
T 55150 27450 5 8 0 1 270 6 1
pinnumber=1
T 55000 27350 5 4 0 0 270 8 1
pinseq=1
T 55150 27600 9 8 0 1 270 0 1
pinlabel=1
T 55050 27150 5 4 0 0 270 2 1
pintype=pas
}
P 55100 27100 55100 27300 1 0 0
{
T 55150 27250 5 8 0 1 270 0 1
pinnumber=2
T 55000 27150 5 4 0 0 270 2 1
pinseq=2
T 55150 27100 9 8 0 1 270 6 1
pinlabel=2
T 55050 27250 5 4 0 0 270 8 1
pintype=pas
}
T 55800 27500 8 6 0 0 270 0 1
device=CAPACITOR
T 55350 27350 8 8 0 1 270 3 1
refdes=C?
T 55700 27500 8 6 0 0 270 0 1
description=capacitor
T 55500 27500 8 6 0 0 270 0 1
symversion=1.2
T 55600 27500 8 6 0 0 270 0 1
author=Adrian Purser <ade@arcadestuff.com>
B 54920 27370 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 54920 27280 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
]
{
T 55600 27400 5 6 0 0 270 0 1
device=CAPACITOR
T 55800 27400 5 6 0 0 270 0 1
symversion=1.0
T 54900 27600 5 6 0 0 0 0 1
footprint=0603_CAPACITOR
T 55350 27400 5 8 1 1 0 0 1
refdes=C5
T 55350 27250 5 8 1 1 0 0 1
value=100nF
T 55350 27100 5 8 1 1 0 0 1
comment=Pin 48
}
N 52700 27600 52700 28000 4
N 52700 27800 55100 27800 4
N 55100 27800 55100 27600 4
N 53900 27600 53900 27800 4
N 52700 26700 52700 27100 4
N 52700 26900 55100 26900 4
N 55100 26900 55100 27100 4
N 53900 27100 53900 26900 4
C 52400 28000 1 0 0 EMBEDDEDVCC3V3.sym
[
P 52700 28000 52700 28200 1 0 0
{
T 52850 28150 5 4 0 0 0 0 1
pinnumber=1
T 52850 28100 5 4 0 0 0 0 1
pinseq=1
T 52700 28250 5 8 1 1 0 3 1
pinlabel=VCC3V3
T 52850 28050 5 4 0 0 0 0 1
pintype=pwr
}
L 52575 28200 52825 28200 3 25 0 0 -1 -1
T 52550 28600 8 6 0 0 0 0 1
net=VCC3V3:1
T 52550 28400 8 6 0 0 0 0 1
symversion=1.0
T 52550 28500 8 6 0 0 0 0 1
author=Adrian Purser <ade@arcadestuff.com>
T 52550 28700 8 6 0 0 0 0 1
device=POWER_3V3
]
{
T 52550 28400 5 6 0 0 0 0 1
symversion=1.0
T 52550 28700 5 6 0 0 0 0 1
device=POWER_3V3
}
C 52500 26500 1 0 0 EMBEDDEDGND.sym
[
P 52700 26700 52700 26500 1 0 0
{
T 52800 26650 5 4 0 0 0 0 1
pinnumber=1
T 52800 26550 5 4 0 0 0 0 1
pinseq=1
T 52700 26450 5 8 1 1 0 5 1
pinlabel=GND
T 52800 26600 5 4 0 0 0 0 1
pintype=pwr
}
L 52575 26500 52825 26500 3 25 0 0 -1 -1
T 52600 26750 8 6 0 0 0 0 1
net=GND:1
T 52600 26850 8 6 0 0 0 0 1
symversion=1.0
T 52600 26950 8 6 0 0 0 0 1
device=GND
]
{
T 52600 26850 5 6 0 0 0 0 1
symversion=1.0
T 52600 26950 5 6 0 0 0 0 1
device=GND
}
B 52200 26100 4000 2800 8 10 1 2 100 100 0 -1 -1 -1 -1 -1
C 53400 30300 1 270 0 EMBEDDEDcapacitor.sym
[
P 53600 30300 53600 30125 1 0 0
{
T 53650 30150 5 8 0 1 270 6 1
pinnumber=1
T 53500 30050 5 4 0 0 270 8 1
pinseq=1
T 53650 30300 9 8 0 1 270 0 1
pinlabel=1
T 53550 29850 5 4 0 0 270 2 1
pintype=pas
}
P 53600 29800 53600 30000 1 0 0
{
T 53650 29950 5 8 0 1 270 0 1
pinnumber=2
T 53500 29850 5 4 0 0 270 2 1
pinseq=2
T 53650 29800 9 8 0 1 270 6 1
pinlabel=2
T 53550 29950 5 4 0 0 270 8 1
pintype=pas
}
T 54300 30200 8 6 0 0 270 0 1
device=CAPACITOR
T 53850 30050 8 8 0 1 270 3 1
refdes=C?
T 54200 30200 8 6 0 0 270 0 1
description=capacitor
T 54000 30200 8 6 0 0 270 0 1
symversion=1.2
T 54100 30200 8 6 0 0 270 0 1
author=Adrian Purser <ade@arcadestuff.com>
B 53420 30070 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 53420 29980 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
]
{
T 54100 30100 5 10 0 0 270 0 1
device=CAPACITOR
T 54300 30100 5 10 0 0 270 0 1
symversion=1.0
T 53400 30300 5 10 0 1 0 0 1
footprint=1206_CAPACITOR
T 53100 30050 5 8 1 1 0 0 1
refdes=C6
T 53100 29900 5 8 1 1 0 0 1
value=1uF
T 52900 29700 8 14 1 1 0 0 1
comment=DNF
}
T 52300 32100 8 10 1 0 0 0 1
PLACE CLOSE TO VCCA PIN OF STM32F103
T 52600 28600 8 10 1 0 0 0 1
PLACE CLOSE TO MCU POWER PINS
C 58000 30500 1 0 0 EMBEDDEDusb_mini_b_smt.sym
[
B 58000 30900 900 1600 3 15 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 59100 32300 58900 32300 1 0 0
{
T 59175 32275 5 4 0 0 0 0 1
pintype=pwr
T 58942 32342 5 8 1 1 0 0 1
pinnumber=1
T 59175 32325 5 4 0 0 0 0 1
pinseq=1
T 58750 32250 9 8 1 1 0 6 1
pinlabel=VCC
}
P 59100 32100 58900 32100 1 0 0
{
T 59175 32075 5 4 0 0 0 0 1
pintype=io
T 58942 32142 5 8 1 1 0 0 1
pinnumber=2
T 59175 32125 5 4 0 0 0 0 1
pinseq=2
T 58750 32050 9 8 1 1 0 6 1
pinlabel=D-
}
P 59100 31900 58900 31900 1 0 0
{
T 59175 31875 5 4 0 0 0 0 1
pintype=io
T 58942 31942 5 8 1 1 0 0 1
pinnumber=3
T 59175 31925 5 4 0 0 0 0 1
pinseq=3
T 58750 31850 9 8 1 1 0 6 1
pinlabel=D+
}
P 59100 31700 58900 31700 1 0 0
{
T 59175 31675 5 4 0 0 0 0 1
pintype=io
T 58942 31742 5 8 1 1 0 0 1
pinnumber=4
T 59175 31725 5 4 0 0 0 0 1
pinseq=4
T 58750 31650 9 8 1 1 0 6 1
pinlabel=ID
}
P 59100 31500 58900 31500 1 0 0
{
T 59175 31475 5 4 0 0 0 0 1
pintype=pwr
T 58942 31542 5 8 1 1 0 0 1
pinnumber=5
T 59175 31525 5 4 0 0 0 0 1
pinseq=5
T 58750 31450 9 8 1 1 0 6 1
pinlabel=GND
}
P 59100 31100 58900 31100 1 0 0
{
T 59175 31075 5 4 0 0 0 0 1
pintype=pas
T 58942 31142 5 8 1 1 0 0 1
pinnumber=0
T 59175 31125 5 4 0 0 0 0 1
pinseq=6
T 58750 31050 9 8 1 1 0 6 1
pinlabel=TAB
}
T 58000 32550 5 8 0 1 0 0 1
refdes=J?
T 58000 32700 8 6 0 0 0 0 1
symversion=1.0
T 58000 32800 8 6 0 0 0 0 1
author=Adrian Purser
T 58000 33300 8 6 0 0 0 0 1
device=USB_MINI_B_SMT
T 58000 33400 8 6 0 0 0 0 1
pins=6
T 58000 30700 9 12 1 0 0 0 1
USB
T 58000 30500 9 12 1 0 0 0 1
MINI-B
T 58000 33200 8 6 0 0 0 0 1
description=USB Mini-B Connector, SMT
T 58000 33000 8 6 0 0 0 0 1
manufacturer1=MOLEX
T 58000 32900 8 6 0 0 0 0 1
mpn1=67503-1020
T 58000 33100 8 6 0 0 0 0 1
footprint=USB_MINIB_SMT
]
{
T 58000 32700 5 6 0 0 0 0 1
symversion=1.0
T 58000 33300 5 6 0 0 0 0 1
device=USB_MINI_B_SMT
T 58000 33100 5 6 0 0 0 0 1
footprint=USB_MINIB_SMT
T 58000 32550 5 8 1 1 0 0 1
refdes=J1
}
C 59800 31600 1 0 0 EMBEDDEDresistor.sym
[
P 60700 31700 60600 31700 1 0 0
{
T 60600 31850 5 8 0 1 0 0 1
pinnumber=2
T 60600 31750 5 4 0 0 0 0 1
pinseq=2
T 60600 31850 5 8 0 1 0 0 1
pinlabel=2
T 60600 31800 5 4 0 1 0 0 1
pintype=pas
}
P 59800 31700 59900 31700 1 0 0
{
T 59800 31850 5 8 0 1 0 0 1
pinnumber=1
T 59800 31750 5 4 0 0 0 0 1
pinseq=1
T 59800 31850 5 8 0 1 0 0 1
pinlabel=1
T 59800 31800 5 4 0 1 0 0 1
pintype=pas
}
B 59980 31620 540 160 3 15 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 60000 31950 8 6 0 0 0 0 1
device=RESISTOR
T 60000 31800 8 8 0 1 0 0 1
refdes=R?
T 60000 32050 8 6 0 0 0 0 1
symversion=1.0
L 60520 31700 60600 31700 3 10 1 0 -1 -1
L 59980 31700 59900 31700 3 10 1 0 -1 -1
]
{
T 60000 32050 5 6 0 0 0 0 1
device=RESISTOR
T 60000 32150 5 6 0 0 0 0 1
symversion=1.0
T 59800 31600 5 8 0 0 0 0 1
footprint=0603_RESISTOR
T 59600 31750 5 8 1 1 0 0 1
refdes=R6
T 60550 31750 5 8 1 1 0 0 1
value=100K
}
C 59800 31800 1 0 0 EMBEDDEDresistor.sym
[
P 60700 31900 60600 31900 1 0 0
{
T 60600 32050 5 8 0 1 0 0 1
pinnumber=2
T 60600 31950 5 4 0 0 0 0 1
pinseq=2
T 60600 32050 5 8 0 1 0 0 1
pinlabel=2
T 60600 32000 5 4 0 1 0 0 1
pintype=pas
}
P 59800 31900 59900 31900 1 0 0
{
T 59800 32050 5 8 0 1 0 0 1
pinnumber=1
T 59800 31950 5 4 0 0 0 0 1
pinseq=1
T 59800 32050 5 8 0 1 0 0 1
pinlabel=1
T 59800 32000 5 4 0 1 0 0 1
pintype=pas
}
B 59980 31820 540 160 3 15 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 60000 32150 8 6 0 0 0 0 1
device=RESISTOR
T 60000 32000 8 8 0 1 0 0 1
refdes=R?
T 60000 32250 8 6 0 0 0 0 1
symversion=1.0
L 60520 31900 60600 31900 3 10 1 0 -1 -1
L 59980 31900 59900 31900 3 10 1 0 -1 -1
]
{
T 60000 32250 5 6 0 0 0 0 1
device=RESISTOR
T 60000 32350 5 6 0 0 0 0 1
symversion=1.0
T 59800 31800 5 8 0 0 0 0 1
footprint=0603_RESISTOR
T 59600 31950 5 8 1 1 0 0 1
refdes=R5
T 60600 31950 5 8 1 1 0 0 1
value=22R
}
C 59800 32000 1 0 0 EMBEDDEDresistor.sym
[
P 60700 32100 60600 32100 1 0 0
{
T 60600 32250 5 8 0 1 0 0 1
pinnumber=2
T 60600 32150 5 4 0 0 0 0 1
pinseq=2
T 60600 32250 5 8 0 1 0 0 1
pinlabel=2
T 60600 32200 5 4 0 1 0 0 1
pintype=pas
}
P 59800 32100 59900 32100 1 0 0
{
T 59800 32250 5 8 0 1 0 0 1
pinnumber=1
T 59800 32150 5 4 0 0 0 0 1
pinseq=1
T 59800 32250 5 8 0 1 0 0 1
pinlabel=1
T 59800 32200 5 4 0 1 0 0 1
pintype=pas
}
B 59980 32020 540 160 3 15 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 60000 32350 8 6 0 0 0 0 1
device=RESISTOR
T 60000 32200 8 8 0 1 0 0 1
refdes=R?
T 60000 32450 8 6 0 0 0 0 1
symversion=1.0
L 60520 32100 60600 32100 3 10 1 0 -1 -1
L 59980 32100 59900 32100 3 10 1 0 -1 -1
]
{
T 60000 32450 5 6 0 0 0 0 1
device=RESISTOR
T 60000 32550 5 6 0 0 0 0 1
symversion=1.0
T 59800 32000 5 8 0 0 0 0 1
footprint=0603_RESISTOR
T 59600 32150 5 8 1 1 0 0 1
refdes=R4
T 60600 32150 5 8 1 1 0 0 1
value=22R
}
N 59100 32100 59800 32100 4
N 59100 31900 59800 31900 4
N 59100 31700 59800 31700 4
N 60700 31700 60800 31700 4
N 60800 30700 60800 31700 4
N 60700 31900 62000 31900 4
{
T 61400 31950 5 8 1 1 0 0 1
netname=USB_DP
}
N 60700 32100 62000 32100 4
{
T 61400 32150 5 8 1 1 0 0 1
netname=USB_DM
}
N 59100 31500 60800 31500 4
N 59100 31100 60800 31100 4
C 60600 30500 1 0 0 EMBEDDEDGND.sym
[
P 60800 30700 60800 30500 1 0 0
{
T 60900 30650 5 4 0 0 0 0 1
pinnumber=1
T 60900 30550 5 4 0 0 0 0 1
pinseq=1
T 60800 30450 5 8 1 1 0 5 1
pinlabel=GND
T 60900 30600 5 4 0 0 0 0 1
pintype=pwr
}
L 60675 30500 60925 30500 3 25 0 0 -1 -1
T 60700 30750 8 6 0 0 0 0 1
net=GND:1
T 60700 30850 8 6 0 0 0 0 1
symversion=1.0
T 60700 30950 8 6 0 0 0 0 1
device=GND
]
{
T 60700 30850 5 6 0 0 0 0 1
symversion=1.0
T 60700 30950 5 6 0 0 0 0 1
device=GND
}
C 59200 32700 1 0 0 EMBEDDED5V.sym
[
P 59300 32700 59300 32900 1 0 0
{
T 59450 32750 5 4 0 0 0 0 1
pinnumber=1
T 59450 32800 5 4 0 0 0 0 1
pinseq=1
T 59300 32950 5 8 1 1 0 3 1
pinlabel=+5V
T 59450 32700 5 4 0 0 0 0 1
pintype=pwr
}
L 59175 32900 59425 32900 3 25 0 0 -1 -1
T 59150 33100 8 6 0 0 0 0 1
net=+5V:1
T 59150 33200 8 6 0 0 0 0 1
symversion=1.0
T 59150 33300 8 6 0 0 0 0 1
device=POWER_5V
]
{
T 59150 33200 5 6 0 0 0 0 1
symversion=1.0
T 59150 33300 5 6 0 0 0 0 1
device=POWER_5V
}
N 59100 32300 59800 32300 4
N 59300 32300 59300 32700 4
C 59800 32200 1 0 0 EMBEDDEDresistor.sym
[
P 60700 32300 60600 32300 1 0 0
{
T 60600 32450 5 8 0 1 0 0 1
pinnumber=2
T 60600 32350 5 4 0 0 0 0 1
pinseq=2
T 60600 32450 5 8 0 1 0 0 1
pinlabel=2
T 60600 32400 5 4 0 1 0 0 1
pintype=pas
}
P 59800 32300 59900 32300 1 0 0
{
T 59800 32450 5 8 0 1 0 0 1
pinnumber=1
T 59800 32350 5 4 0 0 0 0 1
pinseq=1
T 59800 32450 5 8 0 1 0 0 1
pinlabel=1
T 59800 32400 5 4 0 1 0 0 1
pintype=pas
}
B 59980 32220 540 160 3 15 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 60000 32550 8 6 0 0 0 0 1
device=RESISTOR
T 60000 32400 8 8 0 1 0 0 1
refdes=R?
T 60000 32650 8 6 0 0 0 0 1
symversion=1.0
L 60520 32300 60600 32300 3 10 1 0 -1 -1
L 59980 32300 59900 32300 3 10 1 0 -1 -1
]
{
T 60000 32550 5 6 0 0 0 0 1
device=RESISTOR
T 60000 32650 5 6 0 0 0 0 1
symversion=1.0
T 59800 32200 5 8 0 0 0 0 1
footprint=0603_RESISTOR
T 59600 32350 5 8 1 1 0 0 1
refdes=R3
T 60600 32350 5 8 1 1 0 0 1
value=4K7
}
N 60700 32300 61100 32300 4
N 61100 32300 61100 31900 4
C 60300 35500 1 0 0 EMBEDDEDconnector_4.sym
[
B 60300 35500 400 1000 3 15 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 60900 36300 60700 36300 1 0 0
{
T 60975 36275 5 4 0 0 0 0 1
pintype=pas
T 60742 36342 5 8 1 1 0 0 1
pinnumber=1
T 60975 36325 5 4 0 0 0 0 1
pinseq=1
T 60550 36250 9 8 1 1 0 6 1
pinlabel=1
}
P 60900 36100 60700 36100 1 0 0
{
T 60975 36075 5 4 0 0 0 0 1
pintype=pas
T 60742 36142 5 8 1 1 0 0 1
pinnumber=2
T 60975 36125 5 4 0 0 0 0 1
pinseq=2
T 60550 36050 9 8 1 1 0 6 1
pinlabel=2
}
T 60300 36550 5 8 0 1 0 0 1
refdes=J?
T 60300 36700 8 6 0 0 0 0 1
symversion=1.0
T 60300 36800 8 6 0 0 0 0 1
author=Adrian Purser
T 60300 37000 8 6 0 0 0 0 1
device=CONNECTOR_4
T 60300 36900 8 6 0 0 0 0 1
numslots=0
P 60900 35900 60700 35900 1 0 0
{
T 60975 35875 5 4 0 0 0 0 1
pintype=pas
T 60742 35942 5 8 1 1 0 0 1
pinnumber=3
T 60975 35925 5 4 0 0 0 0 1
pinseq=3
T 60550 35850 9 8 1 1 0 6 1
pinlabel=3
}
P 60900 35700 60700 35700 1 0 0
{
T 60975 35675 5 4 0 0 0 0 1
pintype=pas
T 60742 35742 5 8 1 1 0 0 1
pinnumber=4
T 60975 35725 5 4 0 0 0 0 1
pinseq=4
T 60550 35650 9 8 1 1 0 6 1
pinlabel=4
}
T 60300 37100 8 6 0 0 0 0 1
class=IO
T 60300 37200 8 6 0 0 0 0 1
pins=4
]
{
T 60300 36700 5 6 0 0 0 0 1
symversion=1.0
T 60300 37000 5 6 0 0 0 0 1
device=CONNECTOR_4
T 60300 35500 5 8 0 0 0 0 1
footprint=XH-4AW
T 60300 36550 5 8 1 1 0 0 1
refdes=J4
}
N 60900 36300 61100 36300 4
N 61100 36300 61100 36800 4
N 60900 36100 61100 36100 4
N 61100 36100 61100 35300 4
C 60900 36800 1 0 0 EMBEDDEDPower.sym
[
P 61100 36800 61100 37000 1 0 0
{
T 61200 36850 5 4 0 0 0 0 1
pinnumber=1
T 61200 36900 5 4 0 0 0 0 1
pinseq=1
T 61200 36800 5 4 0 0 0 0 1
pintype=pwr
}
L 60975 37000 61225 37000 3 25 0 0 -1 -1
T 61000 37200 8 6 0 0 0 0 1
symversion=1.0
T 61000 37400 8 6 0 0 0 0 1
device=POWER
T 61000 37300 8 6 0 0 0 0 1
author=Adrian Purser
]
{
T 61000 37200 5 6 0 0 0 0 1
symversion=1.0
T 61000 37400 5 6 0 0 0 0 1
device=POWER
T 60900 36800 5 8 0 0 0 0 1
net=VCCEXT:1
T 61100 37100 5 8 1 1 0 4 1
comment=VCCEXT
}
C 60900 35100 1 0 0 EMBEDDEDGND.sym
[
P 61100 35300 61100 35100 1 0 0
{
T 61200 35250 5 4 0 0 0 0 1
pinnumber=1
T 61200 35150 5 4 0 0 0 0 1
pinseq=1
T 61100 35050 5 8 1 1 0 5 1
pinlabel=GND
T 61200 35200 5 4 0 0 0 0 1
pintype=pwr
}
L 60975 35100 61225 35100 3 25 0 0 -1 -1
T 61000 35350 8 6 0 0 0 0 1
net=GND:1
T 61000 35450 8 6 0 0 0 0 1
symversion=1.0
T 61000 35550 8 6 0 0 0 0 1
device=GND
]
{
T 61000 35450 5 6 0 0 0 0 1
symversion=1.0
T 61000 35550 5 6 0 0 0 0 1
device=GND
}
N 60900 35900 62300 35900 4
{
T 62300 35950 5 8 1 1 0 6 1
netname=USART_RX
}
N 60900 35700 62300 35700 4
{
T 62300 35750 5 8 1 1 0 6 1
netname=USART_TX
}
C 55800 39700 1 0 0 EMBEDDEDheader_3x2.sym
[
P 56800 40300 56600 40300 1 0 0
{
T 57250 40325 5 4 0 0 0 6 1
pintype=pas
T 56492 40292 9 8 1 1 0 4 1
pinlabel=2
T 56692 40342 5 8 1 1 0 0 1
pinnumber=2
T 57150 40275 5 4 0 0 0 6 1
pinseq=2
}
B 56000 39700 600 800 3 15 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 55800 40300 56000 40300 1 0 0
{
T 56025 40325 5 4 0 0 0 0 1
pintype=pas
T 56133 40292 9 8 1 1 0 4 1
pinlabel=1
T 55908 40342 5 8 1 1 0 6 1
pinnumber=1
T 56025 40275 5 4 0 0 0 0 1
pinseq=1
}
P 56800 40100 56600 40100 1 0 0
{
T 57250 40125 5 4 0 0 0 6 1
pintype=pas
T 56492 40092 9 8 1 1 0 4 1
pinlabel=4
T 56692 40142 5 8 1 1 0 0 1
pinnumber=4
T 57150 40075 5 4 0 0 0 6 1
pinseq=4
}
P 55800 40100 56000 40100 1 0 0
{
T 56025 40125 5 4 0 0 0 0 1
pintype=pas
T 56133 40092 9 8 1 1 0 4 1
pinlabel=3
T 55908 40142 5 8 1 1 0 6 1
pinnumber=3
T 56025 40075 5 4 0 0 0 0 1
pinseq=3
}
P 56800 39900 56600 39900 1 0 0
{
T 57250 39925 5 4 0 0 0 6 1
pintype=pas
T 56492 39892 9 8 1 1 0 4 1
pinlabel=6
T 56692 39942 5 8 1 1 0 0 1
pinnumber=6
T 57150 39875 5 4 0 0 0 6 1
pinseq=6
}
P 55800 39900 56000 39900 1 0 0
{
T 56025 39925 5 4 0 0 0 0 1
pintype=pas
T 56133 39892 9 8 1 1 0 4 1
pinlabel=5
T 55908 39942 5 8 1 1 0 6 1
pinnumber=5
T 56025 39875 5 4 0 0 0 0 1
pinseq=5
}
T 56000 40600 8 8 0 1 0 0 1
refdes=J?
T 56000 40850 8 6 0 0 0 0 1
author=Adrian Purser
T 56000 40950 8 6 0 0 0 0 1
pins=6
T 56000 41050 8 6 0 0 0 0 1
class=IO
T 56000 41150 8 6 0 0 0 0 1
device=HEADER3X2
T 56000 40750 8 6 0 0 0 0 1
symversion=1.0
]
{
T 56000 41150 5 6 0 0 0 0 1
device=HEADER3X2
T 56000 40750 5 6 0 0 0 0 1
symversion=1.0
T 55800 39700 5 8 0 0 0 0 1
footprint=HEADER_3x2
T 56000 40600 5 8 1 1 0 0 1
refdes=J3
}
C 55200 41200 1 0 0 EMBEDDEDVCC3V3.sym
[
P 55500 41200 55500 41400 1 0 0
{
T 55650 41350 5 4 0 0 0 0 1
pinnumber=1
T 55650 41300 5 4 0 0 0 0 1
pinseq=1
T 55500 41450 5 8 1 1 0 3 1
pinlabel=VCC3V3
T 55650 41250 5 4 0 0 0 0 1
pintype=pwr
}
L 55375 41400 55625 41400 3 25 0 0 -1 -1
T 55350 41800 8 6 0 0 0 0 1
net=VCC3V3:1
T 55350 41600 8 6 0 0 0 0 1
symversion=1.0
T 55350 41700 8 6 0 0 0 0 1
author=Adrian Purser <ade@arcadestuff.com>
T 55350 41900 8 6 0 0 0 0 1
device=POWER_3V3
]
{
T 55350 41600 5 6 0 0 0 0 1
symversion=1.0
T 55350 41900 5 6 0 0 0 0 1
device=POWER_3V3
}
C 56900 39000 1 0 0 EMBEDDEDGND.sym
[
P 57100 39200 57100 39000 1 0 0
{
T 57200 39150 5 4 0 0 0 0 1
pinnumber=1
T 57200 39050 5 4 0 0 0 0 1
pinseq=1
T 57100 38950 5 8 1 1 0 5 1
pinlabel=GND
T 57200 39100 5 4 0 0 0 0 1
pintype=pwr
}
L 56975 39000 57225 39000 3 25 0 0 -1 -1
T 57000 39250 8 6 0 0 0 0 1
net=GND:1
T 57000 39350 8 6 0 0 0 0 1
symversion=1.0
T 57000 39450 8 6 0 0 0 0 1
device=GND
]
{
T 57000 39350 5 6 0 0 0 0 1
symversion=1.0
T 57000 39450 5 6 0 0 0 0 1
device=GND
}
N 57100 39900 57100 39200 4
N 56800 39900 57100 39900 4
N 56800 40100 58000 40100 4
{
T 58000 40150 5 8 1 1 0 6 1
netname=RESETN
}
N 55800 40300 55500 40300 4
N 55500 40300 55500 41200 4
N 55800 40100 54500 40100 4
{
T 54500 40150 5 8 1 1 0 0 1
netname=SWCLK
}
C 59300 39700 1 270 0 EMBEDDEDcapacitor.sym
[
P 59500 39700 59500 39525 1 0 0
{
T 59550 39550 5 8 0 1 270 6 1
pinnumber=1
T 59400 39450 5 4 0 0 270 8 1
pinseq=1
T 59550 39700 9 8 0 1 270 0 1
pinlabel=1
T 59450 39250 5 4 0 0 270 2 1
pintype=pas
}
P 59500 39200 59500 39400 1 0 0
{
T 59550 39350 5 8 0 1 270 0 1
pinnumber=2
T 59400 39250 5 4 0 0 270 2 1
pinseq=2
T 59550 39200 9 8 0 1 270 6 1
pinlabel=2
T 59450 39350 5 4 0 0 270 8 1
pintype=pas
}
T 60200 39600 8 6 0 0 270 0 1
device=CAPACITOR
T 59750 39450 8 8 0 1 270 3 1
refdes=C?
T 60100 39600 8 6 0 0 270 0 1
description=capacitor
T 59900 39600 8 6 0 0 270 0 1
symversion=1.2
T 60000 39600 8 6 0 0 270 0 1
author=Adrian Purser <ade@arcadestuff.com>
B 59320 39470 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
B 59320 39380 360 50 3 5 1 0 -1 -1 1 -1 -1 -1 -1 -1
]
{
T 60000 39500 5 10 0 0 270 0 1
device=CAPACITOR
T 60200 39500 5 10 0 0 270 0 1
symversion=1.0
T 59300 39700 5 10 0 1 0 0 1
footprint=0603_CAPACITOR
T 59800 39450 5 8 1 1 0 0 1
refdes=C11
T 59800 39300 5 8 1 1 0 0 1
value=100nF
}
C 59300 38600 1 0 0 EMBEDDEDGND.sym
[
P 59500 38800 59500 38600 1 0 0
{
T 59600 38750 5 4 0 0 0 0 1
pinnumber=1
T 59600 38650 5 4 0 0 0 0 1
pinseq=1
T 59500 38550 5 8 1 1 0 5 1
pinlabel=GND
T 59600 38700 5 4 0 0 0 0 1
pintype=pwr
}
L 59375 38600 59625 38600 3 25 0 0 -1 -1
T 59400 38850 8 6 0 0 0 0 1
net=GND:1
T 59400 38950 8 6 0 0 0 0 1
symversion=1.0
T 59400 39050 8 6 0 0 0 0 1
device=GND
]
{
T 59400 38950 5 6 0 0 0 0 1
symversion=1.0
T 59400 39050 5 6 0 0 0 0 1
device=GND
}
N 59500 38800 59500 39200 4
N 59500 39700 59500 40400 4
C 59400 41300 1 270 0 EMBEDDEDresistor.sym
[
P 59500 40400 59500 40500 1 0 0
{
T 59650 40500 5 8 0 1 270 0 1
pinnumber=2
T 59550 40500 5 4 0 0 270 0 1
pinseq=2
T 59650 40500 5 8 0 1 270 0 1
pinlabel=2
T 59600 40500 5 4 0 1 270 0 1
pintype=pas
}
P 59500 41300 59500 41200 1 0 0
{
T 59650 41300 5 8 0 1 270 0 1
pinnumber=1
T 59550 41300 5 4 0 0 270 0 1
pinseq=1
T 59650 41300 5 8 0 1 270 0 1
pinlabel=1
T 59600 41300 5 4 0 1 270 0 1
pintype=pas
}
B 59420 40580 160 540 3 15 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 59750 41100 8 6 0 0 270 0 1
device=RESISTOR
T 59600 41100 8 8 0 1 270 0 1
refdes=R?
T 59850 41100 8 6 0 0 270 0 1
symversion=1.0
L 59500 40580 59500 40500 3 10 1 0 -1 -1
L 59500 41120 59500 41200 3 10 1 0 -1 -1
]
{
T 59750 41100 5 6 0 0 270 0 1
device=RESISTOR
T 59850 41100 5 6 0 0 270 0 1
symversion=1.0
T 59400 41300 5 10 0 1 0 0 1
footprint=0603_RESISTOR
T 59600 40900 5 8 1 1 0 0 1
refdes=R2
T 59600 40700 5 8 1 1 0 0 1
value=10K
}
C 59200 41300 1 0 0 EMBEDDEDVCC3V3.sym
[
P 59500 41300 59500 41500 1 0 0
{
T 59650 41450 5 4 0 0 0 0 1
pinnumber=1
T 59650 41400 5 4 0 0 0 0 1
pinseq=1
T 59500 41550 5 8 1 1 0 3 1
pinlabel=VCC3V3
T 59650 41350 5 4 0 0 0 0 1
pintype=pwr
}
L 59375 41500 59625 41500 3 25 0 0 -1 -1
T 59350 41900 8 6 0 0 0 0 1
net=VCC3V3:1
T 59350 41700 8 6 0 0 0 0 1
symversion=1.0
T 59350 41800 8 6 0 0 0 0 1
author=Adrian Purser <ade@arcadestuff.com>
T 59350 42000 8 6 0 0 0 0 1
device=POWER_3V3
]
{
T 59350 41700 5 6 0 0 0 0 1
symversion=1.0
T 59350 42000 5 6 0 0 0 0 1
device=POWER_3V3
}
C 60400 40000 1 270 0 EMBEDDEDpush_button_no.sym
[
V 60500 39700 75 3 15 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 60500 39200 75 3 15 1 0 -1 -1 0 -1 -1 -1 -1 -1
L 60775 39450 60700 39450 3 40 1 0 -1 -1
L 60675 39750 60675 39150 3 30 2 0 -1 -1
L 60800 39550 60800 39350 3 30 2 0 -1 -1
P 60500 40000 60500 39775 1 0 0
{
T 60500 39850 5 4 0 0 270 0 1
pintype=pas
T 60542 39892 5 8 1 1 270 6 1
pinnumber=1
T 60450 39850 5 4 0 0 270 0 1
pinseq=1
}
P 60500 38900 60500 39125 1 0 0
{
T 60500 38950 5 4 0 0 270 6 1
pintype=pas
T 60542 39008 5 8 1 1 270 0 1
pinnumber=2
T 60450 39050 5 4 0 0 270 6 1
pinseq=2
}
T 60850 39600 8 8 0 1 270 0 1
refdes=SW?
T 61100 39950 8 6 0 0 270 0 1
device=SWITCH_SPST_NO
T 61200 39950 8 6 0 0 270 0 1
symversion=1.0
T 61300 39950 8 6 0 0 270 0 1
author=Adrian Purser
]
{
T 61050 39950 5 6 0 0 270 0 1
device=SWITCH_SPST_NO
T 61150 39950 5 6 0 0 270 0 1
symversion=1.0
T 60400 40000 5 8 0 0 0 0 1
footprint=K2-1107ST
T 60900 39500 5 8 1 1 0 0 1
refdes=SW60
T 60900 39200 8 14 1 1 0 0 1
comment=DNF
}
N 60500 40000 60500 40100 4
N 60500 38900 60500 38800 4
C 60300 38600 1 0 0 EMBEDDEDGND.sym
[
P 60500 38800 60500 38600 1 0 0
{
T 60600 38750 5 4 0 0 0 0 1
pinnumber=1
T 60600 38650 5 4 0 0 0 0 1
pinseq=1
T 60500 38550 5 8 1 1 0 5 1
pinlabel=GND
T 60600 38700 5 4 0 0 0 0 1
pintype=pwr
}
L 60375 38600 60625 38600 3 25 0 0 -1 -1
T 60400 38850 8 6 0 0 0 0 1
net=GND:1
T 60400 38950 8 6 0 0 0 0 1
symversion=1.0
T 60400 39050 8 6 0 0 0 0 1
device=GND
]
{
T 60400 38950 5 6 0 0 0 0 1
symversion=1.0
T 60400 39050 5 6 0 0 0 0 1
device=GND
}
N 59500 40100 61500 40100 4
{
T 61500 40150 5 8 1 1 0 6 1
netname=RESETN
}
C 55800 35300 1 0 0 EMBEDDEDheader_5x2.sym
[
P 56800 36300 56600 36300 1 0 0
{
T 57250 36325 5 4 0 0 0 6 1
pintype=pas
T 56492 36292 9 8 1 1 0 4 1
pinlabel=2
T 56692 36342 5 8 1 1 0 0 1
pinnumber=2
T 57150 36275 5 4 0 0 0 6 1
pinseq=2
}
B 56000 35300 600 1200 3 15 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 55800 36300 56000 36300 1 0 0
{
T 56025 36325 5 4 0 0 0 0 1
pintype=pas
T 56133 36292 9 8 1 1 0 4 1
pinlabel=1
T 55908 36342 5 8 1 1 0 6 1
pinnumber=1
T 56025 36275 5 4 0 0 0 0 1
pinseq=1
}
P 56800 36100 56600 36100 1 0 0
{
T 57250 36125 5 4 0 0 0 6 1
pintype=pas
T 56492 36092 9 8 1 1 0 4 1
pinlabel=4
T 56692 36142 5 8 1 1 0 0 1
pinnumber=4
T 57150 36075 5 4 0 0 0 6 1
pinseq=4
}
P 55800 36100 56000 36100 1 0 0
{
T 56025 36125 5 4 0 0 0 0 1
pintype=pas
T 56133 36092 9 8 1 1 0 4 1
pinlabel=3
T 55908 36142 5 8 1 1 0 6 1
pinnumber=3
T 56025 36075 5 4 0 0 0 0 1
pinseq=3
}
P 56800 35900 56600 35900 1 0 0
{
T 57250 35925 5 4 0 0 0 6 1
pintype=pas
T 56492 35892 9 8 1 1 0 4 1
pinlabel=6
T 56692 35942 5 8 1 1 0 0 1
pinnumber=6
T 57150 35875 5 4 0 0 0 6 1
pinseq=6
}
P 55800 35900 56000 35900 1 0 0
{
T 56025 35925 5 4 0 0 0 0 1
pintype=pas
T 56133 35892 9 8 1 1 0 4 1
pinlabel=5
T 55908 35942 5 8 1 1 0 6 1
pinnumber=5
T 56025 35875 5 4 0 0 0 0 1
pinseq=5
}
P 56800 35700 56600 35700 1 0 0
{
T 57250 35725 5 4 0 0 0 6 1
pintype=pas
T 56492 35692 9 8 1 1 0 4 1
pinlabel=8
T 56692 35742 5 8 1 1 0 0 1
pinnumber=8
T 57150 35675 5 4 0 0 0 6 1
pinseq=8
}
P 55800 35700 56000 35700 1 0 0
{
T 56025 35725 5 4 0 0 0 0 1
pintype=pas
T 56133 35692 9 8 1 1 0 4 1
pinlabel=7
T 55908 35742 5 8 1 1 0 6 1
pinnumber=7
T 56025 35675 5 4 0 0 0 0 1
pinseq=7
}
P 56800 35500 56600 35500 1 0 0
{
T 57250 35525 5 4 0 0 0 6 1
pintype=pas
T 56492 35492 9 8 1 1 0 4 1
pinlabel=10
T 56692 35542 5 8 1 1 0 0 1
pinnumber=10
T 57150 35475 5 4 0 0 0 6 1
pinseq=10
}
P 55800 35500 56000 35500 1 0 0
{
T 56025 35525 5 4 0 0 0 0 1
pintype=pas
T 56133 35492 9 8 1 1 0 4 1
pinlabel=9
T 55908 35542 5 8 1 1 0 6 1
pinnumber=9
T 56025 35475 5 4 0 0 0 0 1
pinseq=9
}
T 56000 36600 8 8 0 1 0 0 1
refdes=J?
T 56000 36850 8 6 0 0 0 0 1
author=Adrian Purser
T 56000 36950 8 6 0 0 0 0 1
pins=10
T 56000 37050 8 6 0 0 0 0 1
class=IO
T 56000 37150 8 6 0 0 0 0 1
device=HEADER5X2
T 56000 36750 8 6 0 0 0 0 1
symversion=1.0
]
{
T 56000 37150 5 6 0 0 0 0 1
device=HEADER5X2
T 56000 36750 5 6 0 0 0 0 1
symversion=1.0
T 55800 35300 5 8 0 0 0 0 1
footprint=HARWIN_M22-71405_OP
T 56000 36600 5 8 1 1 0 0 1
refdes=J2
T 55800 35300 5 10 0 0 0 0 1
manufacturer1=Harwin
T 55800 35300 5 10 0 0 0 0 1
mpn1=M22-7140542
}
N 58100 35700 56800 35700 4
{
T 58100 35750 5 8 1 1 0 6 1
netname=I2C_SDA
}
N 55800 35700 54500 35700 4
{
T 54500 35750 5 8 1 1 0 0 1
netname=I2C_SCL
}
N 55800 36100 54500 36100 4
{
T 54500 36150 5 8 1 1 0 0 1
netname=SPI_MOSI
}
N 58100 36100 56800 36100 4
{
T 58100 36150 5 8 1 1 0 6 1
netname=SPI_SCK
}
N 58100 35500 56800 35500 4
{
T 58100 35550 5 8 1 1 0 6 1
netname=SPI_MISO
}
C 56800 34800 1 0 0 EMBEDDEDGND.sym
[
P 57000 35000 57000 34800 1 0 0
{
T 57100 34950 5 4 0 0 0 0 1
pinnumber=1
T 57100 34850 5 4 0 0 0 0 1
pinseq=1
T 57000 34750 5 8 1 1 0 5 1
pinlabel=GND
T 57100 34900 5 4 0 0 0 0 1
pintype=pwr
}
L 56875 34800 57125 34800 3 25 0 0 -1 -1
T 56900 35050 8 6 0 0 0 0 1
net=GND:1
T 56900 35150 8 6 0 0 0 0 1
symversion=1.0
T 56900 35250 8 6 0 0 0 0 1
device=GND
]
{
T 56900 35150 5 6 0 0 0 0 1
symversion=1.0
T 56900 35250 5 6 0 0 0 0 1
device=GND
}
C 55200 36800 1 0 0 EMBEDDEDVCC3V3.sym
[
P 55500 36800 55500 37000 1 0 0
{
T 55650 36950 5 4 0 0 0 0 1
pinnumber=1
T 55650 36900 5 4 0 0 0 0 1
pinseq=1
T 55500 37050 5 8 1 1 0 3 1
pinlabel=VCC3V3
T 55650 36850 5 4 0 0 0 0 1
pintype=pwr
}
L 55375 37000 55625 37000 3 25 0 0 -1 -1
T 55350 37400 8 6 0 0 0 0 1
net=VCC3V3:1
T 55350 37200 8 6 0 0 0 0 1
symversion=1.0
T 55350 37300 8 6 0 0 0 0 1
author=Adrian Purser <ade@arcadestuff.com>
T 55350 37500 8 6 0 0 0 0 1
device=POWER_3V3
]
{
T 55350 37200 5 6 0 0 0 0 1
symversion=1.0
T 55350 37500 5 6 0 0 0 0 1
device=POWER_3V3
}
N 55800 35900 54500 35900 4
{
T 54500 35950 5 8 1 1 0 0 1
netname=SPARE2
}
N 58100 35900 56800 35900 4
{
T 58000 35950 5 8 1 1 0 6 1
netname=SPARE1
}
N 55500 36800 55500 36300 4
N 55500 36300 55800 36300 4
N 57000 35000 57000 36300 4
N 56800 36300 57000 36300 4
N 56800 40300 58000 40300 4
{
T 58000 40350 5 8 1 1 0 6 1
netname=SWDIO
}
C 55300 39000 1 0 0 EMBEDDEDGND.sym
[
P 55500 39200 55500 39000 1 0 0
{
T 55600 39150 5 4 0 0 0 0 1
pinnumber=1
T 55600 39050 5 4 0 0 0 0 1
pinseq=1
T 55500 38950 5 8 1 1 0 5 1
pinlabel=GND
T 55600 39100 5 4 0 0 0 0 1
pintype=pwr
}
L 55375 39000 55625 39000 3 25 0 0 -1 -1
T 55400 39250 8 6 0 0 0 0 1
net=GND:1
T 55400 39350 8 6 0 0 0 0 1
symversion=1.0
T 55400 39450 8 6 0 0 0 0 1
device=GND
]
{
T 55400 39350 5 6 0 0 0 0 1
symversion=1.0
T 55400 39450 5 6 0 0 0 0 1
device=GND
}
N 55500 39200 55500 39900 4
N 55500 39900 55800 39900 4
T 56300 39500 9 12 1 0 0 4 1
SWD
C 52000 36000 1 0 0 EMBEDDEDnet-end.sym
[
P 52000 36100 52100 36100 1 0 0
{
T 52100 36100 5 4 0 0 0 1 1
pintype=pas
T 52105 36145 5 8 0 1 0 1 1
pinnumber=1
T 52100 36200 5 4 0 0 0 1 1
pinseq=1
}
T 52100 36300 8 4 0 0 0 0 1
graphical=1
T 52100 36400 8 4 0 0 0 0 1
device=NetEnd
]
{
T 52100 36400 5 4 0 0 0 0 1
device=NetEnd
}
C 52000 35800 1 0 0 EMBEDDEDnet-end.sym
[
P 52000 35900 52100 35900 1 0 0
{
T 52100 35900 5 4 0 0 0 1 1
pintype=pas
T 52105 35945 5 8 0 1 0 1 1
pinnumber=1
T 52100 36000 5 4 0 0 0 1 1
pinseq=1
}
T 52100 36100 8 4 0 0 0 0 1
graphical=1
T 52100 36200 8 4 0 0 0 0 1
device=NetEnd
]
{
T 52100 36200 5 4 0 0 0 0 1
device=NetEnd
}
C 52000 35600 1 0 0 EMBEDDEDnet-end.sym
[
P 52000 35700 52100 35700 1 0 0
{
T 52100 35700 5 4 0 0 0 1 1
pintype=pas
T 52105 35745 5 8 0 1 0 1 1
pinnumber=1
T 52100 35800 5 4 0 0 0 1 1
pinseq=1
}
T 52100 35900 8 4 0 0 0 0 1
graphical=1
T 52100 36000 8 4 0 0 0 0 1
device=NetEnd
]
{
T 52100 36000 5 4 0 0 0 0 1
device=NetEnd
}
C 52000 35400 1 0 0 EMBEDDEDnet-end.sym
[
P 52000 35500 52100 35500 1 0 0
{
T 52100 35500 5 4 0 0 0 1 1
pintype=pas
T 52105 35545 5 8 0 1 0 1 1
pinnumber=1
T 52100 35600 5 4 0 0 0 1 1
pinseq=1
}
T 52100 35700 8 4 0 0 0 0 1
graphical=1
T 52100 35800 8 4 0 0 0 0 1
device=NetEnd
]
{
T 52100 35800 5 4 0 0 0 0 1
device=NetEnd
}
C 52000 35200 1 0 0 EMBEDDEDnet-end.sym
[
P 52000 35300 52100 35300 1 0 0
{
T 52100 35300 5 4 0 0 0 1 1
pintype=pas
T 52105 35345 5 8 0 1 0 1 1
pinnumber=1
T 52100 35400 5 4 0 0 0 1 1
pinseq=1
}
T 52100 35500 8 4 0 0 0 0 1
graphical=1
T 52100 35600 8 4 0 0 0 0 1
device=NetEnd
]
{
T 52100 35600 5 4 0 0 0 0 1
device=NetEnd
}
C 43500 35400 1 180 0 EMBEDDEDnet-end.sym
[
P 43500 35300 43400 35300 1 0 0
{
T 43400 35300 5 4 0 0 180 1 1
pintype=pas
T 43395 35255 5 8 0 1 180 1 1
pinnumber=1
T 43400 35200 5 4 0 0 180 1 1
pinseq=1
}
T 43400 35100 8 4 0 0 180 0 1
graphical=1
T 43400 35000 8 4 0 0 180 0 1
device=NetEnd
]
{
T 43400 35000 5 4 0 0 180 0 1
device=NetEnd
}
C 47000 38900 1 90 0 EMBEDDEDnet-end.sym
[
P 46900 38900 46900 39000 1 0 0
{
T 46900 39000 5 4 0 0 90 1 1
pintype=pas
T 46855 39005 5 8 0 1 90 1 1
pinnumber=1
T 46800 39000 5 4 0 0 90 1 1
pinseq=1
}
T 46700 39000 8 4 0 0 90 0 1
graphical=1
T 46600 39000 8 4 0 0 90 0 1
device=NetEnd
]
{
T 46600 39000 5 4 0 0 90 0 1
device=NetEnd
}
C 47200 38900 1 90 0 EMBEDDEDnet-end.sym
[
P 47100 38900 47100 39000 1 0 0
{
T 47100 39000 5 4 0 0 90 1 1
pintype=pas
T 47055 39005 5 8 0 1 90 1 1
pinnumber=1
T 47000 39000 5 4 0 0 90 1 1
pinseq=1
}
T 46900 39000 8 4 0 0 90 0 1
graphical=1
T 46800 39000 8 4 0 0 90 0 1
device=NetEnd
]
{
T 46800 39000 5 4 0 0 90 0 1
device=NetEnd
}
C 47600 38900 1 90 0 EMBEDDEDnet-end.sym
[
P 47500 38900 47500 39000 1 0 0
{
T 47500 39000 5 4 0 0 90 1 1
pintype=pas
T 47455 39005 5 8 0 1 90 1 1
pinnumber=1
T 47400 39000 5 4 0 0 90 1 1
pinseq=1
}
T 47300 39000 8 4 0 0 90 0 1
graphical=1
T 47200 39000 8 4 0 0 90 0 1
device=NetEnd
]
{
T 47200 39000 5 4 0 0 90 0 1
device=NetEnd
}
C 47800 38900 1 90 0 EMBEDDEDnet-end.sym
[
P 47700 38900 47700 39000 1 0 0
{
T 47700 39000 5 4 0 0 90 1 1
pintype=pas
T 47655 39005 5 8 0 1 90 1 1
pinnumber=1
T 47600 39000 5 4 0 0 90 1 1
pinseq=1
}
T 47500 39000 8 4 0 0 90 0 1
graphical=1
T 47400 39000 8 4 0 0 90 0 1
device=NetEnd
]
{
T 47400 39000 5 4 0 0 90 0 1
device=NetEnd
}
C 48000 38900 1 90 0 EMBEDDEDnet-end.sym
[
P 47900 38900 47900 39000 1 0 0
{
T 47900 39000 5 4 0 0 90 1 1
pintype=pas
T 47855 39005 5 8 0 1 90 1 1
pinnumber=1
T 47800 39000 5 4 0 0 90 1 1
pinseq=1
}
T 47700 39000 8 4 0 0 90 0 1
graphical=1
T 47600 39000 8 4 0 0 90 0 1
device=NetEnd
]
{
T 47600 39000 5 4 0 0 90 0 1
device=NetEnd
}
C 48200 38900 1 90 0 EMBEDDEDnet-end.sym
[
P 48100 38900 48100 39000 1 0 0
{
T 48100 39000 5 4 0 0 90 1 1
pintype=pas
T 48055 39005 5 8 0 1 90 1 1
pinnumber=1
T 48000 39000 5 4 0 0 90 1 1
pinseq=1
}
T 47900 39000 8 4 0 0 90 0 1
graphical=1
T 47800 39000 8 4 0 0 90 0 1
device=NetEnd
]
{
T 47800 39000 5 4 0 0 90 0 1
device=NetEnd
}
C 48400 38900 1 90 0 EMBEDDEDnet-end.sym
[
P 48300 38900 48300 39000 1 0 0
{
T 48300 39000 5 4 0 0 90 1 1
pintype=pas
T 48255 39005 5 8 0 1 90 1 1
pinnumber=1
T 48200 39000 5 4 0 0 90 1 1
pinseq=1
}
T 48100 39000 8 4 0 0 90 0 1
graphical=1
T 48000 39000 8 4 0 0 90 0 1
device=NetEnd
]
{
T 48000 39000 5 4 0 0 90 0 1
device=NetEnd
}
C 48800 38900 1 90 0 EMBEDDEDnet-end.sym
[
P 48700 38900 48700 39000 1 0 0
{
T 48700 39000 5 4 0 0 90 1 1
pintype=pas
T 48655 39005 5 8 0 1 90 1 1
pinnumber=1
T 48600 39000 5 4 0 0 90 1 1
pinseq=1
}
T 48500 39000 8 4 0 0 90 0 1
graphical=1
T 48400 39000 8 4 0 0 90 0 1
device=NetEnd
]
{
T 48400 39000 5 4 0 0 90 0 1
device=NetEnd
}
C 54500 40200 1 180 0 EMBEDDEDnet-end.sym
[
P 54500 40100 54400 40100 1 0 0
{
T 54400 40100 5 4 0 0 180 1 1
pintype=pas
T 54395 40055 5 8 0 1 180 1 1
pinnumber=1
T 54400 40000 5 4 0 0 180 1 1
pinseq=1
}
T 54400 39900 8 4 0 0 180 0 1
graphical=1
T 54400 39800 8 4 0 0 180 0 1
device=NetEnd
]
{
T 54400 39800 5 4 0 0 180 0 1
device=NetEnd
}
C 58000 40000 1 0 0 EMBEDDEDnet-end.sym
[
P 58000 40100 58100 40100 1 0 0
{
T 58100 40100 5 4 0 0 0 1 1
pintype=pas
T 58105 40145 5 8 0 1 0 1 1
pinnumber=1
T 58100 40200 5 4 0 0 0 1 1
pinseq=1
}
T 58100 40300 8 4 0 0 0 0 1
graphical=1
T 58100 40400 8 4 0 0 0 0 1
device=NetEnd
]
{
T 58100 40400 5 4 0 0 0 0 1
device=NetEnd
}
C 58000 40200 1 0 0 EMBEDDEDnet-end.sym
[
P 58000 40300 58100 40300 1 0 0
{
T 58100 40300 5 4 0 0 0 1 1
pintype=pas
T 58105 40345 5 8 0 1 0 1 1
pinnumber=1
T 58100 40400 5 4 0 0 0 1 1
pinseq=1
}
T 58100 40500 8 4 0 0 0 0 1
graphical=1
T 58100 40600 8 4 0 0 0 0 1
device=NetEnd
]
{
T 58100 40600 5 4 0 0 0 0 1
device=NetEnd
}
C 61500 40000 1 0 0 EMBEDDEDnet-end.sym
[
P 61500 40100 61600 40100 1 0 0
{
T 61600 40100 5 4 0 0 0 1 1
pintype=pas
T 61605 40145 5 8 0 1 0 1 1
pinnumber=1
T 61600 40200 5 4 0 0 0 1 1
pinseq=1
}
T 61600 40300 8 4 0 0 0 0 1
graphical=1
T 61600 40400 8 4 0 0 0 0 1
device=NetEnd
]
{
T 61600 40400 5 4 0 0 0 0 1
device=NetEnd
}
C 62300 35800 1 0 0 EMBEDDEDnet-end.sym
[
P 62300 35900 62400 35900 1 0 0
{
T 62400 35900 5 4 0 0 0 1 1
pintype=pas
T 62405 35945 5 8 0 1 0 1 1
pinnumber=1
T 62400 36000 5 4 0 0 0 1 1
pinseq=1
}
T 62400 36100 8 4 0 0 0 0 1
graphical=1
T 62400 36200 8 4 0 0 0 0 1
device=NetEnd
]
{
T 62400 36200 5 4 0 0 0 0 1
device=NetEnd
}
C 62300 35600 1 0 0 EMBEDDEDnet-end.sym
[
P 62300 35700 62400 35700 1 0 0
{
T 62400 35700 5 4 0 0 0 1 1
pintype=pas
T 62405 35745 5 8 0 1 0 1 1
pinnumber=1
T 62400 35800 5 4 0 0 0 1 1
pinseq=1
}
T 62400 35900 8 4 0 0 0 0 1
graphical=1
T 62400 36000 8 4 0 0 0 0 1
device=NetEnd
]
{
T 62400 36000 5 4 0 0 0 0 1
device=NetEnd
}
C 54500 36000 1 180 0 EMBEDDEDnet-end.sym
[
P 54500 35900 54400 35900 1 0 0
{
T 54400 35900 5 4 0 0 180 1 1
pintype=pas
T 54395 35855 5 8 0 1 180 1 1
pinnumber=1
T 54400 35800 5 4 0 0 180 1 1
pinseq=1
}
T 54400 35700 8 4 0 0 180 0 1
graphical=1
T 54400 35600 8 4 0 0 180 0 1
device=NetEnd
]
{
T 54400 35600 5 4 0 0 180 0 1
device=NetEnd
}
C 54500 35800 1 180 0 EMBEDDEDnet-end.sym
[
P 54500 35700 54400 35700 1 0 0
{
T 54400 35700 5 4 0 0 180 1 1
pintype=pas
T 54395 35655 5 8 0 1 180 1 1
pinnumber=1
T 54400 35600 5 4 0 0 180 1 1
pinseq=1
}
T 54400 35500 8 4 0 0 180 0 1
graphical=1
T 54400 35400 8 4 0 0 180 0 1
device=NetEnd
]
{
T 54400 35400 5 4 0 0 180 0 1
device=NetEnd
}
C 58100 35400 1 0 0 EMBEDDEDnet-end.sym
[
P 58100 35500 58200 35500 1 0 0
{
T 58200 35500 5 4 0 0 0 1 1
pintype=pas
T 58205 35545 5 8 0 1 0 1 1
pinnumber=1
T 58200 35600 5 4 0 0 0 1 1
pinseq=1
}
T 58200 35700 8 4 0 0 0 0 1
graphical=1
T 58200 35800 8 4 0 0 0 0 1
device=NetEnd
]
{
T 58200 35800 5 4 0 0 0 0 1
device=NetEnd
}
C 58100 35800 1 0 0 EMBEDDEDnet-end.sym
[
P 58100 35900 58200 35900 1 0 0
{
T 58200 35900 5 4 0 0 0 1 1
pintype=pas
T 58205 35945 5 8 0 1 0 1 1
pinnumber=1
T 58200 36000 5 4 0 0 0 1 1
pinseq=1
}
T 58200 36100 8 4 0 0 0 0 1
graphical=1
T 58200 36200 8 4 0 0 0 0 1
device=NetEnd
]
{
T 58200 36200 5 4 0 0 0 0 1
device=NetEnd
}
C 58100 35600 1 0 0 EMBEDDEDnet-end.sym
[
P 58100 35700 58200 35700 1 0 0
{
T 58200 35700 5 4 0 0 0 1 1
pintype=pas
T 58205 35745 5 8 0 1 0 1 1
pinnumber=1
T 58200 35800 5 4 0 0 0 1 1
pinseq=1
}
T 58200 35900 8 4 0 0 0 0 1
graphical=1
T 58200 36000 8 4 0 0 0 0 1
device=NetEnd
]
{
T 58200 36000 5 4 0 0 0 0 1
device=NetEnd
}
C 54500 36200 1 180 0 EMBEDDEDnet-end.sym
[
P 54500 36100 54400 36100 1 0 0
{
T 54400 36100 5 4 0 0 180 1 1
pintype=pas
T 54395 36055 5 8 0 1 180 1 1
pinnumber=1
T 54400 36000 5 4 0 0 180 1 1
pinseq=1
}
T 54400 35900 8 4 0 0 180 0 1
graphical=1
T 54400 35800 8 4 0 0 180 0 1
device=NetEnd
]
{
T 54400 35800 5 4 0 0 180 0 1
device=NetEnd
}
C 58100 36000 1 0 0 EMBEDDEDnet-end.sym
[
P 58100 36100 58200 36100 1 0 0
{
T 58200 36100 5 4 0 0 0 1 1
pintype=pas
T 58205 36145 5 8 0 1 0 1 1
pinnumber=1
T 58200 36200 5 4 0 0 0 1 1
pinseq=1
}
T 58200 36300 8 4 0 0 0 0 1
graphical=1
T 58200 36400 8 4 0 0 0 0 1
device=NetEnd
]
{
T 58200 36400 5 4 0 0 0 0 1
device=NetEnd
}
C 62000 32000 1 0 0 EMBEDDEDnet-end.sym
[
P 62000 32100 62100 32100 1 0 0
{
T 62100 32100 5 4 0 0 0 1 1
pintype=pas
T 62105 32145 5 8 0 1 0 1 1
pinnumber=1
T 62100 32200 5 4 0 0 0 1 1
pinseq=1
}
T 62100 32300 8 4 0 0 0 0 1
graphical=1
T 62100 32400 8 4 0 0 0 0 1
device=NetEnd
]
{
T 62100 32400 5 4 0 0 0 0 1
device=NetEnd
}
C 62000 31800 1 0 0 EMBEDDEDnet-end.sym
[
P 62000 31900 62100 31900 1 0 0
{
T 62100 31900 5 4 0 0 0 1 1
pintype=pas
T 62105 31945 5 8 0 1 0 1 1
pinnumber=1
T 62100 32000 5 4 0 0 0 1 1
pinseq=1
}
T 62100 32100 8 4 0 0 0 0 1
graphical=1
T 62100 32200 8 4 0 0 0 0 1
device=NetEnd
]
{
T 62100 32200 5 4 0 0 0 0 1
device=NetEnd
}
C 44400 34900 1 180 0 EMBEDDEDio2.sym
[
P 44200 34700 44400 34700 1 0 1
{
T 44400 34850 5 4 0 0 180 0 1
pinnumber=1
T 44400 34900 5 4 0 0 180 0 1
pinseq=1
T 44400 34800 5 4 0 0 180 0 1
pintype=io
}
T 44400 34400 8 6 0 0 180 0 1
device=IO
T 44400 34500 8 6 0 0 180 0 1
symversion=1.0
T 44400 34600 8 6 0 0 180 0 1
author=Adrian Purser
L 43400 34700 43450 34775 3 10 2 0 -1 -1
L 43450 34625 43400 34700 3 10 2 0 -1 -1
L 44150 34625 43450 34625 3 10 2 0 -1 -1
L 43450 34775 44150 34775 3 10 2 0 -1 -1
L 44200 34700 44150 34775 3 10 2 0 -1 -1
L 44150 34625 44200 34700 3 10 2 0 -1 -1
]
{
T 44400 34400 5 8 0 0 180 0 1
device=IO
T 44400 34500 5 8 0 0 180 0 1
symversion=1.0
T 44400 34900 5 8 0 0 0 0 1
net=COLUMN6:1
T 43800 34700 5 7 1 1 0 4 1
comment=COLUMN6
}
C 44400 34700 1 180 0 EMBEDDEDio2.sym
[
P 44200 34500 44400 34500 1 0 1
{
T 44400 34650 5 4 0 0 180 0 1
pinnumber=1
T 44400 34700 5 4 0 0 180 0 1
pinseq=1
T 44400 34600 5 4 0 0 180 0 1
pintype=io
}
T 44400 34200 8 6 0 0 180 0 1
device=IO
T 44400 34300 8 6 0 0 180 0 1
symversion=1.0
T 44400 34400 8 6 0 0 180 0 1
author=Adrian Purser
L 43400 34500 43450 34575 3 10 2 0 -1 -1
L 43450 34425 43400 34500 3 10 2 0 -1 -1
L 44150 34425 43450 34425 3 10 2 0 -1 -1
L 43450 34575 44150 34575 3 10 2 0 -1 -1
L 44200 34500 44150 34575 3 10 2 0 -1 -1
L 44150 34425 44200 34500 3 10 2 0 -1 -1
]
{
T 44400 34200 5 8 0 0 180 0 1
device=IO
T 44400 34300 5 8 0 0 180 0 1
symversion=1.0
T 44400 34700 5 8 0 0 0 0 1
net=COLUMN7:1
T 43800 34500 5 7 1 1 0 4 1
comment=COLUMN7
}
C 44400 34500 1 180 0 EMBEDDEDio2.sym
[
P 44200 34300 44400 34300 1 0 1
{
T 44400 34450 5 4 0 0 180 0 1
pinnumber=1
T 44400 34500 5 4 0 0 180 0 1
pinseq=1
T 44400 34400 5 4 0 0 180 0 1
pintype=io
}
T 44400 34000 8 6 0 0 180 0 1
device=IO
T 44400 34100 8 6 0 0 180 0 1
symversion=1.0
T 44400 34200 8 6 0 0 180 0 1
author=Adrian Purser
L 43400 34300 43450 34375 3 10 2 0 -1 -1
L 43450 34225 43400 34300 3 10 2 0 -1 -1
L 44150 34225 43450 34225 3 10 2 0 -1 -1
L 43450 34375 44150 34375 3 10 2 0 -1 -1
L 44200 34300 44150 34375 3 10 2 0 -1 -1
L 44150 34225 44200 34300 3 10 2 0 -1 -1
]
{
T 44400 34000 5 8 0 0 180 0 1
device=IO
T 44400 34100 5 8 0 0 180 0 1
symversion=1.0
T 44400 34500 5 8 0 0 0 0 1
net=COLUMN8:1
T 43800 34300 5 7 1 1 0 4 1
comment=COLUMN8
}
C 46300 32700 1 270 0 EMBEDDEDio2.sym
[
P 46500 32500 46500 32700 1 0 1
{
T 46350 32700 5 4 0 0 270 0 1
pinnumber=1
T 46300 32700 5 4 0 0 270 0 1
pinseq=1
T 46400 32700 5 4 0 0 270 0 1
pintype=io
}
T 46800 32700 8 6 0 0 270 0 1
device=IO
T 46700 32700 8 6 0 0 270 0 1
symversion=1.0
T 46600 32700 8 6 0 0 270 0 1
author=Adrian Purser
L 46500 31700 46425 31750 3 10 2 0 -1 -1
L 46575 31750 46500 31700 3 10 2 0 -1 -1
L 46575 32450 46575 31750 3 10 2 0 -1 -1
L 46425 31750 46425 32450 3 10 2 0 -1 -1
L 46500 32500 46425 32450 3 10 2 0 -1 -1
L 46575 32450 46500 32500 3 10 2 0 -1 -1
]
{
T 46800 32700 5 8 0 0 270 0 1
device=IO
T 46700 32700 5 8 0 0 270 0 1
symversion=1.0
T 46300 32700 5 8 0 0 90 0 1
net=COLUMN5:1
T 46500 32100 5 7 1 1 90 4 1
comment=COLUMN5
}
C 46700 32700 1 270 0 EMBEDDEDio2.sym
[
P 46900 32500 46900 32700 1 0 1
{
T 46750 32700 5 4 0 0 270 0 1
pinnumber=1
T 46700 32700 5 4 0 0 270 0 1
pinseq=1
T 46800 32700 5 4 0 0 270 0 1
pintype=io
}
T 47200 32700 8 6 0 0 270 0 1
device=IO
T 47100 32700 8 6 0 0 270 0 1
symversion=1.0
T 47000 32700 8 6 0 0 270 0 1
author=Adrian Purser
L 46900 31700 46825 31750 3 10 2 0 -1 -1
L 46975 31750 46900 31700 3 10 2 0 -1 -1
L 46975 32450 46975 31750 3 10 2 0 -1 -1
L 46825 31750 46825 32450 3 10 2 0 -1 -1
L 46900 32500 46825 32450 3 10 2 0 -1 -1
L 46975 32450 46900 32500 3 10 2 0 -1 -1
]
{
T 47200 32700 5 8 0 0 270 0 1
device=IO
T 47100 32700 5 8 0 0 270 0 1
symversion=1.0
T 46700 32700 5 8 0 0 90 0 1
net=COLUMN1:1
T 46900 32100 5 7 1 1 90 4 1
comment=COLUMN1
}
C 46900 32700 1 270 0 EMBEDDEDio2.sym
[
P 47100 32500 47100 32700 1 0 1
{
T 46950 32700 5 4 0 0 270 0 1
pinnumber=1
T 46900 32700 5 4 0 0 270 0 1
pinseq=1
T 47000 32700 5 4 0 0 270 0 1
pintype=io
}
T 47400 32700 8 6 0 0 270 0 1
device=IO
T 47300 32700 8 6 0 0 270 0 1
symversion=1.0
T 47200 32700 8 6 0 0 270 0 1
author=Adrian Purser
L 47100 31700 47025 31750 3 10 2 0 -1 -1
L 47175 31750 47100 31700 3 10 2 0 -1 -1
L 47175 32450 47175 31750 3 10 2 0 -1 -1
L 47025 31750 47025 32450 3 10 2 0 -1 -1
L 47100 32500 47025 32450 3 10 2 0 -1 -1
L 47175 32450 47100 32500 3 10 2 0 -1 -1
]
{
T 47400 32700 5 8 0 0 270 0 1
device=IO
T 47300 32700 5 8 0 0 270 0 1
symversion=1.0
T 46900 32700 5 8 0 0 90 0 1
net=COLUMN2:1
T 47100 32100 5 7 1 1 90 4 1
comment=COLUMN2
}
C 46500 32700 1 270 0 EMBEDDEDio2.sym
[
P 46700 32500 46700 32700 1 0 1
{
T 46550 32700 5 4 0 0 270 0 1
pinnumber=1
T 46500 32700 5 4 0 0 270 0 1
pinseq=1
T 46600 32700 5 4 0 0 270 0 1
pintype=io
}
T 47000 32700 8 6 0 0 270 0 1
device=IO
T 46900 32700 8 6 0 0 270 0 1
symversion=1.0
T 46800 32700 8 6 0 0 270 0 1
author=Adrian Purser
L 46700 31700 46625 31750 3 10 2 0 -1 -1
L 46775 31750 46700 31700 3 10 2 0 -1 -1
L 46775 32450 46775 31750 3 10 2 0 -1 -1
L 46625 31750 46625 32450 3 10 2 0 -1 -1
L 46700 32500 46625 32450 3 10 2 0 -1 -1
L 46775 32450 46700 32500 3 10 2 0 -1 -1
]
{
T 47000 32700 5 8 0 0 270 0 1
device=IO
T 46900 32700 5 8 0 0 270 0 1
symversion=1.0
T 46500 32700 5 8 0 0 90 0 1
net=ROW1:1
T 46700 32100 5 7 1 1 90 4 1
comment=ROW1
}
C 47100 32700 1 270 0 EMBEDDEDio2.sym
[
P 47300 32500 47300 32700 1 0 1
{
T 47150 32700 5 4 0 0 270 0 1
pinnumber=1
T 47100 32700 5 4 0 0 270 0 1
pinseq=1
T 47200 32700 5 4 0 0 270 0 1
pintype=io
}
T 47600 32700 8 6 0 0 270 0 1
device=IO
T 47500 32700 8 6 0 0 270 0 1
symversion=1.0
T 47400 32700 8 6 0 0 270 0 1
author=Adrian Purser
L 47300 31700 47225 31750 3 10 2 0 -1 -1
L 47375 31750 47300 31700 3 10 2 0 -1 -1
L 47375 32450 47375 31750 3 10 2 0 -1 -1
L 47225 31750 47225 32450 3 10 2 0 -1 -1
L 47300 32500 47225 32450 3 10 2 0 -1 -1
L 47375 32450 47300 32500 3 10 2 0 -1 -1
]
{
T 47600 32700 5 8 0 0 270 0 1
device=IO
T 47500 32700 5 8 0 0 270 0 1
symversion=1.0
T 47100 32700 5 8 0 0 90 0 1
net=COLUMN3:1
T 47300 32100 5 7 1 1 90 4 1
comment=COLUMN3
}
C 47300 32700 1 270 0 EMBEDDEDio2.sym
[
P 47500 32500 47500 32700 1 0 1
{
T 47350 32700 5 4 0 0 270 0 1
pinnumber=1
T 47300 32700 5 4 0 0 270 0 1
pinseq=1
T 47400 32700 5 4 0 0 270 0 1
pintype=io
}
T 47800 32700 8 6 0 0 270 0 1
device=IO
T 47700 32700 8 6 0 0 270 0 1
symversion=1.0
T 47600 32700 8 6 0 0 270 0 1
author=Adrian Purser
L 47500 31700 47425 31750 3 10 2 0 -1 -1
L 47575 31750 47500 31700 3 10 2 0 -1 -1
L 47575 32450 47575 31750 3 10 2 0 -1 -1
L 47425 31750 47425 32450 3 10 2 0 -1 -1
L 47500 32500 47425 32450 3 10 2 0 -1 -1
L 47575 32450 47500 32500 3 10 2 0 -1 -1
]
{
T 47800 32700 5 8 0 0 270 0 1
device=IO
T 47700 32700 5 8 0 0 270 0 1
symversion=1.0
T 47300 32700 5 8 0 0 90 0 1
net=COLUMN4:1
T 47500 32100 5 7 1 1 90 4 1
comment=COLUMN4
}
C 47500 32700 1 270 0 EMBEDDEDio2.sym
[
P 47700 32500 47700 32700 1 0 1
{
T 47550 32700 5 4 0 0 270 0 1
pinnumber=1
T 47500 32700 5 4 0 0 270 0 1
pinseq=1
T 47600 32700 5 4 0 0 270 0 1
pintype=io
}
T 48000 32700 8 6 0 0 270 0 1
device=IO
T 47900 32700 8 6 0 0 270 0 1
symversion=1.0
T 47800 32700 8 6 0 0 270 0 1
author=Adrian Purser
L 47700 31700 47625 31750 3 10 2 0 -1 -1
L 47775 31750 47700 31700 3 10 2 0 -1 -1
L 47775 32450 47775 31750 3 10 2 0 -1 -1
L 47625 31750 47625 32450 3 10 2 0 -1 -1
L 47700 32500 47625 32450 3 10 2 0 -1 -1
L 47775 32450 47700 32500 3 10 2 0 -1 -1
]
{
T 48000 32700 5 8 0 0 270 0 1
device=IO
T 47900 32700 5 8 0 0 270 0 1
symversion=1.0
T 47500 32700 5 8 0 0 90 0 1
net=ROW8:1
T 47700 32100 5 7 1 1 90 4 1
comment=ROW8
}
C 47900 32700 1 270 0 EMBEDDEDio2.sym
[
P 48100 32500 48100 32700 1 0 1
{
T 47950 32700 5 4 0 0 270 0 1
pinnumber=1
T 47900 32700 5 4 0 0 270 0 1
pinseq=1
T 48000 32700 5 4 0 0 270 0 1
pintype=io
}
T 48400 32700 8 6 0 0 270 0 1
device=IO
T 48300 32700 8 6 0 0 270 0 1
symversion=1.0
T 48200 32700 8 6 0 0 270 0 1
author=Adrian Purser
L 48100 31700 48025 31750 3 10 2 0 -1 -1
L 48175 31750 48100 31700 3 10 2 0 -1 -1
L 48175 32450 48175 31750 3 10 2 0 -1 -1
L 48025 31750 48025 32450 3 10 2 0 -1 -1
L 48100 32500 48025 32450 3 10 2 0 -1 -1
L 48175 32450 48100 32500 3 10 2 0 -1 -1
]
{
T 48400 32700 5 8 0 0 270 0 1
device=IO
T 48300 32700 5 8 0 0 270 0 1
symversion=1.0
T 47900 32700 5 8 0 0 90 0 1
net=ROW7:1
T 48100 32100 5 7 1 1 90 4 1
comment=ROW7
}
C 48100 32700 1 270 0 EMBEDDEDio2.sym
[
P 48300 32500 48300 32700 1 0 1
{
T 48150 32700 5 4 0 0 270 0 1
pinnumber=1
T 48100 32700 5 4 0 0 270 0 1
pinseq=1
T 48200 32700 5 4 0 0 270 0 1
pintype=io
}
T 48600 32700 8 6 0 0 270 0 1
device=IO
T 48500 32700 8 6 0 0 270 0 1
symversion=1.0
T 48400 32700 8 6 0 0 270 0 1
author=Adrian Purser
L 48300 31700 48225 31750 3 10 2 0 -1 -1
L 48375 31750 48300 31700 3 10 2 0 -1 -1
L 48375 32450 48375 31750 3 10 2 0 -1 -1
L 48225 31750 48225 32450 3 10 2 0 -1 -1
L 48300 32500 48225 32450 3 10 2 0 -1 -1
L 48375 32450 48300 32500 3 10 2 0 -1 -1
]
{
T 48600 32700 5 8 0 0 270 0 1
device=IO
T 48500 32700 5 8 0 0 270 0 1
symversion=1.0
T 48100 32700 5 8 0 0 90 0 1
net=ROW6:1
T 48300 32100 5 7 1 1 90 4 1
comment=ROW6
}
C 51100 34700 1 0 0 EMBEDDEDio2.sym
[
P 51300 34900 51100 34900 1 0 1
{
T 51100 34750 5 4 0 0 0 0 1
pinnumber=1
T 51100 34700 5 4 0 0 0 0 1
pinseq=1
T 51100 34800 5 4 0 0 0 0 1
pintype=io
}
T 51100 35200 8 6 0 0 0 0 1
device=IO
T 51100 35100 8 6 0 0 0 0 1
symversion=1.0
T 51100 35000 8 6 0 0 0 0 1
author=Adrian Purser
L 52100 34900 52050 34825 3 10 2 0 -1 -1
L 52050 34975 52100 34900 3 10 2 0 -1 -1
L 51350 34975 52050 34975 3 10 2 0 -1 -1
L 52050 34825 51350 34825 3 10 2 0 -1 -1
L 51300 34900 51350 34825 3 10 2 0 -1 -1
L 51350 34975 51300 34900 3 10 2 0 -1 -1
]
{
T 51100 35200 5 8 0 0 0 0 1
device=IO
T 51100 35100 5 8 0 0 0 0 1
symversion=1.0
T 51100 34700 5 8 0 0 180 0 1
net=ROW2:1
T 51700 34900 5 7 1 1 180 4 1
comment=ROW2
}
C 51100 34500 1 0 0 EMBEDDEDio2.sym
[
P 51300 34700 51100 34700 1 0 1
{
T 51100 34550 5 4 0 0 0 0 1
pinnumber=1
T 51100 34500 5 4 0 0 0 0 1
pinseq=1
T 51100 34600 5 4 0 0 0 0 1
pintype=io
}
T 51100 35000 8 6 0 0 0 0 1
device=IO
T 51100 34900 8 6 0 0 0 0 1
symversion=1.0
T 51100 34800 8 6 0 0 0 0 1
author=Adrian Purser
L 52100 34700 52050 34625 3 10 2 0 -1 -1
L 52050 34775 52100 34700 3 10 2 0 -1 -1
L 51350 34775 52050 34775 3 10 2 0 -1 -1
L 52050 34625 51350 34625 3 10 2 0 -1 -1
L 51300 34700 51350 34625 3 10 2 0 -1 -1
L 51350 34775 51300 34700 3 10 2 0 -1 -1
]
{
T 51100 35000 5 8 0 0 0 0 1
device=IO
T 51100 34900 5 8 0 0 0 0 1
symversion=1.0
T 51100 34500 5 8 0 0 180 0 1
net=ROW3:1
T 51700 34700 5 7 1 1 180 4 1
comment=ROW3
}
C 51100 34300 1 0 0 EMBEDDEDio2.sym
[
P 51300 34500 51100 34500 1 0 1
{
T 51100 34350 5 4 0 0 0 0 1
pinnumber=1
T 51100 34300 5 4 0 0 0 0 1
pinseq=1
T 51100 34400 5 4 0 0 0 0 1
pintype=io
}
T 51100 34800 8 6 0 0 0 0 1
device=IO
T 51100 34700 8 6 0 0 0 0 1
symversion=1.0
T 51100 34600 8 6 0 0 0 0 1
author=Adrian Purser
L 52100 34500 52050 34425 3 10 2 0 -1 -1
L 52050 34575 52100 34500 3 10 2 0 -1 -1
L 51350 34575 52050 34575 3 10 2 0 -1 -1
L 52050 34425 51350 34425 3 10 2 0 -1 -1
L 51300 34500 51350 34425 3 10 2 0 -1 -1
L 51350 34575 51300 34500 3 10 2 0 -1 -1
]
{
T 51100 34800 5 8 0 0 0 0 1
device=IO
T 51100 34700 5 8 0 0 0 0 1
symversion=1.0
T 51100 34300 5 8 0 0 180 0 1
net=ROW4:1
T 51700 34500 5 7 1 1 180 4 1
comment=ROW4
}
C 51100 34100 1 0 0 EMBEDDEDio2.sym
[
P 51300 34300 51100 34300 1 0 1
{
T 51100 34150 5 4 0 0 0 0 1
pinnumber=1
T 51100 34100 5 4 0 0 0 0 1
pinseq=1
T 51100 34200 5 4 0 0 0 0 1
pintype=io
}
T 51100 34600 8 6 0 0 0 0 1
device=IO
T 51100 34500 8 6 0 0 0 0 1
symversion=1.0
T 51100 34400 8 6 0 0 0 0 1
author=Adrian Purser
L 52100 34300 52050 34225 3 10 2 0 -1 -1
L 52050 34375 52100 34300 3 10 2 0 -1 -1
L 51350 34375 52050 34375 3 10 2 0 -1 -1
L 52050 34225 51350 34225 3 10 2 0 -1 -1
L 51300 34300 51350 34225 3 10 2 0 -1 -1
L 51350 34375 51300 34300 3 10 2 0 -1 -1
]
{
T 51100 34600 5 8 0 0 0 0 1
device=IO
T 51100 34500 5 8 0 0 0 0 1
symversion=1.0
T 51100 34100 5 8 0 0 180 0 1
net=ROW5:1
T 51700 34300 5 7 1 1 180 4 1
comment=ROW5
}
N 49700 39200 49700 39400 4
C 52900 34200 1 0 0 EMBEDDEDsolder_bridge.sym
[
P 53000 34800 53000 34600 1 0 0
{
T 53080 34625 5 4 0 0 0 0 1
pintype=pas
T 53072 34725 5 4 0 0 0 0 1
pinnumber=1
T 53080 34675 5 4 0 0 0 0 1
pinseq=1
T 53075 34775 5 4 0 0 0 0 1
pinlabel=1
}
P 53000 34200 53000 34400 1 0 0
{
T 53095 34200 5 4 0 0 0 0 1
pintype=pas
T 53097 34350 5 4 0 0 180 6 1
pinnumber=2
T 53095 34250 5 4 0 0 0 0 1
pinseq=2
T 53100 34350 5 4 0 0 0 0 1
pinlabel=2
}
T 53150 34500 5 8 0 1 0 1 1
refdes=SB?
T 52975 35025 8 5 0 0 0 0 1
footprint=SolderBridge
T 52975 34875 8 5 0 0 0 0 1
symversion=1.0
T 52975 35100 8 5 0 0 0 0 1
device=SOLDER_BRIDGE
A 53000 34520 50 0 180 3 100 0 0 -1 -1
A 53000 34520 50 0 180 3 100 0 0 -1 -1
A 53000 34480 50 180 180 3 100 0 0 -1 -1
L 52905 34520 53095 34520 3 10 1 0 -1 -1
L 52905 34480 53095 34480 3 10 1 0 -1 -1
T 52975 34950 8 5 0 0 0 0 1
author=Adrian Purser
]
{
T 53150 34500 5 8 1 1 0 1 1
refdes=SB1
T 52975 35025 5 5 0 0 0 0 1
footprint=0603_SOLDER_BRIDGE
T 52975 34875 5 5 0 0 0 0 1
symversion=1.0
T 52975 35100 5 5 0 0 0 0 1
device=SOLDER_BRIDGE
}
N 53000 35100 53000 34800 4
C 52800 33600 1 0 0 EMBEDDEDGND.sym
[
P 53000 33800 53000 33600 1 0 0
{
T 53100 33750 5 4 0 0 0 0 1
pinnumber=1
T 53100 33650 5 4 0 0 0 0 1
pinseq=1
T 53000 33550 5 8 1 1 0 5 1
pinlabel=GND
T 53100 33700 5 4 0 0 0 0 1
pintype=pwr
}
L 52875 33600 53125 33600 3 25 0 0 -1 -1
T 52900 33850 8 6 0 0 0 0 1
net=GND:1
T 52900 33950 8 6 0 0 0 0 1
symversion=1.0
T 52900 34050 8 6 0 0 0 0 1
device=GND
]
{
T 52900 33950 5 6 0 0 0 0 1
symversion=1.0
T 52900 34050 5 6 0 0 0 0 1
device=GND
}
N 53000 34200 53000 33800 4
C 55300 34800 1 0 0 EMBEDDEDGND.sym
[
P 55500 35000 55500 34800 1 0 0
{
T 55600 34950 5 4 0 0 0 0 1
pinnumber=1
T 55600 34850 5 4 0 0 0 0 1
pinseq=1
T 55500 34750 5 8 1 1 0 5 1
pinlabel=GND
T 55600 34900 5 4 0 0 0 0 1
pintype=pwr
}
L 55375 34800 55625 34800 3 25 0 0 -1 -1
T 55400 35050 8 6 0 0 0 0 1
net=GND:1
T 55400 35150 8 6 0 0 0 0 1
symversion=1.0
T 55400 35250 8 6 0 0 0 0 1
device=GND
]
{
T 55400 35150 5 6 0 0 0 0 1
symversion=1.0
T 55400 35250 5 6 0 0 0 0 1
device=GND
}
N 55500 35000 55500 35500 4
N 55500 35500 55800 35500 4
C 57700 29100 1 0 0 EMBEDDEDmounting_hole.sym
[
V 58000 29450 250 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58000 29450 110 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58000 29630 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58000 29270 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58180 29450 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 57820 29450 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 57870 29580 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58130 29580 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58130 29320 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 57870 29320 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 58000 29100 58000 29200 1 0 0
{
T 58150 29200 5 4 0 0 0 0 1
pintype=pas
T 58150 29100 9 4 0 0 0 0 1
pinlabel=mounting hole
T 57950 29100 5 8 0 1 0 6 1
pinnumber=1
T 58150 29150 5 4 0 0 0 0 1
pinseq=1
}
T 57850 29750 8 8 0 1 0 0 1
refdes=MH?
T 57850 29900 8 6 0 0 0 0 1
device=MOUNTING_HOLE
T 57850 30000 8 6 0 0 0 0 1
author=Adrian Purser
T 57850 30100 8 6 0 0 0 0 1
symversion=1.0
]
{
T 57850 29750 5 8 1 1 0 0 1
refdes=MH1
T 57850 29900 5 6 0 0 0 0 1
device=MOUNTING_HOLE
T 57850 30100 5 6 0 0 0 0 1
symversion=1.0
T 57700 29100 5 10 0 0 0 0 1
footprint=MOUNTING-HOLE-3MM-TPH8V-NPH
}
C 58400 29100 1 0 0 EMBEDDEDmounting_hole.sym
[
V 58700 29450 250 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58700 29450 110 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58700 29630 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58700 29270 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58880 29450 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58520 29450 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58570 29580 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58830 29580 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58830 29320 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 58570 29320 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 58700 29100 58700 29200 1 0 0
{
T 58850 29200 5 4 0 0 0 0 1
pintype=pas
T 58850 29100 9 4 0 0 0 0 1
pinlabel=mounting hole
T 58650 29100 5 8 0 1 0 6 1
pinnumber=1
T 58850 29150 5 4 0 0 0 0 1
pinseq=1
}
T 58550 29750 8 8 0 1 0 0 1
refdes=MH?
T 58550 29900 8 6 0 0 0 0 1
device=MOUNTING_HOLE
T 58550 30000 8 6 0 0 0 0 1
author=Adrian Purser
T 58550 30100 8 6 0 0 0 0 1
symversion=1.0
]
{
T 58550 29750 5 8 1 1 0 0 1
refdes=MH2
T 58550 29900 5 6 0 0 0 0 1
device=MOUNTING_HOLE
T 58550 30100 5 6 0 0 0 0 1
symversion=1.0
T 58400 29100 5 10 0 0 0 0 1
footprint=MOUNTING-HOLE-3MM-TPH8V-NPH
}
C 59100 29100 1 0 0 EMBEDDEDmounting_hole.sym
[
V 59400 29450 250 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 59400 29450 110 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 59400 29630 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 59400 29270 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 59580 29450 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 59220 29450 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 59270 29580 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 59530 29580 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 59530 29320 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 59270 29320 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 59400 29100 59400 29200 1 0 0
{
T 59550 29200 5 4 0 0 0 0 1
pintype=pas
T 59550 29100 9 4 0 0 0 0 1
pinlabel=mounting hole
T 59350 29100 5 8 0 1 0 6 1
pinnumber=1
T 59550 29150 5 4 0 0 0 0 1
pinseq=1
}
T 59250 29750 8 8 0 1 0 0 1
refdes=MH?
T 59250 29900 8 6 0 0 0 0 1
device=MOUNTING_HOLE
T 59250 30000 8 6 0 0 0 0 1
author=Adrian Purser
T 59250 30100 8 6 0 0 0 0 1
symversion=1.0
]
{
T 59250 29750 5 8 1 1 0 0 1
refdes=MH3
T 59250 29900 5 6 0 0 0 0 1
device=MOUNTING_HOLE
T 59250 30100 5 6 0 0 0 0 1
symversion=1.0
T 59100 29100 5 10 0 0 0 0 1
footprint=MOUNTING-HOLE-3MM-TPH8V-NPH
}
C 59800 29100 1 0 0 EMBEDDEDmounting_hole.sym
[
V 60100 29450 250 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 60100 29450 110 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 60100 29630 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 60100 29270 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 60280 29450 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 59920 29450 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 59970 29580 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 60230 29580 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 60230 29320 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
V 59970 29320 20 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 60100 29100 60100 29200 1 0 0
{
T 60250 29200 5 4 0 0 0 0 1
pintype=pas
T 60250 29100 9 4 0 0 0 0 1
pinlabel=mounting hole
T 60050 29100 5 8 0 1 0 6 1
pinnumber=1
T 60250 29150 5 4 0 0 0 0 1
pinseq=1
}
T 59950 29750 8 8 0 1 0 0 1
refdes=MH?
T 59950 29900 8 6 0 0 0 0 1
device=MOUNTING_HOLE
T 59950 30000 8 6 0 0 0 0 1
author=Adrian Purser
T 59950 30100 8 6 0 0 0 0 1
symversion=1.0
]
{
T 59950 29750 5 8 1 1 0 0 1
refdes=MH4
T 59950 29900 5 6 0 0 0 0 1
device=MOUNTING_HOLE
T 59950 30100 5 6 0 0 0 0 1
symversion=1.0
T 59800 29100 5 10 0 0 0 0 1
footprint=MOUNTING-HOLE-3MM-TPH8V-NPH
}
C 57800 28900 1 0 0 EMBEDDEDGND.sym
[
P 58000 29100 58000 28900 1 0 0
{
T 58100 29050 5 4 0 0 0 0 1
pinnumber=1
T 58100 28950 5 4 0 0 0 0 1
pinseq=1
T 58000 28850 5 8 1 1 0 5 1
pinlabel=GND
T 58100 29000 5 4 0 0 0 0 1
pintype=pwr
}
L 57875 28900 58125 28900 3 25 0 0 -1 -1
T 57900 29150 8 6 0 0 0 0 1
net=GND:1
T 57900 29250 8 6 0 0 0 0 1
symversion=1.0
T 57900 29350 8 6 0 0 0 0 1
device=GND
]
{
T 57900 29250 5 6 0 0 0 0 1
symversion=1.0
T 57900 29350 5 6 0 0 0 0 1
device=GND
}
C 58500 28900 1 0 0 EMBEDDEDGND.sym
[
P 58700 29100 58700 28900 1 0 0
{
T 58800 29050 5 4 0 0 0 0 1
pinnumber=1
T 58800 28950 5 4 0 0 0 0 1
pinseq=1
T 58700 28850 5 8 1 1 0 5 1
pinlabel=GND
T 58800 29000 5 4 0 0 0 0 1
pintype=pwr
}
L 58575 28900 58825 28900 3 25 0 0 -1 -1
T 58600 29150 8 6 0 0 0 0 1
net=GND:1
T 58600 29250 8 6 0 0 0 0 1
symversion=1.0
T 58600 29350 8 6 0 0 0 0 1
device=GND
]
{
T 58600 29250 5 6 0 0 0 0 1
symversion=1.0
T 58600 29350 5 6 0 0 0 0 1
device=GND
}
C 59300 29200 1 270 0 EMBEDDEDno_connect.sym
[
P 59400 29100 59400 29000 1 0 0
{
T 59400 28600 5 6 0 0 90 8 1
pinseq=1
T 59500 28600 5 6 0 0 90 8 1
pinnumber=1
}
T 59600 29200 8 6 0 0 270 0 1
value=NoConnection
T 59400 28950 9 8 1 0 270 1 1
NC
T 59700 29200 8 6 0 0 270 0 1
documentation=nc.pdf
T 59800 29200 8 6 0 0 270 0 1
device=DRC_Directive
T 59900 29200 8 6 0 0 270 0 1
graphical=1
L 59425 29025 59375 28975 2 10 1 0 -1 -1
L 59425 28975 59375 29025 2 10 1 0 -1 -1
]
{
T 59600 29200 5 6 0 0 270 0 1
value=NoConnection
T 59800 29200 5 6 0 0 270 0 1
device=DRC_Directive
}
C 60000 29200 1 270 0 EMBEDDEDno_connect.sym
[
P 60100 29100 60100 29000 1 0 0
{
T 60100 28600 5 6 0 0 90 8 1
pinseq=1
T 60200 28600 5 6 0 0 90 8 1
pinnumber=1
}
T 60300 29200 8 6 0 0 270 0 1
value=NoConnection
T 60100 28950 9 8 1 0 270 1 1
NC
T 60400 29200 8 6 0 0 270 0 1
documentation=nc.pdf
T 60500 29200 8 6 0 0 270 0 1
device=DRC_Directive
T 60600 29200 8 6 0 0 270 0 1
graphical=1
L 60125 29025 60075 28975 2 10 1 0 -1 -1
L 60125 28975 60075 29025 2 10 1 0 -1 -1
]
{
T 60300 29200 5 6 0 0 270 0 1
value=NoConnection
T 60500 29200 5 6 0 0 270 0 1
device=DRC_Directive
}
