<div class="rst-content">

<table class="sphinxhide" width="100%">
<tr width="100%">
<td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/>
<a href="https://www.xilinx.com/products/design-tools/vitis.html">See Vitis™ Development Environment on xilinx.com</a>
<a href="https://www.xilinx.com/products/design-tools/vitis/vitis-ai.html">See Vitis-AI™ Development Environment on xilinx.com</a>
</td>
</tr>
</table>
<p><em><strong>Version: Vitis 2021.2</strong></em></p>
<h2>Introduction</h2>
<p>The Versal™ adaptive compute acceleration platform (ACAP) is a fully software programmable, heterogeneous compute platform that combines the processing system (PS) (Scalar Engines that include Arm™ processors), programmable logic (PL) (Adaptable Engines that include the programmable logic), and AI Engines which belong in the Intelligent Engine category.</p>
<p>This tutorial demonstrates the creation of a beamforming system running on the AI Engine, PL, and PS, and the validation of the design running on this heterogeneous domain.</p>
<p>The tutorial has been divided into modules. It takes you through creating a custom embedded platform, a bare-metal host application, and a custom PetaLinux-based Linux host application, as well as hardware emulation and hardware build flows in the context of a complete Versal ACAP system integration. Each module uses a Makefile to build the relevant aspect of the design.</p>
<h3>Tutorial Overview</h3>
<p>This beamforming tutorial is a system-level design that uses the AI Engine, PL, and PS resources. This design showcases the following features:</p>
<ul class="simple">
<li><p>A high utilization of PL and AI Engine resources which require advanced timing closure techniques</p></li>
<li><p>Custom platform creation</p></li>
<li><p>An AI Engine graph that implements matrix multiplication functions for uplink and downlink beamforming</p></li>
<li><p>RTL kernels that interface with the AI Engine and operate at 400 MHz</p></li>
<li><p>A scalable architecture that only needs a small number of kernels to be developed and can be copied multiple times to extend compute power</p></li>
<li><p>Bare-metal and PetaLinux PS host application development process</p></li>
<li><p>Timing closure methods for a high utilization design</p></li>
<li><p>Hardware emulation and VCK190 board flows</p></li>
<li><p>A hierarchical Makefile structure to highlight dependencies between build steps and showcase a way for multiple developers to work on the same repository at the same time (AI Engine developers, RTL designers, and software developers)</p></li>
</ul>
<h4>Assumptions</h4>
<p>To fully grasp the design, it is assumed that you have the following knowledge and resources:</p>
<ul class="simple">
<li><p>Ability to read Tcl scripts</p></li>
<li><p>Ability to read C++ based source code to understand the AI Engine kernels and host application source code (bare metal and Linux)</p></li>
<li><p>Ability to read Verilog RTL to understand the Vivado® projects created for the RTL PL kernels</p></li>
<li><p>A base bootable design (that is to say, you have brought up your board, and have a working hardware and board through a simple Vivado design)</p></li>
</ul>
<h2>Before You Begin</h2>
<p>This tutorial targets the <a class="reference external" href="https://www.xilinx.com/products/boards-and-kits/vck190.html">VCK190 ES board</a>. This board is currently available through early access. If you have already purchased this board, download the necessary files from the lounge and ensure you have the correct licenses installed. If you do not have a board and ES license, get in touch with your Xilinx sales contact.</p>
<h3><em>Documentation</em>: Explore AI Engine Architecture</h3>
<ul class="simple">
<li><p><a class="reference external" href="https://www.xilinx.com/support/documentation/architecture-manuals/am009-versal-ai-engine.pdf">AM009 AI Engine Architecture Manual</a></p></li>
<li><p><a class="reference external" href="https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/Versal-ACAP-AI-Engines-for-Dummies/ba-p/1132493">Versal ACAP AI Engines for Dummies</a></p></li>
<li><p><a class="reference external" href="https://www.xilinx.com/member/versal_ai_tools_ea.html">AI Engine Tools lounge</a></p></li>
<li><p><a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/yii1603912637443.html">AI Engine Documentation</a></p></li>
</ul>
<h3><em>Tools</em>: Installing the Tools</h3>
<ol class="simple">
<li><p>Obtain a license to enable beta devices in Xilinx tools (to use the VCK190 platform).</p></li>
<li><p>Obtain licenses for AI Engine tools.</p></li>
<li><p>Follow the instructions in <a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/acceleration_installation.html#dhg1543555360045__ae364401">Installing Xilinx Runtime and Platforms</a> (XRT).</p></li>
<li><p>Follow the instructions to install PetaLinux tools in the PetaLinux Tools Documentation (<a class="reference external" href="https://www.xilinx.com/content/dam/xilinx/support/documentation/sw_manuals/xilinx2021_2/ug1144-petalinux-tools-reference-guide.pdf">UG1144</a>).</p></li>
<li><p>Download the VCK190 PetaLinux 2021.2 BSP from the <a class="reference external" href="https://www.xilinx.com/member/vck190_headstart.html#docs">Versal AI Core Series VCK190 HeadStart Early Access Site
</a>.</p></li>
</ol>
<p>To build and run the Beamforming tutorial, you will also need to have downloaded and installed the following tools:</p>
<ul class="simple">
<li><p><a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2021_2/vitis_doc/acceleration_installation.html#juk1557377661419">Vitis™ Unified Software Development Platform 2021.2</a></p></li>
<li><p><a class="reference external" href="https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Installing-Xilinx-Runtime-and-Platforms">The Xilinx RunTime (XRT)</a></p></li>
<li><p><a class="reference external" href="https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/embedded-design-tools.html">PetaLinux Tools</a></p></li>
</ul>
<h3><em>Environment</em>: Setting Up Your Shell Environment</h3>
<p>When the elements of the Vitis software platform are installed, update the shell environment script. Set the necessary environment variables to your system specific paths.</p>
<ol class="simple">
<li><p>Edit the <code class="docutils literal notranslate"><span class="pre">env_setup.sh</span></code> script with your file paths:</p></li>
</ol>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">export</span> <span class="nv">XILINX_XRT</span><span class="o">=</span>/opt/xilinx/xrt
<span class="nb">export</span> <span class="nv">PATH_TO_BSP</span><span class="o">=</span>&lt;path-to-bsps&gt; <span class="c1">#(the folder that contains xilinx-vck190-v2021.2-final.bsp)</span>

<span class="nb">source</span> &lt;XILINX-INSTALL-LOCATION&gt;/Vitis/2021.2/settings64.sh
<span class="nb">source</span> <span class="nv">$XILINX_XRT</span>/setup.sh
<span class="nb">source</span> &lt;path-to-installed-PetaLinux&gt;/settings.sh
</pre></div>
</div>
<ol class="simple">
<li><p>Source the environment script:</p></li>
</ol>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">source</span> env_setup.sh
</pre></div>
</div>
<h3><em>Validation</em>: Confirming Tool Installation</h3>
<p>Make sure you are using the 2021.2 version of the Xilinx tools.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>which vitis
which aiecompiler
</pre></div>
</div>
<h3><em>Other Tutorials</em>: Learn Basic V++ and AI Engine Concepts</h3>
<p>If you are a novice user, review the following tutorials to understand the basic Vitis compiler concepts and how to  build simple AI Engine designs:</p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/Xilinx/Vitis-In-Depth-Tutorial/tree/master/AI_Engine_Development/Feature_Tutorials/05-AI-engine-versal-integration">XD002: AI Engine Versal Integration for Hardware Emulation and Hardware</a></p></li>
<li><p><a class="reference external" href="https://github.com/Xilinx/Vitis-In-Depth-Tutorial/tree/master/AI_Engine_Development/Feature_Tutorials/06-versal-system-design-clocking-tutorial">XD004: Versal System Design Clocking</a></p></li>
</ul>
<h3>System Design Overview</h3>
<p>This tutorial showcases a beamforming system with 32 layers and 64 antennas implemented on an XCVC1902 Versal ACAP device in the VCK190 board. The beamforming system consists of a downlink subsystem which contains the DL64A32L AI Engine subgraph and the <code class="docutils literal notranslate"><span class="pre">dlbf_data</span></code>, <code class="docutils literal notranslate"><span class="pre">dlbf_coeff</span></code>, and <code class="docutils literal notranslate"><span class="pre">dlbf_slave</span></code> PL RTL kernels. The beamforming system also consists of the uplink subsystem, which contains the UL64A32L AI Engine subgraph and the <code class="docutils literal notranslate"><span class="pre">ulbf_data</span></code>, <code class="docutils literal notranslate"><span class="pre">ulbf_coeff</span></code>, and <code class="docutils literal notranslate"><span class="pre">ulbf_slave</span></code> PL RTL kernels. Together, the downlink and uplink subsystems implement the uplink and downlink matrix multiplication equations for M=32 layers and N=64 antennas and compute sample data. The results are compared to reference downlink and uplink result data for verification. The entire beamforming system is copied three times to make full use of the available AI Engine and PL resources.</p>
<h4>Block Diagram</h4>
<p><img alt="Beamforming Block Diagram" src="docs/AI_Engine_Development/Design_Tutorials/03-beamforming/images/beamforming_block%20_diagram.png"/></p>
<h2>Modules</h2>
<h3>Module 01 - Custom Platform</h3>
<p>The module shows when to create a custom platform rather than a base platform. It also shows how to create a custom platform, using a beamforming platform as an example.</p>
<p><a class="reference external" href="Module_01_Custom_Platform">Read more …</a></p>
<h3>Module 02 - AI Engine Design</h3>
<ul class="simple">
<li><p>Teaches AI Engine developers how to:</p>
<ul>
<li><p>Map beamforming functions to AI Engine kernels.</p></li>
<li><p>Design AI Engine graphs with beamforming source code as example.</p></li>
<li><p>Use the AI Engine compilers (and understand why unique options are used for this design).</p></li>
<li><p>Use the AI Simulator to test against reference output data.</p></li>
</ul>
</li>
</ul>
<p><a class="reference external" href="Module_02_AI_Engine_Design">Read more…</a></p>
<h3>Module 03 - PL Design</h3>
<p>This module shows RTL designers how to:</p>
<ul class="simple">
<li><p>Map data storage and data capture functions to Custom RTL PL kernels which will connect to the AI Engine and custom platform.</p></li>
<li><p>Design PL kernels with the beamforming PL source RTL as an example.</p></li>
<li><p>Package RTL PL kernels in to XO files.</p></li>
</ul>
<p><a class="reference external" href="Module_03_PL_Design">Read more…</a></p>
<h3>Module 04 - AI Engine and PL Integration</h3>
<p>This module shows developers how to:</p>
<ul class="simple">
<li><p>Combine an AI Engine graph (<code class="docutils literal notranslate"><span class="pre">libadf.a</span></code>) and <code class="docutils literal notranslate"><span class="pre">*.xo</span></code> PL kernels into an XCLBIN.</p></li>
<li><p>Guide the Vivado tool to close timing on a high utilization design.</p></li>
</ul>
<p><a class="reference external" href="Module_04_AI_Engine_and_PL_Integration">Read more…</a></p>
<h3>Module 05 - Bare-Metal PS Host Application</h3>
<p>This module shows software developers how to create a bare-metal application for beamforming.</p>
<p><a class="reference external" href="Module_05_Baremetal_Host_Application">Read more…</a></p>
<h3>Module 06 - System Integration - Bare Metal</h3>
<p>This module shows developers how to:</p>
<ul class="simple">
<li><p>Package their design using the Vitis compiler for hardware or hardware emulation.</p></li>
<li><p>Run hardware emulation.</p></li>
<li><p>Run their bare metal design on hardware (VCK190 board).</p></li>
</ul>
<p><a class="reference external" href="Module_06_Running_the_Baremetal_System">Read more…</a></p>
<h3>Module 07 - PetaLinux</h3>
<p>This module shows developers how to:</p>
<ul class="simple">
<li><p>Build a custom PetaLinux software platform.</p></li>
<li><p>Package the linked XSA and custom Petalinux software platform into a new Versal Custom Platform (<code class="docutils literal notranslate"><span class="pre">.xpfm</span></code>).</p></li>
</ul>
<p><a class="reference external" href="Module_07_Petalinux">Read more…</a></p>
<h3>Module 08 - Linux SW Application</h3>
<p>This module shows developers how to create a Linux PS host application for functional and performance tests.</p>
<p><a class="reference external" href="Module_08_Linux_SW_Application">Read more…</a></p>
<h3>Module 09 - System Integration - Linux</h3>
<p>This module shows developers how to:</p>
<ul class="simple">
<li><p>Package their design using the Vitis compiler for a hardware run with a Linux PS host application.</p></li>
<li><p>Run their design on hardware (VCK190 board).</p></li>
</ul>
<p><a class="reference external" href="Module_09_Running_the_Linux_System">Read more…</a></p>
<h3>Beamforming Introduction</h3>
<p>This tutorial shows efficient implementation of beamforming functionality on AI Engine arrays in the Xilinx Versal AI Engine devices. The design methodology is applicable to many use cases needing high throughput matrix multiplication, such as 5G wireless communication. The following figure shows an example illustration of how matrix multiplication is used in the beamforming of an orthogonal frequency division multiplex (OFDM) system with four layers and six antennas.</p>
<p><img alt="Beamforming General Image" src="../../../../_images/Beamforming_introduction.png"/></p>
<h4>Downlink Beamforming</h4>
<p>A single symbol of an OFDM system contains a frequency component and time component allocated to a single user (X<sub>0,0</sub>). Multiple symbols in different layers of an OFDM system (X<sub>0,0</sub>,X<sub>0,1</sub>,X<sub>0,2</sub>,X<sub>0,3</sub>) are multiplied by a specific set of complex weights (H<sub>0,0</sub>,H<sub>1,0</sub>,H<sub>2,0</sub>,H<sub>3,0</sub>) so the data between layers becomes “orthogonal” to each other. This orthogonality allows the layers to be summed together into a single signal (Y<sub>0,0</sub>) which is sent to an antenna. A second antenna signal (X<sub>0,1</sub>) can be created by multiplying another set of weights (H<sub>0,1</sub>,H<sub>1,1</sub>,H<sub>2,1</sub>,H<sub>3,1</sub>) to each layer (X<sub>0,0</sub>,X<sub>0,1</sub>,X<sub>0,2</sub>,X<sub>0,3</sub>). The same is done to create the rest of the antenna signals (Y<sub>0,2</sub>,Y<sub>0,3</sub>,Y<sub>0,4</sub>, and Y<sub>0,5</sub>).</p>
<h5>Downlink Beamforming Formulation</h5>
<p>The example and generalized downlink matrix multiplication formulas are given below.</p>
<h6>Example Equations for a Single Subcarrier</h6>
<p><img alt="Downlink Example Formulas" src="../../../../_images/downlink_example_formulas.PNG"/></p>
<h6>Generalized Downlink Beamforming Equations</h6>
<p><img alt="Downlink Generalized Formulas" src="../../../../_images/downlink_generalized_formulas.PNG"/></p>
<h4>Uplink Beamforming</h4>
<p>At the receiving end, the antenna data (Y<sub>0,0</sub>-Y<sub>0,5</sub>) can be demultiplexed back into their original layers (X<sub>0,0</sub>-Y<sub>0,3</sub>) because of their orthogonal feature.</p>
<h5>Generalized Uplink Beamforming Equations</h5>
<p><img alt="Uplink Generalized Formulas" src="../../../../_images/uplink_generalized_formulas.PNG"/></p>
<h6>Support</h6>
<p>GitHub issues will be used for tracking requests and bugs. For questions go to <a class="reference external" href="http://forums.xilinx.com/">forums.xilinx.com</a>.</p>
<h6>License</h6>
<p>Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.</p>
<p>You may obtain a copy of the License at <a class="reference external" href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a></p>
<p>Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.</p>
<p align="center"> XD016 | © Copyright 2020–2021 Xilinx, Inc.</p>
<footer>
<!-- Atalwar: Moved the footer code to layout.html to resolve conflict with the Xilinx template -->
</footer>
</div>