# compile vhdl design source files
vhdl xil_defaultlib  "../../../equation.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../equation.srcs/sources_1/new/top.vhd"
vhdl xil_defaultlib  "../../../equation.srcs/sim_1/new/top_tb_file.vhd"

# Do not sort compile order
nosort
