INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "D:/Cadeiras/AAC/xilinx/Vitis_HLS/2023.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling functionDF.cpp_pre.cpp.tb.cpp
   Compiling functionDF_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_functionDF.cpp
   Compiling apatb_functionDF_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...

D:\Cadeiras\AAC\aac\lab4\lab4opt\lab4opt\solution3\sim\verilog>set PATH= 

D:\Cadeiras\AAC\aac\lab4\lab4opt\lab4opt\solution3\sim\verilog>call D:/Cadeiras/AAC/xilinx/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_functionDF_top glbl -Oenable_linking_all_libraries  -prj functionDF.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s functionDF -debug all 
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Cadeiras/AAC/xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_functionDF_top glbl -Oenable_linking_all_libraries -prj functionDF.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s functionDF -debug all 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_automem_vecIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vecIn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_automem_vecOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_vecOut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_functionDF_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_c2_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_c2_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_c2_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_c2_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_fifo_w32_d10_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_fifo_w32_d10_S
INFO: [VRFC 10-311] analyzing module functionDF_fifo_w32_d10_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_funcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_funcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_funcB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_funcB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_funcC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_funcC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_funcD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_funcD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_start_for_funcB_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_start_for_funcB_U0
INFO: [VRFC 10-311] analyzing module functionDF_start_for_funcB_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_start_for_funcD_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module functionDF_start_for_funcD_U0
INFO: [VRFC 10-311] analyzing module functionDF_start_for_funcD_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_fifo_w32_d10_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_start_for_funcB_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF_start_for_funcD_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.functionDF_c2_RAM_AUTO_1R1W_memc...
Compiling module xil_defaultlib.functionDF_c2_RAM_AUTO_1R1W
Compiling module xil_defaultlib.functionDF_flow_control_loop_pip...
Compiling module xil_defaultlib.functionDF_funcA
Compiling module xil_defaultlib.functionDF_funcB
Compiling module xil_defaultlib.functionDF_funcC
Compiling module xil_defaultlib.functionDF_funcD
Compiling module xil_defaultlib.functionDF_fifo_w32_d10_S_ShiftR...
Compiling module xil_defaultlib.functionDF_fifo_w32_d10_S
Compiling module xil_defaultlib.functionDF_start_for_funcB_U0_Sh...
Compiling module xil_defaultlib.functionDF_start_for_funcB_U0
Compiling module xil_defaultlib.functionDF_start_for_funcD_U0_Sh...
Compiling module xil_defaultlib.functionDF_start_for_funcD_U0
Compiling module xil_defaultlib.functionDF
Compiling module xil_defaultlib.AESL_automem_vecIn
Compiling module xil_defaultlib.AESL_automem_vecOut
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(OUT_CH...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_functionDF_top
Compiling module work.glbl
Built simulation snapshot functionDF
ECHO is off.
ECHO is off.

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/functionDF/xsim_script.tcl
# xsim {functionDF} -view {{functionDF_dataflow_ana.wcfg}} -tclbatch {functionDF.tcl} -protoinst {functionDF.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file functionDF.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_functionDF_top/AESL_inst_functionDF//AESL_inst_functionDF_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_functionDF_top/AESL_inst_functionDF/funcA_U0/funcA_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_functionDF_top/AESL_inst_functionDF/funcB_U0/funcB_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_functionDF_top/AESL_inst_functionDF/funcC_U0/funcC_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_functionDF_top/AESL_inst_functionDF/funcD_U0/funcD_U0_activity
Time resolution is 1 ps
open_wave_config functionDF_dataflow_ana.wcfg
source functionDF.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $coutputgroup]
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_q1 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_d1 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_address1 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_q0 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_d0 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecOut_address0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_we1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_q1 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_d1 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_address1 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_q0 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_d0 -into $return_group -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/vecIn_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_start -into $blocksiggroup
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_done -into $blocksiggroup
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_ready -into $blocksiggroup
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_functionDF_top/AESL_inst_functionDF/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_functionDF_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_functionDF_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_functionDF_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_functionDF_top/LENGTH_vecIn -into $tb_portdepth_group -radix hex
## add_wave /apatb_functionDF_top/LENGTH_vecOut -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcoutputgroup]
## add_wave /apatb_functionDF_top/vecOut_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecOut_q1 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecOut_d1 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecOut_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecOut_address1 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecOut_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecOut_q0 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecOut_d0 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecOut_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecOut_address0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_functionDF_top/vecIn_we1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecIn_q1 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecIn_d1 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecIn_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecIn_address1 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecIn_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecIn_q0 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecIn_d0 -into $tb_return_group -radix hex
## add_wave /apatb_functionDF_top/vecIn_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_functionDF_top/vecIn_address0 -into $tb_return_group -radix hex
## save_wave_config functionDF.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 6 [0.00%] @ "125000"
// RTL Simulation : 1 / 6 [46.43%] @ "385000"
// RTL Simulation : 2 / 6 [46.43%] @ "495000"
// RTL Simulation : 3 / 6 [46.43%] @ "615000"
// RTL Simulation : 4 / 6 [46.43%] @ "725000"
// RTL Simulation : 5 / 6 [46.43%] @ "845000"
// RTL Simulation : 6 / 6 [100.00%] @ "955000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1015 ns : File "D:/Cadeiras/AAC/aac/lab4/lab4opt/lab4opt/solution3/sim/verilog/functionDF.autotb.v" Line 296
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar 19 12:49:05 2024...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
