// Seed: 2949703424
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input wor id_2,
    output tri1 id_3,
    input supply1 id_4
    , id_7,
    output tri0 id_5
);
  wire id_8;
  assign id_1 = 1;
  id_9(
      .id_0(1), .id_1(1'b0), .id_2(id_2), .id_3(1), .id_4(id_1)
  );
  wire id_10 = 1;
  id_11(
      .id_0(id_7), .id_1(id_5)
  );
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input wor id_8,
    input wor id_9,
    output supply0 id_10,
    input wand id_11,
    output wand id_12,
    input tri0 id_13,
    input tri0 id_14,
    input wand id_15,
    output tri1 id_16
);
  assign id_12 = id_3 ? 1 : id_6 >> id_14;
  wire id_18, id_19;
  module_0(
      id_0, id_10, id_6, id_16, id_1, id_10
  );
  assign id_7 = id_2;
endmodule
