gtwizard_ultrascale_v1_7_gthe4_channel.v,verilog,xil_defaultlib,../../../../adrv9009_zcu102.srcs/sources_1/ip/xvr_refclk_out/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v,
xvr_refclk_out_gthe4_channel_wrapper.v,verilog,xil_defaultlib,../../../../adrv9009_zcu102.srcs/sources_1/ip/xvr_refclk_out/sim/xvr_refclk_out_gthe4_channel_wrapper.v,
xvr_refclk_out_gtwizard_gthe4.v,verilog,xil_defaultlib,../../../../adrv9009_zcu102.srcs/sources_1/ip/xvr_refclk_out/sim/xvr_refclk_out_gtwizard_gthe4.v,
xvr_refclk_out_gtwizard_top.v,verilog,xil_defaultlib,../../../../adrv9009_zcu102.srcs/sources_1/ip/xvr_refclk_out/sim/xvr_refclk_out_gtwizard_top.v,
xvr_refclk_out.v,verilog,xil_defaultlib,../../../../adrv9009_zcu102.srcs/sources_1/ip/xvr_refclk_out/sim/xvr_refclk_out.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
