+define+CAST2VERILOG_INPUT_TIMINGBUFFER="input_timing_buffer$"
+define+CAST2VERILOG_OUTPUT_TIMINGBUFFER="output_timing_buffer$"
+define+CAST2VERILOG_INPUT_TIMINGBUFFER_SLACK0="input_timing_buffer$s0"
+define+CAST2VERILOG_OUTPUT_TIMINGBUFFER_SLACK0="output_timing_buffer$s0"
+define+CAST2VERILOG_BD_INPUT_TIMINGBUFFER="bd_input_timing_buffer$"
+define+CAST2VERILOG_BD_OUTPUT_TIMINGBUFFER="bd_output_timing_buffer$"
+define+CAST2VERILOG_BD_INPUT_TIMINGBUFFER_SLACK0="bd_input_timing_buffer$s0"
+define+CAST2VERILOG_BD_OUTPUT_TIMINGBUFFER_SLACK0="bd_output_timing_buffer$s0"
+define+CAST2VERILOG_INPUT_DFT="csp_input_dft"
+define+CAST2VERILOG_OUTPUT_DFT="csp_output_dft"
+define+CAST2VERILOG_NEW_INPUT_DFT="csp_new_input_dft"
+define+CAST2VERILOG_NEW_OUTPUT_DFT="csp_new_output_dft"
+define+CAST2VERILOG_PASSTHRU_DFT="csp_passthru_dft"
+define+CAST2VERILOG_SRAM_SERIAL="csp_sram_serial"
+define+CAST2VERILOG_PASSTHRU_SRAM_SERIAL="csp_passthru_sram_serial"
+define+CAST2VERILOG_ARBITER="csp_fair_arbiter"
+define+CAST2VERILOG_CELEMENT="CELEMENT"
+define+BLACKBOX="GATE_Z_MIKE"
+define+BLACKBOX_TRIREG="GATE_Z_MIKE_TRIREG"
+define+BLACKBOX_CLK="GATE_Z_MIKE_CLK"
+define+BLACKBOX_TRIREG_CLK="GATE_Z_MIKE_CLK_TRIREG"
+define+NAND2="nand"
+define+NAND3="nand"
+define+NAND4="nand"
+define+NAND5="nand"
+define+NAND6="nand"
+define+NOR2="nor"
+define+NOR3="nor"
+define+NOR4="nor"
+define+NOR5="nor"
+define+NOR6="nor"
+define+INV="not"
+define+AND="and"
+define+OR="or"
