// Generated by CIRCT firtool-1.62.0
// VCS coverage exclude_file
module mem_4x32(
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [1:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:3];
  reg        _R0_en_d0;
  reg [1:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [1:0]  _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 32'bx;
endmodule

// VCS coverage exclude_file
module memC_4x32(
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  input  [1:0]  W1_addr,
  input         W1_en,
                W1_clk,
  input  [31:0] W1_data
);

  reg [31:0] Memory[0:3];
  reg        _R0_en_d0;
  reg [1:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
    if (W1_en & 1'h1)
      Memory[W1_addr] <= W1_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;
endmodule

module MatrixMultiplier(
  input         clock,
                reset,
                io_start,
  output        io_busy,
                io_done,
  input         io_matrixA_writeEn,
                io_matrixA_readEn,
  input  [1:0]  io_matrixA_addr,
  input  [31:0] io_matrixA_writeData,
  output [31:0] io_matrixA_readData,
  input         io_matrixB_writeEn,
                io_matrixB_readEn,
  input  [1:0]  io_matrixB_addr,
  input  [31:0] io_matrixB_writeData,
  output [31:0] io_matrixB_readData,
  input         io_result_writeEn,
                io_result_readEn,
  input  [1:0]  io_result_addr,
  input  [31:0] io_result_writeData,
  output [31:0] io_result_readData
);

  wire [31:0] _memB_ext_R1_data;
  wire [31:0] _memA_ext_R1_data;
  reg  [1:0]  state;
  reg         row;
  reg         col;
  reg         k;
  reg  [31:0] accumulator;
  reg  [31:0] dataA;
  reg  [31:0] dataB;
  wire        _GEN = state == 2'h0;
  wire        _GEN_0 = state == 2'h1;
  wire [1:0]  _GEN_1 = {row, 1'h0};
  wire [1:0]  _GEN_2 = {1'h0, col};
  wire        _GEN_3 = ~_GEN & _GEN_0;
  always @(posedge clock) begin
    if (reset) begin
      state <= 2'h0;
      row <= 1'h0;
      col <= 1'h0;
      k <= 1'h0;
      accumulator <= 32'h0;
      dataA <= 32'h0;
      dataB <= 32'h0;
    end
    else begin
      if (_GEN) begin
        if (io_start) begin
          state <= 2'h1;
          accumulator <= 32'h0;
        end
        row <= ~io_start & row;
        col <= ~io_start & col;
        k <= ~io_start & k;
      end
      else begin
        if (_GEN_0) begin
          if (k & col & row)
            state <= 2'h2;
          k <= ~k & k - 1'h1;
          if (k)
            accumulator <= 32'h0;
          else
            accumulator <= accumulator + dataA * dataB;
        end
        else if (state == 2'h2 & ~io_start)
          state <= 2'h0;
        if (~(_GEN_0 & k & col) | row) begin
        end
        else
          row <= row - 1'h1;
        if (_GEN_0 & k)
          col <= ~col & col - 1'h1;
      end
      if (_GEN | ~_GEN_0) begin
      end
      else begin
        dataA <= _memA_ext_R1_data;
        dataB <= _memB_ext_R1_data;
      end
    end
  end // always @(posedge)
  mem_4x32 memA_ext (
    .R0_addr (io_matrixA_addr),
    .R0_en   (io_matrixA_readEn),
    .R0_clk  (clock),
    .R0_data (io_matrixA_readData),
    .R1_addr (_GEN_1 + {1'h0, k}),
    .R1_en   (_GEN_3),
    .R1_clk  (clock),
    .R1_data (_memA_ext_R1_data),
    .W0_addr (io_matrixA_addr),
    .W0_en   (io_matrixA_writeEn),
    .W0_clk  (clock),
    .W0_data (io_matrixA_writeData)
  );
  mem_4x32 memB_ext (
    .R0_addr (io_matrixB_addr),
    .R0_en   (io_matrixB_readEn),
    .R0_clk  (clock),
    .R0_data (io_matrixB_readData),
    .R1_addr ({k, 1'h0} + _GEN_2),
    .R1_en   (_GEN_3),
    .R1_clk  (clock),
    .R1_data (_memB_ext_R1_data),
    .W0_addr (io_matrixB_addr),
    .W0_en   (io_matrixB_writeEn),
    .W0_clk  (clock),
    .W0_data (io_matrixB_writeData)
  );
  memC_4x32 memC_ext (
    .R0_addr (io_result_addr),
    .R0_en   (io_result_readEn),
    .R0_clk  (clock),
    .R0_data (io_result_readData),
    .W0_addr (_GEN_1 + _GEN_2),
    .W0_en   (~_GEN & _GEN_0 & k),
    .W0_clk  (clock),
    .W0_data (accumulator),
    .W1_addr (io_result_addr),
    .W1_en   (io_result_writeEn),
    .W1_clk  (clock),
    .W1_data (io_result_writeData)
  );
  assign io_busy = |state;
  assign io_done = state == 2'h2;
endmodule

