<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_f_l_a_s_h___type_def" xml:lang="en-US">
<title>FLASH_TypeDef Struct Reference</title>
<indexterm><primary>FLASH_TypeDef</primary></indexterm>
<para>

<para>FLASH Registers. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f407xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_l_a_s_h___type_def_1a9cb55206b29a8c16354747c556ab8bea">ACR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_l_a_s_h___type_def_1a84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_l_a_s_h___type_def_1afc4900646681dfe1ca43133d376c4423">OPTKEYR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_l_a_s_h___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_l_a_s_h___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_l_a_s_h___type_def_1acfef9b6d7da4271943edc04d7dfdf595">OPTCR</link></para>
</listitem>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_l_a_s_h___type_def_1a1dddf235f246a1d4e7e5084cd51e2dd0">OPTCR1</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>FLASH Registers. </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00456">456</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_f_l_a_s_h___type_def_1a9cb55206b29a8c16354747c556ab8bea"/><section>
    <title>ACR</title>
<indexterm><primary>ACR</primary><secondary>FLASH_TypeDef</secondary></indexterm>
<indexterm><primary>FLASH_TypeDef</primary><secondary>ACR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t ACR</computeroutput></para>
<para>FLASH access control register, Address offset: 0x00 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00458">458</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_l_a_s_h___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR</title>
<indexterm><primary>CR</primary><secondary>FLASH_TypeDef</secondary></indexterm>
<indexterm><primary>FLASH_TypeDef</primary><secondary>CR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR</computeroutput></para>
<para>FLASH control register, Address offset: 0x10 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00462">462</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_l_a_s_h___type_def_1a84c491be6c66b1d5b6a2efd0740b3d0c"/><section>
    <title>KEYR</title>
<indexterm><primary>KEYR</primary><secondary>FLASH_TypeDef</secondary></indexterm>
<indexterm><primary>FLASH_TypeDef</primary><secondary>KEYR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t KEYR</computeroutput></para>
<para>FLASH key register, Address offset: 0x04 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00459">459</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_l_a_s_h___type_def_1acfef9b6d7da4271943edc04d7dfdf595"/><section>
    <title>OPTCR</title>
<indexterm><primary>OPTCR</primary><secondary>FLASH_TypeDef</secondary></indexterm>
<indexterm><primary>FLASH_TypeDef</primary><secondary>OPTCR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t OPTCR</computeroutput></para>
<para>FLASH option control register , Address offset: 0x14 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00463">463</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_l_a_s_h___type_def_1a1dddf235f246a1d4e7e5084cd51e2dd0"/><section>
    <title>OPTCR1</title>
<indexterm><primary>OPTCR1</primary><secondary>FLASH_TypeDef</secondary></indexterm>
<indexterm><primary>FLASH_TypeDef</primary><secondary>OPTCR1</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t OPTCR1</computeroutput></para>
<para>FLASH option control register 1, Address offset: 0x18 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00464">464</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_l_a_s_h___type_def_1afc4900646681dfe1ca43133d376c4423"/><section>
    <title>OPTKEYR</title>
<indexterm><primary>OPTKEYR</primary><secondary>FLASH_TypeDef</secondary></indexterm>
<indexterm><primary>FLASH_TypeDef</primary><secondary>OPTKEYR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t OPTKEYR</computeroutput></para>
<para>FLASH option key register, Address offset: 0x08 </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00460">460</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<anchor xml:id="_struct_f_l_a_s_h___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR</title>
<indexterm><primary>SR</primary><secondary>FLASH_TypeDef</secondary></indexterm>
<indexterm><primary>FLASH_TypeDef</primary><secondary>SR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR</computeroutput></para>
<para>FLASH status register, Address offset: 0x0C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00461">461</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
Inc/<link linkend="_stm32f407xx_8h">stm32f407xx.h</link></section>
</section>
