{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 11:00:38 2016 " "Info: Processing started: Tue Apr 05 11:00:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rca_16bit -c Rca_16bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rca_16bit -c Rca_16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_asyncrst_sign1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ff_asyncrst_sign1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_asyncrst_sign1bit-behavior " "Info: Found design unit 1: ff_asyncrst_sign1bit-behavior" {  } { { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign1bit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ff_asyncrst_sign1bit " "Info: Found entity 1: ff_asyncrst_sign1bit" {  } { { "ff_asyncrst_sign1bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign1bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rca_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rca_16bit-behavior " "Info: Found design unit 1: Rca_16bit-behavior" {  } { { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Rca_16bit " "Info: Found entity 1: Rca_16bit" {  } { { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file full_adder_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_16bit-behavior " "Info: Found design unit 1: full_adder_16bit-behavior" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_16bit " "Info: Found entity 1: full_adder_16bit" {  } { { "full_adder_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/full_adder_16bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_asyncrst_sign16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ff_asyncrst_sign16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_asyncrst_sign16bit-behavior " "Info: Found design unit 1: ff_asyncrst_sign16bit-behavior" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ff_asyncrst_sign16bit " "Info: Found entity 1: ff_asyncrst_sign16bit" {  } { { "ff_asyncrst_sign16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/ff_asyncrst_sign16bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rca_16bit " "Info: Elaborating entity \"Rca_16bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "18 16 Rca_16bit.vhd(45) " "Error (10344): VHDL expression error at Rca_16bit.vhd(45): expression has 18 elements, but must have 16 elements" {  } { { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 45 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "D Rca_16bit.vhd(44) " "Error (10346): VHDL error at Rca_16bit.vhd(44): formal port or parameter \"D\" must have actual or default value" {  } { { "Rca_16bit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab03/RCA 16bit/Rca_16bit.vhd" 44 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Error: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 05 11:00:39 2016 " "Error: Processing ended: Tue Apr 05 11:00:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
