# synopsys-rd-internship-application


# Synopsys R&D Internship Application â€“ Ashok Venna

## About Me
2025 B.Tech graduate in Electronics & Communication Engineering (CGPA: 8.1) from RGUKT University.  
Passionate about **Digital Design, RTL Development, and Verification** with hands-on experience in **C, Verilog, SystemVerilog**, and FPGA prototyping.  
I aim to contribute to high-impact R&D projects at Synopsys.

---

## Key Skills
- **Programming:** C, Verilog, SystemVerilog
- **Domains:** Digital Design, Computer Architecture, Hardware Verification
- **Interfaces:** UART, SPI, I2C
- **Tools:** Vivado, Quartus Prime
- **OS:** Linux, Windows

---

## Highlight Projects
- **RISC-V Single-Cycle Processor** â€“ Designed & simulated CPU with all RV32I types; custom testbenches for correctness.
- **FIFO Design & Verification** â€“ Built high-speed FIFO in Verilog/SystemVerilog, optimized for sync between clock domains.
- **Bluetooth-Controlled Car (DE10-Nano)** â€“ UART-based FPGA control system for remote driving.
- **SerDes System** â€“ Parallelâ†”Serial conversion implemented in Verilog using Nexys A7 FPGA.

---

## Certifications
- Computer Architecture & Organization â€“ Udemy
- Building Processor with Verilog HDL â€“ Udemy
- SystemVerilog for Verification (Part 1) â€“ Udemy

---

## Publication
- *FPGA Prototyping for Mobile Controlled Agri-Bot with Terrain Adaptability* â€“ Industrial Engineering Journal, Aug 2024

---

ðŸ“§ **Email:** vennaashok806@gmail.com  
