INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sources_1/imports/Modulos_sv/module_7seg_decodificador.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_7seg_decodificador
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sources_1/imports/Modulos_sv/module_7seg_display_leds.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_7seg_display_leds
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sources_1/imports/Modulos_sv/module_7seg_mux4a1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_7seg_mux4a1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Documentos/GitHub/lab1-g03/lab1.2/lab1.2.srcs/sim_1/imports/new/tb_module_7seg_display_leds.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_module_7seg_display_leds
