<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › pci › ctxfi › ct20k2reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ct20k2reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/**</span>
<span class="cm"> * Copyright (C) 2008, Creative Technology Ltd. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This source file is released under GPL v2 license (no other versions).</span>
<span class="cm"> * See the COPYING file included in the main directory of this source</span>
<span class="cm"> * distribution for the license terms and conditions.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _20K2REGISTERS_H_</span>
<span class="cp">#define _20K2REGISTERS_H_</span>


<span class="cm">/* Timer Registers */</span>
<span class="cp">#define WC		0x1b7000</span>
<span class="cp">#define TIMR		0x1b7004</span>
<span class="cp"># define	TIMR_IE		(1&lt;&lt;15)</span>
<span class="cp"># define	TIMR_IP		(1&lt;&lt;14)</span>
<span class="cp">#define GIP		0x1b7010</span>
<span class="cp">#define GIE		0x1b7014</span>

<span class="cm">/* I2C Registers */</span>
<span class="cp">#define I2C_IF_ADDRESS   0x1B9000</span>
<span class="cp">#define I2C_IF_WDATA     0x1B9004</span>
<span class="cp">#define I2C_IF_RDATA     0x1B9008</span>
<span class="cp">#define I2C_IF_STATUS    0x1B900C</span>
<span class="cp">#define I2C_IF_WLOCK     0x1B9010</span>

<span class="cm">/* Global Control Registers */</span>
<span class="cp">#define GLOBAL_CNTL_GCTL    0x1B7090</span>

<span class="cm">/* PLL Registers */</span>
<span class="cp">#define PLL_CTL 		0x1B7080</span>
<span class="cp">#define PLL_STAT		0x1B7084</span>
<span class="cp">#define PLL_ENB			0x1B7088</span>

<span class="cm">/* SRC Registers */</span>
<span class="cp">#define SRC_CTL             0x1A0000 </span><span class="cm">/* 0x1A0000 + (256 * Chn) */</span><span class="cp"></span>
<span class="cp">#define SRC_CCR             0x1A0004 </span><span class="cm">/* 0x1A0004 + (256 * Chn) */</span><span class="cp"></span>
<span class="cp">#define SRC_IMAP            0x1A0008 </span><span class="cm">/* 0x1A0008 + (256 * Chn) */</span><span class="cp"></span>
<span class="cp">#define SRC_CA              0x1A0010 </span><span class="cm">/* 0x1A0010 + (256 * Chn) */</span><span class="cp"></span>
<span class="cp">#define SRC_CF              0x1A0014 </span><span class="cm">/* 0x1A0014 + (256 * Chn) */</span><span class="cp"></span>
<span class="cp">#define SRC_SA              0x1A0018 </span><span class="cm">/* 0x1A0018 + (256 * Chn) */</span><span class="cp"></span>
<span class="cp">#define SRC_LA              0x1A001C </span><span class="cm">/* 0x1A001C + (256 * Chn) */</span><span class="cp"></span>
<span class="cp">#define SRC_CTLSWR	    0x1A0020 </span><span class="cm">/* 0x1A0020 + (256 * Chn) */</span><span class="cp"></span>
<span class="cp">#define SRC_CD		    0x1A0080 </span><span class="cm">/* 0x1A0080 + (256 * Chn) + (4 * Regn) */</span><span class="cp"></span>
<span class="cp">#define SRC_MCTL		0x1A012C</span>
<span class="cp">#define SRC_IP			0x1A102C </span><span class="cm">/* 0x1A102C + (256 * Regn) */</span><span class="cp"></span>
<span class="cp">#define SRC_ENB			0x1A282C </span><span class="cm">/* 0x1A282C + (256 * Regn) */</span><span class="cp"></span>
<span class="cp">#define SRC_ENBSTAT		0x1A202C</span>
<span class="cp">#define SRC_ENBSA		0x1A232C</span>
<span class="cp">#define SRC_DN0Z		0x1A0030</span>
<span class="cp">#define SRC_DN1Z		0x1A0040</span>
<span class="cp">#define SRC_UPZ			0x1A0060</span>

<span class="cm">/* GPIO Registers */</span>
<span class="cp">#define GPIO_DATA           0x1B7020</span>
<span class="cp">#define GPIO_CTRL           0x1B7024</span>
<span class="cp">#define GPIO_EXT_DATA       0x1B70A0</span>

<span class="cm">/* Virtual memory registers */</span>
<span class="cp">#define VMEM_PTPAL          0x1C6300 </span><span class="cm">/* 0x1C6300 + (16 * Chn) */</span><span class="cp"></span>
<span class="cp">#define VMEM_PTPAH          0x1C6304 </span><span class="cm">/* 0x1C6304 + (16 * Chn) */</span><span class="cp"></span>
<span class="cp">#define VMEM_CTL            0x1C7000</span>

<span class="cm">/* Transport Registers */</span>
<span class="cp">#define TRANSPORT_ENB       0x1B6000</span>
<span class="cp">#define TRANSPORT_CTL       0x1B6004</span>
<span class="cp">#define TRANSPORT_INT       0x1B6008</span>

<span class="cm">/* Audio IO */</span>
<span class="cp">#define AUDIO_IO_AIM        0x1B5000 </span><span class="cm">/* 0x1B5000 + (0x04 * Chn) */</span><span class="cp"></span>
<span class="cp">#define AUDIO_IO_TX_CTL     0x1B5400 </span><span class="cm">/* 0x1B5400 + (0x40 * Chn) */</span><span class="cp"></span>
<span class="cp">#define AUDIO_IO_TX_CSTAT_L 0x1B5408 </span><span class="cm">/* 0x1B5408 + (0x40 * Chn) */</span><span class="cp"></span>
<span class="cp">#define AUDIO_IO_TX_CSTAT_H 0x1B540C </span><span class="cm">/* 0x1B540C + (0x40 * Chn) */</span><span class="cp"></span>
<span class="cp">#define AUDIO_IO_RX_CTL     0x1B5410 </span><span class="cm">/* 0x1B5410 + (0x40 * Chn) */</span><span class="cp"></span>
<span class="cp">#define AUDIO_IO_RX_SRT_CTL 0x1B5420 </span><span class="cm">/* 0x1B5420 + (0x40 * Chn) */</span><span class="cp"></span>
<span class="cp">#define AUDIO_IO_MCLK       0x1B5600</span>
<span class="cp">#define AUDIO_IO_TX_BLRCLK  0x1B5604</span>
<span class="cp">#define AUDIO_IO_RX_BLRCLK  0x1B5608</span>

<span class="cm">/* Mixer */</span>
<span class="cp">#define MIXER_AMOPLO		0x130000 </span><span class="cm">/* 0x130000 + (8 * Chn) [4095 : 0] */</span><span class="cp"></span>
<span class="cp">#define MIXER_AMOPHI		0x130004 </span><span class="cm">/* 0x130004 + (8 * Chn) [4095 : 0] */</span><span class="cp"></span>
<span class="cp">#define MIXER_PRING_LO_HI	0x188000 </span><span class="cm">/* 0x188000 + (4 * Chn) [4095 : 0] */</span><span class="cp"></span>
<span class="cp">#define MIXER_PMOPLO		0x138000 </span><span class="cm">/* 0x138000 + (8 * Chn) [4095 : 0] */</span><span class="cp"></span>
<span class="cp">#define MIXER_PMOPHI		0x138004 </span><span class="cm">/* 0x138004 + (8 * Chn) [4095 : 0] */</span><span class="cp"></span>
<span class="cp">#define MIXER_AR_ENABLE		0x19000C</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
