###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       148033   # Number of WRITE/WRITEP commands
num_reads_done                 =       964636   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       753734   # Number of read row buffer hits
num_read_cmds                  =       964636   # Number of READ/READP commands
num_writes_done                =       148044   # Number of read requests issued
num_write_row_hits             =        98223   # Number of write row buffer hits
num_act_cmds                   =       262015   # Number of ACT commands
num_pre_cmds                   =       261986   # Number of PRE commands
num_ondemand_pres              =       238389   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9476942   # Cyles of rank active rank.0
rank_active_cycles.1           =      9255200   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       523058   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       744800   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1052740   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18362   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8825   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1971   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1510   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1921   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1318   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1381   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2269   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1015   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21402   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =           87   # Write cmd latency (cycles)
write_latency[40-59]           =           97   # Write cmd latency (cycles)
write_latency[60-79]           =          172   # Write cmd latency (cycles)
write_latency[80-99]           =          351   # Write cmd latency (cycles)
write_latency[100-119]         =          623   # Write cmd latency (cycles)
write_latency[120-139]         =         1147   # Write cmd latency (cycles)
write_latency[140-159]         =         1781   # Write cmd latency (cycles)
write_latency[160-179]         =         2499   # Write cmd latency (cycles)
write_latency[180-199]         =         3368   # Write cmd latency (cycles)
write_latency[200-]            =       137896   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       312789   # Read request latency (cycles)
read_latency[40-59]            =       109712   # Read request latency (cycles)
read_latency[60-79]            =       121245   # Read request latency (cycles)
read_latency[80-99]            =        65078   # Read request latency (cycles)
read_latency[100-119]          =        51316   # Read request latency (cycles)
read_latency[120-139]          =        42454   # Read request latency (cycles)
read_latency[140-159]          =        31242   # Read request latency (cycles)
read_latency[160-179]          =        25334   # Read request latency (cycles)
read_latency[180-199]          =        20949   # Read request latency (cycles)
read_latency[200-]             =       184512   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.38981e+08   # Write energy
read_energy                    =  3.88941e+09   # Read energy
act_energy                     =  7.16873e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.51068e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.57504e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91361e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77524e+09   # Active standby energy rank.1
average_read_latency           =      145.766   # Average read request latency (cycles)
average_interarrival           =      8.98701   # Average request interarrival latency (cycles)
total_energy                   =  1.83473e+10   # Total energy (pJ)
average_power                  =      1834.73   # Average power (mW)
average_bandwidth              =      9.49487   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       162848   # Number of WRITE/WRITEP commands
num_reads_done                 =      1078768   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       883794   # Number of read row buffer hits
num_read_cmds                  =      1078763   # Number of READ/READP commands
num_writes_done                =       162877   # Number of read requests issued
num_write_row_hits             =       102846   # Number of write row buffer hits
num_act_cmds                   =       256597   # Number of ACT commands
num_pre_cmds                   =       256566   # Number of PRE commands
num_ondemand_pres              =       230805   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9410406   # Cyles of rank active rank.0
rank_active_cycles.1           =      9365299   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       589594   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       634701   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1185251   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15399   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8498   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1776   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1519   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1980   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1276   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1423   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2358   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          869   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21331   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =           71   # Write cmd latency (cycles)
write_latency[40-59]           =           66   # Write cmd latency (cycles)
write_latency[60-79]           =          143   # Write cmd latency (cycles)
write_latency[80-99]           =          298   # Write cmd latency (cycles)
write_latency[100-119]         =          585   # Write cmd latency (cycles)
write_latency[120-139]         =         1152   # Write cmd latency (cycles)
write_latency[140-159]         =         1648   # Write cmd latency (cycles)
write_latency[160-179]         =         2361   # Write cmd latency (cycles)
write_latency[180-199]         =         3100   # Write cmd latency (cycles)
write_latency[200-]            =       153412   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       326929   # Read request latency (cycles)
read_latency[40-59]            =       122417   # Read request latency (cycles)
read_latency[60-79]            =       121432   # Read request latency (cycles)
read_latency[80-99]            =        72988   # Read request latency (cycles)
read_latency[100-119]          =        56933   # Read request latency (cycles)
read_latency[120-139]          =        47074   # Read request latency (cycles)
read_latency[140-159]          =        36782   # Read request latency (cycles)
read_latency[160-179]          =        29917   # Read request latency (cycles)
read_latency[180-199]          =        25293   # Read request latency (cycles)
read_latency[200-]             =       238994   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.12937e+08   # Write energy
read_energy                    =  4.34957e+09   # Read energy
act_energy                     =  7.02049e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.83005e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.04656e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87209e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84395e+09   # Active standby energy rank.1
average_read_latency           =      159.604   # Average read request latency (cycles)
average_interarrival           =      8.05358   # Average request interarrival latency (cycles)
total_energy                   =  1.88729e+10   # Total energy (pJ)
average_power                  =      1887.29   # Average power (mW)
average_bandwidth              =      10.5954   # Average bandwidth
