head	1.6;
access;
symbols
	binutils-2_24-branch:1.6.0.2
	binutils-2_24-branchpoint:1.6
	binutils-2_21_1:1.3
	binutils-2_23_2:1.4.2.1
	binutils-2_23_1:1.4
	binutils-2_23:1.4
	binutils-2_23-branch:1.4.0.2
	binutils-2_23-branchpoint:1.4
	binutils-2_22_branch:1.3.0.28
	binutils-2_22:1.3
	binutils-2_22-branch:1.3.0.26
	binutils-2_22-branchpoint:1.3
	binutils-2_21:1.3
	binutils-2_21-branch:1.3.0.24
	binutils-2_21-branchpoint:1.3
	binutils-2_20_1:1.3
	binutils-2_20:1.3
	binutils-arc-20081103-branch:1.3.0.22
	binutils-arc-20081103-branchpoint:1.3
	binutils-2_20-branch:1.3.0.20
	binutils-2_20-branchpoint:1.3
	dje-cgen-play1-branch:1.3.0.18
	dje-cgen-play1-branchpoint:1.3
	arc-20081103-branch:1.3.0.16
	arc-20081103-branchpoint:1.3
	binutils-2_19_1:1.3
	binutils-2_19:1.3
	binutils-2_19-branch:1.3.0.14
	binutils-2_19-branchpoint:1.3
	binutils-2_18:1.3
	binutils-2_18-branch:1.3.0.12
	binutils-2_18-branchpoint:1.3
	binutils-csl-coldfire-4_1-32:1.3
	binutils-csl-sourcerygxx-4_1-32:1.3
	binutils-csl-innovasic-fido-3_4_4-33:1.3
	binutils-csl-sourcerygxx-3_4_4-32:1.3
	binutils-csl-coldfire-4_1-30:1.3
	binutils-csl-sourcerygxx-4_1-30:1.3
	binutils-csl-coldfire-4_1-28:1.3
	binutils-csl-sourcerygxx-4_1-29:1.3
	binutils-csl-sourcerygxx-4_1-28:1.3
	binutils-csl-arm-2006q3-27:1.3
	binutils-csl-sourcerygxx-4_1-27:1.3
	binutils-csl-arm-2006q3-26:1.3
	binutils-csl-sourcerygxx-4_1-26:1.3
	binutils-csl-sourcerygxx-4_1-25:1.3
	binutils-csl-sourcerygxx-4_1-24:1.3
	binutils-csl-sourcerygxx-4_1-23:1.3
	binutils-csl-sourcerygxx-4_1-21:1.3
	binutils-csl-arm-2006q3-21:1.3
	binutils-csl-sourcerygxx-4_1-22:1.3
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.3
	binutils-csl-sourcerygxx-4_1-20:1.3
	binutils-csl-arm-2006q3-19:1.3
	binutils-csl-sourcerygxx-4_1-19:1.3
	binutils-csl-sourcerygxx-4_1-18:1.3
	binutils-csl-renesas-4_1-9:1.3
	binutils-csl-sourcerygxx-3_4_4-25:1.3
	binutils-csl-renesas-4_1-8:1.3
	binutils-csl-renesas-4_1-7:1.3
	binutils-csl-renesas-4_1-6:1.3
	binutils-csl-sourcerygxx-4_1-17:1.3
	binutils-csl-sourcerygxx-4_1-14:1.3
	binutils-csl-sourcerygxx-4_1-15:1.3
	binutils-csl-sourcerygxx-4_1-13:1.3
	binutils-2_17:1.3
	binutils-csl-sourcerygxx-4_1-12:1.3
	binutils-csl-sourcerygxx-3_4_4-21:1.3
	binutils-csl-wrs-linux-3_4_4-24:1.3
	binutils-csl-wrs-linux-3_4_4-23:1.3
	binutils-csl-sourcerygxx-4_1-9:1.3
	binutils-csl-sourcerygxx-4_1-8:1.3
	binutils-csl-sourcerygxx-4_1-7:1.3
	binutils-csl-arm-2006q1-6:1.3
	binutils-csl-sourcerygxx-4_1-6:1.3
	binutils-csl-wrs-linux-3_4_4-22:1.3
	binutils-csl-coldfire-4_1-11:1.3
	binutils-csl-sourcerygxx-3_4_4-19:1.3
	binutils-csl-coldfire-4_1-10:1.3
	binutils-csl-sourcerygxx-4_1-5:1.3
	binutils-csl-sourcerygxx-4_1-4:1.3
	binutils-csl-wrs-linux-3_4_4-21:1.3
	binutils-csl-morpho-4_1-4:1.3
	binutils-csl-sourcerygxx-3_4_4-17:1.3
	binutils-csl-wrs-linux-3_4_4-20:1.3
	binutils-2_17-branch:1.3.0.10
	binutils-2_17-branchpoint:1.3
	binutils-csl-2_17-branch:1.3.0.8
	binutils-csl-2_17-branchpoint:1.3
	binutils-csl-gxxpro-3_4-branch:1.3.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.3
	binutils-2_16_1:1.3
	binutils-csl-arm-2005q1b:1.3
	binutils-2_16:1.3
	binutils-csl-arm-2005q1a:1.3
	binutils-csl-arm-2005q1-branch:1.3.0.4
	binutils-csl-arm-2005q1-branchpoint:1.3
	binutils-2_16-branch:1.3.0.2
	binutils-2_16-branchpoint:1.3
	csl-arm-2004-q3d:1.2
	csl-arm-2004-q3:1.2
	binutils-2_15:1.1.1.1.16.1
	binutils-2_15-branchpoint:1.1.1.1
	csl-arm-2004-q1a:1.2
	csl-arm-2004-q1:1.2
	binutils-2_15-branch:1.1.1.1.0.16
	cagney_bfdfile-20040213-branch:1.1.1.1.0.14
	cagney_bfdfile-20040213-branchpoint:1.1.1.1
	cagney_bigcore-20040122-branch:1.1.1.1.0.12
	cagney_bigcore-20040122-branchpoint:1.1.1.1
	csl-arm-2003-q4:1.1.1.1
	binutils-2_14:1.1.1.1
	binutils-2_14-branch:1.1.1.1.0.10
	binutils-2_14-branchpoint:1.1.1.1
	binutils-2_13_2_1:1.1.1.1
	binutils-2_13_2:1.1.1.1
	binutils-2_13_1:1.1.1.1
	binutils-2_13:1.1.1.1
	binutils-2_13-branchpoint:1.1.1.1
	binutils-2_13-branch:1.1.1.1.0.8
	binutils-2_12_1:1.1.1.1
	binutils-2_12:1.1.1.1
	binutils-2_12-branch:1.1.1.1.0.6
	binutils-2_12-branchpoint:1.1.1.1
	cygnus_cvs_20020108_pre:1.1.1.1
	binutils-2_11_2:1.1.1.1
	binutils-2_11_1:1.1.1.1
	binutils-2_11:1.1.1.1
	x86_64versiong3:1.1.1.1
	binutils-2_11-branch:1.1.1.1.0.4
	binutils-2_10_1:1.1.1.1
	binutils-2_10:1.1.1.1
	binutils-2_10-branch:1.1.1.1.0.2
	binutils-2_10-branchpoint:1.1.1.1
	binutils_latest_snapshot:1.6
	repo-unification-2000-02-06:1.1.1.1
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@# @;


1.6
date	2012.11.14.13.44.45;	author uweigand;	state Exp;
branches;
next	1.5;

1.5
date	2012.10.29.09.25.15;	author amodra;	state Exp;
branches;
next	1.4;

1.4
date	2012.05.14.02.40.00;	author hjl;	state Exp;
branches
	1.4.2.1;
next	1.3;

1.3
date	2005.03.02.13.25.01;	author amodra;	state Exp;
branches;
next	1.2;

1.2
date	2004.03.16.00.58.42;	author amodra;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.52;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.4.2.1
date	2013.01.21.13.48.46;	author amodra;	state Exp;
branches;
next	;

1.1.1.1
date	99.05.03.07.28.52;	author rth;	state Exp;
branches
	1.1.1.1.16.1;
next	;

1.1.1.1.16.1
date	2004.03.16.00.59.35;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.6
log
@gas/ChangeLog:

	* config/tc-ppc.c (md_apply_fix): Leave field zero when emitting
	an ELF reloc on data as well.

gas/testsuite/ChangeLog:

	* gas/ppc/astest.d: Update for fixup changes.
	* gas/ppc/astest64.d: Likewise.
	* gas/ppc/astest2.d: Likewise.
	* gas/ppc/astest2_64.d: Likewise.
	* gas/ppc/test1elf32.d: Likewise.
	* gas/ppc/test1elf64.d: Likewise.
@
text
@#objdump: -Dr
#name: PowerPC test 1

.*

Disassembly of section \.text:

0+0000000 <foo>:
   0:	(60 00 00 00|00 00 00 60) 	nop
   4:	(60 00 00 00|00 00 00 60) 	nop
   8:	(60 00 00 00|00 00 00 60) 	nop

0+000000c <a>:
   c:	(48 00 00 04|04 00 00 48) 	b       10 <apfour>

0+0000010 <apfour>:
  10:	(48 00 00 08|08 00 00 48) 	b       18 <apfour\+0x8>
  14:	(48 00 00 00|00 00 00 48) 	b       .*
			14: R_PPC_REL24	x
  18:	(48 00 00 0.|0. 00 00 48) 	b       .*
			18: R_PPC_REL24	\.data\+0x4
  1c:	(48 00 00 00|00 00 00 48) 	b       .*
			1c: R_PPC_REL24	z
  20:	(48 00 00 ..|.. 00 00 48) 	b       .*
			20: R_PPC_REL24	z\+0x14
  24:	(48 00 00 04|04 00 00 48) 	b       28 <apfour\+0x18>
  28:	(48 00 00 00|00 00 00 48) 	b       .*
			28: R_PPC_REL24	a
  2c:	(4b ff ff e4|e4 ff ff 4b) 	b       10 <apfour>
  30:	(48 00 00 0.|0. 00 00 48) 	b       .*
			30: R_PPC_REL24	a\+0x4
  34:	(4b ff ff e0|e0 ff ff 4b) 	b       14 <apfour\+0x4>
  38:	(48 00 00 00|00 00 00 48) 	b       .*
			38: R_PPC_LOCAL24PC	a
  3c:	(4b ff ff d4|d4 ff ff 4b) 	b       10 <apfour>
	\.\.\.
			40: R_PPC_ADDR32	\.text\+0x40
			44: R_PPC_ADDR32	\.text\+0x4c
			48: R_PPC_REL32	x
			4c: R_PPC_REL32	x\+0x4
			50: R_PPC_REL32	z
			54: R_PPC_REL32	\.data\+0x4
			58: R_PPC_ADDR32	x
			5c: R_PPC_ADDR32	\.data\+0x4
			60: R_PPC_ADDR32	z
			64: R_PPC_ADDR32	x-0x4
			68: R_PPC_ADDR32	\.data
			6c: R_PPC_ADDR32	z-0x4
  70:	(ff ff ff 9c|9c ff ff ff) 	\.long 0xffffff9c
  74:	(ff ff ff 9c|9c ff ff ff) 	\.long 0xffffff9c
	\.\.\.
			78: R_PPC_ADDR32	a
			7c: R_PPC_ADDR32	\.text\+0x10
			80: R_PPC_ADDR32	\.text\+0x10
  84:	(ff ff ff fc|fc ff ff ff) 	fnmsub  f31,f31,f31,f31
	\.\.\.
			88: R_PPC_ADDR32	\.text\+0x12
Disassembly of section \.data:

0+0000000 <x>:
   0:	00 00 00 00 	\.long 0x0

0+0000004 <y>:
   4:	00 00 00 00 	\.long 0x0
@


1.5
log
@	* gas/cfi/cfi.exp: Remove redundant ppc test.  Exclude
	powerpc-pe targets from cfi-common-6 test.
	* gas/cfi/cfi-ppc-1.d: Use objdump to handle pe.
	* gas/cfi/cfi-ppc-1.s: Don't use .type and .size.
	* gas/ppc/ppc.exp: Exclude various tests for powerpc-pe.  Exclude
	vle tests for le targets.
	* gas/ppc/476.d, * gas/ppc/476.s: Update for le output.  Use .text
	rather than section directive with quotes.
	* gas/ppc/a2.d,	* gas/ppc/a2.s: Likewise.
	* gas/ppc/altivec.d, * gas/ppc/altivec.s: Likewise.
	* gas/ppc/altivec2.d: Likewise.
	* gas/ppc/altivec_and_spe.d: Likewise.
	* gas/ppc/astest.d: Likewise.
	* gas/ppc/astest2.d: Likewise.
	* gas/ppc/astest2_64.d: Likewise.
	* gas/ppc/astest64.d: Likewise.
	* gas/ppc/booke.d, * gas/ppc/booke.s: Likewise.
	* gas/ppc/cell.d, * gas/ppc/cell.s: Likewise.
	* gas/ppc/common.d, * gas/ppc/common.s: Likewise.
	* gas/ppc/e500.d, * gas/ppc/e500.s: Likewise.
	* gas/ppc/e500mc.d, * gas/ppc/e500mc.s: Likewise.
	* gas/ppc/e500mc64_nop.d, * gas/ppc/e500mc64_nop.s: Likewise.
	* gas/ppc/e5500_nop.d, * gas/ppc/e5500_nop.s: Likewise.
	* gas/ppc/e6500.d, * gas/ppc/e6500.s: Likewise.
	* gas/ppc/e6500_nop.d, * gas/ppc/e6500_nop.s: Likewise.
	* gas/ppc/machine.d: Likewise.
	* gas/ppc/power4.d, * gas/ppc/power4.s: Likewise.
	* gas/ppc/power4_32.d, * gas/ppc/power4_32.s: Likewise.
	* gas/ppc/power6.d, * gas/ppc/power6.s: Likewise.
	* gas/ppc/power7.d, * gas/ppc/power7.s: Likewise.
	* gas/ppc/ppc750ps.d, * gas/ppc/ppc750ps.s: Likewise.
	* gas/ppc/regnames.d: Likewise.
	* gas/ppc/simpshft.d: Likewise.
	* gas/ppc/test1elf32.d: Likewise.
	* gas/ppc/test1elf64.d: Likewise.
	* gas/ppc/titan.d, * gas/ppc/titan.s: Likewise.
	* gas/ppc/vle-reloc.s: Likewise.
	* gas/ppc/vle-simple-1.s: Likewise.
	* gas/ppc/vle-simple-2.s: Likewise.
	* gas/ppc/vle-simple-3.s: Likewise.
	* gas/ppc/vle-simple-4.s: Likewise.
	* gas/ppc/vle-simple-5.s: Likewise.
	* gas/ppc/vle-simple-6.s: Likewise.
	* gas/ppc/vle.s: Likewise.
	* gas/ppc/vsx.d, * gas/ppc/vsx.s: Likewise.
@
text
@d36 1
a36 1
  40:	(00 00 00 40|40 00 00 00) 	\.long 0x40
a37 1
  44:	(00 00 00 4c|4c 00 00 00) 	\.long 0x4c
a38 1
  48:	(00 00 00 00|00 00 00 00) 	\.long 0x0
a39 1
  4c:	(00 00 00 04|04 00 00 00) 	\.long 0x4
a40 1
  50:	(00 00 00 00|00 00 00 00) 	\.long 0x0
a41 1
  54:	(00 00 00 04|04 00 00 00) 	\.long 0x4
a42 1
  58:	(00 00 00 00|00 00 00 00) 	\.long 0x0
a43 1
  5c:	(00 00 00 04|04 00 00 00) 	\.long 0x4
a44 1
  60:	(00 00 00 00|00 00 00 00) 	\.long 0x0
a45 1
  64:	(ff ff ff fc|fc ff ff ff) 	fnmsub  f31,f31,f31,f31
a46 1
  68:	(00 00 00 00|00 00 00 00) 	\.long 0x0
a47 1
  6c:	(ff ff ff fc|fc ff ff ff) 	fnmsub  f31,f31,f31,f31
d51 1
a51 1
  78:	(00 00 00 00|00 00 00 00) 	\.long 0x0
a52 1
  7c:	(00 00 00 10|10 00 00 00) 	\.long 0x10
a53 1
  80:	(00 00 00 10|10 00 00 00) 	\.long 0x10
d56 1
a56 1
  88:	(00 00 00 12|12 00 00 00) 	\.long 0x12
a57 1
  8c:	00 00 00 00 	\.long 0x0
@


1.4
log
@Print addend as signed in objdump

binutils/

	* objdump.c (disassemble_bytes): Print addend as signed.
	(dump_reloc_set): Likewise.

gas/testsuite/

	* gas/all/fwdexp.d: Expect addend as signed.
	* gas/alpha/elf-reloc-1.d: Likewise.
	* gas/i386/mixed-mode-reloc64.d: Likewise.
	* gas/i386/reloc64.d: Likewise.
	* gas/i386/ilp32/mixed-mode-reloc64.d: Expect addend as signed.
	* gas/i386/ilp32/reloc64.d: Likewise.
	* gas/ia64/pcrel.d: Likewise.
	* gas/mips/branch-misc-2-64.d: Likewise.
	* gas/mips/branch-misc-2pic-64.d: Likewise.
	* gas/mips/branch-misc-4-64.d: Likewise.
	* gas/mips/ldstla-n64-sym32.d: Likewise.
	* gas/mips/micromips@@branch-misc-2-64.d: Likewise.
	* gas/mips/micromips@@branch-misc-2pic-64.d: Likewise.
	* gas/mips/micromips@@branch-misc-4-64.d: Likewise.
	* gas/mips/mips16-hilo-n32.d: Likewise.
	* gas/ppc/astest.d: Likewise.
	* gas/ppc/astest2.d: Likewise.
	* gas/ppc/astest2_64.d: Likewise.
	* gas/ppc/astest64.d: Likewise.
	* gas/ppc/test1elf32.d: Likewise.
	* gas/ppc/test1elf64.d: Likewise.
	* gas/sparc/reloc64.d: Likewise.
@
text
@d4 1
a4 1
.*: +file format elf32-powerpc
d9 3
a11 3
   0:	60 00 00 00 	nop
   4:	60 00 00 00 	nop
   8:	60 00 00 00 	nop
d14 1
a14 1
   c:	48 00 00 04 	b       10 <apfour>
d17 2
a18 2
  10:	48 00 00 08 	b       18 <apfour\+0x8>
  14:	48 00 00 00 	b       14 <apfour\+0x4>
d20 1
a20 1
  18:	48 00 00 04 	b       1c <apfour\+0xc>
d22 1
a22 1
  1c:	48 00 00 00 	b       1c <apfour\+0xc>
d24 1
a24 1
  20:	48 00 00 14 	b       34 <apfour\+0x24>
d26 2
a27 2
  24:	48 00 00 04 	b       28 <apfour\+0x18>
  28:	48 00 00 00 	b       28 <apfour\+0x18>
d29 2
a30 2
  2c:	4b ff ff e4 	b       10 <apfour>
  30:	48 00 00 04 	b       34 <apfour\+0x24>
d32 2
a33 2
  34:	4b ff ff e0 	b       14 <apfour\+0x4>
  38:	48 00 00 00 	b       38 <apfour\+0x28>
d35 2
a36 2
  3c:	4b ff ff d4 	b       10 <apfour>
  40:	00 00 00 40 	\.long 0x40
d38 1
a38 1
  44:	00 00 00 4c 	\.long 0x4c
d40 1
a40 1
  48:	00 00 00 00 	\.long 0x0
d42 1
a42 1
  4c:	00 00 00 04 	\.long 0x4
d44 1
a44 1
  50:	00 00 00 00 	\.long 0x0
d46 1
a46 1
  54:	00 00 00 04 	\.long 0x4
d48 1
a48 1
  58:	00 00 00 00 	\.long 0x0
d50 1
a50 1
  5c:	00 00 00 04 	\.long 0x4
d52 1
a52 1
  60:	00 00 00 00 	\.long 0x0
d54 1
a54 1
  64:	ff ff ff fc 	fnmsub  f31,f31,f31,f31
d56 1
a56 1
  68:	00 00 00 00 	\.long 0x0
d58 1
a58 1
  6c:	ff ff ff fc 	fnmsub  f31,f31,f31,f31
d60 3
a62 3
  70:	ff ff ff 9c 	\.long 0xffffff9c
  74:	ff ff ff 9c 	\.long 0xffffff9c
  78:	00 00 00 00 	\.long 0x0
d64 1
a64 1
  7c:	00 00 00 10 	\.long 0x10
d66 1
a66 1
  80:	00 00 00 10 	\.long 0x10
d68 2
a69 2
  84:	ff ff ff fc 	fnmsub  f31,f31,f31,f31
  88:	00 00 00 12 	\.long 0x12
@


1.4.2.1
log
@	PR 12549
	PR 14493
	PR 14567
	PR 14662
	PR 14758
	PR 14813
	PR 14904
	PR 14915
	PR 14926
	PR 14950
	PR 14962
	Apply mainline patches
@
text
@d4 1
a4 1
.*
d9 3
a11 3
   0:	(60 00 00 00|00 00 00 60) 	nop
   4:	(60 00 00 00|00 00 00 60) 	nop
   8:	(60 00 00 00|00 00 00 60) 	nop
d14 1
a14 1
   c:	(48 00 00 04|04 00 00 48) 	b       10 <apfour>
d17 2
a18 2
  10:	(48 00 00 08|08 00 00 48) 	b       18 <apfour\+0x8>
  14:	(48 00 00 00|00 00 00 48) 	b       .*
d20 1
a20 1
  18:	(48 00 00 0.|0. 00 00 48) 	b       .*
d22 1
a22 1
  1c:	(48 00 00 00|00 00 00 48) 	b       .*
d24 1
a24 1
  20:	(48 00 00 ..|.. 00 00 48) 	b       .*
d26 2
a27 2
  24:	(48 00 00 04|04 00 00 48) 	b       28 <apfour\+0x18>
  28:	(48 00 00 00|00 00 00 48) 	b       .*
d29 2
a30 2
  2c:	(4b ff ff e4|e4 ff ff 4b) 	b       10 <apfour>
  30:	(48 00 00 0.|0. 00 00 48) 	b       .*
d32 2
a33 2
  34:	(4b ff ff e0|e0 ff ff 4b) 	b       14 <apfour\+0x4>
  38:	(48 00 00 00|00 00 00 48) 	b       .*
d35 2
a36 2
  3c:	(4b ff ff d4|d4 ff ff 4b) 	b       10 <apfour>
	\.\.\.
d38 1
d40 1
d42 1
d44 1
d46 1
d48 1
d50 1
d52 1
d54 1
d56 1
d58 1
d60 3
a62 3
  70:	(ff ff ff 9c|9c ff ff ff) 	\.long 0xffffff9c
  74:	(ff ff ff 9c|9c ff ff ff) 	\.long 0xffffff9c
	\.\.\.
d64 1
d66 1
d68 2
a69 2
  84:	(ff ff ff fc|fc ff ff ff) 	fnmsub  f31,f31,f31,f31
	\.\.\.
d71 1
@


1.3
log
@	* gas/ppc/astest.d: Adjust for relocs reduced to section sym.
	* gas/ppc/astest2.d: Likewise.
	* gas/ppc/astest2_64.d: Likewise.
	* ppc/astest64.d: Likewise.
	* ppc/booke.d: Likewise.
	* ppc/power4.d: Likewise.
	* ppc/test1elf32.d: Likewise.
	* ppc/test1elf64.d: Likewise.
@
text
@d55 1
a55 1
			64: R_PPC_ADDR32	x\+0xf+ffffffc
d59 1
a59 1
			6c: R_PPC_ADDR32	z\+0xf+ffffffc
@


1.2
log
@opcodes/
	* ppc-dis.c (print_insn_powerpc): Don't print tabs.  Handle
	PPC_OPERANDS_GPR_0.
	* ppc-opc.c (RA0): Define.
	(RAQ, RAL, RAM, RAS, RSQ, RTQ, RSO): Use PPC_OPERAND_GPR_0.
	(RAOPT): Rename from RAO.  Update all uses.
	(powerpc_opcodes): Use RA0 as appropriate.  Add "lsdx", "lsdi",
	"stsdx", "stsdi", "lmd" and "stmd" insns.

include/opcode/
	* ppc.h (PPC_OPERAND_GPR_0): Define.  Bump other operand defines.

gas/testsuite/
	Update gas/ppc/.

ld/testsuite/
	Update ld-powerpc/.
@
text
@a35 1

a37 1

d44 1
a44 1
	\.\.\.
d46 3
a48 1
			54: R_PPC_REL32	y
d50 3
a52 1
			5c: R_PPC_ADDR32	y
d56 2
a57 2
  68:	ff ff ff fc 	fnmsub  f31,f31,f31,f31
			68: R_PPC_ADDR32	y\+0xf+ffffffc
d62 1
a62 1
	\.\.\.
d64 4
a67 2
			7c: R_PPC_ADDR32	b
			80: R_PPC_ADDR32	apfour
d69 2
a70 2
  88:	00 00 00 02 	\.long 0x2
			88: R_PPC_ADDR32	apfour\+0x2
@


1.1
log
@Initial revision
@
text
@d14 1
a14 1
   c:	48 00 00 04 	b	10 <apfour>
d17 2
a18 2
  10:	48 00 00 08 	b	18 <apfour\+0x8>
  14:	48 00 00 00 	b	14 <apfour\+0x4>
d20 1
a20 1
  18:	48 00 00 04 	b	1c <apfour\+0xc>
d22 1
a22 1
  1c:	48 00 00 00 	b	1c <apfour\+0xc>
d24 1
a24 1
  20:	48 00 00 14 	b	34 <apfour\+0x24>
d26 2
a27 2
  24:	48 00 00 04 	b	28 <apfour\+0x18>
  28:	48 00 00 00 	b	28 <apfour\+0x18>
d29 2
a30 2
  2c:	4b ff ff e4 	b	10 <apfour>
  30:	48 00 00 04 	b	34 <apfour\+0x24>
d32 2
a33 2
  34:	4b ff ff e0 	b	14 <apfour\+0x4>
  38:	48 00 00 00 	b	38 <apfour\+0x28>
d35 1
a35 1
  3c:	4b ff ff d4 	b	10 <apfour>
d52 1
a52 1
  64:	ff ff ff fc 	fnmsub	f31,f31,f31,f31
d54 1
a54 1
  68:	ff ff ff fc 	fnmsub	f31,f31,f31,f31
d56 1
a56 1
  6c:	ff ff ff fc 	fnmsub	f31,f31,f31,f31
d64 1
a64 1
  84:	ff ff ff fc 	fnmsub	f31,f31,f31,f31
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@


1.1.1.1.16.1
log
@opcodes/
	* ppc-dis.c (print_insn_powerpc): Don't print tabs.  Handle
	PPC_OPERANDS_GPR_0.
	* ppc-opc.c (RA0): Define.
	(RAQ, RAL, RAM, RAS, RSQ, RTQ, RSO): Use PPC_OPERAND_GPR_0.
	(RAOPT): Rename from RAO.  Update all uses.
	(powerpc_opcodes): Use RA0 as appropriate.  Add "lsdx", "lsdi",
	"stsdx", "stsdi", "lmd" and "stmd" insns.

include/opcode/
	* ppc.h (PPC_OPERAND_GPR_0): Define.  Bump other operand defines.

gas/testsuite/
	Update gas/ppc/.

ld/testsuite/
	Update ld-powerpc/.
@
text
@d14 1
a14 1
   c:	48 00 00 04 	b       10 <apfour>
d17 2
a18 2
  10:	48 00 00 08 	b       18 <apfour\+0x8>
  14:	48 00 00 00 	b       14 <apfour\+0x4>
d20 1
a20 1
  18:	48 00 00 04 	b       1c <apfour\+0xc>
d22 1
a22 1
  1c:	48 00 00 00 	b       1c <apfour\+0xc>
d24 1
a24 1
  20:	48 00 00 14 	b       34 <apfour\+0x24>
d26 2
a27 2
  24:	48 00 00 04 	b       28 <apfour\+0x18>
  28:	48 00 00 00 	b       28 <apfour\+0x18>
d29 2
a30 2
  2c:	4b ff ff e4 	b       10 <apfour>
  30:	48 00 00 04 	b       34 <apfour\+0x24>
d32 2
a33 2
  34:	4b ff ff e0 	b       14 <apfour\+0x4>
  38:	48 00 00 00 	b       38 <apfour\+0x28>
d35 1
a35 1
  3c:	4b ff ff d4 	b       10 <apfour>
d52 1
a52 1
  64:	ff ff ff fc 	fnmsub  f31,f31,f31,f31
d54 1
a54 1
  68:	ff ff ff fc 	fnmsub  f31,f31,f31,f31
d56 1
a56 1
  6c:	ff ff ff fc 	fnmsub  f31,f31,f31,f31
d64 1
a64 1
  84:	ff ff ff fc 	fnmsub  f31,f31,f31,f31
@


