var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[68.6582, 44.1833, 28.5962, 12.1577, 24.3403], "total":[768287, 1067348, 1425, 1402, 2814], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[200000, 275150, 467, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[13691, 19807, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:60 (_rLoader_channel)", "type":"resource", "data":[11, 774, 0, 0, 13], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":60}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 16 deep."}, {"type":"brief", "text":"256b wide by 16 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:62 (_rFeeder_channel)", "type":"resource", "data":[11, 6150, 0, 0, 103], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":62}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 16 deep."}, {"type":"brief", "text":"2048b wide by 16 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:63 (_hLoader_channel)", "type":"resource", "data":[11, 30, 1, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":63}]], "details":[{"type":"text", "text":"Channel is implemented 8 bits wide by 128 deep."}, {"type":"brief", "text":"8b wide by 128 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:65 (_hFeeder_channel)", "type":"resource", "data":[11, 582, 5, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":65}]], "details":[{"type":"text", "text":"Channel is implemented 192 bits wide by 128 deep."}, {"type":"brief", "text":"192b wide by 128 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:67 (_Out_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":67}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 128 deep."}, {"type":"brief", "text":"32b wide by 128 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[8.41664, 5.25002, 3.63284, 4.8716, 24.1667], "total_kernel_resources":[50158, 135595, 571, 1392, 2391], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_D_shreg\' (a.cl:698)\\n - \'_602\' (a.cl:1001)\\n - \'_805\' (a.cl:1297)", "type":"resource", "data":[7, 17, 7, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":698}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1001}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1297}]], "details":[{"type":"text", "text":"Type: Shift Register (2 or fewer tap points)"}, {"type":"text", "text":"1 register of width 13 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 3136"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 13 width by 1 depth,\\n1 reg, 32 width by 3136 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_D_shreg\' (a.cl:698)\\n - \'_618\' (a.cl:1016)\\n - \'_805\' (a.cl:1297)", "type":"resource", "data":[161, 391, 161, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":698}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1016}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1297}]], "details":[{"type":"text", "text":"Type: Shift Register (46 or fewer tap points)"}, {"type":"text", "text":"23 registers of width 13 and depth 1"}, {"type":"text", "text":"23 registers of width 32 and depth 3136"}, {"type":"brief", "text":"Shift Register,\\n23 regs, 13 width by 1 depth,\\n23 regs, 32 width by 3136 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_D_shreg\' (a.cl:698)\\n - \'_637\' (a.cl:1038)\\n - \'_722\' (a.cl:1151)\\n - \'_805\' (a.cl:1297)", "type":"resource", "data":[49, 91, 7, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":698}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1038}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1151}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1297}]], "details":[{"type":"text", "text":"Type: Shift Register (14 or fewer tap points)"}, {"type":"text", "text":"7 registers of width 9 and depth 1"}, {"type":"text", "text":"7 registers of width 32 and depth 196"}, {"type":"brief", "text":"Shift Register,\\n7 regs, 9 width by 1 depth,\\n7 regs, 32 width by 196 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_D_shreg\' (a.cl:698)\\n - \'_722\' (a.cl:1151)\\n - \'_805\' (a.cl:1297)", "type":"resource", "data":[7, 13, 1, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":698}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1151}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1297}]], "details":[{"type":"text", "text":"Type: Shift Register (2 or fewer tap points)"}, {"type":"text", "text":"1 register of width 9 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 196"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 196 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_I_shreg\' (a.cl:701)\\n - \'_600\' (a.cl:1000)\\n - \'_801\' (a.cl:1288)", "type":"resource", "data":[7, 13, 1, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":701}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1000}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1288}]], "details":[{"type":"text", "text":"Type: Shift Register (2 or fewer tap points)"}, {"type":"text", "text":"1 register of width 9 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 196"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 196 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_I_shreg\' (a.cl:701)\\n - \'_616\' (a.cl:1015)\\n - \'_681\' (a.cl:1094)\\n - \'_801\' (a.cl:1288)", "type":"resource", "data":[161, 391, 161, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":701}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1015}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1094}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1288}]], "details":[{"type":"text", "text":"Type: Shift Register (46 or fewer tap points)"}, {"type":"text", "text":"23 registers of width 13 and depth 1"}, {"type":"text", "text":"23 registers of width 32 and depth 3136"}, {"type":"brief", "text":"Shift Register,\\n23 regs, 13 width by 1 depth,\\n23 regs, 32 width by 3136 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_I_shreg\' (a.cl:701)\\n - \'_635\' (a.cl:1037)\\n - \'_801\' (a.cl:1288)", "type":"resource", "data":[49, 91, 7, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":701}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1037}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1288}]], "details":[{"type":"text", "text":"Type: Shift Register (14 or fewer tap points)"}, {"type":"text", "text":"7 registers of width 9 and depth 1"}, {"type":"text", "text":"7 registers of width 32 and depth 196"}, {"type":"brief", "text":"Shift Register,\\n7 regs, 9 width by 1 depth,\\n7 regs, 32 width by 196 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_I_shreg\' (a.cl:701)\\n - \'_681\' (a.cl:1094)\\n - \'_801\' (a.cl:1288)", "type":"resource", "data":[7, 17, 7, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":701}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1094}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1288}]], "details":[{"type":"text", "text":"Type: Shift Register (2 or fewer tap points)"}, {"type":"text", "text":"1 register of width 13 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 3136"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 13 width by 1 depth,\\n1 reg, 32 width by 3136 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_M_shreg\' (a.cl:704)\\n - \'_593\' (a.cl:996)\\n - \'_797\' (a.cl:1279)", "type":"resource", "data":[7, 13, 1, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":704}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":996}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1279}]], "details":[{"type":"text", "text":"Type: Shift Register (2 or fewer tap points)"}, {"type":"text", "text":"1 register of width 9 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 196"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 196 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_M_shreg\' (a.cl:704)\\n - \'_609\' (a.cl:1011)\\n - \'_676\' (a.cl:1091)\\n - \'_797\' (a.cl:1279)", "type":"resource", "data":[161, 391, 161, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":704}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1011}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1091}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1279}]], "details":[{"type":"text", "text":"Type: Shift Register (46 or fewer tap points)"}, {"type":"text", "text":"23 registers of width 13 and depth 1"}, {"type":"text", "text":"23 registers of width 32 and depth 3136"}, {"type":"brief", "text":"Shift Register,\\n23 regs, 13 width by 1 depth,\\n23 regs, 32 width by 3136 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_M_shreg\' (a.cl:704)\\n - \'_628\' (a.cl:1033)\\n - \'_717\' (a.cl:1148)\\n - \'_797\' (a.cl:1279)", "type":"resource", "data":[49, 91, 7, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":704}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1033}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1148}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1279}]], "details":[{"type":"text", "text":"Type: Shift Register (14 or fewer tap points)"}, {"type":"text", "text":"7 registers of width 9 and depth 1"}, {"type":"text", "text":"7 registers of width 32 and depth 196"}, {"type":"brief", "text":"Shift Register,\\n7 regs, 9 width by 1 depth,\\n7 regs, 32 width by 196 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_M_shreg\' (a.cl:704)\\n - \'_676\' (a.cl:1091)\\n - \'_797\' (a.cl:1279)", "type":"resource", "data":[7, 17, 7, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":704}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1091}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1279}]], "details":[{"type":"text", "text":"Type: Shift Register (2 or fewer tap points)"}, {"type":"text", "text":"1 register of width 13 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 2941"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 13 width by 1 depth,\\n1 reg, 32 width by 2941 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_M_shreg\' (a.cl:704)\\n - \'_717\' (a.cl:1148)\\n - \'_797\' (a.cl:1279)", "type":"resource", "data":[7, 13, 1, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":704}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1148}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1279}]], "details":[{"type":"text", "text":"Type: Shift Register (2 or fewer tap points)"}, {"type":"text", "text":"1 register of width 9 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 196"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 196 depth"}]}, {"name":"Private Variable: \\n - \'_Hap_s0_h\' (a.cl:733)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Hap_s0_i_j_rr_t_hh\' (a.cl:735)", "type":"resource", "data":[31, 122, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":735}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 17 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 17 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Hap_s0_r\' (a.cl:730)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Out_channel_array\' (a.cl:693)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":693}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Sum_shreg\' (a.cl:695)", "type":"resource", "data":[7, 13, 1, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":695}]], "details":[{"type":"text", "text":"Type: Shift Register (2 or fewer tap points)"}, {"type":"text", "text":"1 register of width 9 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 196"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 196 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[14, 547, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[14, 479, 0, 0, 0]}, {"name":"a.cl:730", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]]}, {"name":"a.cl:733", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:688", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":688}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:729", "type":"resource", "data":[357, 123, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":729}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[357, 123, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:730", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:732", "type":"resource", "data":[357, 123, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":732}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[357, 123, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:733", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1318", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1318}]]}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6, 6, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6, 6, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:693", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":693}]]}, {"name":"a.cl:730", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]]}, {"name":"a.cl:733", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 11, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:693", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":693}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:730", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6, 6, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6, 6, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[40, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:693", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":693}]]}, {"name":"a.cl:730", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]]}, {"name":"a.cl:733", "type":"resource", "data":[15, 12, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 18, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:693", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":693}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:733", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[23144, 113908, 40, 0, 2381], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[23144, 113908, 40, 0, 2381]}]}, {"name":"Feedback", "type":"resource", "data":[3225, 1215, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1005", "type":"resource", "data":[3.73333, 1.46667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1005}]]}, {"name":"a.cl:1020", "type":"resource", "data":[3.73333, 1.46667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1020}]]}, {"name":"a.cl:1023", "type":"resource", "data":[3.73333, 1.46667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1023}]]}, {"name":"a.cl:1042", "type":"resource", "data":[3.73333, 1.46667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1042}]]}, {"name":"a.cl:1056", "type":"resource", "data":[236.75, 87.25, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1056}]]}, {"name":"a.cl:1057", "type":"resource", "data":[3.73333, 1.46667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1057}]]}, {"name":"a.cl:1060", "type":"resource", "data":[3.73333, 1.46667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1060}]]}, {"name":"a.cl:1062", "type":"resource", "data":[3.73333, 1.46667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1062}]]}, {"name":"a.cl:1063", "type":"resource", "data":[3.73333, 1.46667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1063}]]}, {"name":"a.cl:1065", "type":"resource", "data":[3.73333, 1.46667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1065}]]}, {"name":"a.cl:1068", "type":"resource", "data":[4.30769, 1.69231, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1068}]]}, {"name":"a.cl:1082", "type":"resource", "data":[4.30769, 1.69231, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1082}]]}, {"name":"a.cl:1086", "type":"resource", "data":[4.30769, 1.69231, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1086}]]}, {"name":"a.cl:1094", "type":"resource", "data":[4.75, 2.25, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1094}]]}, {"name":"a.cl:1097", "type":"resource", "data":[4.30769, 1.69231, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1097}]]}, {"name":"a.cl:1098", "type":"resource", "data":[4.30769, 1.69231, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1098}]]}, {"name":"a.cl:1109", "type":"resource", "data":[245.558, 89.9423, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1109}]]}, {"name":"a.cl:1110", "type":"resource", "data":[4.30769, 1.69231, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1110}]]}, {"name":"a.cl:1112", "type":"resource", "data":[4.30769, 1.69231, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1112}]]}, {"name":"a.cl:1113", "type":"resource", "data":[4.30769, 1.69231, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1113}]]}, {"name":"a.cl:1115", "type":"resource", "data":[4.30769, 1.69231, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1115}]]}, {"name":"a.cl:1118", "type":"resource", "data":[6.22222, 2.44444, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1118}]]}, {"name":"a.cl:1126", "type":"resource", "data":[6.22222, 2.44444, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1126}]]}, {"name":"a.cl:1139", "type":"resource", "data":[6.22222, 2.44444, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1139}]]}, {"name":"a.cl:1148", "type":"resource", "data":[9.25, 3.25, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1148}]]}, {"name":"a.cl:1166", "type":"resource", "data":[236.75, 87.25, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1166}]]}, {"name":"a.cl:1170", "type":"resource", "data":[6.22222, 2.44444, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1170}]]}, {"name":"a.cl:1173", "type":"resource", "data":[6.22222, 2.44444, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1173}]]}, {"name":"a.cl:1175", "type":"resource", "data":[6.22222, 2.44444, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1175}]]}, {"name":"a.cl:1178", "type":"resource", "data":[2.375, 1.125, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1178}]]}, {"name":"a.cl:1219", "type":"resource", "data":[2.375, 1.125, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1219}]]}, {"name":"a.cl:1220", "type":"resource", "data":[2.375, 1.125, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1220}]]}, {"name":"a.cl:1225", "type":"resource", "data":[2.375, 1.125, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1225}]]}, {"name":"a.cl:1227", "type":"resource", "data":[2.375, 1.125, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1227}]]}, {"name":"a.cl:1243", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1243}]]}, {"name":"a.cl:1270", "type":"resource", "data":[2.375, 1.125, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1270}]]}, {"name":"a.cl:1279", "type":"resource", "data":[256.067, 94.9667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1279}]]}, {"name":"a.cl:1280", "type":"resource", "data":[15.5833, 6.25, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1280}]]}, {"name":"a.cl:1288", "type":"resource", "data":[250.308, 92.1923, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1288}]]}, {"name":"a.cl:1289", "type":"resource", "data":[4.75, 2.25, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1289}]]}, {"name":"a.cl:1297", "type":"resource", "data":[255.306, 94.0278, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1297}]]}, {"name":"a.cl:1298", "type":"resource", "data":[12.3333, 4.33333, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1298}]]}, {"name":"a.cl:1302", "type":"resource", "data":[242.972, 89.6944, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1302}]]}, {"name":"a.cl:1305", "type":"resource", "data":[245.558, 89.9423, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1305}]]}, {"name":"a.cl:1308", "type":"resource", "data":[240.483, 88.7167, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1308}]]}, {"name":"a.cl:1311", "type":"resource", "data":[2.375, 1.125, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1311}]]}, {"name":"a.cl:693", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":693}]]}, {"name":"a.cl:695", "type":"resource", "data":[2.375, 1.125, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":695}]]}, {"name":"a.cl:698", "type":"resource", "data":[255.306, 94.0278, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":698}]]}, {"name":"a.cl:701", "type":"resource", "data":[250.308, 92.1923, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":701}]]}, {"name":"a.cl:704", "type":"resource", "data":[256.067, 94.9667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":704}]]}, {"name":"a.cl:730", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]]}, {"name":"a.cl:733", "type":"resource", "data":[33, 23, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]]}, {"name":"a.cl:735", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":735}]]}, {"name":"a.cl:968", "type":"resource", "data":[3.73333, 1.46667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":968}]]}, {"name":"a.cl:982", "type":"resource", "data":[3.73333, 1.46667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":982}]]}, {"name":"a.cl:986", "type":"resource", "data":[3.73333, 1.46667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":986}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[54, 67, 1, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}]}, {"name":"a.cl:695", "type":"resource", "data":[1.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":695}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:698", "type":"resource", "data":[101.833, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":698}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":24, "data":[77.2778, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":48, "data":[5.94444, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":8, "data":[16.75, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":16, "data":[1.86111, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:701", "type":"resource", "data":[99.8461, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":701}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":24, "data":[75.75, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":48, "data":[5.82692, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":8, "data":[16.4423, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":16, "data":[1.82692, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:704", "type":"resource", "data":[102.933, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":704}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":24, "data":[75.6167, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":48, "data":[5.81667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":9, "data":[19.35, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":18, "data":[2.15, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:733", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:735", "type":"resource", "data":[79.7333, 0.666667, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":735}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.4, 0, 0, 0, 0]}, {"name":"17-bit Integer Add", "type":"resource", "count":1, "data":[17, 0, 0, 0, 0]}, {"name":"17-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[23.3333, 0.666667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:737", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":737}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:740", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":740}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:937", "type":"resource", "data":[6720, 6336, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":937}]], "children":[{"name":"32-bit Select", "type":"resource", "count":192, "data":[6144, 6144, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":192, "data":[576, 192, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:955", "type":"resource", "data":[6144, 6144, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":955}]], "children":[{"name":"32-bit Select", "type":"resource", "count":192, "data":[6144, 6144, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:968", "type":"resource", "data":[1.6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":968}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[0.866667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:970", "type":"resource", "data":[11.8667, 0.333333, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":970}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.2, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11.6667, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:973", "type":"resource", "data":[2028, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":973}]], "children":[{"name":"16-bit Integer Remainder", "type":"resource", "count":1, "data":[2028, 16, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:975", "type":"resource", "data":[19.2, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":975}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.2, 0, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[19, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:978", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":978}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:982", "type":"resource", "data":[1.6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":982}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[0.866667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:986", "type":"resource", "data":[1.6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":986}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[0.866667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1002", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1002}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"a.cl:1004", "type":"resource", "data":[32, 32, 0, 2, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1004}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":1, "data":[0, 0, 0, 2, 0]}], "replace_name":"true"}, {"name":"a.cl:1005", "type":"resource", "data":[1.6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1005}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[0.866667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1017", "type":"resource", "data":[0, 0, 0, 23, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1017}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":23, "data":[0, 0, 0, 23, 0]}], "replace_name":"true"}, {"name":"a.cl:1019", "type":"resource", "data":[736, 736, 0, 46, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1019}]], "children":[{"name":"32-bit Select", "type":"resource", "count":23, "data":[736, 736, 0, 0, 0]}, {"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":23, "data":[0, 0, 0, 46, 0]}], "replace_name":"true"}, {"name":"a.cl:1020", "type":"resource", "data":[1.6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1020}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[0.866667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1023", "type":"resource", "data":[1.6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1023}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[0.866667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1039", "type":"resource", "data":[0, 0, 0, 7, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1039}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":7, "data":[0, 0, 0, 7, 0]}], "replace_name":"true"}, {"name":"a.cl:1041", "type":"resource", "data":[224, 224, 0, 14, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1041}]], "children":[{"name":"32-bit Select", "type":"resource", "count":7, "data":[224, 224, 0, 0, 0]}, {"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":7, "data":[0, 0, 0, 14, 0]}], "replace_name":"true"}, {"name":"a.cl:1042", "type":"resource", "data":[1.6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1042}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[0.866667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1054", "type":"resource", "data":[0, 0, 0, 161, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1054}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":161, "data":[0, 0, 0, 161, 0]}], "replace_name":"true"}, {"name":"a.cl:1056", "type":"resource", "data":[94.5, 0, 0, 322, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1056}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":22, "data":[71.5, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":44, "data":[5.5, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":7, "data":[15.75, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":14, "data":[1.75, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":161, "data":[0, 0, 0, 322, 0]}], "replace_name":"true"}, {"name":"a.cl:1057", "type":"resource", "data":[1.6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1057}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[0.866667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1060", "type":"resource", "data":[1.6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1060}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[0.866667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1062", "type":"resource", "data":[1.6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1062}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[0.866667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1063", "type":"resource", "data":[1.6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1063}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[0.866667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1065", "type":"resource", "data":[1.6, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1065}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[0.866667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.6, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0666667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1068", "type":"resource", "data":[1.84615, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1068}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.692308, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1082", "type":"resource", "data":[1.84615, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1082}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.692308, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1086", "type":"resource", "data":[1.84615, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1086}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.692308, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1094", "type":"resource", "data":[2.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1094}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[2.25, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1097", "type":"resource", "data":[769.846, 768, 0, 48, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1097}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":24, "data":[768, 768, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.692308, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":24, "data":[0, 0, 0, 48, 0]}], "replace_name":"true"}, {"name":"a.cl:1098", "type":"resource", "data":[1.84615, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1098}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.692308, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1109", "type":"resource", "data":[321.346, 224, 0, 336, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1109}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":24, "data":[75.75, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":48, "data":[5.82692, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":7, "data":[224, 224, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":7, "data":[14.1923, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":14, "data":[1.57692, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":168, "data":[0, 0, 0, 336, 0]}], "replace_name":"true"}, {"name":"a.cl:1110", "type":"resource", "data":[1.84615, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1110}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.692308, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1112", "type":"resource", "data":[1.84615, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1112}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.692308, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1113", "type":"resource", "data":[1.84615, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1113}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.692308, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1115", "type":"resource", "data":[1.84615, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1115}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[0.692308, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.0769231, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1118", "type":"resource", "data":[2.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1118}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1.44444, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.111111, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.111111, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1123", "type":"resource", "data":[29, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1123}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[29, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1126", "type":"resource", "data":[2.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1126}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1.44444, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.111111, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.111111, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1139", "type":"resource", "data":[2.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1139}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1.44444, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.111111, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.111111, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1148", "type":"resource", "data":[3.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1148}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[3.25, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1154", "type":"resource", "data":[253, 240, 0, 16, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1154}]], "children":[{"name":"32-bit Select", "type":"resource", "count":9, "data":[253, 240, 0, 0, 0]}, {"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":8, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"a.cl:1166", "type":"resource", "data":[830.5, 736, 0, 368, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1166}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":22, "data":[71.5, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":44, "data":[5.5, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":23, "data":[736, 736, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":7, "data":[15.75, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":14, "data":[1.75, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":184, "data":[0, 0, 0, 368, 0]}], "replace_name":"true"}, {"name":"a.cl:1170", "type":"resource", "data":[2.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1170}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1.44444, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.111111, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.111111, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1173", "type":"resource", "data":[2.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1173}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1.44444, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.111111, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.111111, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1175", "type":"resource", "data":[2.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1175}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[1.44444, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.111111, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.111111, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1178", "type":"resource", "data":[1.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1178}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1181", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1181}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1183", "type":"resource", "data":[730, 704, 0, 46, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1183}]], "children":[{"name":"32-bit Select", "type":"resource", "count":23, "data":[730, 704, 0, 0, 0]}, {"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":23, "data":[0, 0, 0, 46, 0]}], "replace_name":"true"}, {"name":"a.cl:1193", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1193}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1218", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1218}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"a.cl:1219", "type":"resource", "data":[33.25, 32, 0, 1, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1219}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.125, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Dot Product of Size 2", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"a.cl:1220", "type":"resource", "data":[1.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1220}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1225", "type":"resource", "data":[1.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1225}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1227", "type":"resource", "data":[1.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1227}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1237", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1237}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1239", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1239}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1240", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1240}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1256", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1256}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1270", "type":"resource", "data":[1.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1270}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1279", "type":"resource", "data":[102.933, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1279}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":24, "data":[75.6167, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":48, "data":[5.81667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":9, "data":[19.35, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":18, "data":[2.15, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1280", "type":"resource", "data":[6.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1280}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[3.25, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.25, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1288", "type":"resource", "data":[99.8461, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1288}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":24, "data":[75.75, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":48, "data":[5.82692, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":8, "data":[16.4423, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":16, "data":[1.82692, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1289", "type":"resource", "data":[2.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1289}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[2.25, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1297", "type":"resource", "data":[101.833, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1297}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":24, "data":[77.2778, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":48, "data":[5.94444, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":8, "data":[16.75, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":16, "data":[1.86111, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1298", "type":"resource", "data":[4.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1298}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":1, "data":[4.33333, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":2, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1302", "type":"resource", "data":[97.1667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1302}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":23, "data":[72.9444, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":46, "data":[5.61111, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":8, "data":[16.75, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":16, "data":[1.86111, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1305", "type":"resource", "data":[97.3461, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1305}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":24, "data":[75.75, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":48, "data":[5.82692, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":7, "data":[14.1923, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":14, "data":[1.57692, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1308", "type":"resource", "data":[96.1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1308}]], "children":[{"name":"13-bit Integer Subtract", "type":"resource", "count":23, "data":[72.3667, 0, 0, 0, 0]}, {"name":"13-bit Select", "type":"resource", "count":46, "data":[5.56667, 0, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":8, "data":[16.35, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":16, "data":[1.81667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1311", "type":"resource", "data":[1.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1311}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":2, "data":[0.125, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_hFeeder", "compute_units":1, "type":"function", "total_percent":[30.2587, 20.3891, 11.901, 0.460712, 0.0347222], "total_kernel_resources":[377709, 444203, 54, 1.5, 140], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_456\' (a.cl:682)\\n - \'_hFeeder_cycle_temp\' (a.cl:533)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":533}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":682}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_hFeeder_value_shreg\' (a.cl:530)\\n - \'_hFeeder_in_v_temp\' (a.cl:532)\\n - \'_373\' (a.cl:591)", "type":"resource", "data":[8, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":530}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":532}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":591}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 8"}, {"type":"brief", "text":"Register,\\n1 reg, 8 width"}]}, {"name":"Private Variable: \\n - \'_hFeeder_channel_array\' (a.cl:529)", "type":"resource", "data":[284, 384, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":529}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"24 registers of width 8"}, {"type":"brief", "text":"Register,\\n24 regs, 8 width"}]}, {"name":"Private Variable: \\n - \'_hFeeder_s0_outermost_loop\' (a.cl:550)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"a.cl:534 (_hFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 24, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"32 (banked on bits 0, 1, 2, 3, 4)", "Bank width":"8 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 24 reads and 24 writes. "}, {"type":"text", "text":"Banked on bits 0, 1, 2, 3, 4 into 32 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n14336B requested,\\n16384B implemented."}]}, {"name":"kernel_hFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 553, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 487, 0, 0, 0]}, {"name":"a.cl:547", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":547}]]}, {"name":"a.cl:550", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:526", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":526}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:545", "type":"resource", "data":[357, 123, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":545}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[357, 123, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:546", "type":"resource", "data":[357, 123, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":546}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[357, 123, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:547", "type":"resource", "data":[77, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":547}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:548", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":548}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:549", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":549}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[22, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:550", "type":"resource", "data":[146, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_hFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:685", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":685}]]}]}]}, {"name":"kernel_hFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4830, 408895, 25, 0, 131], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4830, 408895, 25, 0, 131]}]}, {"name":"Feedback", "type":"resource", "data":[149, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:529", "type":"resource", "data":[113, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":529}]]}, {"name":"a.cl:532", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":532}]]}, {"name":"a.cl:533", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":533}]]}, {"name":"a.cl:550", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[142, 249, 5, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3200, 1850, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":25, "data":[800, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":25, "data":[2400, 1850, 0, 0, 0]}]}, {"name":"a.cl:529", "type":"resource", "data":[218, 184, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":529}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":24, "data":[191, 184, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:532", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":532}]], "children":[{"name":"8-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:550", "type":"resource", "data":[96, 11, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "children":[{"name":"1-bit And", "type":"resource", "count":51, "data":[51, 9, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":51, "data":[1, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:556", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":556}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:557", "type":"resource", "data":[732, 304, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":557}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[732, 304, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:562", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":562}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:563", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":563}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:566", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":566}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:603", "type":"resource", "data":[840, 24, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":603}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":24, "data":[840, 24, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:610", "type":"resource", "data":[768, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":610}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":24, "data":[768, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:612", "type":"resource", "data":[99048, 768, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":612}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":24, "data":[99048, 768, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:614", "type":"resource", "data":[288, 39, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":614}]], "children":[{"name":"1-bit And", "type":"resource", "count":24, "data":[24, 15, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":24, "data":[264, 24, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:628", "type":"resource", "data":[20496, 8496, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":628}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":24, "data":[20496, 8496, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:629", "type":"resource", "data":[4968, 1776, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":629}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":24, "data":[4968, 1776, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:630", "type":"resource", "data":[102168, 2304, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":630}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":24, "data":[102168, 2304, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:631", "type":"resource", "data":[816, 576, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "children":[{"name":"Store", "type":"resource", "count":24, "data":[816, 576, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"534"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:636", "type":"resource", "data":[17568, 7296, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":636}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":24, "data":[17568, 7296, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:641", "type":"resource", "data":[840, 24, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":641}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":24, "data":[840, 24, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:643", "type":"resource", "data":[840, 24, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":643}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":24, "data":[840, 24, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:644", "type":"resource", "data":[24, 24, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":644}]], "children":[{"name":"1-bit And", "type":"resource", "count":24, "data":[24, 24, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:653", "type":"resource", "data":[12, 12, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":653}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":24, "data":[12, 12, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:656", "type":"resource", "data":[17328, 7296, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":656}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":24, "data":[17328, 7296, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:658", "type":"resource", "data":[99096, 768, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":658}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":24, "data":[99096, 768, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:659", "type":"resource", "data":[336, 408, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "children":[{"name":"Load", "type":"resource", "count":24, "data":[336, 408, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"534"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:677", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":677}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:682", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":682}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_hLoader", "compute_units":1, "type":"function", "total_percent":[1.11158, 0.637753, 0.52236, 0.392458, 0], "total_kernel_resources":[11722, 19497, 46, 0, 9], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:500)\\n - \'_344\' (a.cl:517)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":500}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":517}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_hLoader_s0_h\' (a.cl:506)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_hLoader_s0_j_t_hh_jj\' (a.cl:508)", "type":"resource", "data":[7, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":508}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_hLoader_s0_r\' (a.cl:503)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"kernel_hLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[13, 596, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[13, 504, 0, 0, 0]}, {"name":"a.cl:503", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]]}, {"name":"a.cl:505", "type":"resource", "data":[0, 12, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":505}]]}, {"name":"a.cl:506", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]]}, {"name":"a.cl:512", "type":"resource", "data":[0, 12, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":512}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:496", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":496}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:502", "type":"resource", "data":[357, 123, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":502}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[357, 123, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:503", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:505", "type":"resource", "data":[381, 123, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":505}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[24, 0, 0, 0, 0]}, {"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[357, 123, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:506", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:512", "type":"resource", "data":[24, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":512}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[24, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_hLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:522", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":522}]]}]}]}, {"name":"kernel_hLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:500", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":500}]]}, {"name":"a.cl:501", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":501}]]}, {"name":"a.cl:503", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]]}, {"name":"a.cl:518", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":518}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:500", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":500}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:501", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":501}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:503", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:518", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":518}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_hLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 19, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[60, 15, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:500", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":500}]]}, {"name":"a.cl:501", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":501}]]}, {"name":"a.cl:503", "type":"resource", "data":[27, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]]}, {"name":"a.cl:506", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]]}, {"name":"a.cl:518", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":518}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 16, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:500", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":500}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:501", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":501}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:506", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:518", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":518}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_hLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[677, 12365, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[677, 12365, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[61, 49, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:500", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":500}]]}, {"name":"a.cl:501", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":501}]]}, {"name":"a.cl:503", "type":"resource", "data":[26, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]]}, {"name":"a.cl:506", "type":"resource", "data":[26, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]]}, {"name":"a.cl:508", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":508}]]}, {"name":"a.cl:510", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":510}]]}, {"name":"a.cl:517", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":517}]]}, {"name":"a.cl:518", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":518}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[51, 82, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"a.cl:508", "type":"resource", "data":[20, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":508}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:513", "type":"resource", "data":[4833, 128, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":513}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4833, 128, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:514", "type":"resource", "data":[3172, 4275, 42, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":514}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3172, 4275, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:515", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":515}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:517", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":517}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_rFeeder_beta_gap_im", "compute_units":1, "type":"function", "total_percent":[8.85974, 5.44501, 3.8864, 1.13472, 0.0347222], "total_kernel_resources":[99537, 145059, 133, 1.5, 104], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_65\' (a.cl:243)\\n - \'_rFeeder_value_shreg\' (a.cl:166)\\n - \'_rFeeder_in_v_temp\' (a.cl:168)", "type":"resource", "data":[64, 464, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":166}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":168}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":243}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 8"}, {"type":"text", "text":"7 registers of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 8 width,\\n7 regs, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_rFeeder_cycle_temp\' (a.cl:169)\\n - \'_336\' (a.cl:489)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":169}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":489}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_rFeeder_channel_array\' (a.cl:158)", "type":"resource", "data":[1324, 3712, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":158}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 8"}, {"type":"text", "text":"56 registers of width 32"}, {"type":"brief", "text":"Register,\\n8 regs, 8 width,\\n56 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_rFeeder_s0_outermost_loop\' (a.cl:202)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"a.cl:170 (_rFeeder_DB_f7_0_ibuffer)", "type":"resource", "data":[0, 0, 8, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8 (banked on bits 2, 3, 4)", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 2, 3, 4 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n14336B requested,\\n16384B implemented."}]}, {"name":"a.cl:171 (_rFeeder_DB_f6_0_ibuffer)", "type":"resource", "data":[0, 0, 8, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8 (banked on bits 2, 3, 4)", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 2, 3, 4 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n14336B requested,\\n16384B implemented."}]}, {"name":"a.cl:172 (_rFeeder_DB_f5_0_ibuffer)", "type":"resource", "data":[0, 0, 8, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8 (banked on bits 2, 3, 4)", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 2, 3, 4 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n14336B requested,\\n16384B implemented."}]}, {"name":"a.cl:173 (_rFeeder_DB_f4_0_ibuffer)", "type":"resource", "data":[0, 0, 8, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8 (banked on bits 2, 3, 4)", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 2, 3, 4 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n14336B requested,\\n16384B implemented."}]}, {"name":"a.cl:174 (_rFeeder_DB_f3_0_ibuffer)", "type":"resource", "data":[0, 0, 8, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8 (banked on bits 2, 3, 4)", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 2, 3, 4 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n14336B requested,\\n16384B implemented."}]}, {"name":"a.cl:175 (_rFeeder_DB_f2_0_ibuffer)", "type":"resource", "data":[0, 0, 8, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8 (banked on bits 2, 3, 4)", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 2, 3, 4 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n14336B requested,\\n16384B implemented."}]}, {"name":"a.cl:176 (_rFeeder_DB_f1_0_ibuffer)", "type":"resource", "data":[0, 0, 8, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8 (banked on bits 2, 3, 4)", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 2, 3, 4 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n14336B requested,\\n16384B implemented."}]}, {"name":"a.cl:177 (_rFeeder_DB_f0_0_ibuffer)", "type":"resource", "data":[0, 0, 8, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"3584 bytes", "Implemented size":"4096 bytes", "Number of banks":"8 (banked on bits 0, 1, 2)", "Bank width":"8 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 3584 bytes, implemented size 4096 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 0, 1, 2 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n3584B requested,\\n4096B implemented."}]}, {"name":"kernel_rFeeder_beta_gap_im.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 553, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 487, 0, 0, 0]}, {"name":"a.cl:199", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":199}]]}, {"name":"a.cl:202", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:155", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":155}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:197", "type":"resource", "data":[357, 123, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":197}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[357, 123, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:198", "type":"resource", "data":[357, 123, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":198}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[357, 123, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:199", "type":"resource", "data":[77, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":199}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:200", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":200}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:201", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":201}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[22, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:202", "type":"resource", "data":[146, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_rFeeder_beta_gap_im.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:492", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":492}]]}]}]}, {"name":"kernel_rFeeder_beta_gap_im.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2673, 122592, 17, 0, 95], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2673, 122592, 17, 0, 95]}]}, {"name":"Feedback", "type":"resource", "data":[1723, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:158", "type":"resource", "data":[1505, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":158}]]}, {"name":"a.cl:168", "type":"resource", "data":[186, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":168}]]}, {"name":"a.cl:202", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]]}, {"name":"a.cl:205", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":205}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[973, 1912, 52, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1152, 666, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":9, "data":[288, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":9, "data":[864, 666, 0, 0, 0]}]}, {"name":"a.cl:158", "type":"resource", "data":[1840, 1624, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":158}]], "children":[{"name":"32-bit Select", "type":"resource", "count":56, "data":[1750, 1568, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":8, "data":[63, 56, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:168", "type":"resource", "data":[189, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":168}]], "children":[{"name":"32-bit Select", "type":"resource", "count":7, "data":[182, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:202", "type":"resource", "data":[64, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "children":[{"name":"1-bit And", "type":"resource", "count":19, "data":[19, 1, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":19, "data":[1, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:208", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":208}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:209", "type":"resource", "data":[732, 304, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":209}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[732, 304, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:214", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":214}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:215", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":215}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:218", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":218}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:255", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":255}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:262", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":262}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:266", "type":"resource", "data":[16, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":266}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 7, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:281", "type":"resource", "data":[2736, 936, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":281}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":8, "data":[2736, 936, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:283", "type":"resource", "data":[34056, 768, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":283}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":8, "data":[34056, 768, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:284", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"177"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:300", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"176"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:316", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"175"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:332", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"174"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:348", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"173"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:364", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"172"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:380", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"171"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:396", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"170"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:401", "type":"resource", "data":[5856, 2432, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":401}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":8, "data":[5856, 2432, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:406", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":406}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:408", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":408}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:409", "type":"resource", "data":[8, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":409}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:418", "type":"resource", "data":[4, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":418}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":8, "data":[4, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:421", "type":"resource", "data":[5880, 2432, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":421}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":8, "data":[5880, 2432, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:422", "type":"resource", "data":[1816, 472, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":422}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":8, "data":[1816, 472, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:423", "type":"resource", "data":[30984, 248, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":423}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":8, "data":[30984, 248, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:424", "type":"resource", "data":[112, 136, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[112, 136, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"177"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:425", "type":"resource", "data":[208, 328, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[208, 328, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"176"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:426", "type":"resource", "data":[208, 328, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[208, 328, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"175"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:427", "type":"resource", "data":[208, 328, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[208, 328, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"174"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:428", "type":"resource", "data":[208, 328, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[208, 328, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"173"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:429", "type":"resource", "data":[208, 328, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[208, 328, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"172"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:430", "type":"resource", "data":[208, 328, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[208, 328, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"171"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:431", "type":"resource", "data":[208, 328, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[208, 328, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"170"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:484", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":484}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:489", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":489}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_rLoader_beta_gap_im", "compute_units":1, "type":"function", "total_percent":[1.02545, 0.680888, 0.41104, 0.426585, 0.121528], "total_kernel_resources":[11967, 15342, 50, 7, 37], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_36\' (a.cl:146)\\n - \'_addr_temp\' (a.cl:91)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":91}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":146}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_rLoader_s0_h\' (a.cl:97)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_rLoader_s0_i_rr_ii\' (a.cl:99)", "type":"resource", "data":[7, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":99}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 12 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 12 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_rLoader_s0_r\' (a.cl:94)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"kernel_rLoader_beta_gap_im.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[13, 596, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[13, 504, 0, 0, 0]}, {"name":"a.cl:103", "type":"resource", "data":[0, 12, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":103}]]}, {"name":"a.cl:94", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]]}, {"name":"a.cl:96", "type":"resource", "data":[0, 12, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":96}]]}, {"name":"a.cl:97", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:71", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":71}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:93", "type":"resource", "data":[357, 123, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":93}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[357, 123, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:94", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:96", "type":"resource", "data":[381, 123, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":96}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[24, 0, 0, 0, 0]}, {"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[357, 123, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:97", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:103", "type":"resource", "data":[24, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":103}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[24, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_rLoader_beta_gap_im.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:151", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":151}]]}]}]}, {"name":"kernel_rLoader_beta_gap_im.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:91", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":91}]]}, {"name":"a.cl:92", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":92}]]}, {"name":"a.cl:94", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:91", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":91}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:92", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":92}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:94", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_rLoader_beta_gap_im.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 19, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[60, 15, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:101", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":101}]]}, {"name":"a.cl:145", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":145}]]}, {"name":"a.cl:146", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":146}]]}, {"name":"a.cl:147", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":147}]]}, {"name":"a.cl:91", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":91}]]}, {"name":"a.cl:92", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":92}]]}, {"name":"a.cl:94", "type":"resource", "data":[27, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]]}, {"name":"a.cl:97", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 16, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:91", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":91}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:92", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":92}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:97", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:101", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":101}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:145", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":145}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:146", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":146}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:147", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":147}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_rLoader_beta_gap_im.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[480, 7240, 2, 0, 16], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[480, 7240, 2, 0, 16]}]}, {"name":"Feedback", "type":"resource", "data":[60, 46, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:101", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":101}]]}, {"name":"a.cl:145", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":145}]]}, {"name":"a.cl:146", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":146}]]}, {"name":"a.cl:147", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":147}]]}, {"name":"a.cl:91", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":91}]]}, {"name":"a.cl:92", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":92}]]}, {"name":"a.cl:94", "type":"resource", "data":[26, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]]}, {"name":"a.cl:97", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]]}, {"name":"a.cl:99", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":99}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[174, 320, 2, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}]}, {"name":"a.cl:99", "type":"resource", "data":[17, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":99}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"12-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"12-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:104", "type":"resource", "data":[912, 520, 4, 7, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":104}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[24, 0, 0, 0, 0]}, {"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[888, 520, 4, 7, 0]}], "replace_name":"true"}, {"name":"a.cl:105", "type":"resource", "data":[24, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":105}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[24, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[4250, 96, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":106}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4250, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:107", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":107}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:108", "type":"resource", "data":[3110, 4523, 42, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":108}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3110, 4523, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:143", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":143}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:146", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":146}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.317757, 0.202868, 0.133584, 0.145039, 0], "total_kernel_resources":[3446, 4986, 17, 0, 17], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:1327)\\n - \'_819\' (a.cl:1343)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1327}], [{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1343}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_h\' (a.cl:1333)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_r\' (a.cl:1330)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_rr_hh\' (a.cl:1335)", "type":"resource", "data":[7, 13, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1335}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 9 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 9 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[14, 547, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[14, 479, 0, 0, 0]}, {"name":"a.cl:1330", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]]}, {"name":"a.cl:1333", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1322", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1322}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1329", "type":"resource", "data":[357, 123, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1329}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[357, 123, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1330", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1332", "type":"resource", "data":[357, 123, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1332}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[357, 123, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1333", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1348", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1348}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1327", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1327}]]}, {"name":"a.cl:1328", "type":"resource", "data":[8.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1328}]]}, {"name":"a.cl:1330", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1327", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1327}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1328", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1328}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1330", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 19, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[60, 15, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1327", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1327}]]}, {"name":"a.cl:1328", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1328}]]}, {"name":"a.cl:1330", "type":"resource", "data":[27, 6, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]]}, {"name":"a.cl:1333", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]]}, {"name":"a.cl:1344", "type":"resource", "data":[5.66667, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1344}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 16, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1327", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1327}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1328", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1328}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1333", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1344", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1344}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[47, 154, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[47, 154, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[57, 37, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1327", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1327}]]}, {"name":"a.cl:1328", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1328}]]}, {"name":"a.cl:1330", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]]}, {"name":"a.cl:1333", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]]}, {"name":"a.cl:1335", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1335}]]}, {"name":"a.cl:1340", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1340}]]}, {"name":"a.cl:1342", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1342}]]}, {"name":"a.cl:1343", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1343}]]}, {"name":"a.cl:1344", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1344}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[81, 125, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"a.cl:1335", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1335}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"9-bit Integer Add", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"9-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1337", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1337}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1341", "type":"resource", "data":[390, 2128, 17, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1341}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[390, 2128, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:1343", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1343}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[200000,275150,467,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,774,0,0,13],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":60}]],"details":[{"text":"Channel is implemented 256 bits wide by 16 deep.","type":"text"},{"text":"256b wide by 16 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:60 (_rLoader_channel)","type":"resource"},{"data":[11,6150,0,0,103],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":62}]],"details":[{"text":"Channel is implemented 2048 bits wide by 16 deep.","type":"text"},{"text":"2048b wide by 16 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:62 (_rFeeder_channel)","type":"resource"},{"data":[11,30,1,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":63}]],"details":[{"text":"Channel is implemented 8 bits wide by 128 deep.","type":"text"},{"text":"8b wide by 128 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:63 (_hLoader_channel)","type":"resource"},{"data":[11,582,5,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":65}]],"details":[{"text":"Channel is implemented 192 bits wide by 128 deep.","type":"text"},{"text":"192b wide by 128 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:65 (_hFeeder_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":67}]],"details":[{"text":"Channel is implemented 32 bits wide by 128 deep.","type":"text"},{"text":"32b wide by 128 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:67 (_Out_channel)","type":"resource"}],"data":[55,7638,7,0,116],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[3388,1369,1,0,4],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,17,7,0,0],"details":[{"text":"Type: Shift Register (2 or fewer tap points)","type":"text"},{"text":"1 register of width 13 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 3136","type":"text"},{"text":"Shift Register,\\n1 reg, 13 width by 1 depth,\\n1 reg, 32 width by 3136 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_D_shreg\' (a.cl:698)\\n - \'_602\' (a.cl:1001)\\n - \'_805\' (a.cl:1297)","type":"resource"},{"data":[161,391,161,0,0],"details":[{"text":"Type: Shift Register (46 or fewer tap points)","type":"text"},{"text":"23 registers of width 13 and depth 1","type":"text"},{"text":"23 registers of width 32 and depth 3136","type":"text"},{"text":"Shift Register,\\n23 regs, 13 width by 1 depth,\\n23 regs, 32 width by 3136 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_D_shreg\' (a.cl:698)\\n - \'_618\' (a.cl:1016)\\n - \'_805\' (a.cl:1297)","type":"resource"},{"data":[49,91,7,0,0],"details":[{"text":"Type: Shift Register (14 or fewer tap points)","type":"text"},{"text":"7 registers of width 9 and depth 1","type":"text"},{"text":"7 registers of width 32 and depth 196","type":"text"},{"text":"Shift Register,\\n7 regs, 9 width by 1 depth,\\n7 regs, 32 width by 196 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_D_shreg\' (a.cl:698)\\n - \'_637\' (a.cl:1038)\\n - \'_722\' (a.cl:1151)\\n - \'_805\' (a.cl:1297)","type":"resource"},{"data":[7,13,1,0,0],"details":[{"text":"Type: Shift Register (2 or fewer tap points)","type":"text"},{"text":"1 register of width 9 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 196","type":"text"},{"text":"Shift Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 196 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_D_shreg\' (a.cl:698)\\n - \'_722\' (a.cl:1151)\\n - \'_805\' (a.cl:1297)","type":"resource"},{"data":[7,13,1,0,0],"details":[{"text":"Type: Shift Register (2 or fewer tap points)","type":"text"},{"text":"1 register of width 9 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 196","type":"text"},{"text":"Shift Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 196 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_I_shreg\' (a.cl:701)\\n - \'_600\' (a.cl:1000)\\n - \'_801\' (a.cl:1288)","type":"resource"},{"data":[161,391,161,0,0],"details":[{"text":"Type: Shift Register (46 or fewer tap points)","type":"text"},{"text":"23 registers of width 13 and depth 1","type":"text"},{"text":"23 registers of width 32 and depth 3136","type":"text"},{"text":"Shift Register,\\n23 regs, 13 width by 1 depth,\\n23 regs, 32 width by 3136 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_I_shreg\' (a.cl:701)\\n - \'_616\' (a.cl:1015)\\n - \'_681\' (a.cl:1094)\\n - \'_801\' (a.cl:1288)","type":"resource"},{"data":[49,91,7,0,0],"details":[{"text":"Type: Shift Register (14 or fewer tap points)","type":"text"},{"text":"7 registers of width 9 and depth 1","type":"text"},{"text":"7 registers of width 32 and depth 196","type":"text"},{"text":"Shift Register,\\n7 regs, 9 width by 1 depth,\\n7 regs, 32 width by 196 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_I_shreg\' (a.cl:701)\\n - \'_635\' (a.cl:1037)\\n - \'_801\' (a.cl:1288)","type":"resource"},{"data":[7,17,7,0,0],"details":[{"text":"Type: Shift Register (2 or fewer tap points)","type":"text"},{"text":"1 register of width 13 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 3136","type":"text"},{"text":"Shift Register,\\n1 reg, 13 width by 1 depth,\\n1 reg, 32 width by 3136 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_I_shreg\' (a.cl:701)\\n - \'_681\' (a.cl:1094)\\n - \'_801\' (a.cl:1288)","type":"resource"},{"data":[7,13,1,0,0],"details":[{"text":"Type: Shift Register (2 or fewer tap points)","type":"text"},{"text":"1 register of width 9 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 196","type":"text"},{"text":"Shift Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 196 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_M_shreg\' (a.cl:704)\\n - \'_593\' (a.cl:996)\\n - \'_797\' (a.cl:1279)","type":"resource"},{"data":[161,391,161,0,0],"details":[{"text":"Type: Shift Register (46 or fewer tap points)","type":"text"},{"text":"23 registers of width 13 and depth 1","type":"text"},{"text":"23 registers of width 32 and depth 3136","type":"text"},{"text":"Shift Register,\\n23 regs, 13 width by 1 depth,\\n23 regs, 32 width by 3136 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_M_shreg\' (a.cl:704)\\n - \'_609\' (a.cl:1011)\\n - \'_676\' (a.cl:1091)\\n - \'_797\' (a.cl:1279)","type":"resource"},{"data":[49,91,7,0,0],"details":[{"text":"Type: Shift Register (14 or fewer tap points)","type":"text"},{"text":"7 registers of width 9 and depth 1","type":"text"},{"text":"7 registers of width 32 and depth 196","type":"text"},{"text":"Shift Register,\\n7 regs, 9 width by 1 depth,\\n7 regs, 32 width by 196 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_M_shreg\' (a.cl:704)\\n - \'_628\' (a.cl:1033)\\n - \'_717\' (a.cl:1148)\\n - \'_797\' (a.cl:1279)","type":"resource"},{"data":[7,17,7,0,0],"details":[{"text":"Type: Shift Register (2 or fewer tap points)","type":"text"},{"text":"1 register of width 13 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 2941","type":"text"},{"text":"Shift Register,\\n1 reg, 13 width by 1 depth,\\n1 reg, 32 width by 2941 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_M_shreg\' (a.cl:704)\\n - \'_676\' (a.cl:1091)\\n - \'_797\' (a.cl:1279)","type":"resource"},{"data":[7,13,1,0,0],"details":[{"text":"Type: Shift Register (2 or fewer tap points)","type":"text"},{"text":"1 register of width 9 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 196","type":"text"},{"text":"Shift Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 196 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_M_shreg\' (a.cl:704)\\n - \'_717\' (a.cl:1148)\\n - \'_797\' (a.cl:1279)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Hap_s0_h\' (a.cl:733)","type":"resource"},{"data":[31,122,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 17 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 17 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Hap_s0_i_j_rr_t_hh\' (a.cl:735)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Hap_s0_r\' (a.cl:730)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Out_channel_array\' (a.cl:693)","type":"resource"},{"data":[7,13,1,0,0],"details":[{"text":"Type: Shift Register (2 or fewer tap points)","type":"text"},{"text":"1 register of width 9 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 196","type":"text"},{"text":"Shift Register,\\n1 reg, 9 width by 1 depth,\\n1 reg, 32 width by 196 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Sum_shreg\' (a.cl:695)","type":"resource"},{"children":[{"count":4,"data":[23170,114399,40,0,2381],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[23174,114401,40,0,2381],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":730}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":730}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":730}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":730}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":730}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":730}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":730}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[312,70,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":730}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:730","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":733}]],"name":"State","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":733}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":733}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":733}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":733}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[81.5,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":733}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:733","type":"resource"},{"children":[{"count":1,"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":729}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":729}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:729","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":732}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":732}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:732","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":693}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":693}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:693","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":695}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":695}]],"name":"9-bit Select","type":"resource"}],"data":[1.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":695}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:695","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[77.2778,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":698}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":48,"data":[5.94444,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":698}]],"name":"13-bit Select","type":"resource"},{"count":8,"data":[16.75,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":698}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":16,"data":[1.86111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":698}]],"name":"9-bit Select","type":"resource"}],"data":[101.833,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":698}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:698","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[75.75,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":701}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":48,"data":[5.82692,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":701}]],"name":"13-bit Select","type":"resource"},{"count":8,"data":[16.4423,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":701}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":16,"data":[1.82692,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":701}]],"name":"9-bit Select","type":"resource"}],"data":[99.8461,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":701}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:701","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[75.6167,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":704}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":48,"data":[5.81667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":704}]],"name":"13-bit Select","type":"resource"},{"count":9,"data":[19.35,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":704}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":18,"data":[2.15,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":704}]],"name":"9-bit Select","type":"resource"}],"data":[102.933,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":704}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:704","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":735}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[0.4,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":735}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[17,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":735}]],"name":"17-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":735}]],"name":"17-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":735}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[23.3333,0.666667,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":735}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[79.7333,0.666667,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":735}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:735","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":737}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":737}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:737","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":740}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":740}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:740","replace_name":"true","type":"resource"},{"children":[{"count":192,"data":[6144,6144,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":937}]],"name":"32-bit Select","type":"resource"},{"count":192,"data":[576,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":937}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[6720,6336,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":937}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:937","replace_name":"true","type":"resource"},{"children":[{"count":192,"data":[6144,6144,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":955}]],"name":"32-bit Select","type":"resource"}],"data":[6144,6144,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":955}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:955","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.866667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":968}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":968}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":968}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":968}]],"name":"9-bit Select","type":"resource"}],"data":[1.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":968}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:968","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.2,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":970}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11.6667,0.333333,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":970}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11.8667,0.333333,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":970}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:970","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2028,16,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":973}]],"name":"16-bit Integer Remainder","type":"resource"}],"data":[2028,16,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":973}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:973","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.2,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":975}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[19,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":975}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[19.2,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":975}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:975","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.2,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":978}]],"name":"1-bit Or","type":"resource"}],"data":[0.2,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":978}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:978","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.866667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":982}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":982}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":982}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":982}]],"name":"9-bit Select","type":"resource"}],"data":[1.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":982}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:982","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.866667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":986}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":986}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":986}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":986}]],"name":"9-bit Select","type":"resource"}],"data":[1.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":986}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:986","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1002}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1002}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1002","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1004}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0,0,0,2,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1004}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[32,32,0,2,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1004}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1004","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.866667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1005}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1005}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1005}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1005}]],"name":"9-bit Select","type":"resource"}],"data":[1.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1005}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1005","replace_name":"true","type":"resource"},{"children":[{"count":23,"data":[0,0,0,23,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1017}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[0,0,0,23,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1017}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1017","replace_name":"true","type":"resource"},{"children":[{"count":23,"data":[736,736,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1019}]],"name":"32-bit Select","type":"resource"},{"count":23,"data":[0,0,0,46,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1019}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[736,736,0,46,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1019}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1019","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.866667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1020}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1020}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1020}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1020}]],"name":"9-bit Select","type":"resource"}],"data":[1.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1020}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1020","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.866667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1023}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1023}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1023}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1023}]],"name":"9-bit Select","type":"resource"}],"data":[1.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1023}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1023","replace_name":"true","type":"resource"},{"children":[{"count":7,"data":[0,0,0,7,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1039}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[0,0,0,7,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1039}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1039","replace_name":"true","type":"resource"},{"children":[{"count":7,"data":[224,224,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1041}]],"name":"32-bit Select","type":"resource"},{"count":7,"data":[0,0,0,14,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1041}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[224,224,0,14,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1041}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1041","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.866667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1042}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1042}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1042}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1042}]],"name":"9-bit Select","type":"resource"}],"data":[1.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1042}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1042","replace_name":"true","type":"resource"},{"children":[{"count":161,"data":[0,0,0,161,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1054}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[0,0,0,161,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1054}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1054","replace_name":"true","type":"resource"},{"children":[{"count":22,"data":[71.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1056}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":44,"data":[5.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1056}]],"name":"13-bit Select","type":"resource"},{"count":7,"data":[15.75,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1056}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":14,"data":[1.75,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1056}]],"name":"9-bit Select","type":"resource"},{"count":161,"data":[0,0,0,322,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1056}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[94.5,0,0,322,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1056}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1056","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.866667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1057}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1057}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1057}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1057}]],"name":"9-bit Select","type":"resource"}],"data":[1.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1057}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1057","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.866667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1060}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1060}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1060}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1060}]],"name":"9-bit Select","type":"resource"}],"data":[1.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1060}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1060","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.866667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1062}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1062}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1062}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1062}]],"name":"9-bit Select","type":"resource"}],"data":[1.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1062}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1062","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.866667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1063}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1063}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1063}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1063}]],"name":"9-bit Select","type":"resource"}],"data":[1.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1063}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1063","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.866667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1065}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1065}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1065}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0666667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1065}]],"name":"9-bit Select","type":"resource"}],"data":[1.6,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1065}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1065","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1068}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1068}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.692308,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1068}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1068}]],"name":"9-bit Select","type":"resource"}],"data":[1.84615,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1068}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1068","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1082}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1082}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.692308,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1082}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1082}]],"name":"9-bit Select","type":"resource"}],"data":[1.84615,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1082}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1082","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1086}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1086}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.692308,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1086}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1086}]],"name":"9-bit Select","type":"resource"}],"data":[1.84615,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1086}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1086","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1094}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1094}]],"name":"9-bit Select","type":"resource"}],"data":[2.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1094}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1094","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1097}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1097}]],"name":"13-bit Select","type":"resource"},{"count":24,"data":[768,768,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1097}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0.692308,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1097}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1097}]],"name":"9-bit Select","type":"resource"},{"count":24,"data":[0,0,0,48,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1097}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[769.846,768,0,48,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1097}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1097","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1098}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1098}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.692308,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1098}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1098}]],"name":"9-bit Select","type":"resource"}],"data":[1.84615,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1098}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1098","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[75.75,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1109}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":48,"data":[5.82692,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1109}]],"name":"13-bit Select","type":"resource"},{"count":7,"data":[224,224,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1109}]],"name":"32-bit Select","type":"resource"},{"count":7,"data":[14.1923,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1109}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":14,"data":[1.57692,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1109}]],"name":"9-bit Select","type":"resource"},{"count":168,"data":[0,0,0,336,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1109}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[321.346,224,0,336,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1109}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1109","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1110}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1110}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.692308,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1110}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1110}]],"name":"9-bit Select","type":"resource"}],"data":[1.84615,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1110}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1110","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1112}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1112}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.692308,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1112}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1112}]],"name":"9-bit Select","type":"resource"}],"data":[1.84615,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1112}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1112","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1113}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1113}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.692308,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1113}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1113}]],"name":"9-bit Select","type":"resource"}],"data":[1.84615,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1113}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1113","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1115}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1115}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[0.692308,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1115}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.0769231,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1115}]],"name":"9-bit Select","type":"resource"}],"data":[1.84615,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1115}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1115","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.44444,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1118}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.111111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1118}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1118}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.111111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1118}]],"name":"9-bit Select","type":"resource"}],"data":[2.66667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1118}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1118","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[29,16,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1123}]],"name":"32-bit Select","type":"resource"}],"data":[29,16,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1123}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1123","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.44444,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1126}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.111111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1126}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1126}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.111111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1126}]],"name":"9-bit Select","type":"resource"}],"data":[2.66667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1126}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1126","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.44444,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1139}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.111111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1139}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1139}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.111111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1139}]],"name":"9-bit Select","type":"resource"}],"data":[2.66667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1139}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1139","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1148}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1148}]],"name":"13-bit Select","type":"resource"}],"data":[3.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1148}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1148","replace_name":"true","type":"resource"},{"children":[{"count":9,"data":[253,240,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1154}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[0,0,0,16,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1154}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[253,240,0,16,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1154}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1154","replace_name":"true","type":"resource"},{"children":[{"count":22,"data":[71.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1166}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":44,"data":[5.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1166}]],"name":"13-bit Select","type":"resource"},{"count":23,"data":[736,736,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1166}]],"name":"32-bit Select","type":"resource"},{"count":7,"data":[15.75,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1166}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":14,"data":[1.75,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1166}]],"name":"9-bit Select","type":"resource"},{"count":184,"data":[0,0,0,368,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1166}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[830.5,736,0,368,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1166}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1166","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.44444,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1170}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.111111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1170}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1170}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.111111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1170}]],"name":"9-bit Select","type":"resource"}],"data":[2.66667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1170}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1170","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.44444,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1173}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.111111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1173}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1173}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.111111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1173}]],"name":"9-bit Select","type":"resource"}],"data":[2.66667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1173}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1173","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.44444,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1175}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.111111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1175}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1175}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.111111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1175}]],"name":"9-bit Select","type":"resource"}],"data":[2.66667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1175}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1175","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1178}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1178}]],"name":"9-bit Select","type":"resource"}],"data":[1.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1178}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1178","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1181}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1181}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1181}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1181","replace_name":"true","type":"resource"},{"children":[{"count":23,"data":[730,704,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1183}]],"name":"32-bit Select","type":"resource"},{"count":23,"data":[0,0,0,46,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1183}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[730,704,0,46,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1183}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1183","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1193}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1193}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1193","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1218}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1218}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1218","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1219}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1219}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1219}]],"name":"9-bit Select","type":"resource"},{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1219}]],"name":"Hardened Floating-Point Dot Product of Size 2","type":"resource"}],"data":[33.25,32,0,1,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1219}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1219","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1220}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1220}]],"name":"9-bit Select","type":"resource"}],"data":[1.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1220}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1220","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1225}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1225}]],"name":"9-bit Select","type":"resource"}],"data":[1.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1225}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1225","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1227}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1227}]],"name":"9-bit Select","type":"resource"}],"data":[1.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1227}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1227","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1237}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1237}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1237}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1237","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1239}]],"name":"1-bit And","type":"resource"}],"data":[1.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1239}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1239","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1240}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1240}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1240","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1256}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1256}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1256","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1270}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1270}]],"name":"9-bit Select","type":"resource"}],"data":[1.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1270}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1270","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[75.6167,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1279}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":48,"data":[5.81667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1279}]],"name":"13-bit Select","type":"resource"},{"count":9,"data":[19.35,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1279}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":18,"data":[2.15,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1279}]],"name":"9-bit Select","type":"resource"}],"data":[102.933,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1279}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1279","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1280}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1280}]],"name":"13-bit Select","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1280}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1280}]],"name":"9-bit Select","type":"resource"}],"data":[6.83333,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1280}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1280","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[75.75,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1288}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":48,"data":[5.82692,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1288}]],"name":"13-bit Select","type":"resource"},{"count":8,"data":[16.4423,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1288}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":16,"data":[1.82692,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1288}]],"name":"9-bit Select","type":"resource"}],"data":[99.8461,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1288}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1288","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1289}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1289}]],"name":"9-bit Select","type":"resource"}],"data":[2.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1289}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1289","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[77.2778,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1297}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":48,"data":[5.94444,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1297}]],"name":"13-bit Select","type":"resource"},{"count":8,"data":[16.75,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1297}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":16,"data":[1.86111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1297}]],"name":"9-bit Select","type":"resource"}],"data":[101.833,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1297}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1297","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.33333,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1298}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1298}]],"name":"13-bit Select","type":"resource"}],"data":[4.66667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1298}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1298","replace_name":"true","type":"resource"},{"children":[{"count":23,"data":[72.9444,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1302}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":46,"data":[5.61111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1302}]],"name":"13-bit Select","type":"resource"},{"count":8,"data":[16.75,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1302}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":16,"data":[1.86111,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1302}]],"name":"9-bit Select","type":"resource"}],"data":[97.1667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1302}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1302","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[75.75,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1305}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":48,"data":[5.82692,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1305}]],"name":"13-bit Select","type":"resource"},{"count":7,"data":[14.1923,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1305}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":14,"data":[1.57692,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1305}]],"name":"9-bit Select","type":"resource"}],"data":[97.3461,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1305}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1305","replace_name":"true","type":"resource"},{"children":[{"count":23,"data":[72.3667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1308}]],"name":"13-bit Integer Subtract","type":"resource"},{"count":46,"data":[5.56667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1308}]],"name":"13-bit Select","type":"resource"},{"count":8,"data":[16.35,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1308}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":16,"data":[1.81667,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1308}]],"name":"9-bit Select","type":"resource"}],"data":[96.1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1308}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1308","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1311}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":2,"data":[0.125,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1311}]],"name":"9-bit Select","type":"resource"}],"data":[1.25,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1311}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1311","replace_name":"true","type":"resource"}],"compute_units":1,"data":[50157.9982199999,135595,571,1392,2391],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":693}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[50158,135595,571,1392,2391],"total_percent":[8.41664,5.25002,3.63284,4.8716,24.1667],"type":"function"},{"children":[{"data":[312,276,5,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_456\' (a.cl:682)\\n - \'_hFeeder_cycle_temp\' (a.cl:533)","type":"resource"},{"data":[8,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 8","type":"text"},{"text":"Register,\\n1 reg, 8 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_hFeeder_value_shreg\' (a.cl:530)\\n - \'_hFeeder_in_v_temp\' (a.cl:532)\\n - \'_373\' (a.cl:591)","type":"resource"},{"data":[284,384,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"24 registers of width 8","type":"text"},{"text":"Register,\\n24 regs, 8 width","type":"brief"}],"name":"Private Variable: \\n - \'_hFeeder_channel_array\' (a.cl:529)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_hFeeder_s0_outermost_loop\' (a.cl:550)","type":"resource"},{"data":[0,0,24,0,0],"details":[{"Additional information":[{"text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 24 reads and 24 writes. ","type":"text"},{"text":"Banked on bits 0, 1, 2, 3, 4 into 32 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"8 bits","Implemented size":"16384 bytes","Number of banks":"32 (banked on bits 0, 1, 2, 3, 4)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"14336 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n14336B requested,\\n16384B implemented.","type":"brief"}],"name":"a.cl:534 (_hFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[4849,409382,25,0,131],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":25,"data":[800,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":25,"data":[2400,1850,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[8049,411232,25,0,131],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":547}]],"name":"State","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":547}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":547}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[77,78,0,1.5,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":547}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:547","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":550}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":550}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":550}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":550}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":550}]],"name":"33-bit Integer Add","type":"resource"},{"count":51,"data":[51,9,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":550}]],"name":"1-bit And","type":"resource"},{"count":51,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":550}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":550}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[242,47,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":550}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:550","type":"resource"},{"children":[{"count":1,"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":545}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":545}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:545","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":546}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":546}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:546","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":548}]],"name":"32-bit Integer Add","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":548}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:548","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":549}]],"name":"32-bit Integer Add","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":549}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:549","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":529}]],"name":"33-bit Select","type":"resource"},{"count":24,"data":[191,184,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":529}]],"name":"8-bit Select","type":"resource"}],"data":[218,184,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":529}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:529","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":532}]],"name":"8-bit Select","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":532}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:532","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":556}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":556}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:556","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[732,304,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":557}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[732,304,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":557}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:557","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":562}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":562}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:562","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":563}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":563}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:563","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":566}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":566}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:566","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[840,24,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":603}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[840,24,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":603}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:603","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[768,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":610}]],"name":"32-bit Integer Add","type":"resource"}],"data":[768,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":610}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:610","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[99048,768,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":612}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[99048,768,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":612}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:612","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[24,15,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":614}]],"name":"1-bit And","type":"resource"},{"count":24,"data":[264,24,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":614}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[288,39,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":614}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:614","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[20496,8496,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":628}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[20496,8496,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":628}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:628","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[4968,1776,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":629}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[4968,1776,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":629}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:629","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[102168,2304,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":630}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[102168,2304,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":630}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:630","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[816,576,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":631}]],"name":"Store","type":"resource"}],"data":[816,576,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":631}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:631","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[17568,7296,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":636}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[17568,7296,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":636}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:636","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[840,24,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":641}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[840,24,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":641}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:641","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[840,24,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":643}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[840,24,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":643}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:643","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[24,24,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":644}]],"name":"1-bit And","type":"resource"}],"data":[24,24,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":644}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:644","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[12,12,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":653}]],"name":"1-bit Xor","type":"resource"}],"data":[12,12,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":653}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:653","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[17328,7296,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":656}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[17328,7296,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":656}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:656","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[99096,768,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":658}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[99096,768,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":658}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:658","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[336,408,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":659}]],"name":"Load","type":"resource"}],"data":[336,408,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":659}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:659","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":677}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":677}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:677","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":682}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":682}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:682","replace_name":"true","type":"resource"}],"compute_units":1,"data":[377709,444203,54,1.5,140],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":529}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_hFeeder","total_kernel_resources":[377709,444203,54,1.5,140],"total_percent":[30.2587,20.3891,11.901,0.460712,0.0347222],"type":"function"},{"children":[{"data":[258,199,2,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:500)\\n - \'_344\' (a.cl:517)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_hLoader_s0_h\' (a.cl:506)","type":"resource"},{"data":[7,18,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_hLoader_s0_j_t_hh_jj\' (a.cl:508)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_hLoader_s0_r\' (a.cl:503)","type":"resource"},{"children":[{"count":4,"data":[695,12895,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[699,12896,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":503}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":503}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":503}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":503}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":503}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":503}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":503}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[313,71,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":503}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:503","type":"resource"},{"children":[{"count":1,"data":[0,12,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":505}]],"name":"State","type":"resource"},{"count":2,"data":[24,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":505}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":505}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[381,135,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":505}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:505","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":506}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":506}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":506}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":506}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":506}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[82,3,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":506}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:506","type":"resource"},{"children":[{"count":1,"data":[0,12,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":512}]],"name":"State","type":"resource"},{"count":2,"data":[24,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":512}]],"name":"32-bit Integer Add","type":"resource"}],"data":[24,12,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":512}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:512","type":"resource"},{"children":[{"count":1,"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":502}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":502}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:502","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":500}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":500}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:500","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":501}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":501}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:501","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":518}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":518}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:518","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":508}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":508}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":508}]],"name":"14-bit Integer Compare","type":"resource"}],"data":[20,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":508}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:508","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4833,128,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":513}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4833,128,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":513}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:513","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3172,4275,42,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":514}]],"name":"Load","type":"resource"}],"data":[3172,4275,42,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":514}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:514","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":515}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":515}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:515","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":517}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":517}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:517","replace_name":"true","type":"resource"}],"compute_units":1,"data":[11722,19497,46,0,9],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":500}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_hLoader","total_kernel_resources":[11722,19497,46,0,9],"total_percent":[1.11158,0.637753,0.52236,0.392458,0],"type":"function"},{"children":[{"data":[2717,1939,52,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[64,464,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 8","type":"text"},{"text":"7 registers of width 32","type":"text"},{"text":"Register,\\n1 reg, 8 width,\\n7 regs, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_65\' (a.cl:243)\\n - \'_rFeeder_value_shreg\' (a.cl:166)\\n - \'_rFeeder_in_v_temp\' (a.cl:168)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_rFeeder_cycle_temp\' (a.cl:169)\\n - \'_336\' (a.cl:489)","type":"resource"},{"data":[1324,3712,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 8","type":"text"},{"text":"56 registers of width 32","type":"text"},{"text":"Register,\\n8 regs, 8 width,\\n56 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_rFeeder_channel_array\' (a.cl:158)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_rFeeder_s0_outermost_loop\' (a.cl:202)","type":"resource"},{"data":[0,0,8,0,0],"details":[{"Additional information":[{"text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"16384 bytes","Number of banks":"8 (banked on bits 2, 3, 4)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"14336 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n14336B requested,\\n16384B implemented.","type":"brief"}],"name":"a.cl:170 (_rFeeder_DB_f7_0_ibuffer)","type":"resource"},{"data":[0,0,8,0,0],"details":[{"Additional information":[{"text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"16384 bytes","Number of banks":"8 (banked on bits 2, 3, 4)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"14336 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n14336B requested,\\n16384B implemented.","type":"brief"}],"name":"a.cl:171 (_rFeeder_DB_f6_0_ibuffer)","type":"resource"},{"data":[0,0,8,0,0],"details":[{"Additional information":[{"text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"16384 bytes","Number of banks":"8 (banked on bits 2, 3, 4)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"14336 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n14336B requested,\\n16384B implemented.","type":"brief"}],"name":"a.cl:172 (_rFeeder_DB_f5_0_ibuffer)","type":"resource"},{"data":[0,0,8,0,0],"details":[{"Additional information":[{"text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"16384 bytes","Number of banks":"8 (banked on bits 2, 3, 4)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"14336 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n14336B requested,\\n16384B implemented.","type":"brief"}],"name":"a.cl:173 (_rFeeder_DB_f4_0_ibuffer)","type":"resource"},{"data":[0,0,8,0,0],"details":[{"Additional information":[{"text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"16384 bytes","Number of banks":"8 (banked on bits 2, 3, 4)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"14336 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n14336B requested,\\n16384B implemented.","type":"brief"}],"name":"a.cl:174 (_rFeeder_DB_f3_0_ibuffer)","type":"resource"},{"data":[0,0,8,0,0],"details":[{"Additional information":[{"text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"16384 bytes","Number of banks":"8 (banked on bits 2, 3, 4)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"14336 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n14336B requested,\\n16384B implemented.","type":"brief"}],"name":"a.cl:175 (_rFeeder_DB_f2_0_ibuffer)","type":"resource"},{"data":[0,0,8,0,0],"details":[{"Additional information":[{"text":"Requested size 14336 bytes, implemented size 16384 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"16384 bytes","Number of banks":"8 (banked on bits 2, 3, 4)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"14336 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n14336B requested,\\n16384B implemented.","type":"brief"}],"name":"a.cl:176 (_rFeeder_DB_f1_0_ibuffer)","type":"resource"},{"data":[0,0,8,0,0],"details":[{"Additional information":[{"text":"Requested size 3584 bytes, implemented size 4096 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 0, 1, 2 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"8 bits","Implemented size":"4096 bytes","Number of banks":"8 (banked on bits 0, 1, 2)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"3584 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n3584B requested,\\n4096B implemented.","type":"brief"}],"name":"a.cl:177 (_rFeeder_DB_f0_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[2692,123079,17,0,95],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":9,"data":[288,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":9,"data":[864,666,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[3844,123745,17,0,95],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":199}]],"name":"State","type":"resource"},{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":199}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":199}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[77,78,0,1.5,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":199}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:199","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":202}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":202}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":202}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":202}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":202}]],"name":"33-bit Integer Add","type":"resource"},{"count":19,"data":[19,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":202}]],"name":"1-bit And","type":"resource"},{"count":19,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":202}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":202}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[210,39,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":202}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:202","type":"resource"},{"children":[{"count":1,"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":197}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":197}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:197","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":198}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":198}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:198","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":200}]],"name":"32-bit Integer Add","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":200}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:200","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":201}]],"name":"32-bit Integer Add","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":201}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:201","replace_name":"true","type":"resource"},{"children":[{"count":56,"data":[1750,1568,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":158}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":158}]],"name":"33-bit Select","type":"resource"},{"count":8,"data":[63,56,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":158}]],"name":"8-bit Select","type":"resource"}],"data":[1840,1624,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":158}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:158","replace_name":"true","type":"resource"},{"children":[{"count":7,"data":[182,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":168}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":168}]],"name":"8-bit Select","type":"resource"}],"data":[189,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":168}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:168","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":208}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":208}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:208","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[732,304,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":209}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[732,304,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":209}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:209","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":214}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":214}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:214","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":215}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":215}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:215","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":218}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":218}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:218","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":255}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":255}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:255","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":262}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":262}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:262","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,7,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":266}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":266}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,15,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":266}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:266","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2736,936,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":281}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[2736,936,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":281}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:281","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[34056,768,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":283}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[34056,768,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":283}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:283","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":284}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":284}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:284","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":300}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":300}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:300","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":316}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":316}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:316","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":332}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":332}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:332","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":348}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":348}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:348","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":364}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":364}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:364","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":380}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":380}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:380","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":396}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":396}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:396","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[5856,2432,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":401}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[5856,2432,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":401}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:401","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":406}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":406}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:406","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":408}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":408}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:408","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":409}]],"name":"1-bit And","type":"resource"}],"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":409}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:409","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[4,4,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":418}]],"name":"1-bit Xor","type":"resource"}],"data":[4,4,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":418}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:418","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[5880,2432,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":421}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[5880,2432,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":421}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:421","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[1816,472,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":422}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[1816,472,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":422}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:422","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[30984,248,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":423}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[30984,248,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":423}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:423","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[112,136,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":424}]],"name":"Load","type":"resource"}],"data":[112,136,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":424}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:424","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":425}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":425}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:425","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":426}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":426}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:426","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":427}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":427}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:427","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":428}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":428}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:428","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":429}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":429}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:429","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":430}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":430}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:430","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":431}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":431}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:431","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":484}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":484}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:484","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":489}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":489}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:489","replace_name":"true","type":"resource"}],"compute_units":1,"data":[99537,145059,133,1.5,104],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":158}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_rFeeder_beta_gap_im","total_kernel_resources":[99537,145059,133,1.5,104],"total_percent":[8.85974,5.44501,3.8864,1.13472,0.0347222],"type":"function"},{"children":[{"data":[380,434,2,0,15],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_36\' (a.cl:146)\\n - \'_addr_temp\' (a.cl:91)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_rLoader_s0_h\' (a.cl:97)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_rLoader_s0_i_rr_ii\' (a.cl:99)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_rLoader_s0_r\' (a.cl:94)","type":"resource"},{"children":[{"count":4,"data":[498,7770,2,0,16],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[502,7772,2,0,16],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,12,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":103}]],"name":"State","type":"resource"},{"count":2,"data":[24,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":103}]],"name":"32-bit Integer Add","type":"resource"}],"data":[24,12,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":103}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:103","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":94}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":94}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":94}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":94}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":94}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":94}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":94}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[313,71,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":94}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:94","type":"resource"},{"children":[{"count":1,"data":[0,12,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":96}]],"name":"State","type":"resource"},{"count":2,"data":[24,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":96}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":96}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[381,135,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":96}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:96","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":97}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":97}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":97}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":97}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":97}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[82,3,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":97}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:97","type":"resource"},{"children":[{"count":1,"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":93}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":93}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":91}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":91}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":92}]],"name":"33-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":92}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":101}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":101}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:101","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":145}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":145}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:145","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":146}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":146}]],"name":"32-bit Integer Add","type":"resource"}],"data":[36.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":146}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:146","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":147}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":147}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:147","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":99}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":99}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":99}]],"name":"12-bit Integer Compare","type":"resource"}],"data":[17,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":99}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:99","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[24,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":104}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[888,520,4,7,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":104}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[912,520,4,7,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":104}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[24,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":105}]],"name":"32-bit Integer Add","type":"resource"}],"data":[24,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":105}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:105","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4250,96,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":106}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4250,96,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":106}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":107}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":107}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:107","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3110,4523,42,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":108}]],"name":"Load","type":"resource"}],"data":[3110,4523,42,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":108}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":143}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":143}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:143","replace_name":"true","type":"resource"}],"compute_units":1,"data":[11967,15342,50,7,37],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":91}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_rLoader_beta_gap_im","total_kernel_resources":[11967,15342,50,7,37],"total_percent":[1.02545,0.680888,0.41104,0.426585,0.121528],"type":"function"},{"children":[{"data":[284,230,0,0,10],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:1327)\\n - \'_819\' (a.cl:1343)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_h\' (a.cl:1333)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_r\' (a.cl:1330)","type":"resource"},{"data":[7,13,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 9 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 9 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_rr_hh\' (a.cl:1335)","type":"resource"},{"children":[{"count":4,"data":[66,659,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[70,660,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1330}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1330}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1330}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1330}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1330}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1330}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1330}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[313,71,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1330}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1330","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1333}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1333}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1333}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1333}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1333}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[82,3,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1333}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1333","type":"resource"},{"children":[{"count":1,"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1329}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1329}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1329","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1332}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[357,123,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1332}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1332","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[22.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1327}]],"name":"33-bit Select","type":"resource"}],"data":[22.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1327}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1327","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[22.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1328}]],"name":"33-bit Select","type":"resource"}],"data":[22.5,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1328}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1328","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1344}]],"name":"33-bit Select","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1344}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1344","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1335}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1335}]],"name":"9-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1335}]],"name":"9-bit Integer Compare","type":"resource"}],"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1335}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1335","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1337}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1337}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1337","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[390,2128,17,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1341}]],"name":"Store","type":"resource"}],"data":[390,2128,17,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1341}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1341","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1343}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1343}]],"name":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl:1343","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3446,4986,17,0,17],"debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl","line":1327}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[3446,4986,17,0,17],"total_percent":[0.317757,0.202868,0.133584,0.145039,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[568286.99822,792198,958,1402,2814],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[768287,1067348,1425,1402,2814],"total_percent":[68.6582,44.1833,28.5962,12.1577,24.3403],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_rLoader_beta_gap_im", "children":[{"type":"bb", "id":3, "name":"kernel_rLoader_beta_gap_im.B0", "details":[{"type":"table", "Latency":"18"}]}, {"type":"bb", "id":4, "name":"kernel_rLoader_beta_gap_im.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"kernel_rLoader_beta_gap_im.B2", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"7"}]}, {"type":"bb", "id":6, "name":"kernel_rLoader_beta_gap_im.B3", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"8"}]}, {"type":"bb", "id":7, "name":"kernel_rLoader_beta_gap_im.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":8, "name":"kernel_rLoader_beta_gap_im.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":9, "name":"kernel_rLoader_beta_gap_im.B6", "children":[{"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":108}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"80", "Latency":"185", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Channel Write", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":143}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"272", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":13, "name":"Loop Input", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":99}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"14"}]}, {"type":"inst", "id":14, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"272", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"272", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":16, "name":"kernel_rFeeder_beta_gap_im", "children":[{"type":"bb", "id":17, "name":"kernel_rFeeder_beta_gap_im.B0", "details":[{"type":"table", "Latency":"28"}]}, {"type":"bb", "id":18, "name":"kernel_rFeeder_beta_gap_im.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":19, "name":"kernel_rFeeder_beta_gap_im.B2", "children":[{"type":"inst", "id":20, "name":"Channel Read", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":218}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"20", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"106", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"107", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":48, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":49, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":50, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":51, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":52, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":53, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":54, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":55, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":56, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":57, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":58, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":59, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":60, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"107", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":61, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":62, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":63, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":64, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":65, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":66, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":67, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":68, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"108", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":69, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":70, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":71, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":72, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":73, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":74, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":75, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":76, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":77, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":78, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":79, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":80, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":81, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":82, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":83, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":84, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":85, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":86, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":87, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":88, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":89, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":90, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":91, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":92, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":93, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":94, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":95, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":96, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":97, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":98, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":99, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":100, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":101, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":102, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":103, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":104, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":105, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":106, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":107, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":108, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":109, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":110, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":111, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":112, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":113, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":114, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":115, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":116, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":117, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":118, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":120, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":122, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":123, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":124, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":125, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":126, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":127, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":128, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":129, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":130, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":131, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":132, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":133, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":284}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":134, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":300}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":135, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":316}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":136, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":332}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":137, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":348}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":138, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":364}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":139, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":380}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":140, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":396}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":141, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":424}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f0_0_ibuffer", "Start Cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":142, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":425}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f1_0_ibuffer", "Start Cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":143, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":426}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f2_0_ibuffer", "Start Cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":144, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":427}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f3_0_ibuffer", "Start Cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":145, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":428}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f4_0_ibuffer", "Start Cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":146, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":429}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f5_0_ibuffer", "Start Cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":147, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":430}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f6_0_ibuffer", "Start Cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":148, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":431}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_rFeeder_DB_f7_0_ibuffer", "Start Cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":149, "name":"Channel Write", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":484}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"129", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":151, "name":"Loop Input", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"152"}]}, {"type":"inst", "id":152, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"129", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"129", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":153, "name":"Local Memory", "children":[{"type":"memsys", "id":154, "name":"_rFeeder_DB_f0_0_ibuffer", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":177}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"3584B requested\\n4096B implemented"}], "Requested size":"3584 bytes", "Implemented size":"4096 bytes", "Number of banks":"8", "Bank width":"8 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":179, "name":"_rFeeder_DB_f1_0_ibuffer", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":176}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"14336B requested\\n16384B implemented"}], "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":204, "name":"_rFeeder_DB_f2_0_ibuffer", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":175}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"14336B requested\\n16384B implemented"}], "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":229, "name":"_rFeeder_DB_f3_0_ibuffer", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":174}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"14336B requested\\n16384B implemented"}], "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":254, "name":"_rFeeder_DB_f4_0_ibuffer", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":173}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"14336B requested\\n16384B implemented"}], "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":279, "name":"_rFeeder_DB_f5_0_ibuffer", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":172}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"14336B requested\\n16384B implemented"}], "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":304, "name":"_rFeeder_DB_f6_0_ibuffer", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":171}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"14336B requested\\n16384B implemented"}], "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}, {"type":"memsys", "id":329, "name":"_rFeeder_DB_f7_0_ibuffer", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":170}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"14336B requested\\n16384B implemented"}], "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"8", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":354, "name":"kernel_hLoader", "children":[{"type":"bb", "id":355, "name":"kernel_hLoader.B0", "details":[{"type":"table", "Latency":"18"}]}, {"type":"bb", "id":356, "name":"kernel_hLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":357, "name":"kernel_hLoader.B2", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"359"}]}, {"type":"bb", "id":358, "name":"kernel_hLoader.B3", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"360"}]}, {"type":"bb", "id":359, "name":"kernel_hLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":360, "name":"kernel_hLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":361, "name":"kernel_hLoader.B6", "children":[{"type":"inst", "id":362, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":514}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"109", "Latency":"185", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":363, "name":"Channel Write", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":515}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"128", "Stall-free":"No", "Start Cycle":"295", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":365, "name":"Loop Input", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":508}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"366"}]}, {"type":"inst", "id":366, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"295", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"295", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":367, "name":"kernel_hFeeder", "children":[{"type":"bb", "id":368, "name":"kernel_hFeeder.B0", "details":[{"type":"table", "Latency":"28"}]}, {"type":"bb", "id":369, "name":"kernel_hFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":370, "name":"kernel_hFeeder.B2", "children":[{"type":"inst", "id":371, "name":"Channel Read", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":566}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"128", "Stall-free":"No", "Start Cycle":"20", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":372, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":373, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"113", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":374, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":375, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":376, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":377, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":378, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":379, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":380, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":381, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":382, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"119", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":383, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"120", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":384, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"121", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":385, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"122", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":386, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"123", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":387, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"124", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":388, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"125", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":389, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"126", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":390, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"127", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":391, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"128", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":392, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"129", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":393, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"130", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":394, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"131", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":395, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"132", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":396, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"133", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":397, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"134", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":398, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"135", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":399, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"136", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":400, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"137", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":401, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"138", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":402, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"139", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":403, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"140", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":404, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"141", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":405, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"142", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":406, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"143", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":407, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"144", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":408, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"145", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":409, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"146", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":410, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"147", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":411, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"148", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":412, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"149", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":413, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"150", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":414, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"151", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":415, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"152", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":416, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"153", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":417, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"154", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":418, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":631}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_hFeeder_DB_0_ibuffer", "Start Cycle":"155", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":419, "name":"Load", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":659}]], "details":[{"type":"table", "Width":"8 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_hFeeder_DB_0_ibuffer", "Start Cycle":"156", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":420, "name":"Channel Write", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":677}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"128", "Stall-free":"No", "Start Cycle":"167", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":422, "name":"Loop Input", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"423"}]}, {"type":"inst", "id":423, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"167", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"167", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":424, "name":"Local Memory", "children":[{"type":"memsys", "id":425, "name":"_hFeeder_DB_0_ibuffer", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":534}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"14336B requested\\n16384B implemented"}], "Requested size":"14336 bytes", "Implemented size":"16384 bytes", "Number of banks":"32", "Bank width":"8 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":506, "name":"kernel_Out", "children":[{"type":"bb", "id":507, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"18"}]}, {"type":"bb", "id":508, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":509, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"511"}]}, {"type":"bb", "id":510, "name":"kernel_Out.B3", "details":[{"type":"table", "Latency":"7", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"512"}]}, {"type":"bb", "id":511, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":512, "name":"kernel_Out.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":513, "name":"kernel_Out.B6", "children":[{"type":"inst", "id":514, "name":"Channel Read", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":737}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"128", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":515, "name":"Channel Read", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":740}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":516, "name":"Channel Write", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1256}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"128", "Stall-free":"No", "Start Cycle":"267", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":518, "name":"Loop Input", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":735}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"519"}]}, {"type":"inst", "id":519, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"267", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"267", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":520, "name":"kernel_unloader", "children":[{"type":"bb", "id":521, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"18"}]}, {"type":"bb", "id":522, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":523, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"525"}]}, {"type":"bb", "id":524, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"526"}]}, {"type":"bb", "id":525, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":526, "name":"kernel_unloader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":527, "name":"kernel_unloader.B6", "children":[{"type":"inst", "id":528, "name":"Channel Read", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1337}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"128", "Stall-free":"No", "Start Cycle":"11", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":529, "name":"Store", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1341}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"17", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":530, "name":"Loop Input", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1335}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"531"}]}, {"type":"inst", "id":531, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"19", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"19", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":15, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}, {"type":"channel", "id":517, "name":"_Out_channel", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":687}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"128"}]}, {"type":"channel", "id":421, "name":"_hFeeder_channel", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":525}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"128"}]}, {"type":"channel", "id":364, "name":"_hLoader_channel", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":495}]], "details":[{"type":"table", "Width":"8 bits", "Depth":"128"}]}, {"type":"channel", "id":150, "name":"_rFeeder_channel", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":154}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"16"}]}, {"type":"channel", "id":12, "name":"_rLoader_channel", "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":70}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"16"}]}], "links":[{"from":11, "to":12}, {"from":7, "to":4}, {"from":7, "to":5}, {"from":3, "to":5}, {"from":8, "to":6}, {"from":5, "to":6}, {"from":8, "to":7}, {"from":14, "to":8}, {"from":14, "to":13}, {"from":6, "to":13}, {"from":10, "to":14}, {"from":11, "to":14}, {"from":13, "to":10}, {"from":10, "to":11}, {"from":15, "to":10}, {"from":12, "to":20}, {"from":149, "to":150}, {"from":154, "to":29}, {"from":154, "to":45}, {"from":154, "to":61}, {"from":154, "to":77}, {"from":154, "to":93}, {"from":154, "to":109}, {"from":154, "to":125}, {"from":154, "to":141}, {"from":21, "to":154}, {"from":37, "to":154}, {"from":53, "to":154}, {"from":69, "to":154}, {"from":85, "to":154}, {"from":101, "to":154}, {"from":117, "to":154}, {"from":133, "to":154}, {"from":179, "to":30}, {"from":179, "to":46}, {"from":179, "to":62}, {"from":179, "to":78}, {"from":179, "to":94}, {"from":179, "to":110}, {"from":179, "to":126}, {"from":179, "to":142}, {"from":22, "to":179}, {"from":38, "to":179}, {"from":54, "to":179}, {"from":70, "to":179}, {"from":86, "to":179}, {"from":102, "to":179}, {"from":118, "to":179}, {"from":134, "to":179}, {"from":204, "to":31}, {"from":204, "to":47}, {"from":204, "to":63}, {"from":204, "to":79}, {"from":204, "to":95}, {"from":204, "to":111}, {"from":204, "to":127}, {"from":204, "to":143}, {"from":23, "to":204}, {"from":39, "to":204}, {"from":55, "to":204}, {"from":71, "to":204}, {"from":87, "to":204}, {"from":103, "to":204}, {"from":119, "to":204}, {"from":135, "to":204}, {"from":229, "to":32}, {"from":229, "to":48}, {"from":229, "to":64}, {"from":229, "to":80}, {"from":229, "to":96}, {"from":229, "to":112}, {"from":229, "to":128}, {"from":229, "to":144}, {"from":24, "to":229}, {"from":40, "to":229}, {"from":56, "to":229}, {"from":72, "to":229}, {"from":88, "to":229}, {"from":104, "to":229}, {"from":120, "to":229}, {"from":136, "to":229}, {"from":254, "to":33}, {"from":254, "to":49}, {"from":254, "to":65}, {"from":254, "to":81}, {"from":254, "to":97}, {"from":254, "to":113}, {"from":254, "to":129}, {"from":254, "to":145}, {"from":25, "to":254}, {"from":41, "to":254}, {"from":57, "to":254}, {"from":73, "to":254}, {"from":89, "to":254}, {"from":105, "to":254}, {"from":121, "to":254}, {"from":137, "to":254}, {"from":279, "to":34}, {"from":279, "to":50}, {"from":279, "to":66}, {"from":279, "to":82}, {"from":279, "to":98}, {"from":279, "to":114}, {"from":279, "to":130}, {"from":279, "to":146}, {"from":26, "to":279}, {"from":42, "to":279}, {"from":58, "to":279}, {"from":74, "to":279}, {"from":90, "to":279}, {"from":106, "to":279}, {"from":122, "to":279}, {"from":138, "to":279}, {"from":304, "to":35}, {"from":304, "to":51}, {"from":304, "to":67}, {"from":304, "to":83}, {"from":304, "to":99}, {"from":304, "to":115}, {"from":304, "to":131}, {"from":304, "to":147}, {"from":27, "to":304}, {"from":43, "to":304}, {"from":59, "to":304}, {"from":75, "to":304}, {"from":91, "to":304}, {"from":107, "to":304}, {"from":123, "to":304}, {"from":139, "to":304}, {"from":329, "to":36}, {"from":329, "to":52}, {"from":329, "to":68}, {"from":329, "to":84}, {"from":329, "to":100}, {"from":329, "to":116}, {"from":329, "to":132}, {"from":329, "to":148}, {"from":28, "to":329}, {"from":44, "to":329}, {"from":60, "to":329}, {"from":76, "to":329}, {"from":92, "to":329}, {"from":108, "to":329}, {"from":124, "to":329}, {"from":140, "to":329}, {"from":152, "to":18}, {"from":152, "to":151}, {"from":17, "to":151}, {"from":20, "to":152}, {"from":21, "to":152}, {"from":22, "to":152}, {"from":23, "to":152}, {"from":24, "to":152}, {"from":25, "to":152}, {"from":26, "to":152}, {"from":27, "to":152}, {"from":28, "to":152}, {"from":29, "to":152}, {"from":30, "to":152}, {"from":31, "to":152}, {"from":32, "to":152}, {"from":33, "to":152}, {"from":34, "to":152}, {"from":35, "to":152}, {"from":36, "to":152}, {"from":37, "to":152}, {"from":38, "to":152}, {"from":39, "to":152}, {"from":40, "to":152}, {"from":41, "to":152}, {"from":42, "to":152}, {"from":43, "to":152}, {"from":44, "to":152}, {"from":45, "to":152}, {"from":46, "to":152}, {"from":47, "to":152}, {"from":48, "to":152}, {"from":49, "to":152}, {"from":50, "to":152}, {"from":51, "to":152}, {"from":52, "to":152}, {"from":53, "to":152}, {"from":54, "to":152}, {"from":55, "to":152}, {"from":56, "to":152}, {"from":57, "to":152}, {"from":58, "to":152}, {"from":59, "to":152}, {"from":60, "to":152}, {"from":61, "to":152}, {"from":62, "to":152}, {"from":63, "to":152}, {"from":64, "to":152}, {"from":65, "to":152}, {"from":66, "to":152}, {"from":67, "to":152}, {"from":68, "to":152}, {"from":69, "to":152}, {"from":70, "to":152}, {"from":71, "to":152}, {"from":72, "to":152}, {"from":73, "to":152}, {"from":74, "to":152}, {"from":75, "to":152}, {"from":76, "to":152}, {"from":77, "to":152}, {"from":78, "to":152}, {"from":79, "to":152}, {"from":80, "to":152}, {"from":81, "to":152}, {"from":82, "to":152}, {"from":83, "to":152}, {"from":84, "to":152}, {"from":85, "to":152}, {"from":86, "to":152}, {"from":87, "to":152}, {"from":88, "to":152}, {"from":89, "to":152}, {"from":90, "to":152}, {"from":91, "to":152}, {"from":92, "to":152}, {"from":93, "to":152}, {"from":94, "to":152}, {"from":95, "to":152}, {"from":96, "to":152}, {"from":97, "to":152}, {"from":98, "to":152}, {"from":99, "to":152}, {"from":100, "to":152}, {"from":101, "to":152}, {"from":102, "to":152}, {"from":103, "to":152}, {"from":104, "to":152}, {"from":105, "to":152}, {"from":106, "to":152}, {"from":107, "to":152}, {"from":108, "to":152}, {"from":109, "to":152}, {"from":110, "to":152}, {"from":111, "to":152}, {"from":112, "to":152}, {"from":113, "to":152}, {"from":114, "to":152}, {"from":115, "to":152}, {"from":116, "to":152}, {"from":117, "to":152}, {"from":118, "to":152}, {"from":119, "to":152}, {"from":120, "to":152}, {"from":121, "to":152}, {"from":122, "to":152}, {"from":123, "to":152}, {"from":124, "to":152}, {"from":125, "to":152}, {"from":126, "to":152}, {"from":127, "to":152}, {"from":128, "to":152}, {"from":129, "to":152}, {"from":130, "to":152}, {"from":131, "to":152}, {"from":132, "to":152}, {"from":133, "to":152}, {"from":134, "to":152}, {"from":135, "to":152}, {"from":136, "to":152}, {"from":137, "to":152}, {"from":138, "to":152}, {"from":139, "to":152}, {"from":140, "to":152}, {"from":141, "to":152}, {"from":142, "to":152}, {"from":143, "to":152}, {"from":144, "to":152}, {"from":145, "to":152}, {"from":146, "to":152}, {"from":147, "to":152}, {"from":148, "to":152}, {"from":149, "to":152}, {"from":151, "to":20}, {"from":20, "to":21}, {"from":20, "to":22}, {"from":20, "to":23}, {"from":20, "to":24}, {"from":20, "to":25}, {"from":20, "to":26}, {"from":20, "to":27}, {"from":20, "to":28}, {"from":20, "to":29}, {"from":20, "to":30}, {"from":20, "to":31}, {"from":20, "to":32}, {"from":20, "to":33}, {"from":20, "to":34}, {"from":20, "to":35}, {"from":20, "to":36}, {"from":20, "to":37}, {"from":20, "to":38}, {"from":20, "to":39}, {"from":20, "to":40}, {"from":20, "to":41}, {"from":20, "to":42}, {"from":20, "to":43}, {"from":20, "to":44}, {"from":20, "to":45}, {"from":20, "to":46}, {"from":20, "to":47}, {"from":20, "to":48}, {"from":20, "to":49}, {"from":20, "to":50}, {"from":20, "to":51}, {"from":20, "to":52}, {"from":20, "to":53}, {"from":20, "to":54}, {"from":20, "to":55}, {"from":20, "to":56}, {"from":20, "to":57}, {"from":20, "to":58}, {"from":20, "to":59}, {"from":20, "to":60}, {"from":20, "to":61}, {"from":20, "to":62}, {"from":20, "to":63}, {"from":20, "to":64}, {"from":20, "to":65}, {"from":20, "to":66}, {"from":20, "to":67}, {"from":20, "to":68}, {"from":20, "to":69}, {"from":20, "to":70}, {"from":20, "to":71}, {"from":20, "to":72}, {"from":20, "to":73}, {"from":20, "to":74}, {"from":20, "to":75}, {"from":20, "to":76}, {"from":20, "to":77}, {"from":20, "to":78}, {"from":20, "to":79}, {"from":20, "to":80}, {"from":20, "to":81}, {"from":20, "to":82}, {"from":20, "to":83}, {"from":20, "to":84}, {"from":20, "to":85}, {"from":20, "to":86}, {"from":20, "to":87}, {"from":20, "to":88}, {"from":20, "to":89}, {"from":20, "to":90}, {"from":20, "to":91}, {"from":20, "to":92}, {"from":20, "to":93}, {"from":20, "to":94}, {"from":20, "to":95}, {"from":20, "to":96}, {"from":20, "to":97}, {"from":20, "to":98}, {"from":20, "to":99}, {"from":20, "to":100}, {"from":20, "to":101}, {"from":20, "to":102}, {"from":20, "to":103}, {"from":20, "to":104}, {"from":20, "to":105}, {"from":20, "to":106}, {"from":20, "to":107}, {"from":20, "to":108}, {"from":20, "to":109}, {"from":20, "to":110}, {"from":20, "to":111}, {"from":20, "to":112}, {"from":20, "to":113}, {"from":20, "to":114}, {"from":20, "to":115}, {"from":20, "to":116}, {"from":20, "to":117}, {"from":20, "to":118}, {"from":20, "to":119}, {"from":20, "to":120}, {"from":20, "to":121}, {"from":20, "to":122}, {"from":20, "to":123}, {"from":20, "to":124}, {"from":20, "to":125}, {"from":20, "to":126}, {"from":20, "to":127}, {"from":20, "to":128}, {"from":20, "to":129}, {"from":20, "to":130}, {"from":20, "to":131}, {"from":20, "to":132}, {"from":20, "to":133}, {"from":20, "to":134}, {"from":20, "to":135}, {"from":20, "to":136}, {"from":20, "to":137}, {"from":20, "to":138}, {"from":20, "to":139}, {"from":20, "to":140}, {"from":20, "to":141}, {"from":20, "to":142}, {"from":20, "to":143}, {"from":20, "to":144}, {"from":20, "to":145}, {"from":20, "to":146}, {"from":20, "to":147}, {"from":20, "to":148}, {"from":21, "to":149}, {"from":22, "to":149}, {"from":23, "to":149}, {"from":24, "to":149}, {"from":25, "to":149}, {"from":26, "to":149}, {"from":27, "to":149}, {"from":28, "to":149}, {"from":29, "to":149}, {"from":30, "to":149}, {"from":31, "to":149}, {"from":32, "to":149}, {"from":33, "to":149}, {"from":34, "to":149}, {"from":35, "to":149}, {"from":36, "to":149}, {"from":37, "to":149}, {"from":38, "to":149}, {"from":39, "to":149}, {"from":40, "to":149}, {"from":41, "to":149}, {"from":42, "to":149}, {"from":43, "to":149}, {"from":44, "to":149}, {"from":45, "to":149}, {"from":46, "to":149}, {"from":47, "to":149}, {"from":48, "to":149}, {"from":49, "to":149}, {"from":50, "to":149}, {"from":51, "to":149}, {"from":52, "to":149}, {"from":53, "to":149}, {"from":54, "to":149}, {"from":55, "to":149}, {"from":56, "to":149}, {"from":57, "to":149}, {"from":58, "to":149}, {"from":59, "to":149}, {"from":60, "to":149}, {"from":61, "to":149}, {"from":62, "to":149}, {"from":63, "to":149}, {"from":64, "to":149}, {"from":65, "to":149}, {"from":66, "to":149}, {"from":67, "to":149}, {"from":68, "to":149}, {"from":69, "to":149}, {"from":70, "to":149}, {"from":71, "to":149}, {"from":72, "to":149}, {"from":73, "to":149}, {"from":74, "to":149}, {"from":75, "to":149}, {"from":76, "to":149}, {"from":77, "to":149}, {"from":78, "to":149}, {"from":79, "to":149}, {"from":80, "to":149}, {"from":81, "to":149}, {"from":82, "to":149}, {"from":83, "to":149}, {"from":84, "to":149}, {"from":85, "to":149}, {"from":86, "to":149}, {"from":87, "to":149}, {"from":88, "to":149}, {"from":89, "to":149}, {"from":90, "to":149}, {"from":91, "to":149}, {"from":92, "to":149}, {"from":93, "to":149}, {"from":94, "to":149}, {"from":95, "to":149}, {"from":96, "to":149}, {"from":97, "to":149}, {"from":98, "to":149}, {"from":99, "to":149}, {"from":100, "to":149}, {"from":101, "to":149}, {"from":102, "to":149}, {"from":103, "to":149}, {"from":104, "to":149}, {"from":105, "to":149}, {"from":106, "to":149}, {"from":107, "to":149}, {"from":108, "to":149}, {"from":109, "to":149}, {"from":110, "to":149}, {"from":111, "to":149}, {"from":112, "to":149}, {"from":113, "to":149}, {"from":114, "to":149}, {"from":115, "to":149}, {"from":116, "to":149}, {"from":117, "to":149}, {"from":118, "to":149}, {"from":119, "to":149}, {"from":120, "to":149}, {"from":121, "to":149}, {"from":122, "to":149}, {"from":123, "to":149}, {"from":124, "to":149}, {"from":125, "to":149}, {"from":126, "to":149}, {"from":127, "to":149}, {"from":128, "to":149}, {"from":129, "to":149}, {"from":130, "to":149}, {"from":131, "to":149}, {"from":132, "to":149}, {"from":133, "to":149}, {"from":134, "to":149}, {"from":135, "to":149}, {"from":136, "to":149}, {"from":137, "to":149}, {"from":138, "to":149}, {"from":139, "to":149}, {"from":140, "to":149}, {"from":141, "to":149}, {"from":142, "to":149}, {"from":143, "to":149}, {"from":144, "to":149}, {"from":145, "to":149}, {"from":146, "to":149}, {"from":147, "to":149}, {"from":148, "to":149}, {"from":363, "to":364}, {"from":359, "to":356}, {"from":359, "to":357}, {"from":355, "to":357}, {"from":360, "to":358}, {"from":357, "to":358}, {"from":360, "to":359}, {"from":366, "to":360}, {"from":366, "to":365}, {"from":358, "to":365}, {"from":362, "to":366}, {"from":363, "to":366}, {"from":365, "to":362}, {"from":362, "to":363}, {"from":15, "to":362}, {"from":364, "to":371}, {"from":420, "to":421}, {"from":425, "to":373}, {"from":425, "to":375}, {"from":425, "to":377}, {"from":425, "to":379}, {"from":425, "to":381}, {"from":425, "to":383}, {"from":425, "to":385}, {"from":425, "to":387}, {"from":425, "to":389}, {"from":425, "to":391}, {"from":425, "to":393}, {"from":425, "to":395}, {"from":425, "to":397}, {"from":425, "to":399}, {"from":425, "to":401}, {"from":425, "to":403}, {"from":425, "to":405}, {"from":425, "to":407}, {"from":425, "to":409}, {"from":425, "to":411}, {"from":425, "to":413}, {"from":425, "to":415}, {"from":425, "to":417}, {"from":425, "to":419}, {"from":372, "to":425}, {"from":374, "to":425}, {"from":376, "to":425}, {"from":378, "to":425}, {"from":380, "to":425}, {"from":382, "to":425}, {"from":384, "to":425}, {"from":386, "to":425}, {"from":388, "to":425}, {"from":390, "to":425}, {"from":392, "to":425}, {"from":394, "to":425}, {"from":396, "to":425}, {"from":398, "to":425}, {"from":400, "to":425}, {"from":402, "to":425}, {"from":404, "to":425}, {"from":406, "to":425}, {"from":408, "to":425}, {"from":410, "to":425}, {"from":412, "to":425}, {"from":414, "to":425}, {"from":416, "to":425}, {"from":418, "to":425}, {"from":423, "to":369}, {"from":423, "to":422}, {"from":368, "to":422}, {"from":371, "to":423}, {"from":372, "to":423}, {"from":373, "to":423}, {"from":374, "to":423}, {"from":375, "to":423}, {"from":376, "to":423}, {"from":377, "to":423}, {"from":378, "to":423}, {"from":379, "to":423}, {"from":380, "to":423}, {"from":381, "to":423}, {"from":382, "to":423}, {"from":383, "to":423}, {"from":384, "to":423}, {"from":385, "to":423}, {"from":386, "to":423}, {"from":387, "to":423}, {"from":388, "to":423}, {"from":389, "to":423}, {"from":390, "to":423}, {"from":391, "to":423}, {"from":392, "to":423}, {"from":393, "to":423}, {"from":394, "to":423}, {"from":395, "to":423}, {"from":396, "to":423}, {"from":397, "to":423}, {"from":398, "to":423}, {"from":399, "to":423}, {"from":400, "to":423}, {"from":401, "to":423}, {"from":402, "to":423}, {"from":403, "to":423}, {"from":404, "to":423}, {"from":405, "to":423}, {"from":406, "to":423}, {"from":407, "to":423}, {"from":408, "to":423}, {"from":409, "to":423}, {"from":410, "to":423}, {"from":411, "to":423}, {"from":412, "to":423}, {"from":413, "to":423}, {"from":414, "to":423}, {"from":415, "to":423}, {"from":416, "to":423}, {"from":417, "to":423}, {"from":418, "to":423}, {"from":419, "to":423}, {"from":420, "to":423}, {"from":422, "to":371}, {"from":371, "to":372}, {"from":371, "to":373}, {"from":371, "to":374}, {"from":371, "to":375}, {"from":371, "to":376}, {"from":371, "to":377}, {"from":371, "to":378}, {"from":371, "to":379}, {"from":371, "to":380}, {"from":371, "to":381}, {"from":371, "to":382}, {"from":371, "to":383}, {"from":371, "to":384}, {"from":371, "to":385}, {"from":371, "to":386}, {"from":371, "to":387}, {"from":371, "to":388}, {"from":371, "to":389}, {"from":371, "to":390}, {"from":371, "to":391}, {"from":371, "to":392}, {"from":371, "to":393}, {"from":371, "to":394}, {"from":371, "to":395}, {"from":371, "to":396}, {"from":371, "to":397}, {"from":371, "to":398}, {"from":371, "to":399}, {"from":371, "to":400}, {"from":371, "to":401}, {"from":371, "to":402}, {"from":371, "to":403}, {"from":371, "to":404}, {"from":371, "to":405}, {"from":371, "to":406}, {"from":371, "to":407}, {"from":371, "to":408}, {"from":371, "to":409}, {"from":371, "to":410}, {"from":371, "to":411}, {"from":371, "to":412}, {"from":371, "to":413}, {"from":371, "to":414}, {"from":371, "to":415}, {"from":371, "to":416}, {"from":371, "to":417}, {"from":371, "to":418}, {"from":371, "to":419}, {"from":372, "to":420}, {"from":373, "to":420}, {"from":374, "to":420}, {"from":375, "to":420}, {"from":376, "to":420}, {"from":377, "to":420}, {"from":378, "to":420}, {"from":379, "to":420}, {"from":380, "to":420}, {"from":381, "to":420}, {"from":382, "to":420}, {"from":383, "to":420}, {"from":384, "to":420}, {"from":385, "to":420}, {"from":386, "to":420}, {"from":387, "to":420}, {"from":388, "to":420}, {"from":389, "to":420}, {"from":390, "to":420}, {"from":391, "to":420}, {"from":392, "to":420}, {"from":393, "to":420}, {"from":394, "to":420}, {"from":395, "to":420}, {"from":396, "to":420}, {"from":397, "to":420}, {"from":398, "to":420}, {"from":399, "to":420}, {"from":400, "to":420}, {"from":401, "to":420}, {"from":402, "to":420}, {"from":403, "to":420}, {"from":404, "to":420}, {"from":405, "to":420}, {"from":406, "to":420}, {"from":407, "to":420}, {"from":408, "to":420}, {"from":409, "to":420}, {"from":410, "to":420}, {"from":411, "to":420}, {"from":412, "to":420}, {"from":413, "to":420}, {"from":414, "to":420}, {"from":415, "to":420}, {"from":416, "to":420}, {"from":417, "to":420}, {"from":418, "to":420}, {"from":419, "to":420}, {"from":421, "to":514}, {"from":150, "to":515}, {"from":516, "to":517}, {"from":511, "to":508}, {"from":511, "to":509}, {"from":507, "to":509}, {"from":512, "to":510}, {"from":509, "to":510}, {"from":512, "to":511}, {"from":519, "to":512}, {"from":519, "to":518}, {"from":510, "to":518}, {"from":514, "to":519}, {"from":515, "to":519}, {"from":516, "to":519}, {"from":518, "to":514}, {"from":518, "to":515}, {"from":514, "to":516}, {"from":515, "to":516}, {"from":517, "to":528}, {"from":525, "to":522}, {"from":525, "to":523}, {"from":521, "to":523}, {"from":526, "to":524}, {"from":523, "to":524}, {"from":526, "to":525}, {"from":531, "to":526}, {"from":531, "to":530}, {"from":524, "to":530}, {"from":528, "to":531}, {"from":529, "to":531}, {"from":530, "to":528}, {"from":528, "to":529}, {"from":529, "to":15}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_rLoader_beta_gap_im", "data":["", "", ""], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":70}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_rLoader_beta_gap_im.B6"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_rLoader_beta_gap_im.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":94}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_rLoader_beta_gap_im.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":97}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_rLoader_beta_gap_im.B6", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":99}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"108"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"143"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_rFeeder_beta_gap_im", "data":["", "", ""], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":154}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_rFeeder_beta_gap_im.B2", "data":["Yes", "~1", "9"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":202}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"218"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"484"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":222}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_hLoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":495}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_hLoader.B6"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_hLoader.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":503}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_hLoader.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":506}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_hLoader.B6", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":508}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"514"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"515"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_hFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":525}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_hFeeder.B2", "data":["Yes", "~1", "9"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":550}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"566"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"677"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":570}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":687}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck blocks: kernel_Out.B2, kernel_Out.B3, kernel_Out.B6"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":730}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":733}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B6", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":735}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"737"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"740"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"1256"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":744}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":747}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1260}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1263}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1266}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1275}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1284}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1293}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1321}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_unloader.B6"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1330}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1333}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B6", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1335}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"1337"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"1341"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_rLoader_beta_gap_im"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":687}]]}, {"name":"kernel_hFeeder", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_rLoader_beta_gap_im"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":525}]]}, {"name":"kernel_hLoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_rLoader_beta_gap_im"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":495}]]}, {"name":"kernel_rFeeder_beta_gap_im", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_rLoader_beta_gap_im"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":154}]]}, {"name":"kernel_rLoader_beta_gap_im", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop kernel_rLoader_beta_gap_im.B6."}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":70}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_rLoader_beta_gap_im"}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1321}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_Out", "data":[50158, 135595, 571, 1392, 2391], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":687}]]}, {"name":"kernel_hFeeder", "data":[377709, 444203, 54, 1.5, 140], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":525}]]}, {"name":"kernel_hLoader", "data":[11722, 19497, 46, 0, 9], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":495}]]}, {"name":"kernel_rFeeder_beta_gap_im", "data":[99537, 145059, 133, 1.5, 104], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":154}]]}, {"name":"kernel_rLoader_beta_gap_im", "data":[11967, 15342, 50, 7, 37], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":70}]]}, {"name":"kernel_unloader", "data":[3446, 4986, 17, 0, 17], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1321}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[554539, 764682, 871, 1402, 2698]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[13691, 19807, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[200000, 275150, 467, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 7638, 7, 0, 116]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[768287, 1067348, 1425, 1402, 2814], "data_percent":[41.1676, 28.5962, 12.1577, 24.3403]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":108}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":514}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Stratix 10, 1SX280HN2F43E2VG, dcp_bsp:pac_s10_dc"],"name":"Target Family, Device, Board"},{"data":["19.2.0 Build 57"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -high-effort -board=pac_s10_dc -g a.cl -o a.aocx"],"name":"Command"},{"data":["Sun May  8 10:41:08 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \nTo generate the data, run a Quartus compile on the project created for this design. \nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fmax_iiJSON='{"basicblocks":{"kernel_rLoader_beta_gap_im.B0":{"name":"kernel_rLoader_beta_gap_im.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":18, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_rLoader_beta_gap_im.B1":{"name":"kernel_rLoader_beta_gap_im.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_rLoader_beta_gap_im.B2":{"name":"kernel_rLoader_beta_gap_im.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"94"}]}]}}, "kernel_rLoader_beta_gap_im.B3":{"name":"kernel_rLoader_beta_gap_im.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"97"}]}]}}, "kernel_rLoader_beta_gap_im.B4":{"name":"kernel_rLoader_beta_gap_im.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_rLoader_beta_gap_im.B5":{"name":"kernel_rLoader_beta_gap_im.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_rLoader_beta_gap_im.B6":{"name":"kernel_rLoader_beta_gap_im.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":272, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"99"}]}]}}, "kernel_rFeeder_beta_gap_im.B0":{"name":"kernel_rFeeder_beta_gap_im.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":28, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_rFeeder_beta_gap_im.B1":{"name":"kernel_rFeeder_beta_gap_im.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_rFeeder_beta_gap_im.B2":{"name":"kernel_rFeeder_beta_gap_im.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":129, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"202"}]}]}}, "kernel_hLoader.B0":{"name":"kernel_hLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":18, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_hLoader.B1":{"name":"kernel_hLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_hLoader.B2":{"name":"kernel_hLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"503"}]}]}}, "kernel_hLoader.B3":{"name":"kernel_hLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"506"}]}]}}, "kernel_hLoader.B4":{"name":"kernel_hLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_hLoader.B5":{"name":"kernel_hLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_hLoader.B6":{"name":"kernel_hLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":295, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"508"}]}]}}, "kernel_hFeeder.B0":{"name":"kernel_hFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":28, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_hFeeder.B1":{"name":"kernel_hFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_hFeeder.B2":{"name":"kernel_hFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":167, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"550"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":18, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":7, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"730"}]}]}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":7, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"733"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out.B5":{"name":"kernel_Out.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_Out.B6":{"name":"kernel_Out.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":267, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"735"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":18, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"1330"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"1333"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":19, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":"1335"}]}]}}}, "functions":{"kernel_rLoader_beta_gap_im":{"debug":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":70}], "loop_hierachy":{"kernel_rLoader_beta_gap_im__no_loop":["kernel_rLoader_beta_gap_im.B0", "kernel_rLoader_beta_gap_im.B1"], "kernel_rLoader_beta_gap_im.B2":["kernel_rLoader_beta_gap_im.B2", "kernel_rLoader_beta_gap_im.B3", "kernel_rLoader_beta_gap_im.B4"], "kernel_rLoader_beta_gap_im.B3":["kernel_rLoader_beta_gap_im.B3", "kernel_rLoader_beta_gap_im.B6", "kernel_rLoader_beta_gap_im.B5"], "kernel_rLoader_beta_gap_im.B6":["kernel_rLoader_beta_gap_im.B6"]}}, "kernel_rFeeder_beta_gap_im":{"debug":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":154}], "loop_hierachy":{"kernel_rFeeder_beta_gap_im__no_loop":["kernel_rFeeder_beta_gap_im.B0", "kernel_rFeeder_beta_gap_im.B1"], "kernel_rFeeder_beta_gap_im.B2":["kernel_rFeeder_beta_gap_im.B2"]}}, "kernel_hLoader":{"debug":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":495}], "loop_hierachy":{"kernel_hLoader__no_loop":["kernel_hLoader.B0", "kernel_hLoader.B1"], "kernel_hLoader.B2":["kernel_hLoader.B2", "kernel_hLoader.B3", "kernel_hLoader.B4"], "kernel_hLoader.B3":["kernel_hLoader.B3", "kernel_hLoader.B6", "kernel_hLoader.B5"], "kernel_hLoader.B6":["kernel_hLoader.B6"]}}, "kernel_hFeeder":{"debug":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":525}], "loop_hierachy":{"kernel_hFeeder__no_loop":["kernel_hFeeder.B0", "kernel_hFeeder.B1"], "kernel_hFeeder.B2":["kernel_hFeeder.B2"]}}, "kernel_Out":{"debug":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":687}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B1"], "kernel_Out.B2":["kernel_Out.B2", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3", "kernel_Out.B6", "kernel_Out.B5"], "kernel_Out.B6":["kernel_Out.B6"]}}, "kernel_unloader":{"debug":[{"filename":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "line":1321}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B6", "kernel_unloader.B5"], "kernel_unloader.B6":["kernel_unloader.B6"]}}}}';
var fileJSON=[{"path":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146718/t2sp/t2s/tests/performance/pairhmm/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef struct {\012	uchar f0;\012	float f1;\012	float f2;\012	float f3;\012	float f4;\012	float f5;\012	float f6;\012	float f7;\012} cgs;\012channel cgs _rLoader_channel __attribute__((depth(16))) ;\012typedef struct { cgs s[8]; } _rFeeder_channel_array_t;\012channel _rFeeder_channel_array_t _rFeeder_channel __attribute__((depth(16))) ;\012channel uchar _hLoader_channel __attribute__((depth(128))) ;\012typedef struct { uchar s[24]; } _hFeeder_channel_array_t;\012channel _hFeeder_channel_array_t _hFeeder_channel __attribute__((depth(128))) ;\012typedef struct { float s; } _Out_channel_array_t;\012channel _Out_channel_array_t _Out_channel __attribute__((depth(128))) ;\012// Address spaces for kernel_rLoader_beta_gap_im\012#define __address_space__R_serializer_mem_channel __global\012__kernel void kernel_rLoader_beta_gap_im(\012 const int _H_extent_0,\012 const int _R_extent_1,\012 __address_space__R_serializer_mem_channel const cgs *restrict _R_serializer_mem_channel)\012{\012 // produce rLoader_beta_match_im\012 // produce rLoader_alpha_gap_im\012 // produce rLoader_alpha_match_im\012 // produce rLoader_eta_im\012 // produce rLoader_zeta_im\012 // produce rLoader_delta_im\012 // produce rLoader\012 float _t__17_temp;\012 float _t__16_temp;\012 float _t__15_temp;\012 float _t__14_temp;\012 float _t__13_temp;\012 float _t__12_temp;\012 float _t__11_temp;\012 uchar _t__10_temp;\012 cgs _t_temp;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _R_extent_1 / 14;\012 for (int _rLoader_s0_r = 0; _rLoader_s0_r < 0 + _0; _rLoader_s0_r++)\012 {\012  int _1 = _H_extent_0 / 14;\012  for (int _rLoader_s0_h = 0; _rLoader_s0_h < 0 + _1; _rLoader_s0_h++)\012  {\012   for (int _rLoader_s0_i_rr_ii = 0; _rLoader_s0_i_rr_ii < 0 + 1792; _rLoader_s0_i_rr_ii++)\012   {\012    int _2 = _addr_temp;\012    int _3 = _H_extent_0 / 14;\012    int _4 = _3 * 1792;\012    int _5 = _2 / _4;\012    int _6 = _5 * 1792;\012    int _7 = _2 % 1792;\012    int _8 = _6 + _7;\012    cgs _9 = _R_serializer_mem_channel[_8];\012    _t_temp = _9;\012    cgs _10 = _t_temp;\012    uchar _11 = _10.f0;\012    _t__10_temp = _11;\012    cgs _12 = _t_temp;\012    float _13 = _12.f1;\012    _t__11_temp = _13;\012    cgs _14 = _t_temp;\012    float _15 = _14.f2;\012    _t__12_temp = _15;\012    cgs _16 = _t_temp;\012    float _17 = _16.f3;\012    _t__13_temp = _17;\012    cgs _18 = _t_temp;\012    float _19 = _18.f4;\012    _t__14_temp = _19;\012    cgs _20 = _t_temp;\012    float _21 = _20.f5;\012    _t__15_temp = _21;\012    cgs _22 = _t_temp;\012    float _23 = _22.f6;\012    _t__16_temp = _23;\012    cgs _24 = _t_temp;\012    float _25 = _24.f7;\012    _t__17_temp = _25;\012    uchar _26 = _t__10_temp;\012    float _27 = _t__11_temp;\012    float _28 = _t__12_temp;\012    float _29 = _t__13_temp;\012    float _30 = _t__14_temp;\012    float _31 = _t__15_temp;\012    float _32 = _t__16_temp;\012    float _33 = _t__17_temp;\012    cgs _34 = {    _26,     _27,     _28,     _29,     _30,     _31,     _32,     _33};\012    write_channel_intel(_rLoader_channel, _34);\012    (void)_34;\012    int _35 = _addr_temp;\012    int _36 = _35 + 1;\012    _addr_temp = _36;\012   } // for _rLoader_s0_i_rr_ii\012  } // for _rLoader_s0_h\012 } // for _rLoader_s0_r\012} // kernel kernel_rLoader_beta_gap_im\012#undef __address_space__R_serializer_mem_channel\012// Address spaces for kernel_rFeeder_beta_gap_im\012__kernel void kernel_rFeeder_beta_gap_im(\012 const int _H_extent_0,\012 const int _R_extent_1)\012{\012 _rFeeder_channel_array_t _rFeeder_channel_array;\012 // produce rFeeder_beta_match_im\012 // produce rFeeder_alpha_gap_im\012 // produce rFeeder_alpha_match_im\012 // produce rFeeder_eta_im\012 // produce rFeeder_zeta_im\012 // produce rFeeder_delta_im\012 // produce rFeeder\012 cgs _rFeeder_value_shreg;\012 uint _rFeeder_time_stamp_shreg;\012 cgs _rFeeder_in_v_temp;\012 uint _rFeeder_cycle_temp;\012 float __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _rFeeder_DB_f7_0_ibuffer[2][16][14][8];\012 float __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _rFeeder_DB_f6_0_ibuffer[2][16][14][8];\012 float __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _rFeeder_DB_f5_0_ibuffer[2][16][14][8];\012 float __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _rFeeder_DB_f4_0_ibuffer[2][16][14][8];\012 float __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _rFeeder_DB_f3_0_ibuffer[2][16][14][8];\012 float __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _rFeeder_DB_f2_0_ibuffer[2][16][14][8];\012 float __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _rFeeder_DB_f1_0_ibuffer[2][16][14][8];\012 uchar __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _rFeeder_DB_f0_0_ibuffer[2][16][14][8];\012 cgs _t__9_temp;\012 float _t__26_temp;\012 float _t__25_temp;\012 float _t__24_temp;\012 float _t__23_temp;\012 float _t__22_temp;\012 float _t__21_temp;\012 float _t__20_temp;\012 uchar _t__19_temp;\012 #pragma unroll\012 for (int _rFeeder_s0_jj_init = 0; _rFeeder_s0_jj_init < 0 + 24; _rFeeder_s0_jj_init++)\012 {\012  bool _37 = _rFeeder_s0_jj_init == 0;\012  if (_37)\012  {\012   uint _38 = (uint)(ADD_UINT64_T_SUFFIX(48384));\012   _rFeeder_cycle_temp = _38;\012  } // if _37\012 } // for _rFeeder_s0_jj_init\012 int _39 = _R_extent_1 / 14;\012 int _40 = _H_extent_0 / 14;\012 int _41 = _39 * _40;\012 int _42 = _41 * 50176;\012 int _43 = _42 + 50176;\012 for (int _rFeeder_s0_outermost_loop = 0; _rFeeder_s0_outermost_loop < 0 + _43; _rFeeder_s0_outermost_loop++)\012 {\012  uint _44 = (uint)(ADD_UINT64_T_SUFFIX(48384));\012  uint _45 = _rFeeder_cycle_temp;\012  uint _46 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012  uint _47 = _45 % _46;\012  bool _48 = _44 <= _47;\012  uint _49 = _45 / _46;\012  int _50 = (int)(_49);\012  int _51 = _R_extent_1 / 14;\012  int _52 = _H_extent_0 / 14;\012  int _53 = _51 * _52;\012  bool _54 = _50 < _53;\012  bool _55 = _48 && _54;\012  if (_55)\012  {\012   cgs __56 = read_channel_intel(_rLoader_channel);\012   _rFeeder_in_v_temp = __56;\012  } // if _55\012  #pragma unroll\012  for (int _rFeeder_s0_buf = 0; _rFeeder_s0_buf < 0 + 8; _rFeeder_s0_buf++)\012  {\012   bool _57 = _rFeeder_s0_buf == 0;\012   if (_57)\012   {\012    cgs _58 = _rFeeder_in_v_temp;\012    _rFeeder_value_shreg = _58;\012    (void)_58;\012    uint _59 = _rFeeder_cycle_temp;\012    _rFeeder_time_stamp_shreg = _59;\012    (void)_59;\012   } // if _57\012   else\012   {\012    cgs _61 = _rFeeder_value_shreg;\012    _rFeeder_value_shreg = _61;\012    (void)_61;\012    uint _63 = _rFeeder_time_stamp_shreg;\012    _rFeeder_time_stamp_shreg = _63;\012    (void)_63;\012   } // if _57 else\012   cgs _65 = _rFeeder_value_shreg;\012   cgs _66 = __fpga_reg(__fpga_reg(_65));\012   _rFeeder_value_shreg = _66;\012   (void)_66;\012   uint _68 = _rFeeder_time_stamp_shreg;\012   uint _69 = __fpga_reg(__fpga_reg(_68));\012   _rFeeder_time_stamp_shreg = _69;\012   (void)_69;\012   uint _70 = (uint)(ADD_UINT64_T_SUFFIX(48384));\012   uint _72 = _rFeeder_time_stamp_shreg;\012   uint _73 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012   uint _74 = _72 % _73;\012   bool _75 = _70 <= _74;\012   if (_75)\012   {\012    uint _77 = _rFeeder_time_stamp_shreg;\012    uint _78 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012    uint _79 = _77 % _78;\012    uint _80 = (uint)(ADD_UINT64_T_SUFFIX(48384));\012    uint _81 = _79 - _80;\012    uint _82 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _83 = _81 & _82;\012    int _84 = (int)(_83);\012    bool _85 = _rFeeder_s0_buf == _84;\012    if (_85)\012    {\012     cgs _87 = _rFeeder_value_shreg;\012     uchar _88 = _87.f0;\012     uint _90 = _rFeeder_time_stamp_shreg;\012     uint _91 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012     uint _92 = _90 / _91;\012     uint _93 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _94 = _92 & _93;\012     bool _95 = (bool)(_94);\012     uint _97 = _90 % _91;\012     uint _98 = (uint)(ADD_UINT64_T_SUFFIX(48384));\012     uint _99 = _97 - _98;\012     int _100 = (int)(_99);\012     int _101 = _100 / 112;\012     int _103 = _100 >> 3;\012     int _104 = _103 % 14;\012     _rFeeder_DB_f0_0_ibuffer[_95][_101][_104][_rFeeder_s0_buf] = _88;\012     cgs _106 = _rFeeder_value_shreg;\012     float _107 = _106.f1;\012     uint _109 = _rFeeder_time_stamp_shreg;\012     uint _110 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012     uint _111 = _109 / _110;\012     uint _112 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _113 = _111 & _112;\012     bool _114 = (bool)(_113);\012     uint _116 = _109 % _110;\012     uint _117 = (uint)(ADD_UINT64_T_SUFFIX(48384));\012     uint _118 = _116 - _117;\012     int _119 = (int)(_118);\012     int _120 = _119 / 112;\012     int _122 = _119 >> 3;\012     int _123 = _122 % 14;\012     _rFeeder_DB_f1_0_ibuffer[_114][_120][_123][_rFeeder_s0_buf] = _107;\012     cgs _125 = _rFeeder_value_shreg;\012     float _126 = _125.f2;\012     uint _128 = _rFeeder_time_stamp_shreg;\012     uint _129 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012     uint _130 = _128 / _129;\012     uint _131 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _132 = _130 & _131;\012     bool _133 = (bool)(_132);\012     uint _135 = _128 % _129;\012     uint _136 = (uint)(ADD_UINT64_T_SUFFIX(48384));\012     uint _137 = _135 - _136;\012     int _138 = (int)(_137);\012     int _139 = _138 / 112;\012     int _141 = _138 >> 3;\012     int _142 = _141 % 14;\012     _rFeeder_DB_f2_0_ibuffer[_133][_139][_142][_rFeeder_s0_buf] = _126;\012     cgs _144 = _rFeeder_value_shreg;\012     float _145 = _144.f3;\012     uint _147 = _rFeeder_time_stamp_shreg;\012     uint _148 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012     uint _149 = _147 / _148;\012     uint _150 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _151 = _149 & _150;\012     bool _152 = (bool)(_151);\012     uint _154 = _147 % _148;\012     uint _155 = (uint)(ADD_UINT64_T_SUFFIX(48384));\012     uint _156 = _154 - _155;\012     int _157 = (int)(_156);\012     int _158 = _157 / 112;\012     int _160 = _157 >> 3;\012     int _161 = _160 % 14;\012     _rFeeder_DB_f3_0_ibuffer[_152][_158][_161][_rFeeder_s0_buf] = _145;\012     cgs _163 = _rFeeder_value_shreg;\012     float _164 = _163.f4;\012     uint _166 = _rFeeder_time_stamp_shreg;\012     uint _167 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012     uint _168 = _166 / _167;\012     uint _169 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _170 = _168 & _169;\012     bool _171 = (bool)(_170);\012     uint _173 = _166 % _167;\012     uint _174 = (uint)(ADD_UINT64_T_SUFFIX(48384));\012     uint _175 = _173 - _174;\012     int _176 = (int)(_175);\012     int _177 = _176 / 112;\012     int _179 = _176 >> 3;\012     int _180 = _179 % 14;\012     _rFeeder_DB_f4_0_ibuffer[_171][_177][_180][_rFeeder_s0_buf] = _164;\012     cgs _182 = _rFeeder_value_shreg;\012     float _183 = _182.f5;\012     uint _185 = _rFeeder_time_stamp_shreg;\012     uint _186 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012     uint _187 = _185 / _186;\012     uint _188 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _189 = _187 & _188;\012     bool _190 = (bool)(_189);\012     uint _192 = _185 % _186;\012     uint _193 = (uint)(ADD_UINT64_T_SUFFIX(48384));\012     uint _194 = _192 - _193;\012     int _195 = (int)(_194);\012     int _196 = _195 / 112;\012     int _198 = _195 >> 3;\012     int _199 = _198 % 14;\012     _rFeeder_DB_f5_0_ibuffer[_190][_196][_199][_rFeeder_s0_buf] = _183;\012     cgs _201 = _rFeeder_value_shreg;\012     float _202 = _201.f6;\012     uint _204 = _rFeeder_time_stamp_shreg;\012     uint _205 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012     uint _206 = _204 / _205;\012     uint _207 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _208 = _206 & _207;\012     bool _209 = (bool)(_208);\012     uint _211 = _204 % _205;\012     uint _212 = (uint)(ADD_UINT64_T_SUFFIX(48384));\012     uint _213 = _211 - _212;\012     int _214 = (int)(_213);\012     int _215 = _214 / 112;\012     int _217 = _214 >> 3;\012     int _218 = _217 % 14;\012     _rFeeder_DB_f6_0_ibuffer[_209][_215][_218][_rFeeder_s0_buf] = _202;\012     cgs _220 = _rFeeder_value_shreg;\012     float _221 = _220.f7;\012     uint _223 = _rFeeder_time_stamp_shreg;\012     uint _224 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012     uint _225 = _223 / _224;\012     uint _226 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _227 = _225 & _226;\012     bool _228 = (bool)(_227);\012     uint _230 = _223 % _224;\012     uint _231 = (uint)(ADD_UINT64_T_SUFFIX(48384));\012     uint _232 = _230 - _231;\012     int _233 = (int)(_232);\012     int _234 = _233 / 112;\012     int _236 = _233 >> 3;\012     int _237 = _236 % 14;\012     _rFeeder_DB_f7_0_ibuffer[_228][_234][_237][_rFeeder_s0_buf] = _221;\012    } // if _85\012   } // if _75\012   uint _239 = _rFeeder_time_stamp_shreg;\012   uint _240 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012   uint _241 = _239 / _240;\012   int _242 = (int)(_241);\012   int _243 = _R_extent_1 / 14;\012   int _244 = _H_extent_0 / 14;\012   int _245 = _243 * _244;\012   bool _246 = _242 <= _245;\012   uint _247 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _249 = _247 < _241;\012   bool _250 = _246 && _249;\012   if (_250)\012   {\012    uint _252 = _rFeeder_time_stamp_shreg;\012    uint _253 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012    uint _254 = _252 / _253;\012    uint _255 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _256 = _254 & _255;\012    bool _257 = (bool)(_256);\012    bool _258 = !(_257);\012    uint _260 = _252 % _253;\012    int _261 = (int)(_260);\012    int _262 = _261 / 3136;\012    int _264 = _261 / 14;\012    int _265 = _264 % 14;\012    uchar _266 = _rFeeder_DB_f0_0_ibuffer[_258][_262][_265][_rFeeder_s0_buf];\012    float _270 = _rFeeder_DB_f1_0_ibuffer[_258][_262][_265][_rFeeder_s0_buf];\012    float _274 = _rFeeder_DB_f2_0_ibuffer[_258][_262][_265][_rFeeder_s0_buf];\012    float _278 = _rFeeder_DB_f3_0_ibuffer[_258][_262][_265][_rFeeder_s0_buf];\012    float _282 = _rFeeder_DB_f4_0_ibuffer[_258][_262][_265][_rFeeder_s0_buf];\012    float _286 = _rFeeder_DB_f5_0_ibuffer[_258][_262][_265][_rFeeder_s0_buf];\012    float _290 = _rFeeder_DB_f6_0_ibuffer[_258][_262][_265][_rFeeder_s0_buf];\012    float _294 = _rFeeder_DB_f7_0_ibuffer[_258][_262][_265][_rFeeder_s0_buf];\012    cgs _295 = {    _266,     _270,     _274,     _278,     _282,     _286,     _290,     _294};\012    _t__9_temp = _295;\012    cgs _296 = _t__9_temp;\012    uchar _297 = _296.f0;\012    _t__19_temp = _297;\012    cgs _298 = _t__9_temp;\012    float _299 = _298.f1;\012    _t__20_temp = _299;\012    cgs _300 = _t__9_temp;\012    float _301 = _300.f2;\012    _t__21_temp = _301;\012    cgs _302 = _t__9_temp;\012    float _303 = _302.f3;\012    _t__22_temp = _303;\012    cgs _304 = _t__9_temp;\012    float _305 = _304.f4;\012    _t__23_temp = _305;\012    cgs _306 = _t__9_temp;\012    float _307 = _306.f5;\012    _t__24_temp = _307;\012    cgs _308 = _t__9_temp;\012    float _309 = _308.f6;\012    _t__25_temp = _309;\012    cgs _310 = _t__9_temp;\012    float _311 = _310.f7;\012    _t__26_temp = _311;\012    uchar _312 = _t__19_temp;\012    float _313 = _t__20_temp;\012    float _314 = _t__21_temp;\012    float _315 = _t__22_temp;\012    float _316 = _t__23_temp;\012    float _317 = _t__24_temp;\012    float _318 = _t__25_temp;\012    float _319 = _t__26_temp;\012    cgs _320 = {    _312,     _313,     _314,     _315,     _316,     _317,     _318,     _319};\012    _rFeeder_channel_array.s[_rFeeder_s0_buf] = _320;\012    (void)_rFeeder_s0_buf;\012   } // if _250\012  } // for _rFeeder_s0_buf\012  uint _322 = _rFeeder_time_stamp_shreg;\012  uint _323 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012  uint _324 = _322 / _323;\012  int _325 = (int)(_324);\012  int _326 = _R_extent_1 / 14;\012  int _327 = _H_extent_0 / 14;\012  int _328 = _326 * _327;\012  bool _329 = _325 <= _328;\012  uint _330 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _332 = _330 < _324;\012  bool _333 = _329 && _332;\012  if (_333)\012  {\012   write_channel_intel(_rFeeder_channel, _rFeeder_channel_array);\012   (void)_rFeeder_channel_array;\012  } // if _333\012  uint _334 = _rFeeder_cycle_temp;\012  uint _335 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _336 = _334 + _335;\012  _rFeeder_cycle_temp = _336;\012 } // for _rFeeder_s0_outermost_loop\012} // kernel kernel_rFeeder_beta_gap_im\012// Address spaces for kernel_hLoader\012#define __address_space__H_serializer_mem_channel __global\012__kernel void kernel_hLoader(\012 const int _H_extent_0,\012 const int _R_extent_1,\012 __address_space__H_serializer_mem_channel const uchar *restrict _H_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _337 = _R_extent_1 / 14;\012 for (int _hLoader_s0_r = 0; _hLoader_s0_r < 0 + _337; _hLoader_s0_r++)\012 {\012  int _338 = _H_extent_0 / 14;\012  for (int _hLoader_s0_h = 0; _hLoader_s0_h < 0 + _338; _hLoader_s0_h++)\012  {\012   for (int _hLoader_s0_j_t_hh_jj = 0; _hLoader_s0_j_t_hh_jj < 0 + 5376; _hLoader_s0_j_t_hh_jj++)\012   {\012    int _339 = _addr_temp;\012    int _340 = _H_extent_0 / 14;\012    int _341 = _340 * 5376;\012    int _342 = _339 % _341;\012    uchar _343 = _H_serializer_mem_channel[_342];\012    write_channel_intel(_hLoader_channel, _343);\012    (void)_343;\012    int _344 = _339 + 1;\012    _addr_temp = _344;\012   } // for _hLoader_s0_j_t_hh_jj\012  } // for _hLoader_s0_h\012 } // for _hLoader_s0_r\012} // kernel kernel_hLoader\012#undef __address_space__H_serializer_mem_channel\012// Address spaces for kernel_hFeeder\012__kernel void kernel_hFeeder(\012 const int _H_extent_0,\012 const int _R_extent_1)\012{\012 _hFeeder_channel_array_t _hFeeder_channel_array;\012 uchar _hFeeder_value_shreg;\012 uint _hFeeder_time_stamp_shreg;\012 uchar _hFeeder_in_v_temp;\012 uint _hFeeder_cycle_temp;\012 uchar __attribute__((memory, numbanks(32), singlepump, numwriteports(1), numreadports(1))) _hFeeder_DB_0_ibuffer[2][16][14][32];\012 #pragma unroll\012 for (int _hFeeder_s0_ii_init = 0; _hFeeder_s0_ii_init < 0 + 8; _hFeeder_s0_ii_init++)\012 {\012  bool _345 = _hFeeder_s0_ii_init == 0;\012  if (_345)\012  {\012   uint _346 = (uint)(ADD_UINT64_T_SUFFIX(44800));\012   _hFeeder_cycle_temp = _346;\012  } // if _345\012 } // for _hFeeder_s0_ii_init\012 int _347 = _R_extent_1 / 14;\012 int _348 = _H_extent_0 / 14;\012 int _349 = _347 * _348;\012 int _350 = _349 * 50176;\012 int _351 = _350 + 50176;\012 for (int _hFeeder_s0_outermost_loop = 0; _hFeeder_s0_outermost_loop < 0 + _351; _hFeeder_s0_outermost_loop++)\012 {\012  uint _352 = (uint)(ADD_UINT64_T_SUFFIX(44800));\012  uint _353 = _hFeeder_cycle_temp;\012  uint _354 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012  uint _355 = _353 % _354;\012  bool _356 = _352 <= _355;\012  uint _357 = _353 / _354;\012  int _358 = (int)(_357);\012  int _359 = _R_extent_1 / 14;\012  int _360 = _H_extent_0 / 14;\012  int _361 = _359 * _360;\012  bool _362 = _358 < _361;\012  bool _363 = _356 && _362;\012  if (_363)\012  {\012   uchar __364 = read_channel_intel(_hLoader_channel);\012   _hFeeder_in_v_temp = __364;\012  } // if _363\012  #pragma unroll\012  for (int _hFeeder_s0_buf = 0; _hFeeder_s0_buf < 0 + 24; _hFeeder_s0_buf++)\012  {\012   bool _365 = _hFeeder_s0_buf == 0;\012   if (_365)\012   {\012    uchar _366 = _hFeeder_in_v_temp;\012    _hFeeder_value_shreg = _366;\012    (void)_366;\012    uint _367 = _hFeeder_cycle_temp;\012    _hFeeder_time_stamp_shreg = _367;\012    (void)_367;\012   } // if _365\012   else\012   {\012    uchar _369 = _hFeeder_value_shreg;\012    _hFeeder_value_shreg = _369;\012    (void)_369;\012    uint _371 = _hFeeder_time_stamp_shreg;\012    _hFeeder_time_stamp_shreg = _371;\012    (void)_371;\012   } // if _365 else\012   uchar _373 = _hFeeder_value_shreg;\012   uchar _374 = __fpga_reg(__fpga_reg(_373));\012   _hFeeder_value_shreg = _374;\012   (void)_374;\012   uint _376 = _hFeeder_time_stamp_shreg;\012   uint _377 = __fpga_reg(__fpga_reg(_376));\012   _hFeeder_time_stamp_shreg = _377;\012   (void)_377;\012   uint _378 = (uint)(ADD_UINT64_T_SUFFIX(44800));\012   uint _380 = _hFeeder_time_stamp_shreg;\012   uint _381 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012   uint _382 = _380 % _381;\012   bool _383 = _378 <= _382;\012   if (_383)\012   {\012    uint _385 = _hFeeder_time_stamp_shreg;\012    uint _386 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012    uint _387 = _385 % _386;\012    uint _388 = (uint)(ADD_UINT64_T_SUFFIX(44800));\012    uint _389 = _387 - _388;\012    uint _390 = (uint)(ADD_UINT64_T_SUFFIX(24));\012    uint _391 = _389 % _390;\012    int _392 = (int)(_391);\012    bool _393 = _hFeeder_s0_buf == _392;\012    if (_393)\012    {\012     uchar _395 = _hFeeder_value_shreg;\012     uint _397 = _hFeeder_time_stamp_shreg;\012     uint _398 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012     uint _399 = _397 / _398;\012     uint _400 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _401 = _399 & _400;\012     bool _402 = (bool)(_401);\012     uint _404 = _397 % _398;\012     uint _405 = (uint)(ADD_UINT64_T_SUFFIX(44800));\012     uint _406 = _404 - _405;\012     int _407 = (int)(_406);\012     int _408 = _407 / 336;\012     int _410 = _407 / 24;\012     int _411 = _410 % 14;\012     _hFeeder_DB_0_ibuffer[_402][_408][_411][_hFeeder_s0_buf] = _395;\012    } // if _393\012   } // if _383\012   uint _413 = _hFeeder_time_stamp_shreg;\012   uint _414 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012   uint _415 = _413 / _414;\012   int _416 = (int)(_415);\012   int _417 = _R_extent_1 / 14;\012   int _418 = _H_extent_0 / 14;\012   int _419 = _417 * _418;\012   bool _420 = _416 <= _419;\012   uint _421 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _423 = _421 < _415;\012   bool _424 = _420 && _423;\012   if (_424)\012   {\012    uint _426 = _hFeeder_time_stamp_shreg;\012    uint _427 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012    uint _428 = _426 / _427;\012    uint _429 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _430 = _428 & _429;\012    bool _431 = (bool)(_430);\012    bool _432 = !(_431);\012    uint _434 = _426 % _427;\012    int _435 = (int)(_434);\012    int _436 = _435 / 196;\012    int _437 = _436 & 15;\012    int _439 = _435 % 14;\012    uchar _440 = _hFeeder_DB_0_ibuffer[_432][_437][_439][_hFeeder_s0_buf];\012    _hFeeder_channel_array.s[_hFeeder_s0_buf] = _440;\012    (void)_hFeeder_s0_buf;\012   } // if _424\012  } // for _hFeeder_s0_buf\012  uint _442 = _hFeeder_time_stamp_shreg;\012  uint _443 = (uint)(ADD_UINT64_T_SUFFIX(50176));\012  uint _444 = _442 / _443;\012  int _445 = (int)(_444);\012  int _446 = _R_extent_1 / 14;\012  int _447 = _H_extent_0 / 14;\012  int _448 = _446 * _447;\012  bool _449 = _445 <= _448;\012  uint _450 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _452 = _450 < _444;\012  bool _453 = _449 && _452;\012  if (_453)\012  {\012   write_channel_intel(_hFeeder_channel, _hFeeder_channel_array);\012   (void)_hFeeder_channel_array;\012  } // if _453\012  uint _454 = _hFeeder_cycle_temp;\012  uint _455 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _456 = _454 + _455;\012  _hFeeder_cycle_temp = _456;\012 } // for _hFeeder_s0_outermost_loop\012} // kernel kernel_hFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _H_extent_0,\012 const int _R_extent_1)\012{\012 _hFeeder_channel_array_t _hFeeder_channel_array;\012 _rFeeder_channel_array_t _rFeeder_channel_array;\012 _Out_channel_array_t _Out_channel_array;\012 // produce Sum\012 float _Sum_shreg[8][24][196];\012 float _Sum_temp_shreg[8][24];\012 // produce D\012 float _D_shreg[8][24][3332];\012 float _D_temp_shreg[8][24];\012 // produce I\012 float _I_shreg[8][24][3332];\012 float _I_temp_shreg[8][24];\012 // produce M\012 float _M_shreg[8][24][3332];\012 float _M_temp_shreg[8][24];\012 // produce Beta\012 float _Beta_shreg[8][24];\012 // produce Alpha\012 float _Alpha_shreg[8][24];\012 // produce BetaGap\012 float _BetaGap_shreg[8];\012 // produce BetaMatch\012 float _BetaMatch_shreg[8];\012 // produce AlphaGap\012 float _AlphaGap_shreg[8];\012 // produce AlphaMatch\012 float _AlphaMatch_shreg[8];\012 // produce Eta\012 float _Eta_shreg[8];\012 // produce Zeta\012 float _Zeta_shreg[8];\012 // produce Delta\012 float _Delta_shreg[8];\012 // produce Read\012 uchar _Read_shreg[8];\012 // produce Hap\012 uchar _Hap_shreg[24];\012 cgs _t__18_temp;\012 int _457 = _R_extent_1 / 14;\012 for (int _Hap_s0_r = 0; _Hap_s0_r < 0 + _457; _Hap_s0_r++)\012 {\012  int _458 = _H_extent_0 / 14;\012  for (int _Hap_s0_h = 0; _Hap_s0_h < 0 + _458; _Hap_s0_h++)\012  {\012   for (int _Hap_s0_i_j_rr_t_hh = 0; _Hap_s0_i_j_rr_t_hh < 0 + 50176; _Hap_s0_i_j_rr_t_hh++)\012   {\012    _hFeeder_channel_array_t __459 = read_channel_intel(_hFeeder_channel);\012    _hFeeder_channel_array = __459;\012    (void)__459;\012    _rFeeder_channel_array_t __460 = read_channel_intel(_rFeeder_channel);\012    _rFeeder_channel_array = __460;\012    (void)__460;\012    #pragma unroll\012    for (int _Hap_s0_jj = 0; _Hap_s0_jj < 0 + 24; _Hap_s0_jj++)\012    {\012     #pragma unroll\012     for (int _Hap_s0_ii = 0; _Hap_s0_ii < 0 + 8; _Hap_s0_ii++)\012     {\012      bool _461 = _Hap_s0_jj == 0;\012      if (_461)\012      {\012       cgs __462 = _rFeeder_channel_array.s[_Hap_s0_ii];\012       _t__18_temp = __462;\012      } // if _461\012      uchar _463;\012      bool _464 = _Hap_s0_ii == 0;\012      if (_464)\012      {\012       uchar __465 = _hFeeder_channel_array.s[_Hap_s0_jj];\012       _463 = __465;\012      } // if _464\012      else\012      {\012       uchar _467 = _Hap_shreg[_Hap_s0_jj];\012       _463 = _467;\012      } // if _464 else\012      uchar _468 = _463;\012      _Hap_shreg[_Hap_s0_jj] = _468;\012      (void)_468;\012      uchar _470 = _Hap_shreg[_Hap_s0_jj];\012      uchar _471 = __fpga_reg(__fpga_reg(_470));\012      _Hap_shreg[_Hap_s0_jj] = _471;\012      (void)_471;\012      uchar _472;\012      bool _473 = _Hap_s0_jj == 0;\012      if (_473)\012      {\012       cgs _474 = _t__18_temp;\012       uchar _475 = _474.f0;\012       _472 = _475;\012      } // if _473\012      else\012      {\012       uchar _477 = _Read_shreg[_Hap_s0_ii];\012       _472 = _477;\012      } // if _473 else\012      uchar _478 = _472;\012      _Read_shreg[_Hap_s0_ii] = _478;\012      (void)_478;\012      uchar _480 = _Read_shreg[_Hap_s0_ii];\012      uchar _481 = __fpga_reg(__fpga_reg(_480));\012      _Read_shreg[_Hap_s0_ii] = _481;\012      (void)_481;\012      float _482;\012      bool _483 = _Hap_s0_jj == 0;\012      if (_483)\012      {\012       cgs _484 = _t__18_temp;\012       float _485 = _484.f1;\012       _482 = _485;\012      } // if _483\012      else\012      {\012       float _487 = _Delta_shreg[_Hap_s0_ii];\012       _482 = _487;\012      } // if _483 else\012      float _488 = _482;\012      _Delta_shreg[_Hap_s0_ii] = _488;\012      (void)_488;\012      float _490 = _Delta_shreg[_Hap_s0_ii];\012      float _491 = __fpga_reg(__fpga_reg(_490));\012      _Delta_shreg[_Hap_s0_ii] = _491;\012      (void)_491;\012      float _492;\012      bool _493 = _Hap_s0_jj == 0;\012      if (_493)\012      {\012       cgs _494 = _t__18_temp;\012       float _495 = _494.f2;\012       _492 = _495;\012      } // if _493\012      else\012      {\012       float _497 = _Zeta_shreg[_Hap_s0_ii];\012       _492 = _497;\012      } // if _493 else\012      float _498 = _492;\012      _Zeta_shreg[_Hap_s0_ii] = _498;\012      (void)_498;\012      float _500 = _Zeta_shreg[_Hap_s0_ii];\012      float _501 = __fpga_reg(__fpga_reg(_500));\012      _Zeta_shreg[_Hap_s0_ii] = _501;\012      (void)_501;\012      float _502;\012      bool _503 = _Hap_s0_jj == 0;\012      if (_503)\012      {\012       cgs _504 = _t__18_temp;\012       float _505 = _504.f3;\012       _502 = _505;\012      } // if _503\012      else\012      {\012       float _507 = _Eta_shreg[_Hap_s0_ii];\012       _502 = _507;\012      } // if _503 else\012      float _508 = _502;\012      _Eta_shreg[_Hap_s0_ii] = _508;\012      (void)_508;\012      float _510 = _Eta_shreg[_Hap_s0_ii];\012      float _511 = __fpga_reg(__fpga_reg(_510));\012      _Eta_shreg[_Hap_s0_ii] = _511;\012      (void)_511;\012      float _512;\012      bool _513 = _Hap_s0_jj == 0;\012      if (_513)\012      {\012       cgs _514 = _t__18_temp;\012       float _515 = _514.f4;\012       _512 = _515;\012      } // if _513\012      else\012      {\012       float _517 = _AlphaMatch_shreg[_Hap_s0_ii];\012       _512 = _517;\012      } // if _513 else\012      float _518 = _512;\012      _AlphaMatch_shreg[_Hap_s0_ii] = _518;\012      (void)_518;\012      float _520 = _AlphaMatch_shreg[_Hap_s0_ii];\012      float _521 = __fpga_reg(__fpga_reg(_520));\012      _AlphaMatch_shreg[_Hap_s0_ii] = _521;\012      (void)_521;\012      float _522;\012      bool _523 = _Hap_s0_jj == 0;\012      if (_523)\012      {\012       cgs _524 = _t__18_temp;\012       float _525 = _524.f5;\012       _522 = _525;\012      } // if _523\012      else\012      {\012       float _527 = _AlphaGap_shreg[_Hap_s0_ii];\012       _522 = _527;\012      } // if _523 else\012      float _528 = _522;\012      _AlphaGap_shreg[_Hap_s0_ii] = _528;\012      (void)_528;\012      float _530 = _AlphaGap_shreg[_Hap_s0_ii];\012      float _531 = __fpga_reg(__fpga_reg(_530));\012      _AlphaGap_shreg[_Hap_s0_ii] = _531;\012      (void)_531;\012      float _532;\012      bool _533 = _Hap_s0_jj == 0;\012      if (_533)\012      {\012       cgs _534 = _t__18_temp;\012       float _535 = _534.f6;\012       _532 = _535;\012      } // if _533\012      else\012      {\012       float _537 = _BetaMatch_shreg[_Hap_s0_ii];\012       _532 = _537;\012      } // if _533 else\012      float _538 = _532;\012      _BetaMatch_shreg[_Hap_s0_ii] = _538;\012      (void)_538;\012      float _540 = _BetaMatch_shreg[_Hap_s0_ii];\012      float _541 = __fpga_reg(__fpga_reg(_540));\012      _BetaMatch_shreg[_Hap_s0_ii] = _541;\012      (void)_541;\012      float _542;\012      bool _543 = _Hap_s0_jj == 0;\012      if (_543)\012      {\012       cgs _544 = _t__18_temp;\012       float _545 = _544.f7;\012       _542 = _545;\012      } // if _543\012      else\012      {\012       float _547 = _BetaGap_shreg[_Hap_s0_ii];\012       _542 = _547;\012      } // if _543 else\012      float _548 = _542;\012      _BetaGap_shreg[_Hap_s0_ii] = _548;\012      (void)_548;\012      float _550 = _BetaGap_shreg[_Hap_s0_ii];\012      float _551 = __fpga_reg(__fpga_reg(_550));\012      _BetaGap_shreg[_Hap_s0_ii] = _551;\012      (void)_551;\012      float _552;\012      uchar _554 = _Read_shreg[_Hap_s0_ii];\012      uchar _556 = _Hap_shreg[_Hap_s0_jj];\012      bool _557 = _554 == _556;\012      if (_557)\012      {\012       float _559 = _AlphaMatch_shreg[_Hap_s0_ii];\012       _552 = _559;\012      } // if _557\012      else\012      {\012       float _561 = _AlphaGap_shreg[_Hap_s0_ii];\012       _552 = _561;\012      } // if _557 else\012      float _562 = _552;\012      _Alpha_shreg[_Hap_s0_ii][_Hap_s0_jj] = _562;\012      (void)_562;\012      float _563;\012      uchar _565 = _Read_shreg[_Hap_s0_ii];\012      uchar _567 = _Hap_shreg[_Hap_s0_jj];\012      bool _568 = _565 == _567;\012      if (_568)\012      {\012       float _570 = _BetaMatch_shreg[_Hap_s0_ii];\012       _563 = _570;\012      } // if _568\012      else\012      {\012       float _572 = _BetaGap_shreg[_Hap_s0_ii];\012       _563 = _572;\012      } // if _568 else\012      float _573 = _563;\012      _Beta_shreg[_Hap_s0_ii][_Hap_s0_jj] = _573;\012      (void)_573;\012      float _574;\012      int _575 = _Hap_s0_i_j_rr_t_hh / 3136;\012      bool _576 = _575 == 0;\012      bool _577 = _Hap_s0_ii == 0;\012      bool _578 = _576 && _577;\012      int _579 = _Hap_s0_i_j_rr_t_hh % 3136;\012      int _580 = _579 / 196;\012      bool _581 = _580 == 0;\012      bool _582 = _Hap_s0_jj == 0;\012      bool _583 = _581 && _582;\012      bool _584 = _578 || _583;\012      if (_584)\012      {\012       float _585 = float_from_bits(0 /* 0 */);\012       _574 = _585;\012      } // if _584\012      else\012      {\012       float _586;\012       bool _587 = _Hap_s0_ii == 0;\012       if (_587)\012       {\012        float _588;\012        bool _589 = _Hap_s0_jj == 0;\012        if (_589)\012        {\012         int _590 = _Hap_s0_ii + 7;\012         int _591 = _Hap_s0_jj + 23;\012         float _593 = _M_shreg[_590][_591][3331];\012         float _595 = _Alpha_shreg[_Hap_s0_ii][_Hap_s0_jj];\012         float _596 = _593 * _595;\012         float _598 = _Beta_shreg[_Hap_s0_ii][_Hap_s0_jj];\012         float _600 = _I_shreg[_590][_591][3331];\012         float _602 = _D_shreg[_590][_591][3331];\012         float _603 = _600 + _602;\012         float _604 = _598 * _603;\012         float _605 = _596 + _604;\012         _588 = _605;\012        } // if _589\012        else\012        {\012         int _606 = _Hap_s0_ii + 7;\012         int _607 = _Hap_s0_jj + -1;\012         float _609 = _M_shreg[_606][_607][3135];\012         float _611 = _Alpha_shreg[_Hap_s0_ii][_Hap_s0_jj];\012         float _612 = _609 * _611;\012         float _614 = _Beta_shreg[_Hap_s0_ii][_Hap_s0_jj];\012         float _616 = _I_shreg[_606][_607][3135];\012         float _618 = _D_shreg[_606][_607][3135];\012         float _619 = _616 + _618;\012         float _620 = _614 * _619;\012         float _621 = _612 + _620;\012         _588 = _621;\012        } // if _589 else\012        float _622 = _588;\012        _586 = _622;\012       } // if _587\012       else\012       {\012        float _623;\012        bool _624 = _Hap_s0_jj == 0;\012        if (_624)\012        {\012         int _625 = _Hap_s0_ii + -1;\012         int _626 = _Hap_s0_jj + 23;\012         float _628 = _M_shreg[_625][_626][195];\012         float _630 = _Alpha_shreg[_Hap_s0_ii][_Hap_s0_jj];\012         float _631 = _628 * _630;\012         float _633 = _Beta_shreg[_Hap_s0_ii][_Hap_s0_jj];\012         float _635 = _I_shreg[_625][_626][195];\012         float _637 = _D_shreg[_625][_626][195];\012         float _638 = _635 + _637;\012         float _639 = _633 * _638;\012         float _640 = _631 + _639;\012         _623 = _640;\012        } // if _624\012        else\012        {\012         int _641 = _Hap_s0_ii + -1;\012         int _642 = _Hap_s0_jj + -1;\012         float _644 = _M_temp_shreg[_641][_642];\012         float _646 = _Alpha_shreg[_Hap_s0_ii][_Hap_s0_jj];\012         float _647 = _644 * _646;\012         float _649 = _Beta_shreg[_Hap_s0_ii][_Hap_s0_jj];\012         float _651 = _I_temp_shreg[_641][_642];\012         float _653 = _D_temp_shreg[_641][_642];\012         float _654 = _651 + _653;\012         float _655 = _649 * _654;\012         float _656 = _647 + _655;\012         _623 = _656;\012        } // if _624 else\012        float _657 = _623;\012        _586 = _657;\012       } // if _587 else\012       float _658 = _586;\012       _574 = _658;\012      } // if _584 else\012      float _659 = _574;\012      _M_temp_shreg[_Hap_s0_ii][_Hap_s0_jj] = _659;\012      (void)_659;\012      float _660;\012      int _661 = _Hap_s0_i_j_rr_t_hh / 3136;\012      bool _662 = _661 == 0;\012      bool _663 = _Hap_s0_ii == 0;\012      bool _664 = _662 && _663;\012      bool _665 = _Hap_s0_jj == 0;\012      int _666 = _Hap_s0_i_j_rr_t_hh % 3136;\012      int _667 = _666 / 196;\012      bool _668 = _667 == 0;\012      bool _669 = _665 && _668;\012      bool _670 = _664 || _669;\012      if (_670)\012      {\012       float _671 = float_from_bits(0 /* 0 */);\012       _660 = _671;\012      } // if _670\012      else\012      {\012       float _672;\012       bool _673 = _Hap_s0_ii == 0;\012       if (_673)\012       {\012        int _674 = _Hap_s0_ii + 7;\012        float _676 = _M_shreg[_674][_Hap_s0_jj][3135];\012        float _678 = _Delta_shreg[_Hap_s0_ii];\012        float _679 = _676 * _678;\012        float _681 = _I_shreg[_674][_Hap_s0_jj][3135];\012        float _683 = _Eta_shreg[_Hap_s0_ii];\012        float _684 = _681 * _683;\012        float _685 = _679 + _684;\012        _672 = _685;\012       } // if _673\012       else\012       {\012        int _686 = _Hap_s0_ii + -1;\012        float _688 = _M_temp_shreg[_686][_Hap_s0_jj];\012        float _690 = _Delta_shreg[_Hap_s0_ii];\012        float _691 = _688 * _690;\012        float _693 = _I_temp_shreg[_686][_Hap_s0_jj];\012        float _695 = _Eta_shreg[_Hap_s0_ii];\012        float _696 = _693 * _695;\012        float _697 = _691 + _696;\012        _672 = _697;\012       } // if _673 else\012       float _698 = _672;\012       _660 = _698;\012      } // if _670 else\012      float _699 = _660;\012      _I_temp_shreg[_Hap_s0_ii][_Hap_s0_jj] = _699;\012      (void)_699;\012      float _700;\012      bool _701 = _Hap_s0_ii == 0;\012      int _702 = _Hap_s0_i_j_rr_t_hh / 3136;\012      bool _703 = _702 == 0;\012      bool _704 = _701 && _703;\012      if (_704)\012      {\012       float _705 = float_from_bits(992681150 /* 0.00261097 */);\012       _700 = _705;\012      } // if _704\012      else\012      {\012       float _706;\012       int _707 = _Hap_s0_i_j_rr_t_hh % 3136;\012       int _708 = _707 / 196;\012       bool _709 = _708 == 0;\012       bool _710 = _Hap_s0_jj == 0;\012       bool _711 = _709 && _710;\012       if (_711)\012       {\012        float _712 = float_from_bits(0 /* 0 */);\012        _706 = _712;\012       } // if _711\012       else\012       {\012        float _713;\012        bool _714 = _Hap_s0_jj == 0;\012        if (_714)\012        {\012         int _715 = _Hap_s0_jj + 23;\012         float _717 = _M_shreg[_Hap_s0_ii][_715][195];\012         float _719 = _Zeta_shreg[_Hap_s0_ii];\012         float _720 = _717 * _719;\012         float _722 = _D_shreg[_Hap_s0_ii][_715][195];\012         float _724 = _Eta_shreg[_Hap_s0_ii];\012         float _725 = _722 * _724;\012         float _726 = _720 + _725;\012         _713 = _726;\012        } // if _714\012        else\012        {\012         int _727 = _Hap_s0_jj + -1;\012         float _729 = _M_temp_shreg[_Hap_s0_ii][_727];\012         float _731 = _Zeta_shreg[_Hap_s0_ii];\012         float _732 = _729 * _731;\012         float _734 = _D_temp_shreg[_Hap_s0_ii][_727];\012         float _736 = _Eta_shreg[_Hap_s0_ii];\012         float _737 = _734 * _736;\012         float _738 = _732 + _737;\012         _713 = _738;\012        } // if _714 else\012        float _739 = _713;\012        _706 = _739;\012       } // if _711 else\012       float _740 = _706;\012       _700 = _740;\012      } // if _704 else\012      float _741 = _700;\012      _D_temp_shreg[_Hap_s0_ii][_Hap_s0_jj] = _741;\012      (void)_741;\012      float _742;\012      bool _743 = _Hap_s0_ii == 7;\012      int _744 = _Hap_s0_i_j_rr_t_hh / 3136;\012      bool _745 = _744 == 15;\012      bool _746 = _743 && _745;\012      if (_746)\012      {\012       float _748 = _I_temp_shreg[_Hap_s0_ii][_Hap_s0_jj];\012       float _750 = _M_temp_shreg[_Hap_s0_ii][_Hap_s0_jj];\012       float _751;\012       int _752 = _Hap_s0_i_j_rr_t_hh % 3136;\012       int _753 = _752 / 196;\012       bool _754 = _753 == 0;\012       bool _755 = _Hap_s0_jj == 0;\012       bool _756 = _754 && _755;\012       if (_756)\012       {\012        float _757 = float_from_bits(0 /* 0 */);\012        _751 = _757;\012       } // if _756\012       else\012       {\012        float _758;\012        bool _759 = _Hap_s0_jj == 0;\012        if (_759)\012        {\012         int _760 = _Hap_s0_jj + 23;\012         float _762 = _Sum_shreg[_Hap_s0_ii][_760][195];\012         _758 = _762;\012        } // if _759\012        else\012        {\012         int _763 = _Hap_s0_jj + -1;\012         float _765 = _Sum_temp_shreg[_Hap_s0_ii][_763];\012         _758 = _765;\012        } // if _759 else\012        float _766 = _758;\012        _751 = _766;\012       } // if _756 else\012       float _767 = _751;\012       float _768 = _750 + _767;\012       float _769 = _748 + _768;\012       _742 = _769;\012      } // if _746\012      else\012      {\012       float _770 = float_from_bits(0 /* 0 */);\012       _742 = _770;\012      } // if _746 else\012      float _771 = _742;\012      _Sum_temp_shreg[_Hap_s0_ii][_Hap_s0_jj] = _771;\012      (void)_771;\012      bool _772 = _Hap_s0_ii == 7;\012      int _773 = _Hap_s0_i_j_rr_t_hh / 3136;\012      bool _774 = _773 == 15;\012      bool _775 = _772 && _774;\012      bool _776 = _Hap_s0_jj == 23;\012      int _777 = _Hap_s0_i_j_rr_t_hh % 3136;\012      int _778 = _777 / 196;\012      bool _779 = _778 == 15;\012      bool _780 = _776 && _779;\012      bool _781 = _775 && _780;\012      if (_781)\012      {\012       float _783 = _Sum_temp_shreg[7][23];\012       _Out_channel_array.s = _783;\012       (void)_783;\012      } // if _781\012     } // for _Hap_s0_ii\012    } // for _Hap_s0_jj\012    int _784 = _Hap_s0_i_j_rr_t_hh / 3136;\012    bool _785 = _784 == 15;\012    int _786 = _Hap_s0_i_j_rr_t_hh % 3136;\012    int _787 = _786 / 196;\012    bool _788 = _787 == 15;\012    bool _789 = _785 && _788;\012    if (_789)\012    {\012     write_channel_intel(_Out_channel, _Out_channel_array);\012     (void)_Out_channel_array;\012    } // if _789\012    #pragma unroll\012    for (int _dummy__5_s0_s_jj = 0; _dummy__5_s0_s_jj < 0 + 24; _dummy__5_s0_s_jj++)\012    {\012     #pragma unroll\012     for (int _dummy__4_s0_s_ii = 0; _dummy__4_s0_s_ii < 0 + 8; _dummy__4_s0_s_ii++)\012     {\012      #pragma unroll\012      for (int _dummy__3_s0_t = 0; _dummy__3_s0_t < 0 + 195; _dummy__3_s0_t++)\012      {\012       int _790 = 195 - _dummy__3_s0_t;\012       int _791 = 194 - _dummy__3_s0_t;\012       float _793 = _Sum_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj][_791];\012       _Sum_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj][_790] = _793;\012       (void)_793;\012      } // for _dummy__3_s0_t\012      #pragma unroll\012      for (int _dummy__2_s0_t = 0; _dummy__2_s0_t < 0 + 3331; _dummy__2_s0_t++)\012      {\012       int _794 = 3331 - _dummy__2_s0_t;\012       int _795 = 3330 - _dummy__2_s0_t;\012       float _797 = _M_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj][_795];\012       _M_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj][_794] = _797;\012       (void)_797;\012      } // for _dummy__2_s0_t\012      #pragma unroll\012      for (int _dummy__1_s0_t = 0; _dummy__1_s0_t < 0 + 3331; _dummy__1_s0_t++)\012      {\012       int _798 = 3331 - _dummy__1_s0_t;\012       int _799 = 3330 - _dummy__1_s0_t;\012       float _801 = _I_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj][_799];\012       _I_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj][_798] = _801;\012       (void)_801;\012      } // for _dummy__1_s0_t\012      #pragma unroll\012      for (int _dummy_s0_t = 0; _dummy_s0_t < 0 + 3331; _dummy_s0_t++)\012      {\012       int _802 = 3331 - _dummy_s0_t;\012       int _803 = 3330 - _dummy_s0_t;\012       float _805 = _D_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj][_803];\012       _D_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj][_802] = _805;\012       (void)_805;\012      } // for _dummy_s0_t\012      float _807 = _D_temp_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj];\012      _D_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj][0] = _807;\012      (void)_807;\012      float _809 = _I_temp_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj];\012      _I_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj][0] = _809;\012      (void)_809;\012      float _811 = _M_temp_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj];\012      _M_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj][0] = _811;\012      (void)_811;\012      float _813 = _Sum_temp_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj];\012      _Sum_shreg[_dummy__4_s0_s_ii][_dummy__5_s0_s_jj][0] = _813;\012      (void)_813;\012     } // for _dummy__4_s0_s_ii\012    } // for _dummy__5_s0_s_jj\012   } // for _Hap_s0_i_j_rr_t_hh\012  } // for _Hap_s0_h\012 } // for _Hap_s0_r\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _H_extent_0,\012 const int _R_extent_1,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 _Out_channel_array_t _Out_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _814 = _R_extent_1 / 14;\012 for (int _unloader_s0_r = 0; _unloader_s0_r < 0 + _814; _unloader_s0_r++)\012 {\012  int _815 = _H_extent_0 / 14;\012  for (int _unloader_s0_h = 0; _unloader_s0_h < 0 + _815; _unloader_s0_h++)\012  {\012   for (int _unloader_s0_rr_hh = 0; _unloader_s0_rr_hh < 0 + 196; _unloader_s0_rr_hh++)\012   {\012    _Out_channel_array_t __816 = read_channel_intel(_Out_channel);\012    _Out_channel_array = __816;\012    (void)__816;\012    int _817 = _addr_temp;\012    _unloader_mem_channel[_817] = _Out_channel_array.s;\012    int _818 = _addr_temp;\012    int _819 = _818 + 1;\012    _addr_temp = _819;\012   } // for _unloader_s0_rr_hh\012  } // for _unloader_s0_h\012 } // for _unloader_s0_r\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
