<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\Program Files\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: XPS12

# Thu May 16 10:13:11 2019

#Implementation: impl1

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Program Files\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Gustas\Documents\KTU\Logika\L4\L4\JM2.vhd":5:7:5:13|Top entity is set to TOP_CNT.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\Users\Gustas\Documents\KTU\Logika\L4\L4\JM2.vhd":5:7:5:13|Synthesizing work.top_cnt.struct.
@W: CD638 :"C:\Users\Gustas\Documents\KTU\Logika\L4\L4\JM2.vhd":13:7:13:7|Signal c is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Gustas\Documents\KTU\Logika\L4\L4\M3.vhd":5:7:5:8|Synthesizing work.m3.rtl.
Post processing for work.m3.rtl
@W: CL113 :"C:\Users\Gustas\Documents\KTU\Logika\L4\L4\M3.vhd":18:2:18:3|Feedback mux created for signal CNT_A[5:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\Gustas\Documents\KTU\Logika\L4\L4\M3.vhd":18:2:18:3|Feedback mux created for signal CNT_C. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@N: CD630 :"C:\Users\Gustas\Documents\KTU\Logika\L4\L4\M2.vhd":5:7:5:8|Synthesizing work.m2.rtl.
Post processing for work.m2.rtl
@W: CL113 :"C:\Users\Gustas\Documents\KTU\Logika\L4\L4\M2.vhd":18:2:18:3|Feedback mux created for signal CNT_A[5:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\Gustas\Documents\KTU\Logika\L4\L4\M2.vhd":18:2:18:3|Feedback mux created for signal CNT_C. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@N: CD630 :"C:\Users\Gustas\Documents\KTU\Logika\L4\L4\M1.vhd":5:7:5:8|Synthesizing work.m1.rtl.
Post processing for work.m1.rtl
@W: CL113 :"C:\Users\Gustas\Documents\KTU\Logika\L4\L4\M1.vhd":18:2:18:3|Feedback mux created for signal CNT_A[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"C:\Users\Gustas\Documents\KTU\Logika\L4\L4\M1.vhd":18:2:18:3|Feedback mux created for signal CNT_C. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.top_cnt.struct

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 10:13:11 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\Gustas\Documents\KTU\Logika\L4\L4\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 10:13:11 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 10:13:11 2019

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\Gustas\Documents\KTU\Logika\L4\L4\impl1\synwork\L4_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 16 10:13:13 2019

###########################################################]
Pre-mapping Report

# Thu May 16 10:13:13 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gustas\Documents\KTU\Logika\L4\L4\impl1\L4_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\Gustas\Documents\KTU\Logika\L4\L4\impl1\L4_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

@N: BN362 :"c:\users\gustas\documents\ktu\logika\l4\l4\m3.vhd":18:2:18:3|Removing sequential instance CNT_C (in view: work.M3(rtl)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=9  set on top level netlist TOP_CNT

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                          Requested     Requested     Clock                                     Clock                     Clock
Level     Clock                          Frequency     Period        Type                                      Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       TOP_CNT|CLK_TOP                1.0 MHz       1000.000      inferred                                  Autoconstr_clkgroup_0     6    
1 .         M1|CNT_C_derived_clock       1.0 MHz       1000.000      derived (from TOP_CNT|CLK_TOP)            Autoconstr_clkgroup_0     7    
2 ..          M2|CNT_C_derived_clock     1.0 MHz       1000.000      derived (from M1|CNT_C_derived_clock)     Autoconstr_clkgroup_0     6    
==============================================================================================================================================

@W: MT529 :"c:\users\gustas\documents\ktu\logika\l4\l4\m1.vhd":18:2:18:3|Found inferred clock TOP_CNT|CLK_TOP which controls 6 sequential elements including CNT_1.CNT_A[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 16 10:13:14 2019

###########################################################]
Map & Optimize Report

# Thu May 16 10:13:14 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MO231 :"c:\users\gustas\documents\ktu\logika\l4\l4\m3.vhd":18:2:18:3|Found counter in view:work.TOP_CNT(struct) instance CNT_3.CNT_A[5:0] 
@N: MO231 :"c:\users\gustas\documents\ktu\logika\l4\l4\m2.vhd":18:2:18:3|Found counter in view:work.M2(rtl) instance CNT_A[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.45ns		  33 /        19
   2		0h:00m:00s		    -1.45ns		  33 /        19

   3		0h:00m:00s		    -1.46ns		  35 /        19


   4		0h:00m:00s		    -1.46ns		  34 /        19

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock M1|CNT_C_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock M2|CNT_C_derived_clock has lost its master clock M1|CNT_C_derived_clock and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 19 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
13 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_TOP             port                   19         Pernasa_TOP_0io
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base C:\Users\Gustas\Documents\KTU\Logika\L4\L4\impl1\synwork\L4_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Gustas\Documents\KTU\Logika\L4\L4\impl1\L4_impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

@W: MT420 |Found inferred clock TOP_CNT|CLK_TOP with period 3.86ns. Please declare a user-defined clock on object "p:CLK_TOP"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 16 10:13:16 2019
#


Top view:               TOP_CNT
Requested Frequency:    259.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.680

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
TOP_CNT|CLK_TOP     259.3 MHz     220.4 MHz     3.856         4.536         -0.680     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
TOP_CNT|CLK_TOP  TOP_CNT|CLK_TOP  |  3.856       -0.680  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP_CNT|CLK_TOP
====================================



Starting Points with Worst Slack
********************************

                   Starting                                               Arrival           
Instance           Reference           Type        Pin     Net            Time        Slack 
                   Clock                                                                    
--------------------------------------------------------------------------------------------
CNT_2.CNT_A[0]     TOP_CNT|CLK_TOP     FD1P3DX     Q       CNT_2_O[0]     1.075       -0.680
CNT_3.CNT_A[2]     TOP_CNT|CLK_TOP     FD1P3DX     Q       CNT_3_O[2]     1.108       -0.640
CNT_2.CNT_A[1]     TOP_CNT|CLK_TOP     FD1P3DX     Q       CNT_2_O[1]     1.067       -0.599
CNT_2.CNT_A[2]     TOP_CNT|CLK_TOP     FD1P3DX     Q       CNT_2_O[2]     1.067       -0.599
CNT_3.CNT_A[0]     TOP_CNT|CLK_TOP     FD1P3DX     Q       CNT_3_O[0]     0.929       -0.535
CNT_2.CNT_A[4]     TOP_CNT|CLK_TOP     FD1P3DX     Q       CNT_2_O[4]     1.075       -0.534
CNT_2.CNT_A[3]     TOP_CNT|CLK_TOP     FD1P3DX     Q       CNT_2_O[3]     1.067       -0.526
CNT_3.CNT_A[1]     TOP_CNT|CLK_TOP     FD1P3DX     Q       CNT_3_O[1]     0.929       -0.462
CNT_3.CNT_A[3]     TOP_CNT|CLK_TOP     FD1P3DX     Q       CNT_3_O[3]     0.994       -0.453
CNT_3.CNT_A[4]     TOP_CNT|CLK_TOP     FD1P3DX     Q       CNT_3_O[4]     0.994       -0.453
============================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                Required           
Instance           Reference           Type        Pin     Net             Time         Slack 
                   Clock                                                                      
----------------------------------------------------------------------------------------------
CNT_2.CNT_A[5]     TOP_CNT|CLK_TOP     FD1P3DX     D       CNT_A_lm[5]     3.245        -0.680
CNT_3.CNT_A[5]     TOP_CNT|CLK_TOP     FD1P3DX     D       CNT_A_lm[5]     3.245        -0.640
CNT_2.CNT_A[3]     TOP_CNT|CLK_TOP     FD1P3DX     D       CNT_A_lm[3]     3.245        -0.607
CNT_2.CNT_A[4]     TOP_CNT|CLK_TOP     FD1P3DX     D       CNT_A_lm[4]     3.245        -0.607
CNT_3.CNT_A[3]     TOP_CNT|CLK_TOP     FD1P3DX     D       CNT_A_lm[3]     3.245        -0.567
CNT_3.CNT_A[4]     TOP_CNT|CLK_TOP     FD1P3DX     D       CNT_A_lm[4]     3.245        -0.567
CNT_2.CNT_A[1]     TOP_CNT|CLK_TOP     FD1P3DX     D       CNT_A_lm[1]     3.245        -0.534
CNT_2.CNT_A[2]     TOP_CNT|CLK_TOP     FD1P3DX     D       CNT_A_lm[2]     3.245        -0.534
CNT_3.CNT_A[1]     TOP_CNT|CLK_TOP     FD1P3DX     D       CNT_A_lm[1]     3.245        -0.389
CNT_3.CNT_A[2]     TOP_CNT|CLK_TOP     FD1P3DX     D       CNT_A_lm[2]     3.245        -0.389
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.856
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.245

    - Propagation time:                      3.925
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.680

    Number of logic level(s):                5
    Starting point:                          CNT_2.CNT_A[0] / Q
    Ending point:                            CNT_2.CNT_A[5] / D
    The start point is clocked by            TOP_CNT|CLK_TOP [rising] on pin CK
    The end   point is clocked by            TOP_CNT|CLK_TOP [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CNT_2.CNT_A[0]           FD1P3DX      Q        Out     1.075     1.075       -         
CNT_2_O[0]               Net          -        -       -         -           6         
CNT_2.CNT_A_cry_0[0]     CCU2B        A1       In      0.000     1.075       -         
CNT_2.CNT_A_cry_0[0]     CCU2B        COUT     Out     1.056     2.131       -         
CNT_A_cry[0]             Net          -        -       -         -           1         
CNT_2.CNT_A_cry_0[1]     CCU2B        CIN      In      0.000     2.131       -         
CNT_2.CNT_A_cry_0[1]     CCU2B        COUT     Out     0.073     2.204       -         
CNT_A_cry[2]             Net          -        -       -         -           1         
CNT_2.CNT_A_cry_0[3]     CCU2B        CIN      In      0.000     2.204       -         
CNT_2.CNT_A_cry_0[3]     CCU2B        COUT     Out     0.073     2.277       -         
CNT_A_cry[4]             Net          -        -       -         -           1         
CNT_2.CNT_A_s_0[5]       CCU2B        CIN      In      0.000     2.277       -         
CNT_2.CNT_A_s_0[5]       CCU2B        S0       Out     1.234     3.511       -         
CNT_A_s[5]               Net          -        -       -         -           1         
CNT_2.CNT_A_RNO[5]       ORCALUT4     A        In      0.000     3.511       -         
CNT_2.CNT_A_RNO[5]       ORCALUT4     Z        Out     0.415     3.925       -         
CNT_A_lm[5]              Net          -        -       -         -           1         
CNT_2.CNT_A[5]           FD1P3DX      D        In      0.000     3.925       -         
=======================================================================================


Path information for path number 2: 
      Requested Period:                      3.856
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.245

    - Propagation time:                      3.885
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.640

    Number of logic level(s):                4
    Starting point:                          CNT_3.CNT_A[2] / Q
    Ending point:                            CNT_3.CNT_A[5] / D
    The start point is clocked by            TOP_CNT|CLK_TOP [rising] on pin CK
    The end   point is clocked by            TOP_CNT|CLK_TOP [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CNT_3.CNT_A[2]           FD1P3DX      Q        Out     1.108     1.108       -         
CNT_3_O[2]               Net          -        -       -         -           8         
CNT_3.CNT_A_cry_0[1]     CCU2B        A1       In      0.000     1.108       -         
CNT_3.CNT_A_cry_0[1]     CCU2B        COUT     Out     1.056     2.163       -         
CNT_A_cry[2]             Net          -        -       -         -           1         
CNT_3.CNT_A_cry_0[3]     CCU2B        CIN      In      0.000     2.163       -         
CNT_3.CNT_A_cry_0[3]     CCU2B        COUT     Out     0.073     2.236       -         
CNT_A_cry[4]             Net          -        -       -         -           1         
CNT_3.CNT_A_s_0[5]       CCU2B        CIN      In      0.000     2.236       -         
CNT_3.CNT_A_s_0[5]       CCU2B        S0       Out     1.234     3.470       -         
CNT_A_s[5]               Net          -        -       -         -           1         
CNT_3.CNT_A_lm_0[5]      ORCALUT4     A        In      0.000     3.470       -         
CNT_3.CNT_A_lm_0[5]      ORCALUT4     Z        Out     0.415     3.885       -         
CNT_A_lm[5]              Net          -        -       -         -           1         
CNT_3.CNT_A[5]           FD1P3DX      D        In      0.000     3.885       -         
=======================================================================================


Path information for path number 3: 
      Requested Period:                      3.856
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.245

    - Propagation time:                      3.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.607

    Number of logic level(s):                4
    Starting point:                          CNT_2.CNT_A[0] / Q
    Ending point:                            CNT_2.CNT_A[3] / D
    The start point is clocked by            TOP_CNT|CLK_TOP [rising] on pin CK
    The end   point is clocked by            TOP_CNT|CLK_TOP [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CNT_2.CNT_A[0]           FD1P3DX      Q        Out     1.075     1.075       -         
CNT_2_O[0]               Net          -        -       -         -           6         
CNT_2.CNT_A_cry_0[0]     CCU2B        A1       In      0.000     1.075       -         
CNT_2.CNT_A_cry_0[0]     CCU2B        COUT     Out     1.056     2.131       -         
CNT_A_cry[0]             Net          -        -       -         -           1         
CNT_2.CNT_A_cry_0[1]     CCU2B        CIN      In      0.000     2.131       -         
CNT_2.CNT_A_cry_0[1]     CCU2B        COUT     Out     0.073     2.204       -         
CNT_A_cry[2]             Net          -        -       -         -           1         
CNT_2.CNT_A_cry_0[3]     CCU2B        CIN      In      0.000     2.204       -         
CNT_2.CNT_A_cry_0[3]     CCU2B        S0       Out     1.234     3.438       -         
CNT_A_s[3]               Net          -        -       -         -           1         
CNT_2.CNT_A_lm_0[3]      ORCALUT4     A        In      0.000     3.438       -         
CNT_2.CNT_A_lm_0[3]      ORCALUT4     Z        Out     0.415     3.852       -         
CNT_A_lm[3]              Net          -        -       -         -           1         
CNT_2.CNT_A[3]           FD1P3DX      D        In      0.000     3.852       -         
=======================================================================================


Path information for path number 4: 
      Requested Period:                      3.856
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.245

    - Propagation time:                      3.852
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.607

    Number of logic level(s):                4
    Starting point:                          CNT_2.CNT_A[0] / Q
    Ending point:                            CNT_2.CNT_A[4] / D
    The start point is clocked by            TOP_CNT|CLK_TOP [rising] on pin CK
    The end   point is clocked by            TOP_CNT|CLK_TOP [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CNT_2.CNT_A[0]           FD1P3DX      Q        Out     1.075     1.075       -         
CNT_2_O[0]               Net          -        -       -         -           6         
CNT_2.CNT_A_cry_0[0]     CCU2B        A1       In      0.000     1.075       -         
CNT_2.CNT_A_cry_0[0]     CCU2B        COUT     Out     1.056     2.131       -         
CNT_A_cry[0]             Net          -        -       -         -           1         
CNT_2.CNT_A_cry_0[1]     CCU2B        CIN      In      0.000     2.131       -         
CNT_2.CNT_A_cry_0[1]     CCU2B        COUT     Out     0.073     2.204       -         
CNT_A_cry[2]             Net          -        -       -         -           1         
CNT_2.CNT_A_cry_0[3]     CCU2B        CIN      In      0.000     2.204       -         
CNT_2.CNT_A_cry_0[3]     CCU2B        S1       Out     1.234     3.438       -         
CNT_A_s[4]               Net          -        -       -         -           1         
CNT_2.CNT_A_lm_0[4]      ORCALUT4     A        In      0.000     3.438       -         
CNT_2.CNT_A_lm_0[4]      ORCALUT4     Z        Out     0.415     3.852       -         
CNT_A_lm[4]              Net          -        -       -         -           1         
CNT_2.CNT_A[4]           FD1P3DX      D        In      0.000     3.852       -         
=======================================================================================


Path information for path number 5: 
      Requested Period:                      3.856
    - Setup time:                            0.611
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.245

    - Propagation time:                      3.844
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.599

    Number of logic level(s):                4
    Starting point:                          CNT_2.CNT_A[1] / Q
    Ending point:                            CNT_2.CNT_A[5] / D
    The start point is clocked by            TOP_CNT|CLK_TOP [rising] on pin CK
    The end   point is clocked by            TOP_CNT|CLK_TOP [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CNT_2.CNT_A[1]           FD1P3DX      Q        Out     1.067     1.067       -         
CNT_2_O[1]               Net          -        -       -         -           5         
CNT_2.CNT_A_cry_0[1]     CCU2B        A0       In      0.000     1.067       -         
CNT_2.CNT_A_cry_0[1]     CCU2B        COUT     Out     1.056     2.123       -         
CNT_A_cry[2]             Net          -        -       -         -           1         
CNT_2.CNT_A_cry_0[3]     CCU2B        CIN      In      0.000     2.123       -         
CNT_2.CNT_A_cry_0[3]     CCU2B        COUT     Out     0.073     2.196       -         
CNT_A_cry[4]             Net          -        -       -         -           1         
CNT_2.CNT_A_s_0[5]       CCU2B        CIN      In      0.000     2.196       -         
CNT_2.CNT_A_s_0[5]       CCU2B        S0       Out     1.234     3.430       -         
CNT_A_s[5]               Net          -        -       -         -           1         
CNT_2.CNT_A_RNO[5]       ORCALUT4     A        In      0.000     3.430       -         
CNT_2.CNT_A_RNO[5]       ORCALUT4     Z        Out     0.415     3.844       -         
CNT_A_lm[5]              Net          -        -       -         -           1         
CNT_2.CNT_A[5]           FD1P3DX      D        In      0.000     3.844       -         
=======================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

---------------------------------------
Resource Usage Report
Part: lfxp2_5e-6

Register bits: 19 of 4752 (0%)
PIC Latch:       0
I/O cells:       4


Details:
CCU2B:          8
FD1P3BX:        2
FD1P3DX:        12
FD1S3BX:        1
FD1S3DX:        3
GSR:            1
IB:             3
INV:            1
OB:             1
OFS1P3DX:       1
ORCALUT4:       33
PUR:            1
VHI:            4
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 32MB peak: 145MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu May 16 10:13:16 2019

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
