<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>v_hdmiphy1: xhdmiphy1.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">v_hdmiphy1
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xhdmiphy1_8c.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xhdmiphy1.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<div class="textblock"><p>Contains a minimal set of functions for the <a class="el" href="struct_x_hdmiphy1.html" title="The XHdmiphy1 driver instance data.">XHdmiphy1</a> driver that allow access to all of the Video PHY core's functionality. </p>
<p>See <a class="el" href="xhdmiphy1_8h.html">xhdmiphy1.h</a> for a detailed description of the driver.</p>
<dl class="section note"><dt>Note</dt><dd>None.</dd></dl>
<pre>
MODIFICATION HISTORY:</pre><pre>Ver   Who  Date     Changes
</p>
<hr/>
<p>
           dd/mm/yy
</p>
<hr/>
<p>
1.0   gm   10/12/18 Initial release.
</pre> </div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac17db2af38544c85cb299d147fcdac16"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#gac17db2af38544c85cb299d147fcdac16">XHdmiphy1_CfgInitialize</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, <a class="el" href="struct_x_hdmiphy1___config.html">XHdmiphy1_Config</a> *ConfigPtr, UINTPTR EffectiveAddr)</td></tr>
<tr class="memdesc:gac17db2af38544c85cb299d147fcdac16"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function retrieves the configuration for this Video PHY instance and fills in the InstancePtr-&gt;Config structure.  <a href="group__xhdmiphy1__v1__0.html#gac17db2af38544c85cb299d147fcdac16"></a><br/></td></tr>
<tr class="separator:gac17db2af38544c85cb299d147fcdac16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f13f4133bdf9ab03d845c8462dc091"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga82f13f4133bdf9ab03d845c8462dc091">XHdmiphy1_PllInitialize</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, <a class="el" href="group__xhdmiphy1__v1__0.html#gaec55cf3dfcfa0c7cf9749c63690dd019">XHdmiphy1_PllRefClkSelType</a> QpllRefClkSel, <a class="el" href="group__xhdmiphy1__v1__0.html#gaec55cf3dfcfa0c7cf9749c63690dd019">XHdmiphy1_PllRefClkSelType</a> CpllRefClkSel, <a class="el" href="group__xhdmiphy1__v1__0.html#gae8559ee2ca7c404467a72f4653a5d4f5">XHdmiphy1_PllType</a> TxPllSelect, <a class="el" href="group__xhdmiphy1__v1__0.html#gae8559ee2ca7c404467a72f4653a5d4f5">XHdmiphy1_PllType</a> RxPllSelect)</td></tr>
<tr class="memdesc:ga82f13f4133bdf9ab03d845c8462dc091"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will initialize the PLL selection for a given channel.  <a href="group__xhdmiphy1__v1__0.html#ga82f13f4133bdf9ab03d845c8462dc091"></a><br/></td></tr>
<tr class="separator:ga82f13f4133bdf9ab03d845c8462dc091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe478d42590c0365f3e2feb3933321ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#gabe478d42590c0365f3e2feb3933321ec">XHdmiphy1_WaitUs</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u32 MicroSeconds)</td></tr>
<tr class="memdesc:gabe478d42590c0365f3e2feb3933321ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is the delay/sleep function for the <a class="el" href="struct_x_hdmiphy1.html" title="The XHdmiphy1 driver instance data.">XHdmiphy1</a> driver.  <a href="group__xhdmiphy1__v1__0.html#gabe478d42590c0365f3e2feb3933321ec"></a><br/></td></tr>
<tr class="separator:gabe478d42590c0365f3e2feb3933321ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a4e05c5b6141f00bdfa2ae1f30b15a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#gaf6a4e05c5b6141f00bdfa2ae1f30b15a">XHdmiphy1_GetVersion</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaf6a4e05c5b6141f00bdfa2ae1f30b15a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will obtian the IP version.  <a href="group__xhdmiphy1__v1__0.html#gaf6a4e05c5b6141f00bdfa2ae1f30b15a"></a><br/></td></tr>
<tr class="separator:gaf6a4e05c5b6141f00bdfa2ae1f30b15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a574c5aedf401c9b7c59a173822f8f"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga71a574c5aedf401c9b7c59a173822f8f">XHdmiphy1_CfgLineRate</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, u64 LineRateHz)</td></tr>
<tr class="memdesc:ga71a574c5aedf401c9b7c59a173822f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the channel's line rate.  <a href="group__xhdmiphy1__v1__0.html#ga71a574c5aedf401c9b7c59a173822f8f"></a><br/></td></tr>
<tr class="separator:ga71a574c5aedf401c9b7c59a173822f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e1d4070dafe5a73d9bf60621382c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xhdmiphy1__v1__0.html#gae8559ee2ca7c404467a72f4653a5d4f5">XHdmiphy1_PllType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga97e1d4070dafe5a73d9bf60621382c98">XHdmiphy1_GetPllType</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, XHdmiphy1_DirectionType Dir, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId)</td></tr>
<tr class="memdesc:ga97e1d4070dafe5a73d9bf60621382c98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the channel's PLL reference clock selection.  <a href="group__xhdmiphy1__v1__0.html#ga97e1d4070dafe5a73d9bf60621382c98"></a><br/></td></tr>
<tr class="separator:ga97e1d4070dafe5a73d9bf60621382c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31263f99c22623f852ea864fba080232"><td class="memItemLeft" align="right" valign="top">u64&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga31263f99c22623f852ea864fba080232">XHdmiphy1_GetLineRateHz</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId)</td></tr>
<tr class="memdesc:ga31263f99c22623f852ea864fba080232"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will return the line rate in Hz for a given channel / quad.  <a href="group__xhdmiphy1__v1__0.html#ga31263f99c22623f852ea864fba080232"></a><br/></td></tr>
<tr class="separator:ga31263f99c22623f852ea864fba080232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1f22be7f2029c396c015e322475790"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga7f1f22be7f2029c396c015e322475790">XHdmiphy1_ResetGtPll</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, XHdmiphy1_DirectionType Dir, u8 Hold)</td></tr>
<tr class="memdesc:ga7f1f22be7f2029c396c015e322475790"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will reset the GT's PLL logic.  <a href="group__xhdmiphy1__v1__0.html#ga7f1f22be7f2029c396c015e322475790"></a><br/></td></tr>
<tr class="separator:ga7f1f22be7f2029c396c015e322475790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117b1b06a6044a0574731e960e8e304a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga117b1b06a6044a0574731e960e8e304a">XHdmiphy1_ResetGtTxRx</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, XHdmiphy1_DirectionType Dir, u8 Hold)</td></tr>
<tr class="memdesc:ga117b1b06a6044a0574731e960e8e304a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will reset the GT's TX/RX logic.  <a href="group__xhdmiphy1__v1__0.html#ga117b1b06a6044a0574731e960e8e304a"></a><br/></td></tr>
<tr class="separator:ga117b1b06a6044a0574731e960e8e304a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615fe597062a12b286153f2ee8007e91"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga615fe597062a12b286153f2ee8007e91">XHdmiphy1_SetPolarity</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, XHdmiphy1_DirectionType Dir, u8 Polarity)</td></tr>
<tr class="memdesc:ga615fe597062a12b286153f2ee8007e91"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will set/clear the TX/RX polarity bit.  <a href="group__xhdmiphy1__v1__0.html#ga615fe597062a12b286153f2ee8007e91"></a><br/></td></tr>
<tr class="separator:ga615fe597062a12b286153f2ee8007e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041ec28c400f1b4cb662d9670e0feff3"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga041ec28c400f1b4cb662d9670e0feff3">XHdmiphy1_SetPrbsSel</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, XHdmiphy1_DirectionType Dir, <a class="el" href="group__xhdmiphy1__v1__0.html#ga3532b332baefc7e9454c8d485aedb4c9">XHdmiphy1_PrbsPattern</a> Pattern)</td></tr>
<tr class="memdesc:ga041ec28c400f1b4cb662d9670e0feff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will set the TX/RXPRBSEL of the GT.  <a href="group__xhdmiphy1__v1__0.html#ga041ec28c400f1b4cb662d9670e0feff3"></a><br/></td></tr>
<tr class="separator:ga041ec28c400f1b4cb662d9670e0feff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae474ac8f1f2997229ec25e7584a4b827"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#gae474ac8f1f2997229ec25e7584a4b827">XHdmiphy1_TxPrbsForceError</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, u8 ForceErr)</td></tr>
<tr class="memdesc:gae474ac8f1f2997229ec25e7584a4b827"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will set the TX/RXPRBSEL of the GT.  <a href="group__xhdmiphy1__v1__0.html#gae474ac8f1f2997229ec25e7584a4b827"></a><br/></td></tr>
<tr class="separator:gae474ac8f1f2997229ec25e7584a4b827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01b2c0214336ba205fcac3c8fd7675d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#gaa01b2c0214336ba205fcac3c8fd7675d">XHdmiphy1_SetTxVoltageSwing</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, u8 Vs)</td></tr>
<tr class="memdesc:gaa01b2c0214336ba205fcac3c8fd7675d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will set the TX voltage swing value for a given channel.  <a href="group__xhdmiphy1__v1__0.html#gaa01b2c0214336ba205fcac3c8fd7675d"></a><br/></td></tr>
<tr class="separator:gaa01b2c0214336ba205fcac3c8fd7675d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9dd0d271c9be7416e55adc535257cea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#gad9dd0d271c9be7416e55adc535257cea">XHdmiphy1_SetTxPreEmphasis</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, u8 Pe)</td></tr>
<tr class="memdesc:gad9dd0d271c9be7416e55adc535257cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will set the TX pre-emphasis value for a given channel.  <a href="group__xhdmiphy1__v1__0.html#gad9dd0d271c9be7416e55adc535257cea"></a><br/></td></tr>
<tr class="separator:gad9dd0d271c9be7416e55adc535257cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755a209f0abe848a3508017f83ad4c62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga755a209f0abe848a3508017f83ad4c62">XHdmiphy1_SetTxPostCursor</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, u8 Pc)</td></tr>
<tr class="memdesc:ga755a209f0abe848a3508017f83ad4c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will set the TX post-curosr value for a given channel.  <a href="group__xhdmiphy1__v1__0.html#ga755a209f0abe848a3508017f83ad4c62"></a><br/></td></tr>
<tr class="separator:ga755a209f0abe848a3508017f83ad4c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704b9c7161c4ac92beaa07113caaa36c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga704b9c7161c4ac92beaa07113caaa36c">XHdmiphy1_SetRxLpm</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, XHdmiphy1_DirectionType Dir, u8 Enable)</td></tr>
<tr class="memdesc:ga704b9c7161c4ac92beaa07113caaa36c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will enable or disable the LPM logic in the Video PHY core.  <a href="group__xhdmiphy1__v1__0.html#ga704b9c7161c4ac92beaa07113caaa36c"></a><br/></td></tr>
<tr class="separator:ga704b9c7161c4ac92beaa07113caaa36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632197e5f773491cdf96f076e7112e0f"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga632197e5f773491cdf96f076e7112e0f">XHdmiphy1_DrpWr</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, u16 Addr, u16 Val)</td></tr>
<tr class="memdesc:ga632197e5f773491cdf96f076e7112e0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will initiate a write DRP transaction.  <a href="group__xhdmiphy1__v1__0.html#ga632197e5f773491cdf96f076e7112e0f"></a><br/></td></tr>
<tr class="separator:ga632197e5f773491cdf96f076e7112e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c5c6061828e1f986b64d4c0ae9a57b"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga55c5c6061828e1f986b64d4c0ae9a57b">XHdmiphy1_DrpRd</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, <a class="el" href="group__xhdmiphy1__v1__0.html#ga54f72201d2012e3c638ec92b5e310f23">XHdmiphy1_ChannelId</a> ChId, u16 Addr, u16 *RetVal)</td></tr>
<tr class="memdesc:ga55c5c6061828e1f986b64d4c0ae9a57b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will initiate a read DRP transaction.  <a href="group__xhdmiphy1__v1__0.html#ga55c5c6061828e1f986b64d4c0ae9a57b"></a><br/></td></tr>
<tr class="separator:ga55c5c6061828e1f986b64d4c0ae9a57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13859cf616b98f6d37336128b9f3f21a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga13859cf616b98f6d37336128b9f3f21a">XHdmiphy1_MmcmPowerDown</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, XHdmiphy1_DirectionType Dir, u8 Hold)</td></tr>
<tr class="memdesc:ga13859cf616b98f6d37336128b9f3f21a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will power down the mixed-mode clock manager (MMCM) core.  <a href="group__xhdmiphy1__v1__0.html#ga13859cf616b98f6d37336128b9f3f21a"></a><br/></td></tr>
<tr class="separator:ga13859cf616b98f6d37336128b9f3f21a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc7ec503e2e78570719440c12773984"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga5dc7ec503e2e78570719440c12773984">XHdmiphy1_MmcmStart</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, XHdmiphy1_DirectionType Dir)</td></tr>
<tr class="memdesc:ga5dc7ec503e2e78570719440c12773984"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will start the mixed-mode clock manager (MMCM) core.  <a href="group__xhdmiphy1__v1__0.html#ga5dc7ec503e2e78570719440c12773984"></a><br/></td></tr>
<tr class="separator:ga5dc7ec503e2e78570719440c12773984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57aac6b723825d9999dc5419d067bda3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga57aac6b723825d9999dc5419d067bda3">XHdmiphy1_IBufDsEnable</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u8 QuadId, XHdmiphy1_DirectionType Dir, u8 Enable)</td></tr>
<tr class="memdesc:ga57aac6b723825d9999dc5419d067bda3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables the TX or RX IBUFDS peripheral.  <a href="group__xhdmiphy1__v1__0.html#ga57aac6b723825d9999dc5419d067bda3"></a><br/></td></tr>
<tr class="separator:ga57aac6b723825d9999dc5419d067bda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab511031505e9679f2bd243d68eb725f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#gab511031505e9679f2bd243d68eb725f4">XHdmiphy1_Clkout1OBufTdsEnable</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, XHdmiphy1_DirectionType Dir, u8 Enable)</td></tr>
<tr class="memdesc:gab511031505e9679f2bd243d68eb725f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables the TX or RX CLKOUT1 OBUFTDS peripheral.  <a href="group__xhdmiphy1__v1__0.html#gab511031505e9679f2bd243d68eb725f4"></a><br/></td></tr>
<tr class="separator:gab511031505e9679f2bd243d68eb725f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90147f575dee01a888964ba10cdf4f73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga90147f575dee01a888964ba10cdf4f73">XHdmiphy1_SetErrorCallback</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, void *CallbackFunc, void *CallbackRef)</td></tr>
<tr class="memdesc:ga90147f575dee01a888964ba10cdf4f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function installs a callback function for the HDMIPHY error conditions.  <a href="group__xhdmiphy1__v1__0.html#ga90147f575dee01a888964ba10cdf4f73"></a><br/></td></tr>
<tr class="separator:ga90147f575dee01a888964ba10cdf4f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7efb70724bc3a6fa0d3bd6c9d7d22de4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga7efb70724bc3a6fa0d3bd6c9d7d22de4">XHdmiphy1_SetLogCallback</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr, u64 *CallbackFunc, void *CallbackRef)</td></tr>
<tr class="memdesc:ga7efb70724bc3a6fa0d3bd6c9d7d22de4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function installs an asynchronous callback function for the LogWrite API:  <a href="group__xhdmiphy1__v1__0.html#ga7efb70724bc3a6fa0d3bd6c9d7d22de4"></a><br/></td></tr>
<tr class="separator:ga7efb70724bc3a6fa0d3bd6c9d7d22de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc19df05e15d413e62ff62d2c22c023"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1__v1__0.html#ga8dc19df05e15d413e62ff62d2c22c023">XHdmiphy1_RegisterDebug</a> (<a class="el" href="struct_x_hdmiphy1.html">XHdmiphy1</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga8dc19df05e15d413e62ff62d2c22c023"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function prints out Video PHY register and GT Channel and Common DRP register contents.  <a href="group__xhdmiphy1__v1__0.html#ga8dc19df05e15d413e62ff62d2c22c023"></a><br/></td></tr>
<tr class="separator:ga8dc19df05e15d413e62ff62d2c22c023"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
