Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib' is not a DB file.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib'
Error: File is not a DB file. (DB-1)
Error: The file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib' is not a DB file.
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : MMU
Version: Q-2019.12-SP3
Date   : Wed Jun 11 20:22:31 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: gtech
Wire Load Model Mode: top

  Startpoint: m33/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[127]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_127 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[127]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[127]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[126]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_126 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[126]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[126]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[125]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_125 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[125]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[125]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[124]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_124 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[124]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[124]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[123]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_123 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[123]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[123]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[122]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_122 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[122]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[122]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[121]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_121 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[121]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[121]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[120]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_120 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[120]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[120]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[119]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_119 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[119]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[119]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[118]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_118 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[118]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[118]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[117]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_117 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[117]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[117]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[116]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_116 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[116]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[116]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[115]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_115 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[115]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[115]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[114]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_114 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[114]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[114]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[113]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_113 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[113]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[113]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[112]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_112 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[112]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[112]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[111]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_111 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[111]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[111]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[110]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_110 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[110]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[110]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[109]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_109 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[109]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[109]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[108]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_108 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[108]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[108]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[107]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_107 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[107]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[107]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[106]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m33/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m33/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_106 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[106]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[106]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[105]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m33/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m33/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_105 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[105]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[105]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[104]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m33/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m33/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_104 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[104]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[104]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[103]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m33/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m33/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_103 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[103]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[103]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[102]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m33/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m33/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_102 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[102]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[102]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[101]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m33/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m33/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_101 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[101]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[101]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[100]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m33/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m33/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_100 (*SELECT_OP_2.128_2.1_128)                   0.00       0.23 r
  acc_out_reg[100]/next_state (**SEQGEN**)                0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[100]/clocked_on (**SEQGEN**)                0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[99]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m33/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m33/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_99 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[99]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[99]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m33/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m33/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_98 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[98]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[98]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[97]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m33/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m33/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_97 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[97]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[97]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m33/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[96]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m33/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m33/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m33/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_96 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[96]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[96]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[95]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_95 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[95]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[95]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[94]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_94 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[94]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[94]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[93]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_93 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[93]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[93]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[92]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_92 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[92]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[92]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[91]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_91 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[91]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[91]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[90]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_90 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[90]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[90]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[89]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_89 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[89]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[89]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[88]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_88 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[88]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[88]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[87]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_87 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[87]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[87]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[86]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_86 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[86]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[86]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[85]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_85 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[85]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[85]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[84]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_84 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[84]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[84]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[83]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_83 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[83]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[83]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[82]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_82 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[82]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[82]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[81]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_81 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[81]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[81]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[80]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_80 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[80]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[80]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[79]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_79 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[79]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[79]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[78]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_78 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[78]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[78]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[77]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_77 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[77]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[77]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[76]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_76 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[76]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[76]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[75]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_75 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[75]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[75]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[74]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_74 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[74]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[74]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[73]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m23/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m23/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_73 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[73]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[73]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[72]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m23/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m23/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_72 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[72]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[72]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[71]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m23/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m23/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_71 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[71]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[71]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[70]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m23/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m23/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_70 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[70]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[70]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[69]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m23/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m23/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_69 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[69]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[69]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[68]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m23/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m23/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_68 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[68]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[68]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[67]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m23/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m23/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_67 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[67]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[67]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[66]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m23/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m23/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_66 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[66]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[66]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[65]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m23/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m23/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_65 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[65]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[65]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[64]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m23/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m23/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_64 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[64]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[64]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_63 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[63]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[63]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_62 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[62]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[62]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_61 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[61]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[61]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_60 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[60]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[60]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_59 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[59]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[59]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_58 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[58]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[58]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_57 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[57]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[57]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_56 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[56]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[56]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_55 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[55]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[55]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_54 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[54]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[54]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_53 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[53]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[53]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_52 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[52]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[52]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_51 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[51]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[51]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_50 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[50]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[50]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_49 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[49]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[49]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_48 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[48]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[48]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_47 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[47]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[47]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[46]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_46 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[46]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[46]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_45 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[45]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[45]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[44]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_44 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[44]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[44]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_43 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[43]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[43]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_42 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[42]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[42]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m13/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m13/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_41 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[41]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[41]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m13/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m13/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_40 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[40]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[40]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m13/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m13/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_39 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[39]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[39]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m13/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m13/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_38 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[38]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[38]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[37]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m13/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m13/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_37 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[37]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[37]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m13/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m13/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_36 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[36]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[36]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m13/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m13/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_35 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[35]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[35]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m13/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m13/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_34 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[34]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[34]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m13/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m13/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_33 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[33]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[33]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m13/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m13/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_32 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[32]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[32]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_31 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[31]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[31]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_30 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[30]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[30]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_29 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[29]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[29]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_28 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[28]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[28]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_27 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[27]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[27]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_26 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[26]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[26]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_25 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[25]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[25]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_24 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[24]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[24]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_23 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[23]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[23]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_22 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[22]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[22]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_21 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[21]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[21]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_20 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[20]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[20]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_19 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[19]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[19]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_18 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[18]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[18]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_17 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[17]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[17]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_16 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[16]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[16]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_15 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[15]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[15]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_14 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[14]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[14]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_13 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[13]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[13]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_12 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[12]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[12]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_11 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[11]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[11]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  C138/Z_10 (*SELECT_OP_2.128_2.1_128)                    0.00       0.23 r
  acc_out_reg[10]/next_state (**SEQGEN**)                 0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[10]/clocked_on (**SEQGEN**)                 0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m03/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m03/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_9 (*SELECT_OP_2.128_2.1_128)                     0.00       0.23 r
  acc_out_reg[9]/next_state (**SEQGEN**)                  0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[9]/clocked_on (**SEQGEN**)                  0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m03/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m03/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_8 (*SELECT_OP_2.128_2.1_128)                     0.00       0.23 r
  acc_out_reg[8]/next_state (**SEQGEN**)                  0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[8]/clocked_on (**SEQGEN**)                  0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m03/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m03/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_7 (*SELECT_OP_2.128_2.1_128)                     0.00       0.23 r
  acc_out_reg[7]/next_state (**SEQGEN**)                  0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[7]/clocked_on (**SEQGEN**)                  0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m03/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m03/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_6 (*SELECT_OP_2.128_2.1_128)                     0.00       0.23 r
  acc_out_reg[6]/next_state (**SEQGEN**)                  0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[6]/clocked_on (**SEQGEN**)                  0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m03/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m03/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_5 (*SELECT_OP_2.128_2.1_128)                     0.00       0.23 r
  acc_out_reg[5]/next_state (**SEQGEN**)                  0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[5]/clocked_on (**SEQGEN**)                  0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m03/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m03/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_4 (*SELECT_OP_2.128_2.1_128)                     0.00       0.23 r
  acc_out_reg[4]/next_state (**SEQGEN**)                  0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[4]/clocked_on (**SEQGEN**)                  0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m03/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m03/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_3 (*SELECT_OP_2.128_2.1_128)                     0.00       0.23 r
  acc_out_reg[3]/next_state (**SEQGEN**)                  0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[3]/clocked_on (**SEQGEN**)                  0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m03/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m03/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_2 (*SELECT_OP_2.128_2.1_128)                     0.00       0.23 r
  acc_out_reg[2]/next_state (**SEQGEN**)                  0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[2]/clocked_on (**SEQGEN**)                  0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m03/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m03/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_1 (*SELECT_OP_2.128_2.1_128)                     0.00       0.23 r
  acc_out_reg[1]/next_state (**SEQGEN**)                  0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[1]/clocked_on (**SEQGEN**)                  0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m03/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m03/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  C138/Z_0 (*SELECT_OP_2.128_2.1_128)                     0.00       0.23 r
  acc_out_reg[0]/next_state (**SEQGEN**)                  0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  acc_out_reg[0]/clocked_on (**SEQGEN**)                  0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[31] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[31] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[31] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_31 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[31]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[30] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[30] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[30] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_30 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[30]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[29] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[29] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[29] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_29 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[29]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[28] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[28] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[28] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_28 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[28]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[27] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[27] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[27] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_27 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[27]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[26] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[26] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[26] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_26 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[26]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[25] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[25] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[25] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_25 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[25]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[24] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[24] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[24] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_24 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[24]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[23] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[23] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[23] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_23 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[23]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[22] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[22] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[22] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_22 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[22]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[21] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[21] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[21] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_21 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[21]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[20] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[20] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[20] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_20 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[20]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[19] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[19] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[19] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_19 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[19]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[18] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[18] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[18] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_18 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[18]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[17] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[17] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[17] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_17 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[17]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[16] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[16] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[16] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_16 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[16]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[15] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[15] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[15] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_15 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[15]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[14] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[14] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[14] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_14 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[14]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[13] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[13] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[13] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_13 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[13]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[12] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[12] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[12] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_12 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[12]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[11] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[11] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[11] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_11 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[11]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m01/acc_in[10] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/add_24/A_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/add_24/*cell*84/A[10] (DW01_add_width32)            0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[10] (DW01_add_width32)          0.00       0.23 r
  m01/add_24/Z_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m01/C58/Z_10 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m01/acc_out_reg[10]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m00/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m00/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/acc_in[9] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m01/add_24/A_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/add_24/*cell*84/A[9] (DW01_add_width32)             0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[9] (DW01_add_width32)           0.00       0.23 r
  m01/add_24/Z_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/C58/Z_9 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m01/acc_out_reg[9]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m00/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m00/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/acc_in[8] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m01/add_24/A_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/add_24/*cell*84/A[8] (DW01_add_width32)             0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[8] (DW01_add_width32)           0.00       0.23 r
  m01/add_24/Z_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/C58/Z_8 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m01/acc_out_reg[8]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m00/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m00/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/acc_in[7] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m01/add_24/A_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/add_24/*cell*84/A[7] (DW01_add_width32)             0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[7] (DW01_add_width32)           0.00       0.23 r
  m01/add_24/Z_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/C58/Z_7 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m01/acc_out_reg[7]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m00/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m00/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/acc_in[6] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m01/add_24/A_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/add_24/*cell*84/A[6] (DW01_add_width32)             0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[6] (DW01_add_width32)           0.00       0.23 r
  m01/add_24/Z_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/C58/Z_6 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m01/acc_out_reg[6]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m00/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m00/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/acc_in[5] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m01/add_24/A_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/add_24/*cell*84/A[5] (DW01_add_width32)             0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[5] (DW01_add_width32)           0.00       0.23 r
  m01/add_24/Z_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/C58/Z_5 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m01/acc_out_reg[5]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m00/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m00/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/acc_in[4] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m01/add_24/A_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/add_24/*cell*84/A[4] (DW01_add_width32)             0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[4] (DW01_add_width32)           0.00       0.23 r
  m01/add_24/Z_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/C58/Z_4 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m01/acc_out_reg[4]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m00/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m00/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/acc_in[3] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m01/add_24/A_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/add_24/*cell*84/A[3] (DW01_add_width32)             0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[3] (DW01_add_width32)           0.00       0.23 r
  m01/add_24/Z_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/C58/Z_3 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m01/acc_out_reg[3]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m00/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m00/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/acc_in[2] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m01/add_24/A_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/add_24/*cell*84/A[2] (DW01_add_width32)             0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[2] (DW01_add_width32)           0.00       0.23 r
  m01/add_24/Z_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/C58/Z_2 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m01/acc_out_reg[2]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m00/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m00/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/acc_in[1] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m01/add_24/A_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/add_24/*cell*84/A[1] (DW01_add_width32)             0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[1] (DW01_add_width32)           0.00       0.23 r
  m01/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m01/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m00/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m00/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m01/acc_in[0] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m01/add_24/A_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/add_24/*cell*84/A[0] (DW01_add_width32)             0.00       0.23 r
  ...
  m01/add_24/*cell*84/SUM[0] (DW01_add_width32)           0.00       0.23 r
  m01/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m01/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m01/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/wt_path_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/wt_path_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m00/wt_path_out_reg[7]/Q (**SEQGEN**)                   0.00       0.23 r
  m00/wt_path_out[7] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m01/wt_path_in[7] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m01/C59/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m01/wt_path_out_reg[7]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/wt_path_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/wt_path_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m00/wt_path_out_reg[6]/Q (**SEQGEN**)                   0.00       0.23 r
  m00/wt_path_out[6] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m01/wt_path_in[6] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m01/C59/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m01/wt_path_out_reg[6]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/wt_path_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/wt_path_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m00/wt_path_out_reg[5]/Q (**SEQGEN**)                   0.00       0.23 r
  m00/wt_path_out[5] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m01/wt_path_in[5] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m01/C59/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m01/wt_path_out_reg[5]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/wt_path_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/wt_path_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m00/wt_path_out_reg[4]/Q (**SEQGEN**)                   0.00       0.23 r
  m00/wt_path_out[4] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m01/wt_path_in[4] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m01/C59/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m01/wt_path_out_reg[4]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/wt_path_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/wt_path_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m00/wt_path_out_reg[3]/Q (**SEQGEN**)                   0.00       0.23 r
  m00/wt_path_out[3] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m01/wt_path_in[3] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m01/C59/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m01/wt_path_out_reg[3]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/wt_path_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/wt_path_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m00/wt_path_out_reg[2]/Q (**SEQGEN**)                   0.00       0.23 r
  m00/wt_path_out[2] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m01/wt_path_in[2] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m01/C59/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m01/wt_path_out_reg[2]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/wt_path_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/wt_path_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m00/wt_path_out_reg[1]/Q (**SEQGEN**)                   0.00       0.23 r
  m00/wt_path_out[1] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m01/wt_path_in[1] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m01/C59/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m01/wt_path_out_reg[1]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/wt_path_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m01/wt_path_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m00/wt_path_out_reg[0]/Q (**SEQGEN**)                   0.00       0.23 r
  m00/wt_path_out[0] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m01/wt_path_in[0] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m01/C59/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m01/wt_path_out_reg[0]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m01/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[31] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[31] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[31] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_31 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[31]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[30] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[30] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[30] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_30 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[30]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[29] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[29] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[29] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_29 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[29]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[28] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[28] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[28] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_28 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[28]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[27] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[27] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[27] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_27 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[27]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[26] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[26] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[26] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_26 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[26]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[25] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[25] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[25] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_25 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[25]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[24] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[24] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[24] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_24 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[24]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[23] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[23] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[23] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_23 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[23]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[22] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[22] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[22] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_22 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[22]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[21] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[21] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[21] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_21 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[21]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[20] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[20] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[20] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_20 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[20]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[19] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[19] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[19] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_19 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[19]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[18] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[18] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[18] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_18 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[18]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[17] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[17] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[17] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_17 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[17]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[16] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[16] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[16] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_16 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[16]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[15] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[15] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[15] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_15 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[15]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[14] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[14] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[14] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_14 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[14]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[13] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[13] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[13] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_13 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[13]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[12] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[12] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[12] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_12 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[12]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[11] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[11] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[11] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_11 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[11]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m02/acc_in[10] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/add_24/A_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/add_24/*cell*93/A[10] (DW01_add_width32)            0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[10] (DW01_add_width32)          0.00       0.23 r
  m02/add_24/Z_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m02/C58/Z_10 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m02/acc_out_reg[10]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m01/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m01/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/acc_in[9] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m02/add_24/A_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/add_24/*cell*93/A[9] (DW01_add_width32)             0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[9] (DW01_add_width32)           0.00       0.23 r
  m02/add_24/Z_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/C58/Z_9 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m02/acc_out_reg[9]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m01/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m01/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/acc_in[8] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m02/add_24/A_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/add_24/*cell*93/A[8] (DW01_add_width32)             0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[8] (DW01_add_width32)           0.00       0.23 r
  m02/add_24/Z_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/C58/Z_8 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m02/acc_out_reg[8]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m01/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m01/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/acc_in[7] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m02/add_24/A_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/add_24/*cell*93/A[7] (DW01_add_width32)             0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[7] (DW01_add_width32)           0.00       0.23 r
  m02/add_24/Z_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/C58/Z_7 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m02/acc_out_reg[7]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m01/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m01/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/acc_in[6] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m02/add_24/A_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/add_24/*cell*93/A[6] (DW01_add_width32)             0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[6] (DW01_add_width32)           0.00       0.23 r
  m02/add_24/Z_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/C58/Z_6 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m02/acc_out_reg[6]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m01/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m01/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/acc_in[5] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m02/add_24/A_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/add_24/*cell*93/A[5] (DW01_add_width32)             0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[5] (DW01_add_width32)           0.00       0.23 r
  m02/add_24/Z_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/C58/Z_5 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m02/acc_out_reg[5]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m01/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m01/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/acc_in[4] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m02/add_24/A_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/add_24/*cell*93/A[4] (DW01_add_width32)             0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[4] (DW01_add_width32)           0.00       0.23 r
  m02/add_24/Z_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/C58/Z_4 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m02/acc_out_reg[4]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m01/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m01/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/acc_in[3] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m02/add_24/A_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/add_24/*cell*93/A[3] (DW01_add_width32)             0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[3] (DW01_add_width32)           0.00       0.23 r
  m02/add_24/Z_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/C58/Z_3 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m02/acc_out_reg[3]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m01/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m01/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/acc_in[2] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m02/add_24/A_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/add_24/*cell*93/A[2] (DW01_add_width32)             0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[2] (DW01_add_width32)           0.00       0.23 r
  m02/add_24/Z_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/C58/Z_2 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m02/acc_out_reg[2]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m01/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m01/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/acc_in[1] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m02/add_24/A_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/add_24/*cell*93/A[1] (DW01_add_width32)             0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[1] (DW01_add_width32)           0.00       0.23 r
  m02/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m02/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m01/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m01/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m02/acc_in[0] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m02/add_24/A_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/add_24/*cell*93/A[0] (DW01_add_width32)             0.00       0.23 r
  ...
  m02/add_24/*cell*93/SUM[0] (DW01_add_width32)           0.00       0.23 r
  m02/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m02/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m02/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/wt_path_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/wt_path_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m01/wt_path_out_reg[7]/Q (**SEQGEN**)                   0.00       0.23 r
  m01/wt_path_out[7] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m02/wt_path_in[7] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m02/C59/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m02/wt_path_out_reg[7]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/wt_path_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/wt_path_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m01/wt_path_out_reg[6]/Q (**SEQGEN**)                   0.00       0.23 r
  m01/wt_path_out[6] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m02/wt_path_in[6] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m02/C59/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m02/wt_path_out_reg[6]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/wt_path_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/wt_path_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m01/wt_path_out_reg[5]/Q (**SEQGEN**)                   0.00       0.23 r
  m01/wt_path_out[5] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m02/wt_path_in[5] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m02/C59/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m02/wt_path_out_reg[5]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/wt_path_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/wt_path_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m01/wt_path_out_reg[4]/Q (**SEQGEN**)                   0.00       0.23 r
  m01/wt_path_out[4] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m02/wt_path_in[4] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m02/C59/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m02/wt_path_out_reg[4]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/wt_path_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/wt_path_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m01/wt_path_out_reg[3]/Q (**SEQGEN**)                   0.00       0.23 r
  m01/wt_path_out[3] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m02/wt_path_in[3] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m02/C59/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m02/wt_path_out_reg[3]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/wt_path_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/wt_path_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m01/wt_path_out_reg[2]/Q (**SEQGEN**)                   0.00       0.23 r
  m01/wt_path_out[2] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m02/wt_path_in[2] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m02/C59/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m02/wt_path_out_reg[2]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/wt_path_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/wt_path_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m01/wt_path_out_reg[1]/Q (**SEQGEN**)                   0.00       0.23 r
  m01/wt_path_out[1] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m02/wt_path_in[1] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m02/C59/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m02/wt_path_out_reg[1]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/wt_path_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m02/wt_path_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m01/wt_path_out_reg[0]/Q (**SEQGEN**)                   0.00       0.23 r
  m01/wt_path_out[0] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m02/wt_path_in[0] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m02/C59/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m02/wt_path_out_reg[0]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m02/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[31] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[31] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[31] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_31 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[31]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[30] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[30] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[30] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_30 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[30]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[29] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[29] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[29] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_29 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[29]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[28] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[28] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[28] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_28 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[28]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[27] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[27] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[27] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_27 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[27]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[26] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[26] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[26] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_26 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[26]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[25] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[25] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[25] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_25 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[25]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[24] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[24] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[24] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_24 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[24]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[23] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[23] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[23] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_23 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[23]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[22] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[22] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[22] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_22 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[22]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[21] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[21] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[21] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_21 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[21]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[20] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[20] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[20] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_20 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[20]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[19] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[19] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[19] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_19 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[19]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[18] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[18] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[18] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_18 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[18]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[17] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[17] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[17] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_17 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[17]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[16] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[16] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[16] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_16 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[16]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[15] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[15] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[15] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_15 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[15]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[14] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[14] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[14] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_14 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[14]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[13] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[13] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[13] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_13 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[13]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[12] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[12] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[12] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_12 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[12]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[11] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[11] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[11] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_11 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[11]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m03/acc_in[10] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/add_24/A_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/add_24/*cell*102/A[10] (DW01_add_width32)           0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[10] (DW01_add_width32)         0.00       0.23 r
  m03/add_24/Z_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m03/C58/Z_10 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m03/acc_out_reg[10]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m02/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m02/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/acc_in[9] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m03/add_24/A_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/add_24/*cell*102/A[9] (DW01_add_width32)            0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[9] (DW01_add_width32)          0.00       0.23 r
  m03/add_24/Z_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/C58/Z_9 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m03/acc_out_reg[9]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m02/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m02/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/acc_in[8] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m03/add_24/A_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/add_24/*cell*102/A[8] (DW01_add_width32)            0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[8] (DW01_add_width32)          0.00       0.23 r
  m03/add_24/Z_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/C58/Z_8 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m03/acc_out_reg[8]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m02/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m02/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/acc_in[7] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m03/add_24/A_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/add_24/*cell*102/A[7] (DW01_add_width32)            0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[7] (DW01_add_width32)          0.00       0.23 r
  m03/add_24/Z_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/C58/Z_7 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m03/acc_out_reg[7]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m02/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m02/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/acc_in[6] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m03/add_24/A_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/add_24/*cell*102/A[6] (DW01_add_width32)            0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[6] (DW01_add_width32)          0.00       0.23 r
  m03/add_24/Z_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/C58/Z_6 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m03/acc_out_reg[6]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m02/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m02/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/acc_in[5] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m03/add_24/A_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/add_24/*cell*102/A[5] (DW01_add_width32)            0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[5] (DW01_add_width32)          0.00       0.23 r
  m03/add_24/Z_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/C58/Z_5 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m03/acc_out_reg[5]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m02/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m02/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/acc_in[4] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m03/add_24/A_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/add_24/*cell*102/A[4] (DW01_add_width32)            0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[4] (DW01_add_width32)          0.00       0.23 r
  m03/add_24/Z_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/C58/Z_4 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m03/acc_out_reg[4]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m02/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m02/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/acc_in[3] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m03/add_24/A_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/add_24/*cell*102/A[3] (DW01_add_width32)            0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[3] (DW01_add_width32)          0.00       0.23 r
  m03/add_24/Z_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/C58/Z_3 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m03/acc_out_reg[3]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m02/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m02/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/acc_in[2] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m03/add_24/A_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/add_24/*cell*102/A[2] (DW01_add_width32)            0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[2] (DW01_add_width32)          0.00       0.23 r
  m03/add_24/Z_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/C58/Z_2 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m03/acc_out_reg[2]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m02/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m02/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/acc_in[1] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m03/add_24/A_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/add_24/*cell*102/A[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m03/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m03/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m02/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m02/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m03/acc_in[0] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m03/add_24/A_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/add_24/*cell*102/A[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m03/add_24/*cell*102/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m03/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m03/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m03/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/wt_path_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/wt_path_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m02/wt_path_out_reg[7]/Q (**SEQGEN**)                   0.00       0.23 r
  m02/wt_path_out[7] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m03/wt_path_in[7] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m03/C59/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m03/wt_path_out_reg[7]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/wt_path_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/wt_path_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m02/wt_path_out_reg[6]/Q (**SEQGEN**)                   0.00       0.23 r
  m02/wt_path_out[6] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m03/wt_path_in[6] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m03/C59/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m03/wt_path_out_reg[6]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/wt_path_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/wt_path_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m02/wt_path_out_reg[5]/Q (**SEQGEN**)                   0.00       0.23 r
  m02/wt_path_out[5] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m03/wt_path_in[5] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m03/C59/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m03/wt_path_out_reg[5]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/wt_path_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/wt_path_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m02/wt_path_out_reg[4]/Q (**SEQGEN**)                   0.00       0.23 r
  m02/wt_path_out[4] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m03/wt_path_in[4] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m03/C59/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m03/wt_path_out_reg[4]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/wt_path_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/wt_path_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m02/wt_path_out_reg[3]/Q (**SEQGEN**)                   0.00       0.23 r
  m02/wt_path_out[3] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m03/wt_path_in[3] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m03/C59/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m03/wt_path_out_reg[3]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/wt_path_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/wt_path_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m02/wt_path_out_reg[2]/Q (**SEQGEN**)                   0.00       0.23 r
  m02/wt_path_out[2] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m03/wt_path_in[2] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m03/C59/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m03/wt_path_out_reg[2]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/wt_path_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/wt_path_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m02/wt_path_out_reg[1]/Q (**SEQGEN**)                   0.00       0.23 r
  m02/wt_path_out[1] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m03/wt_path_in[1] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m03/C59/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m03/wt_path_out_reg[1]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/wt_path_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m03/wt_path_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m02/wt_path_out_reg[0]/Q (**SEQGEN**)                   0.00       0.23 r
  m02/wt_path_out[0] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m03/wt_path_in[0] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m03/C59/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m03/wt_path_out_reg[0]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m03/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m10/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/data_out_reg[7]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/data_out[7] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m10/data_in[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m10/C60/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m10/data_out_reg[7]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m10/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m10/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/data_out_reg[6]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/data_out[6] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m10/data_in[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m10/C60/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m10/data_out_reg[6]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m10/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m10/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/data_out_reg[5]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/data_out[5] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m10/data_in[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m10/C60/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m10/data_out_reg[5]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m10/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m10/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/data_out_reg[4]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/data_out[4] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m10/data_in[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m10/C60/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m10/data_out_reg[4]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m10/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m10/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/data_out_reg[3]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/data_out[3] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m10/data_in[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m10/C60/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m10/data_out_reg[3]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m10/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m10/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/data_out_reg[2]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/data_out[2] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m10/data_in[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m10/C60/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m10/data_out_reg[2]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m10/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m10/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/data_out_reg[1]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/data_out[1] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m10/data_in[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m10/C60/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m10/data_out_reg[1]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m10/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m10/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m10/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m10/C60/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m10/data_out_reg[0]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m10/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m10/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m10/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m10/mult_23/A_0 (*MULT_UNS_OP_8_8_16)                   0.00       0.23 r
  m10/mult_23/*cell*107/A[0] (DW02_mult_A_width8_B_width8)
                                                          0.00       0.23 r
  ...
  m10/mult_23/*cell*107/PRODUCT[1] (DW02_mult_A_width8_B_width8)
                                                          0.00       0.23 r
  m10/mult_23/Z_1 (*MULT_UNS_OP_8_8_16)                   0.00       0.23 r
  m10/add_24/B_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m10/add_24/*cell*111/B[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m10/add_24/*cell*111/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m10/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m10/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m10/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m10/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/data_out_reg[7]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/data_out[7] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/data_in[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/C60/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/data_out_reg[7]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/data_out_reg[6]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/data_out[6] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/data_in[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/C60/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/data_out_reg[6]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/data_out_reg[5]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/data_out[5] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/data_in[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/C60/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/data_out_reg[5]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/data_out_reg[4]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/data_out[4] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/data_in[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/C60/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/data_out_reg[4]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/data_out_reg[3]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/data_out[3] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/data_in[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/C60/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/data_out_reg[3]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/data_out_reg[2]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/data_out[2] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/data_in[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/C60/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/data_out_reg[2]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/data_out_reg[1]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/data_out[1] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/data_in[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/C60/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/data_out_reg[1]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m01/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m01/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m01/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m01/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/C60/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/data_out_reg[0]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[31] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[31] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[31] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_31 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[31]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[30] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[30] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[30] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_30 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[30]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[29] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[29] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[29] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_29 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[29]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[28] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[28] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[28] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_28 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[28]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[27] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[27] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[27] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_27 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[27]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[26] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[26] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[26] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_26 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[26]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[25] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[25] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[25] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_25 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[25]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[24] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[24] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[24] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_24 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[24]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[23] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[23] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[23] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_23 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[23]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[22] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[22] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[22] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_22 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[22]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[21] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[21] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[21] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_21 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[21]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[20] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[20] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[20] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_20 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[20]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[19] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[19] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[19] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_19 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[19]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[18] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[18] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[18] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_18 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[18]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[17] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[17] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[17] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_17 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[17]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[16] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[16] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[16] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_16 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[16]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[15] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[15] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[15] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_15 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[15]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[14] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[14] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[14] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_14 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[14]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[13] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[13] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[13] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_13 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[13]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[12] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[12] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[12] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_12 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[12]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[11] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[11] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[11] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_11 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[11]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m11/acc_in[10] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/add_24/A_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/add_24/*cell*120/A[10] (DW01_add_width32)           0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[10] (DW01_add_width32)         0.00       0.23 r
  m11/add_24/Z_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m11/C58/Z_10 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m11/acc_out_reg[10]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m10/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m10/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/acc_in[9] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m11/add_24/A_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/add_24/*cell*120/A[9] (DW01_add_width32)            0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[9] (DW01_add_width32)          0.00       0.23 r
  m11/add_24/Z_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/C58/Z_9 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m11/acc_out_reg[9]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m10/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m10/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/acc_in[8] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m11/add_24/A_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/add_24/*cell*120/A[8] (DW01_add_width32)            0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[8] (DW01_add_width32)          0.00       0.23 r
  m11/add_24/Z_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/C58/Z_8 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m11/acc_out_reg[8]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m10/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m10/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/acc_in[7] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m11/add_24/A_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/add_24/*cell*120/A[7] (DW01_add_width32)            0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[7] (DW01_add_width32)          0.00       0.23 r
  m11/add_24/Z_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/C58/Z_7 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m11/acc_out_reg[7]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m10/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m10/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/acc_in[6] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m11/add_24/A_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/add_24/*cell*120/A[6] (DW01_add_width32)            0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[6] (DW01_add_width32)          0.00       0.23 r
  m11/add_24/Z_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/C58/Z_6 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m11/acc_out_reg[6]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m10/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m10/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/acc_in[5] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m11/add_24/A_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/add_24/*cell*120/A[5] (DW01_add_width32)            0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[5] (DW01_add_width32)          0.00       0.23 r
  m11/add_24/Z_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/C58/Z_5 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m11/acc_out_reg[5]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m10/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m10/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/acc_in[4] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m11/add_24/A_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/add_24/*cell*120/A[4] (DW01_add_width32)            0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[4] (DW01_add_width32)          0.00       0.23 r
  m11/add_24/Z_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/C58/Z_4 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m11/acc_out_reg[4]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m10/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m10/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/acc_in[3] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m11/add_24/A_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/add_24/*cell*120/A[3] (DW01_add_width32)            0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[3] (DW01_add_width32)          0.00       0.23 r
  m11/add_24/Z_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/C58/Z_3 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m11/acc_out_reg[3]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m10/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m10/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/acc_in[2] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m11/add_24/A_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/add_24/*cell*120/A[2] (DW01_add_width32)            0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[2] (DW01_add_width32)          0.00       0.23 r
  m11/add_24/Z_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/C58/Z_2 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m11/acc_out_reg[2]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m10/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m10/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/acc_in[1] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m11/add_24/A_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/add_24/*cell*120/A[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m11/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m11/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m10/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m10/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m11/acc_in[0] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m11/add_24/A_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/add_24/*cell*120/A[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m11/add_24/*cell*120/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m11/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m11/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m11/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m00/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m10/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m00/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m00/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m00/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m10/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m10/mult_23/A_0 (*MULT_UNS_OP_8_8_16)                   0.00       0.23 r
  m10/mult_23/*cell*107/A[0] (DW02_mult_A_width8_B_width8)
                                                          0.00       0.23 r
  ...
  m10/mult_23/*cell*107/PRODUCT[0] (DW02_mult_A_width8_B_width8)
                                                          0.00       0.23 r
  m10/mult_23/Z_0 (*MULT_UNS_OP_8_8_16)                   0.00       0.23 r
  m10/add_24/B_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m10/add_24/*cell*111/B[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m10/add_24/*cell*111/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m10/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m10/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m10/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m10/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/wt_path_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/wt_path_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m10/wt_path_out_reg[7]/Q (**SEQGEN**)                   0.00       0.23 r
  m10/wt_path_out[7] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m11/wt_path_in[7] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m11/C59/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/wt_path_out_reg[7]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/wt_path_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/wt_path_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m10/wt_path_out_reg[6]/Q (**SEQGEN**)                   0.00       0.23 r
  m10/wt_path_out[6] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m11/wt_path_in[6] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m11/C59/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/wt_path_out_reg[6]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/wt_path_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/wt_path_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m10/wt_path_out_reg[5]/Q (**SEQGEN**)                   0.00       0.23 r
  m10/wt_path_out[5] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m11/wt_path_in[5] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m11/C59/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/wt_path_out_reg[5]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/wt_path_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/wt_path_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m10/wt_path_out_reg[4]/Q (**SEQGEN**)                   0.00       0.23 r
  m10/wt_path_out[4] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m11/wt_path_in[4] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m11/C59/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/wt_path_out_reg[4]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/wt_path_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/wt_path_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m10/wt_path_out_reg[3]/Q (**SEQGEN**)                   0.00       0.23 r
  m10/wt_path_out[3] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m11/wt_path_in[3] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m11/C59/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/wt_path_out_reg[3]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/wt_path_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/wt_path_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m10/wt_path_out_reg[2]/Q (**SEQGEN**)                   0.00       0.23 r
  m10/wt_path_out[2] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m11/wt_path_in[2] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m11/C59/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/wt_path_out_reg[2]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/wt_path_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/wt_path_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m10/wt_path_out_reg[1]/Q (**SEQGEN**)                   0.00       0.23 r
  m10/wt_path_out[1] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m11/wt_path_in[1] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m11/C59/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/wt_path_out_reg[1]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/wt_path_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m11/wt_path_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m10/wt_path_out_reg[0]/Q (**SEQGEN**)                   0.00       0.23 r
  m10/wt_path_out[0] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m11/wt_path_in[0] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m11/C59/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m11/wt_path_out_reg[0]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m11/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/data_out_reg[7]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/data_out[7] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/data_in[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/C60/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/data_out_reg[7]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/data_out_reg[6]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/data_out[6] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/data_in[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/C60/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/data_out_reg[6]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/data_out_reg[5]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/data_out[5] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/data_in[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/C60/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/data_out_reg[5]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/data_out_reg[4]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/data_out[4] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/data_in[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/C60/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/data_out_reg[4]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/data_out_reg[3]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/data_out[3] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/data_in[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/C60/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/data_out_reg[3]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/data_out_reg[2]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/data_out[2] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/data_in[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/C60/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/data_out_reg[2]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/data_out_reg[1]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/data_out[1] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/data_in[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/C60/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/data_out_reg[1]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m02/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m02/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m02/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m02/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/C60/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/data_out_reg[0]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[31] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[31] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[31] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_31 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[31]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[30] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[30] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[30] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_30 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[30]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[29] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[29] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[29] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_29 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[29]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[28] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[28] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[28] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_28 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[28]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[27] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[27] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[27] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_27 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[27]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[26] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[26] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[26] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_26 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[26]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[25] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[25] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[25] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_25 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[25]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[24] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[24] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[24] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_24 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[24]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[23] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[23] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[23] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_23 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[23]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[22] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[22] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[22] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_22 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[22]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[21] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[21] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[21] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_21 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[21]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[20] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[20] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[20] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_20 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[20]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[19] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[19] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[19] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_19 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[19]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[18] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[18] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[18] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_18 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[18]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[17] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[17] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[17] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_17 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[17]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[16] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[16] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[16] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_16 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[16]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[15] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[15] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[15] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_15 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[15]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[14] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[14] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[14] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_14 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[14]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[13] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[13] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[13] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_13 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[13]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[12] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[12] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[12] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_12 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[12]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[11] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[11] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[11] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_11 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[11]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m12/acc_in[10] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/add_24/A_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/add_24/*cell*129/A[10] (DW01_add_width32)           0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[10] (DW01_add_width32)         0.00       0.23 r
  m12/add_24/Z_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m12/C58/Z_10 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m12/acc_out_reg[10]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m11/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m11/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/acc_in[9] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m12/add_24/A_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/add_24/*cell*129/A[9] (DW01_add_width32)            0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[9] (DW01_add_width32)          0.00       0.23 r
  m12/add_24/Z_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/C58/Z_9 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m12/acc_out_reg[9]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m11/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m11/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/acc_in[8] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m12/add_24/A_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/add_24/*cell*129/A[8] (DW01_add_width32)            0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[8] (DW01_add_width32)          0.00       0.23 r
  m12/add_24/Z_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/C58/Z_8 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m12/acc_out_reg[8]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m11/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m11/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/acc_in[7] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m12/add_24/A_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/add_24/*cell*129/A[7] (DW01_add_width32)            0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[7] (DW01_add_width32)          0.00       0.23 r
  m12/add_24/Z_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/C58/Z_7 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m12/acc_out_reg[7]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m11/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m11/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/acc_in[6] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m12/add_24/A_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/add_24/*cell*129/A[6] (DW01_add_width32)            0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[6] (DW01_add_width32)          0.00       0.23 r
  m12/add_24/Z_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/C58/Z_6 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m12/acc_out_reg[6]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m11/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m11/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/acc_in[5] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m12/add_24/A_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/add_24/*cell*129/A[5] (DW01_add_width32)            0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[5] (DW01_add_width32)          0.00       0.23 r
  m12/add_24/Z_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/C58/Z_5 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m12/acc_out_reg[5]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m11/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m11/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/acc_in[4] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m12/add_24/A_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/add_24/*cell*129/A[4] (DW01_add_width32)            0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[4] (DW01_add_width32)          0.00       0.23 r
  m12/add_24/Z_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/C58/Z_4 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m12/acc_out_reg[4]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m11/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m11/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/acc_in[3] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m12/add_24/A_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/add_24/*cell*129/A[3] (DW01_add_width32)            0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[3] (DW01_add_width32)          0.00       0.23 r
  m12/add_24/Z_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/C58/Z_3 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m12/acc_out_reg[3]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m11/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m11/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/acc_in[2] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m12/add_24/A_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/add_24/*cell*129/A[2] (DW01_add_width32)            0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[2] (DW01_add_width32)          0.00       0.23 r
  m12/add_24/Z_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/C58/Z_2 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m12/acc_out_reg[2]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m11/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m11/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/acc_in[1] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m12/add_24/A_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/add_24/*cell*129/A[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m12/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m12/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m11/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m11/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m12/acc_in[0] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m12/add_24/A_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/add_24/*cell*129/A[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m12/add_24/*cell*129/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m12/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m12/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m12/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/wt_path_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/wt_path_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m11/wt_path_out_reg[7]/Q (**SEQGEN**)                   0.00       0.23 r
  m11/wt_path_out[7] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m12/wt_path_in[7] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m12/C59/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/wt_path_out_reg[7]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/wt_path_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/wt_path_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m11/wt_path_out_reg[6]/Q (**SEQGEN**)                   0.00       0.23 r
  m11/wt_path_out[6] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m12/wt_path_in[6] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m12/C59/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/wt_path_out_reg[6]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/wt_path_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/wt_path_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m11/wt_path_out_reg[5]/Q (**SEQGEN**)                   0.00       0.23 r
  m11/wt_path_out[5] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m12/wt_path_in[5] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m12/C59/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/wt_path_out_reg[5]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/wt_path_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/wt_path_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m11/wt_path_out_reg[4]/Q (**SEQGEN**)                   0.00       0.23 r
  m11/wt_path_out[4] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m12/wt_path_in[4] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m12/C59/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/wt_path_out_reg[4]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/wt_path_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/wt_path_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m11/wt_path_out_reg[3]/Q (**SEQGEN**)                   0.00       0.23 r
  m11/wt_path_out[3] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m12/wt_path_in[3] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m12/C59/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/wt_path_out_reg[3]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/wt_path_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/wt_path_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m11/wt_path_out_reg[2]/Q (**SEQGEN**)                   0.00       0.23 r
  m11/wt_path_out[2] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m12/wt_path_in[2] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m12/C59/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/wt_path_out_reg[2]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/wt_path_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/wt_path_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m11/wt_path_out_reg[1]/Q (**SEQGEN**)                   0.00       0.23 r
  m11/wt_path_out[1] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m12/wt_path_in[1] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m12/C59/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/wt_path_out_reg[1]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/wt_path_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m12/wt_path_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m11/wt_path_out_reg[0]/Q (**SEQGEN**)                   0.00       0.23 r
  m11/wt_path_out[0] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m12/wt_path_in[0] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m12/C59/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m12/wt_path_out_reg[0]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m12/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/data_out_reg[7]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/data_out[7] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/data_in[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/C60/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/data_out_reg[7]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/data_out_reg[6]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/data_out[6] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/data_in[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/C60/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/data_out_reg[6]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/data_out_reg[5]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/data_out[5] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/data_in[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/C60/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/data_out_reg[5]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/data_out_reg[4]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/data_out[4] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/data_in[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/C60/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/data_out_reg[4]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/data_out_reg[3]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/data_out[3] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/data_in[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/C60/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/data_out_reg[3]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/data_out_reg[2]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/data_out[2] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/data_in[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/C60/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/data_out_reg[2]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/data_out_reg[1]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/data_out[1] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/data_in[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/C60/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/data_out_reg[1]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m03/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m03/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m03/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m03/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/C60/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/data_out_reg[0]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[31] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[31] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[31] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_31 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[31]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[30] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[30] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[30] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_30 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[30]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[29] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[29] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[29] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_29 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[29]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[28] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[28] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[28] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_28 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[28]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[27] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[27] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[27] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_27 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[27]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[26] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[26] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[26] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_26 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[26]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[25] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[25] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[25] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_25 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[25]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[24] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[24] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[24] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_24 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[24]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[23] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[23] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[23] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_23 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[23]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[22] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[22] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[22] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_22 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[22]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[21] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[21] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[21] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_21 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[21]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[20] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[20] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[20] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_20 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[20]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[19] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[19] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[19] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_19 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[19]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[18] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[18] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[18] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_18 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[18]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[17] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[17] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[17] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_17 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[17]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[16] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[16] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[16] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_16 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[16]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[15] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[15] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[15] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_15 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[15]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[14] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[14] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[14] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_14 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[14]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[13] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[13] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[13] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_13 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[13]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[12] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[12] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[12] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_12 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[12]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[11] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[11] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[11] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_11 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[11]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m13/acc_in[10] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/add_24/A_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/add_24/*cell*138/A[10] (DW01_add_width32)           0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[10] (DW01_add_width32)         0.00       0.23 r
  m13/add_24/Z_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m13/C58/Z_10 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m13/acc_out_reg[10]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m12/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m12/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/acc_in[9] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m13/add_24/A_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/add_24/*cell*138/A[9] (DW01_add_width32)            0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[9] (DW01_add_width32)          0.00       0.23 r
  m13/add_24/Z_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/C58/Z_9 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m13/acc_out_reg[9]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m12/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m12/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/acc_in[8] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m13/add_24/A_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/add_24/*cell*138/A[8] (DW01_add_width32)            0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[8] (DW01_add_width32)          0.00       0.23 r
  m13/add_24/Z_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/C58/Z_8 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m13/acc_out_reg[8]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m12/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m12/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/acc_in[7] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m13/add_24/A_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/add_24/*cell*138/A[7] (DW01_add_width32)            0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[7] (DW01_add_width32)          0.00       0.23 r
  m13/add_24/Z_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/C58/Z_7 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m13/acc_out_reg[7]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m12/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m12/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/acc_in[6] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m13/add_24/A_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/add_24/*cell*138/A[6] (DW01_add_width32)            0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[6] (DW01_add_width32)          0.00       0.23 r
  m13/add_24/Z_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/C58/Z_6 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m13/acc_out_reg[6]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m12/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m12/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/acc_in[5] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m13/add_24/A_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/add_24/*cell*138/A[5] (DW01_add_width32)            0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[5] (DW01_add_width32)          0.00       0.23 r
  m13/add_24/Z_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/C58/Z_5 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m13/acc_out_reg[5]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m12/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m12/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/acc_in[4] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m13/add_24/A_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/add_24/*cell*138/A[4] (DW01_add_width32)            0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[4] (DW01_add_width32)          0.00       0.23 r
  m13/add_24/Z_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/C58/Z_4 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m13/acc_out_reg[4]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m12/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m12/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/acc_in[3] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m13/add_24/A_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/add_24/*cell*138/A[3] (DW01_add_width32)            0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[3] (DW01_add_width32)          0.00       0.23 r
  m13/add_24/Z_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/C58/Z_3 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m13/acc_out_reg[3]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m12/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m12/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/acc_in[2] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m13/add_24/A_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/add_24/*cell*138/A[2] (DW01_add_width32)            0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[2] (DW01_add_width32)          0.00       0.23 r
  m13/add_24/Z_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/C58/Z_2 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m13/acc_out_reg[2]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m12/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m12/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/acc_in[1] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m13/add_24/A_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/add_24/*cell*138/A[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m13/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m13/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m12/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m12/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m13/acc_in[0] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m13/add_24/A_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/add_24/*cell*138/A[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m13/add_24/*cell*138/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m13/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m13/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m13/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/wt_path_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/wt_path_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m12/wt_path_out_reg[7]/Q (**SEQGEN**)                   0.00       0.23 r
  m12/wt_path_out[7] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m13/wt_path_in[7] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m13/C59/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/wt_path_out_reg[7]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/wt_path_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/wt_path_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m12/wt_path_out_reg[6]/Q (**SEQGEN**)                   0.00       0.23 r
  m12/wt_path_out[6] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m13/wt_path_in[6] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m13/C59/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/wt_path_out_reg[6]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/wt_path_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/wt_path_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m12/wt_path_out_reg[5]/Q (**SEQGEN**)                   0.00       0.23 r
  m12/wt_path_out[5] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m13/wt_path_in[5] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m13/C59/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/wt_path_out_reg[5]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/wt_path_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/wt_path_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m12/wt_path_out_reg[4]/Q (**SEQGEN**)                   0.00       0.23 r
  m12/wt_path_out[4] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m13/wt_path_in[4] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m13/C59/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/wt_path_out_reg[4]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/wt_path_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/wt_path_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m12/wt_path_out_reg[3]/Q (**SEQGEN**)                   0.00       0.23 r
  m12/wt_path_out[3] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m13/wt_path_in[3] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m13/C59/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/wt_path_out_reg[3]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/wt_path_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/wt_path_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m12/wt_path_out_reg[2]/Q (**SEQGEN**)                   0.00       0.23 r
  m12/wt_path_out[2] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m13/wt_path_in[2] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m13/C59/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/wt_path_out_reg[2]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/wt_path_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/wt_path_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m12/wt_path_out_reg[1]/Q (**SEQGEN**)                   0.00       0.23 r
  m12/wt_path_out[1] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m13/wt_path_in[1] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m13/C59/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/wt_path_out_reg[1]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/wt_path_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m13/wt_path_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m12/wt_path_out_reg[0]/Q (**SEQGEN**)                   0.00       0.23 r
  m12/wt_path_out[0] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m13/wt_path_in[0] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m13/C59/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m13/wt_path_out_reg[0]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m13/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m20/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/data_out_reg[7]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/data_out[7] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m20/data_in[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m20/C60/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m20/data_out_reg[7]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m20/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m20/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/data_out_reg[6]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/data_out[6] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m20/data_in[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m20/C60/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m20/data_out_reg[6]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m20/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m20/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/data_out_reg[5]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/data_out[5] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m20/data_in[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m20/C60/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m20/data_out_reg[5]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m20/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m20/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/data_out_reg[4]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/data_out[4] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m20/data_in[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m20/C60/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m20/data_out_reg[4]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m20/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m20/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/data_out_reg[3]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/data_out[3] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m20/data_in[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m20/C60/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m20/data_out_reg[3]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m20/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m20/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/data_out_reg[2]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/data_out[2] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m20/data_in[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m20/C60/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m20/data_out_reg[2]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m20/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m20/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/data_out_reg[1]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/data_out[1] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m20/data_in[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m20/C60/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m20/data_out_reg[1]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m20/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m20/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m20/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m20/C60/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m20/data_out_reg[0]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m20/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m20/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m20/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m20/mult_23/A_0 (*MULT_UNS_OP_8_8_16)                   0.00       0.23 r
  m20/mult_23/*cell*143/A[0] (DW02_mult_A_width8_B_width8)
                                                          0.00       0.23 r
  ...
  m20/mult_23/*cell*143/PRODUCT[1] (DW02_mult_A_width8_B_width8)
                                                          0.00       0.23 r
  m20/mult_23/Z_1 (*MULT_UNS_OP_8_8_16)                   0.00       0.23 r
  m20/add_24/B_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m20/add_24/*cell*147/B[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m20/add_24/*cell*147/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m20/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m20/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m20/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m20/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/data_out_reg[7]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/data_out[7] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/data_in[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/C60/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/data_out_reg[7]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/data_out_reg[6]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/data_out[6] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/data_in[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/C60/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/data_out_reg[6]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/data_out_reg[5]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/data_out[5] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/data_in[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/C60/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/data_out_reg[5]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/data_out_reg[4]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/data_out[4] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/data_in[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/C60/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/data_out_reg[4]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/data_out_reg[3]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/data_out[3] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/data_in[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/C60/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/data_out_reg[3]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/data_out_reg[2]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/data_out[2] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/data_in[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/C60/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/data_out_reg[2]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/data_out_reg[1]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/data_out[1] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/data_in[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/C60/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/data_out_reg[1]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m11/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m11/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m11/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m11/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/C60/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/data_out_reg[0]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[31] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[31] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[31] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_31 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[31]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[30] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[30] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[30] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_30 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[30]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[29] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[29] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[29] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_29 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[29]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[28] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[28] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[28] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_28 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[28]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[27] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[27] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[27] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_27 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[27]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[26] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[26] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[26] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_26 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[26]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[25] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[25] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[25] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_25 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[25]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[24] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[24] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[24] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_24 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[24]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[23] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[23] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[23] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_23 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[23]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[22] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[22] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[22] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_22 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[22]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[21] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[21] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[21] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_21 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[21]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[20] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[20] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[20] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_20 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[20]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[19] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[19] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[19] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_19 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[19]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[18] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[18] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[18] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_18 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[18]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[17] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[17] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[17] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_17 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[17]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[16] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[16] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[16] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_16 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[16]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[15] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[15] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[15] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_15 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[15]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[14] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[14] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[14] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_14 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[14]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[13] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[13] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[13] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_13 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[13]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[12] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[12] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[12] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_12 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[12]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[11] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[11] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[11] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_11 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[11]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m21/acc_in[10] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/add_24/A_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/add_24/*cell*156/A[10] (DW01_add_width32)           0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[10] (DW01_add_width32)         0.00       0.23 r
  m21/add_24/Z_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m21/C58/Z_10 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m21/acc_out_reg[10]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m20/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m20/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/acc_in[9] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m21/add_24/A_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/add_24/*cell*156/A[9] (DW01_add_width32)            0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[9] (DW01_add_width32)          0.00       0.23 r
  m21/add_24/Z_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/C58/Z_9 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m21/acc_out_reg[9]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m20/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m20/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/acc_in[8] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m21/add_24/A_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/add_24/*cell*156/A[8] (DW01_add_width32)            0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[8] (DW01_add_width32)          0.00       0.23 r
  m21/add_24/Z_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/C58/Z_8 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m21/acc_out_reg[8]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m20/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m20/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/acc_in[7] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m21/add_24/A_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/add_24/*cell*156/A[7] (DW01_add_width32)            0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[7] (DW01_add_width32)          0.00       0.23 r
  m21/add_24/Z_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/C58/Z_7 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m21/acc_out_reg[7]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m20/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m20/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/acc_in[6] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m21/add_24/A_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/add_24/*cell*156/A[6] (DW01_add_width32)            0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[6] (DW01_add_width32)          0.00       0.23 r
  m21/add_24/Z_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/C58/Z_6 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m21/acc_out_reg[6]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m20/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m20/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/acc_in[5] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m21/add_24/A_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/add_24/*cell*156/A[5] (DW01_add_width32)            0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[5] (DW01_add_width32)          0.00       0.23 r
  m21/add_24/Z_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/C58/Z_5 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m21/acc_out_reg[5]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m20/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m20/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/acc_in[4] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m21/add_24/A_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/add_24/*cell*156/A[4] (DW01_add_width32)            0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[4] (DW01_add_width32)          0.00       0.23 r
  m21/add_24/Z_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/C58/Z_4 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m21/acc_out_reg[4]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m20/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m20/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/acc_in[3] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m21/add_24/A_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/add_24/*cell*156/A[3] (DW01_add_width32)            0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[3] (DW01_add_width32)          0.00       0.23 r
  m21/add_24/Z_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/C58/Z_3 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m21/acc_out_reg[3]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m20/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m20/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/acc_in[2] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m21/add_24/A_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/add_24/*cell*156/A[2] (DW01_add_width32)            0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[2] (DW01_add_width32)          0.00       0.23 r
  m21/add_24/Z_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/C58/Z_2 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m21/acc_out_reg[2]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m20/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m20/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/acc_in[1] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m21/add_24/A_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/add_24/*cell*156/A[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m21/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m21/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m20/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m20/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m21/acc_in[0] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m21/add_24/A_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/add_24/*cell*156/A[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m21/add_24/*cell*156/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m21/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m21/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m21/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[12] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[12] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[12] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_12 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[12]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[11] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[11] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[11] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_11 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[11]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[10] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[10] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[10] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_10 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[10]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m21/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m21/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/acc_in[9] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m22/add_24/A_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/add_24/*cell*165/A[9] (DW01_add_width32)            0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[9] (DW01_add_width32)          0.00       0.23 r
  m22/add_24/Z_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/C58/Z_9 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m22/acc_out_reg[9]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m21/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m21/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/acc_in[8] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m22/add_24/A_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/add_24/*cell*165/A[8] (DW01_add_width32)            0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[8] (DW01_add_width32)          0.00       0.23 r
  m22/add_24/Z_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/C58/Z_8 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m22/acc_out_reg[8]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m21/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m21/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/acc_in[7] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m22/add_24/A_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/add_24/*cell*165/A[7] (DW01_add_width32)            0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[7] (DW01_add_width32)          0.00       0.23 r
  m22/add_24/Z_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/C58/Z_7 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m22/acc_out_reg[7]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m21/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m21/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/acc_in[6] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m22/add_24/A_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/add_24/*cell*165/A[6] (DW01_add_width32)            0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[6] (DW01_add_width32)          0.00       0.23 r
  m22/add_24/Z_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/C58/Z_6 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m22/acc_out_reg[6]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m21/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m21/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/acc_in[5] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m22/add_24/A_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/add_24/*cell*165/A[5] (DW01_add_width32)            0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[5] (DW01_add_width32)          0.00       0.23 r
  m22/add_24/Z_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/C58/Z_5 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m22/acc_out_reg[5]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m21/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m21/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/acc_in[4] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m22/add_24/A_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/add_24/*cell*165/A[4] (DW01_add_width32)            0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[4] (DW01_add_width32)          0.00       0.23 r
  m22/add_24/Z_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/C58/Z_4 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m22/acc_out_reg[4]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m21/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m21/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/acc_in[3] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m22/add_24/A_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/add_24/*cell*165/A[3] (DW01_add_width32)            0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[3] (DW01_add_width32)          0.00       0.23 r
  m22/add_24/Z_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/C58/Z_3 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m22/acc_out_reg[3]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m21/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m21/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/acc_in[2] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m22/add_24/A_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/add_24/*cell*165/A[2] (DW01_add_width32)            0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[2] (DW01_add_width32)          0.00       0.23 r
  m22/add_24/Z_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/C58/Z_2 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m22/acc_out_reg[2]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m21/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m21/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/acc_in[1] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m22/add_24/A_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/add_24/*cell*165/A[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m22/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m22/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m21/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m21/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/acc_in[0] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m22/add_24/A_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/add_24/*cell*165/A[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m22/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m22/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m22/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[15] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[15] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[15] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_15 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[15]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[14] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[14] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[14] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_14 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[14]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[13] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[13] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[13] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_13 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[13]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[12] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[12] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[12] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_12 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[12]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[11] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[11] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[11] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_11 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[11]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[10] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[10] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[10] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_10 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[10]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m22/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m22/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/acc_in[9] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m23/add_24/A_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/add_24/*cell*174/A[9] (DW01_add_width32)            0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[9] (DW01_add_width32)          0.00       0.23 r
  m23/add_24/Z_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/C58/Z_9 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m23/acc_out_reg[9]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m22/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m22/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/acc_in[8] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m23/add_24/A_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/add_24/*cell*174/A[8] (DW01_add_width32)            0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[8] (DW01_add_width32)          0.00       0.23 r
  m23/add_24/Z_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/C58/Z_8 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m23/acc_out_reg[8]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m22/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m22/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/acc_in[7] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m23/add_24/A_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/add_24/*cell*174/A[7] (DW01_add_width32)            0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[7] (DW01_add_width32)          0.00       0.23 r
  m23/add_24/Z_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/C58/Z_7 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m23/acc_out_reg[7]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m22/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m22/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/acc_in[6] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m23/add_24/A_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/add_24/*cell*174/A[6] (DW01_add_width32)            0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[6] (DW01_add_width32)          0.00       0.23 r
  m23/add_24/Z_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/C58/Z_6 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m23/acc_out_reg[6]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m22/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m22/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/acc_in[5] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m23/add_24/A_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/add_24/*cell*174/A[5] (DW01_add_width32)            0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[5] (DW01_add_width32)          0.00       0.23 r
  m23/add_24/Z_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/C58/Z_5 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m23/acc_out_reg[5]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m22/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m22/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/acc_in[4] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m23/add_24/A_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/add_24/*cell*174/A[4] (DW01_add_width32)            0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[4] (DW01_add_width32)          0.00       0.23 r
  m23/add_24/Z_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/C58/Z_4 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m23/acc_out_reg[4]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m22/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m22/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/acc_in[3] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m23/add_24/A_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/add_24/*cell*174/A[3] (DW01_add_width32)            0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[3] (DW01_add_width32)          0.00       0.23 r
  m23/add_24/Z_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/C58/Z_3 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m23/acc_out_reg[3]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m22/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m22/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/acc_in[2] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m23/add_24/A_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/add_24/*cell*174/A[2] (DW01_add_width32)            0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[2] (DW01_add_width32)          0.00       0.23 r
  m23/add_24/Z_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/C58/Z_2 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m23/acc_out_reg[2]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m22/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m22/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/acc_in[1] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m23/add_24/A_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/add_24/*cell*174/A[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m23/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m23/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m22/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m22/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/acc_in[0] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m23/add_24/A_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/add_24/*cell*174/A[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m23/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m23/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m23/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m10/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m20/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m10/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m10/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m10/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m20/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m20/mult_23/A_0 (*MULT_UNS_OP_8_8_16)                   0.00       0.23 r
  m20/mult_23/*cell*143/A[0] (DW02_mult_A_width8_B_width8)
                                                          0.00       0.23 r
  ...
  m20/mult_23/*cell*143/PRODUCT[0] (DW02_mult_A_width8_B_width8)
                                                          0.00       0.23 r
  m20/mult_23/Z_0 (*MULT_UNS_OP_8_8_16)                   0.00       0.23 r
  m20/add_24/B_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m20/add_24/*cell*147/B[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m20/add_24/*cell*147/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m20/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m20/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m20/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m20/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/wt_path_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/wt_path_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m20/wt_path_out_reg[7]/Q (**SEQGEN**)                   0.00       0.23 r
  m20/wt_path_out[7] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m21/wt_path_in[7] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m21/C59/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/wt_path_out_reg[7]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/wt_path_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/wt_path_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m20/wt_path_out_reg[6]/Q (**SEQGEN**)                   0.00       0.23 r
  m20/wt_path_out[6] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m21/wt_path_in[6] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m21/C59/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/wt_path_out_reg[6]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/wt_path_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/wt_path_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m20/wt_path_out_reg[5]/Q (**SEQGEN**)                   0.00       0.23 r
  m20/wt_path_out[5] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m21/wt_path_in[5] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m21/C59/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/wt_path_out_reg[5]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/wt_path_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/wt_path_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m20/wt_path_out_reg[4]/Q (**SEQGEN**)                   0.00       0.23 r
  m20/wt_path_out[4] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m21/wt_path_in[4] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m21/C59/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/wt_path_out_reg[4]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/wt_path_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/wt_path_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m20/wt_path_out_reg[3]/Q (**SEQGEN**)                   0.00       0.23 r
  m20/wt_path_out[3] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m21/wt_path_in[3] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m21/C59/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/wt_path_out_reg[3]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/wt_path_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/wt_path_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m20/wt_path_out_reg[2]/Q (**SEQGEN**)                   0.00       0.23 r
  m20/wt_path_out[2] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m21/wt_path_in[2] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m21/C59/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/wt_path_out_reg[2]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/wt_path_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/wt_path_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m20/wt_path_out_reg[1]/Q (**SEQGEN**)                   0.00       0.23 r
  m20/wt_path_out[1] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m21/wt_path_in[1] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m21/C59/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/wt_path_out_reg[1]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/wt_path_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m21/wt_path_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m20/wt_path_out_reg[0]/Q (**SEQGEN**)                   0.00       0.23 r
  m20/wt_path_out[0] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m21/wt_path_in[0] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m21/C59/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m21/wt_path_out_reg[0]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m21/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/data_out_reg[7]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/data_out[7] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/data_in[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/C60/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/data_out_reg[7]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/data_out_reg[6]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/data_out[6] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/data_in[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/C60/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/data_out_reg[6]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/data_out_reg[5]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/data_out[5] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/data_in[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/C60/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/data_out_reg[5]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/data_out_reg[4]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/data_out[4] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/data_in[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/C60/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/data_out_reg[4]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/data_out_reg[3]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/data_out[3] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/data_in[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/C60/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/data_out_reg[3]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/data_out_reg[2]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/data_out[2] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/data_in[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/C60/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/data_out_reg[2]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/data_out_reg[1]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/data_out[1] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/data_in[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/C60/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/data_out_reg[1]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m12/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m12/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m12/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m12/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/C60/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/data_out_reg[0]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[31] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[31] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[31] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_31 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[31]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[30] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[30] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[30] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_30 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[30]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[29] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[29] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[29] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_29 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[29]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[28] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[28] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[28] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_28 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[28]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[27] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[27] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[27] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_27 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[27]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[26] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[26] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[26] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_26 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[26]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[25] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[25] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[25] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_25 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[25]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[24] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[24] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[24] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_24 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[24]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[23] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[23] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[23] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_23 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[23]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[22] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[22] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[22] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_22 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[22]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[21] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[21] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[21] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_21 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[21]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[20] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[20] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[20] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_20 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[20]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[19] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[19] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[19] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_19 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[19]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[18] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[18] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[18] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_18 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[18]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[17] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[17] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[17] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_17 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[17]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[16] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[16] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[16] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_16 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[16]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[15] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[15] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[15] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_15 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[15]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[14] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[14] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[14] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_14 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[14]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m22/acc_in[13] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m22/add_24/A_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/add_24/*cell*165/A[13] (DW01_add_width32)           0.00       0.23 r
  ...
  m22/add_24/*cell*165/SUM[13] (DW01_add_width32)         0.00       0.23 r
  m22/add_24/Z_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m22/C58/Z_13 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m22/acc_out_reg[13]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/wt_path_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/wt_path_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m21/wt_path_out_reg[7]/Q (**SEQGEN**)                   0.00       0.23 r
  m21/wt_path_out[7] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m22/wt_path_in[7] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m22/C59/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/wt_path_out_reg[7]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/wt_path_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/wt_path_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m21/wt_path_out_reg[6]/Q (**SEQGEN**)                   0.00       0.23 r
  m21/wt_path_out[6] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m22/wt_path_in[6] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m22/C59/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/wt_path_out_reg[6]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/wt_path_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/wt_path_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m21/wt_path_out_reg[5]/Q (**SEQGEN**)                   0.00       0.23 r
  m21/wt_path_out[5] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m22/wt_path_in[5] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m22/C59/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/wt_path_out_reg[5]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/wt_path_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/wt_path_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m21/wt_path_out_reg[4]/Q (**SEQGEN**)                   0.00       0.23 r
  m21/wt_path_out[4] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m22/wt_path_in[4] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m22/C59/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/wt_path_out_reg[4]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/wt_path_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/wt_path_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m21/wt_path_out_reg[3]/Q (**SEQGEN**)                   0.00       0.23 r
  m21/wt_path_out[3] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m22/wt_path_in[3] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m22/C59/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/wt_path_out_reg[3]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/wt_path_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/wt_path_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m21/wt_path_out_reg[2]/Q (**SEQGEN**)                   0.00       0.23 r
  m21/wt_path_out[2] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m22/wt_path_in[2] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m22/C59/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/wt_path_out_reg[2]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/wt_path_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/wt_path_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m21/wt_path_out_reg[1]/Q (**SEQGEN**)                   0.00       0.23 r
  m21/wt_path_out[1] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m22/wt_path_in[1] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m22/C59/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/wt_path_out_reg[1]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/wt_path_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m22/wt_path_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m21/wt_path_out_reg[0]/Q (**SEQGEN**)                   0.00       0.23 r
  m21/wt_path_out[0] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m22/wt_path_in[0] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m22/C59/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m22/wt_path_out_reg[0]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m22/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/data_out_reg[7]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/data_out[7] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/data_in[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/C60/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/data_out_reg[7]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/data_out_reg[6]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/data_out[6] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/data_in[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/C60/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/data_out_reg[6]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/data_out_reg[5]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/data_out[5] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/data_in[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/C60/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/data_out_reg[5]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/data_out_reg[4]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/data_out[4] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/data_in[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/C60/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/data_out_reg[4]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/data_out_reg[3]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/data_out[3] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/data_in[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/C60/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/data_out_reg[3]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/data_out_reg[2]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/data_out[2] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/data_in[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/C60/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/data_out_reg[2]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/data_out_reg[1]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/data_out[1] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/data_in[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/C60/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/data_out_reg[1]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m13/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m13/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m13/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m13/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/C60/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/data_out_reg[0]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[31] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[31] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[31] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_31 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[31]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[30] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[30] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[30] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_30 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[30]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[29] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[29] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[29] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_29 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[29]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[28] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[28] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[28] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_28 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[28]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[27] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[27] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[27] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_27 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[27]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[26] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[26] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[26] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_26 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[26]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[25] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[25] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[25] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_25 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[25]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[24] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[24] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[24] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_24 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[24]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[23] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[23] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[23] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_23 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[23]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[22] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[22] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[22] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_22 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[22]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[21] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[21] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[21] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_21 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[21]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[20] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[20] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[20] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_20 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[20]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[19] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[19] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[19] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_19 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[19]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[18] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[18] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[18] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_18 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[18]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[17] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[17] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[17] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_17 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[17]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m23/acc_in[16] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m23/add_24/A_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/add_24/*cell*174/A[16] (DW01_add_width32)           0.00       0.23 r
  ...
  m23/add_24/*cell*174/SUM[16] (DW01_add_width32)         0.00       0.23 r
  m23/add_24/Z_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m23/C58/Z_16 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m23/acc_out_reg[16]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/wt_path_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/wt_path_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m22/wt_path_out_reg[7]/Q (**SEQGEN**)                   0.00       0.23 r
  m22/wt_path_out[7] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m23/wt_path_in[7] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m23/C59/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/wt_path_out_reg[7]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/wt_path_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/wt_path_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m22/wt_path_out_reg[6]/Q (**SEQGEN**)                   0.00       0.23 r
  m22/wt_path_out[6] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m23/wt_path_in[6] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m23/C59/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/wt_path_out_reg[6]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/wt_path_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/wt_path_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m22/wt_path_out_reg[5]/Q (**SEQGEN**)                   0.00       0.23 r
  m22/wt_path_out[5] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m23/wt_path_in[5] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m23/C59/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/wt_path_out_reg[5]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/wt_path_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/wt_path_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m22/wt_path_out_reg[4]/Q (**SEQGEN**)                   0.00       0.23 r
  m22/wt_path_out[4] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m23/wt_path_in[4] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m23/C59/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/wt_path_out_reg[4]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/wt_path_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/wt_path_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m22/wt_path_out_reg[3]/Q (**SEQGEN**)                   0.00       0.23 r
  m22/wt_path_out[3] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m23/wt_path_in[3] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m23/C59/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/wt_path_out_reg[3]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/wt_path_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/wt_path_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m22/wt_path_out_reg[2]/Q (**SEQGEN**)                   0.00       0.23 r
  m22/wt_path_out[2] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m23/wt_path_in[2] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m23/C59/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/wt_path_out_reg[2]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/wt_path_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/wt_path_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m22/wt_path_out_reg[1]/Q (**SEQGEN**)                   0.00       0.23 r
  m22/wt_path_out[1] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m23/wt_path_in[1] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m23/C59/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/wt_path_out_reg[1]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/wt_path_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m23/wt_path_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m22/wt_path_out_reg[0]/Q (**SEQGEN**)                   0.00       0.23 r
  m22/wt_path_out[0] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m23/wt_path_in[0] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m23/C59/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m23/wt_path_out_reg[0]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m23/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m30/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/data_out_reg[7]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/data_out[7] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m30/data_in[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m30/C60/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m30/data_out_reg[7]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m30/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m30/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/data_out_reg[6]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/data_out[6] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m30/data_in[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m30/C60/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m30/data_out_reg[6]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m30/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m30/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/data_out_reg[5]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/data_out[5] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m30/data_in[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m30/C60/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m30/data_out_reg[5]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m30/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m30/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/data_out_reg[4]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/data_out[4] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m30/data_in[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m30/C60/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m30/data_out_reg[4]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m30/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m30/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/data_out_reg[3]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/data_out[3] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m30/data_in[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m30/C60/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m30/data_out_reg[3]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m30/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m30/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/data_out_reg[2]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/data_out[2] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m30/data_in[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m30/C60/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m30/data_out_reg[2]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m30/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m30/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/data_out_reg[1]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/data_out[1] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m30/data_in[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m30/C60/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m30/data_out_reg[1]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m30/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m30/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m30/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m30/C60/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m30/data_out_reg[0]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m30/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m30/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m30/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m30/mult_23/A_0 (*MULT_UNS_OP_8_8_16)                   0.00       0.23 r
  m30/mult_23/*cell*179/A[0] (DW02_mult_A_width8_B_width8)
                                                          0.00       0.23 r
  ...
  m30/mult_23/*cell*179/PRODUCT[1] (DW02_mult_A_width8_B_width8)
                                                          0.00       0.23 r
  m30/mult_23/Z_1 (*MULT_UNS_OP_8_8_16)                   0.00       0.23 r
  m30/add_24/B_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m30/add_24/*cell*183/B[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m30/add_24/*cell*183/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m30/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m30/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m30/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m30/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/data_out_reg[7]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/data_out[7] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/data_in[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/C60/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/data_out_reg[7]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/data_out_reg[6]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/data_out[6] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/data_in[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/C60/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/data_out_reg[6]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/data_out_reg[5]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/data_out[5] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/data_in[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/C60/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/data_out_reg[5]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/data_out_reg[4]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/data_out[4] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/data_in[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/C60/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/data_out_reg[4]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/data_out_reg[3]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/data_out[3] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/data_in[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/C60/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/data_out_reg[3]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/data_out_reg[2]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/data_out[2] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/data_in[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/C60/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/data_out_reg[2]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/data_out_reg[1]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/data_out[1] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/data_in[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/C60/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/data_out_reg[1]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m21/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m21/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m21/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m21/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/C60/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/data_out_reg[0]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[31] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[31] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[31] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_31 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[31]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[30] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[30] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[30] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_30 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[30]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[29] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[29] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[29] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_29 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[29]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[28] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[28] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[28] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_28 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[28]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[27] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[27] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[27] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_27 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[27]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[26] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[26] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[26] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_26 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[26]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[25] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[25] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[25] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_25 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[25]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[24] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[24] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[24] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_24 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[24]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[23] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[23] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[23] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_23 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[23]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[22] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[22] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[22] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_22 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[22]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[21] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[21] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[21] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_21 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[21]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[20] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[20] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[20] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_20 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[20]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[19] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[19] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[19] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_19 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[19]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[18] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[18] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[18] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_18 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[18]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[17] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[17] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[17] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_17 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[17]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[16] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[16] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[16] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_16 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[16]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[15] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[15] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[15] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_15 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[15]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[14] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[14] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[14] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_14 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[14]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[13] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[13] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[13] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_13 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[13]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[12] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[12] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[12] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_12 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[12]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[11] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[11] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[11] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_11 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[11]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m30/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m30/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m31/acc_in[10] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/add_24/A_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/add_24/*cell*192/A[10] (DW01_add_width32)           0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[10] (DW01_add_width32)         0.00       0.23 r
  m31/add_24/Z_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m31/C58/Z_10 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m31/acc_out_reg[10]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m30/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m30/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/acc_in[9] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m31/add_24/A_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/add_24/*cell*192/A[9] (DW01_add_width32)            0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[9] (DW01_add_width32)          0.00       0.23 r
  m31/add_24/Z_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/C58/Z_9 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m31/acc_out_reg[9]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m30/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m30/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/acc_in[8] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m31/add_24/A_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/add_24/*cell*192/A[8] (DW01_add_width32)            0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[8] (DW01_add_width32)          0.00       0.23 r
  m31/add_24/Z_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/C58/Z_8 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m31/acc_out_reg[8]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m30/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m30/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/acc_in[7] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m31/add_24/A_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/add_24/*cell*192/A[7] (DW01_add_width32)            0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[7] (DW01_add_width32)          0.00       0.23 r
  m31/add_24/Z_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/C58/Z_7 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m31/acc_out_reg[7]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m30/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m30/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/acc_in[6] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m31/add_24/A_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/add_24/*cell*192/A[6] (DW01_add_width32)            0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[6] (DW01_add_width32)          0.00       0.23 r
  m31/add_24/Z_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/C58/Z_6 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m31/acc_out_reg[6]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m30/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m30/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/acc_in[5] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m31/add_24/A_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/add_24/*cell*192/A[5] (DW01_add_width32)            0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[5] (DW01_add_width32)          0.00       0.23 r
  m31/add_24/Z_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/C58/Z_5 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m31/acc_out_reg[5]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m30/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m30/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/acc_in[4] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m31/add_24/A_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/add_24/*cell*192/A[4] (DW01_add_width32)            0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[4] (DW01_add_width32)          0.00       0.23 r
  m31/add_24/Z_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/C58/Z_4 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m31/acc_out_reg[4]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m30/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m30/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/acc_in[3] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m31/add_24/A_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/add_24/*cell*192/A[3] (DW01_add_width32)            0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[3] (DW01_add_width32)          0.00       0.23 r
  m31/add_24/Z_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/C58/Z_3 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m31/acc_out_reg[3]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m30/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m30/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/acc_in[2] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m31/add_24/A_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/add_24/*cell*192/A[2] (DW01_add_width32)            0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[2] (DW01_add_width32)          0.00       0.23 r
  m31/add_24/Z_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/C58/Z_2 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m31/acc_out_reg[2]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m30/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m30/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/acc_in[1] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m31/add_24/A_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/add_24/*cell*192/A[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m31/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m31/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m30/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m30/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m31/acc_in[0] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m31/add_24/A_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/add_24/*cell*192/A[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m31/add_24/*cell*192/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m31/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m31/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m31/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m20/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m30/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m20/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m20/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m20/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m30/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m30/mult_23/A_0 (*MULT_UNS_OP_8_8_16)                   0.00       0.23 r
  m30/mult_23/*cell*179/A[0] (DW02_mult_A_width8_B_width8)
                                                          0.00       0.23 r
  ...
  m30/mult_23/*cell*179/PRODUCT[0] (DW02_mult_A_width8_B_width8)
                                                          0.00       0.23 r
  m30/mult_23/Z_0 (*MULT_UNS_OP_8_8_16)                   0.00       0.23 r
  m30/add_24/B_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m30/add_24/*cell*183/B[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m30/add_24/*cell*183/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m30/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m30/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m30/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m30/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/wt_path_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/wt_path_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m30/wt_path_out_reg[7]/Q (**SEQGEN**)                   0.00       0.23 r
  m30/wt_path_out[7] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m31/wt_path_in[7] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m31/C59/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/wt_path_out_reg[7]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/wt_path_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/wt_path_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m30/wt_path_out_reg[6]/Q (**SEQGEN**)                   0.00       0.23 r
  m30/wt_path_out[6] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m31/wt_path_in[6] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m31/C59/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/wt_path_out_reg[6]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/wt_path_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/wt_path_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m30/wt_path_out_reg[5]/Q (**SEQGEN**)                   0.00       0.23 r
  m30/wt_path_out[5] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m31/wt_path_in[5] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m31/C59/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/wt_path_out_reg[5]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/wt_path_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/wt_path_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m30/wt_path_out_reg[4]/Q (**SEQGEN**)                   0.00       0.23 r
  m30/wt_path_out[4] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m31/wt_path_in[4] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m31/C59/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/wt_path_out_reg[4]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/wt_path_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/wt_path_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m30/wt_path_out_reg[3]/Q (**SEQGEN**)                   0.00       0.23 r
  m30/wt_path_out[3] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m31/wt_path_in[3] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m31/C59/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/wt_path_out_reg[3]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/wt_path_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/wt_path_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m30/wt_path_out_reg[2]/Q (**SEQGEN**)                   0.00       0.23 r
  m30/wt_path_out[2] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m31/wt_path_in[2] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m31/C59/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/wt_path_out_reg[2]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/wt_path_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/wt_path_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m30/wt_path_out_reg[1]/Q (**SEQGEN**)                   0.00       0.23 r
  m30/wt_path_out[1] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m31/wt_path_in[1] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m31/C59/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/wt_path_out_reg[1]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m30/wt_path_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m31/wt_path_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m30/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m30/wt_path_out_reg[0]/Q (**SEQGEN**)                   0.00       0.23 r
  m30/wt_path_out[0] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m31/wt_path_in[0] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m31/C59/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m31/wt_path_out_reg[0]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m31/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/data_out_reg[7]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/data_out[7] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/data_in[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/C60/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/data_out_reg[7]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/data_out_reg[6]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/data_out[6] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/data_in[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/C60/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/data_out_reg[6]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/data_out_reg[5]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/data_out[5] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/data_in[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/C60/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/data_out_reg[5]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/data_out_reg[4]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/data_out[4] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/data_in[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/C60/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/data_out_reg[4]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/data_out_reg[3]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/data_out[3] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/data_in[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/C60/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/data_out_reg[3]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/data_out_reg[2]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/data_out[2] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/data_in[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/C60/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/data_out_reg[2]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/data_out_reg[1]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/data_out[1] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/data_in[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/C60/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/data_out_reg[1]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m22/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m22/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m22/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m22/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/C60/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/data_out_reg[0]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[31] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[31] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[31] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_31 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[31]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[30] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[30] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[30] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_30 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[30]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[29] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[29] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[29] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_29 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[29]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[28] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[28] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[28] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_28 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[28]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[27] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[27] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[27] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_27 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[27]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[26] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[26] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[26] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_26 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[26]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[25] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[25] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[25] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_25 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[25]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[24] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[24] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[24] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_24 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[24]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[23] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[23] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[23] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_23 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[23]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[22] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[22] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[22] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_22 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[22]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[21] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[21] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[21] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_21 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[21]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[20] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[20] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[20] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_20 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[20]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[19] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[19] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[19] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_19 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[19]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[18] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[18] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[18] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_18 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[18]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[17] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[17] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[17] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_17 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[17]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[16] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[16] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[16] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_16 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[16]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[15] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[15] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[15] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_15 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[15]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[14] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[14] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[14] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_14 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[14]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[13] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[13] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[13] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_13 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[13]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[12] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[12] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[12] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_12 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[12]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[11] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[11] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[11] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_11 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[11]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m31/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m31/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m32/acc_in[10] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/add_24/A_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/add_24/*cell*201/A[10] (DW01_add_width32)           0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[10] (DW01_add_width32)         0.00       0.23 r
  m32/add_24/Z_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m32/C58/Z_10 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m32/acc_out_reg[10]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m31/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m31/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/acc_in[9] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m32/add_24/A_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/add_24/*cell*201/A[9] (DW01_add_width32)            0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[9] (DW01_add_width32)          0.00       0.23 r
  m32/add_24/Z_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/C58/Z_9 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m32/acc_out_reg[9]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m31/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m31/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/acc_in[8] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m32/add_24/A_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/add_24/*cell*201/A[8] (DW01_add_width32)            0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[8] (DW01_add_width32)          0.00       0.23 r
  m32/add_24/Z_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/C58/Z_8 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m32/acc_out_reg[8]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m31/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m31/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/acc_in[7] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m32/add_24/A_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/add_24/*cell*201/A[7] (DW01_add_width32)            0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[7] (DW01_add_width32)          0.00       0.23 r
  m32/add_24/Z_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/C58/Z_7 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m32/acc_out_reg[7]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m31/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m31/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/acc_in[6] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m32/add_24/A_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/add_24/*cell*201/A[6] (DW01_add_width32)            0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[6] (DW01_add_width32)          0.00       0.23 r
  m32/add_24/Z_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/C58/Z_6 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m32/acc_out_reg[6]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m31/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m31/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/acc_in[5] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m32/add_24/A_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/add_24/*cell*201/A[5] (DW01_add_width32)            0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[5] (DW01_add_width32)          0.00       0.23 r
  m32/add_24/Z_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/C58/Z_5 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m32/acc_out_reg[5]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m31/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m31/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/acc_in[4] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m32/add_24/A_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/add_24/*cell*201/A[4] (DW01_add_width32)            0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[4] (DW01_add_width32)          0.00       0.23 r
  m32/add_24/Z_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/C58/Z_4 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m32/acc_out_reg[4]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m31/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m31/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/acc_in[3] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m32/add_24/A_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/add_24/*cell*201/A[3] (DW01_add_width32)            0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[3] (DW01_add_width32)          0.00       0.23 r
  m32/add_24/Z_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/C58/Z_3 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m32/acc_out_reg[3]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m31/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m31/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/acc_in[2] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m32/add_24/A_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/add_24/*cell*201/A[2] (DW01_add_width32)            0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[2] (DW01_add_width32)          0.00       0.23 r
  m32/add_24/Z_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/C58/Z_2 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m32/acc_out_reg[2]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m31/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m31/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/acc_in[1] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m32/add_24/A_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/add_24/*cell*201/A[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m32/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m32/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m31/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m31/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m32/acc_in[0] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m32/add_24/A_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/add_24/*cell*201/A[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m32/add_24/*cell*201/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m32/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m32/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m32/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/wt_path_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/wt_path_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m31/wt_path_out_reg[7]/Q (**SEQGEN**)                   0.00       0.23 r
  m31/wt_path_out[7] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m32/wt_path_in[7] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m32/C59/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/wt_path_out_reg[7]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/wt_path_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/wt_path_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m31/wt_path_out_reg[6]/Q (**SEQGEN**)                   0.00       0.23 r
  m31/wt_path_out[6] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m32/wt_path_in[6] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m32/C59/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/wt_path_out_reg[6]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/wt_path_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/wt_path_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m31/wt_path_out_reg[5]/Q (**SEQGEN**)                   0.00       0.23 r
  m31/wt_path_out[5] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m32/wt_path_in[5] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m32/C59/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/wt_path_out_reg[5]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/wt_path_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/wt_path_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m31/wt_path_out_reg[4]/Q (**SEQGEN**)                   0.00       0.23 r
  m31/wt_path_out[4] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m32/wt_path_in[4] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m32/C59/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/wt_path_out_reg[4]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/wt_path_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/wt_path_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m31/wt_path_out_reg[3]/Q (**SEQGEN**)                   0.00       0.23 r
  m31/wt_path_out[3] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m32/wt_path_in[3] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m32/C59/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/wt_path_out_reg[3]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/wt_path_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/wt_path_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m31/wt_path_out_reg[2]/Q (**SEQGEN**)                   0.00       0.23 r
  m31/wt_path_out[2] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m32/wt_path_in[2] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m32/C59/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/wt_path_out_reg[2]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/wt_path_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/wt_path_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m31/wt_path_out_reg[1]/Q (**SEQGEN**)                   0.00       0.23 r
  m31/wt_path_out[1] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m32/wt_path_in[1] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m32/C59/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/wt_path_out_reg[1]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m31/wt_path_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m32/wt_path_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m31/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m31/wt_path_out_reg[0]/Q (**SEQGEN**)                   0.00       0.23 r
  m31/wt_path_out[0] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m32/wt_path_in[0] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m32/C59/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m32/wt_path_out_reg[0]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m32/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/data_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/data_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/data_out_reg[7]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/data_out[7] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/data_in[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/C60/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/data_out_reg[7]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/data_out_reg[7]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/data_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/data_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/data_out_reg[6]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/data_out[6] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/data_in[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/C60/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/data_out_reg[6]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/data_out_reg[6]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/data_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/data_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/data_out_reg[5]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/data_out[5] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/data_in[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/C60/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/data_out_reg[5]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/data_out_reg[5]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/data_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/data_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/data_out_reg[4]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/data_out[4] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/data_in[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/C60/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/data_out_reg[4]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/data_out_reg[4]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/data_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/data_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/data_out_reg[3]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/data_out[3] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/data_in[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/C60/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/data_out_reg[3]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/data_out_reg[3]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/data_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/data_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/data_out_reg[2]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/data_out[2] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/data_in[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/C60/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/data_out_reg[2]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/data_out_reg[2]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/data_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/data_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/data_out_reg[1]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/data_out[1] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/data_in[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/C60/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/data_out_reg[1]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/data_out_reg[1]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m23/data_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/data_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m23/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m23/data_out_reg[0]/Q (**SEQGEN**)                      0.00       0.23 r
  m23/data_out[0] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/data_in[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/C60/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/data_out_reg[0]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/data_out_reg[0]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[31]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[31] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[31] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[31] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[31] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_31 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_31 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[31]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[31]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[30]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[30]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[30] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[30] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[30] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[30] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_30 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_30 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[30]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[30]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[29]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[29]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[29] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[29] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[29] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[29] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_29 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_29 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[29]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[29]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[28]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[28]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[28] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[28] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[28] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[28] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_28 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_28 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[28]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[28]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[27]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[27]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[27] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[27] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[27] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[27] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_27 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_27 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[27]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[27]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[26]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[26]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[26] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[26] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[26] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[26] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_26 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_26 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[26]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[26]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[25]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[25] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[25] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[25] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[25] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_25 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_25 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[25]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[25]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[24]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[24]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[24] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[24] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[24] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[24] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_24 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_24 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[24]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[24]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[23]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[23]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[23] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[23] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[23] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[23] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_23 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_23 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[23]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[23]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[22]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[22]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[22] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[22] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[22] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[22] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_22 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_22 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[22]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[22]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[21]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[21] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[21] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[21] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[21] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_21 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_21 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[21]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[21]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[20]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[20]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[20] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[20] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[20] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[20] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_20 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_20 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[20]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[20]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[19]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[19]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[19] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[19] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[19] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[19] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_19 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_19 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[19]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[19]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[18]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[18] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[18] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[18] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[18] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_18 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_18 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[18]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[18]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[17]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[17] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[17] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[17] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[17] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_17 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_17 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[17]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[17]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[16]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[16] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[16] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[16] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[16] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_16 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_16 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[16]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[16]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[15]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[15] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[15] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[15] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[15] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_15 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_15 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[15]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[15]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[14]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[14] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[14] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[14] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[14] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_14 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_14 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[14]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[14]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[13]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[13] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[13] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[13] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[13] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_13 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_13 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[13]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[13]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[12]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[12] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[12] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[12] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[12] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_12 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_12 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[12]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[12]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[11]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[11] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[11] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[11] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[11] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_11 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_11 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[11]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[11]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00 #     0.23 r
  m32/acc_out_reg[10]/Q (**SEQGEN**)                      0.00       0.23 r
  m32/acc_out[10] (MAC_bit_width8_acc_width32)            0.00       0.23 r
  m33/acc_in[10] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/add_24/A_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/add_24/*cell*210/A[10] (DW01_add_width32)           0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[10] (DW01_add_width32)         0.00       0.23 r
  m33/add_24/Z_10 (*ADD_UNS_OP_32_16_32)                  0.00       0.23 r
  m33/C58/Z_10 (*SELECT_OP_2.32_2.1_32)                   0.00       0.23 r
  m33/acc_out_reg[10]/next_state (**SEQGEN**)             0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[10]/clocked_on (**SEQGEN**)             0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m32/acc_out_reg[9]/Q (**SEQGEN**)                       0.00       0.23 r
  m32/acc_out[9] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/acc_in[9] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m33/add_24/A_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/add_24/*cell*210/A[9] (DW01_add_width32)            0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[9] (DW01_add_width32)          0.00       0.23 r
  m33/add_24/Z_9 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/C58/Z_9 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m33/acc_out_reg[9]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[9]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m32/acc_out_reg[8]/Q (**SEQGEN**)                       0.00       0.23 r
  m32/acc_out[8] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/acc_in[8] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m33/add_24/A_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/add_24/*cell*210/A[8] (DW01_add_width32)            0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[8] (DW01_add_width32)          0.00       0.23 r
  m33/add_24/Z_8 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/C58/Z_8 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m33/acc_out_reg[8]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[8]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m32/acc_out_reg[7]/Q (**SEQGEN**)                       0.00       0.23 r
  m32/acc_out[7] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/acc_in[7] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m33/add_24/A_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/add_24/*cell*210/A[7] (DW01_add_width32)            0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[7] (DW01_add_width32)          0.00       0.23 r
  m33/add_24/Z_7 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/C58/Z_7 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m33/acc_out_reg[7]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[7]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m32/acc_out_reg[6]/Q (**SEQGEN**)                       0.00       0.23 r
  m32/acc_out[6] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/acc_in[6] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m33/add_24/A_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/add_24/*cell*210/A[6] (DW01_add_width32)            0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[6] (DW01_add_width32)          0.00       0.23 r
  m33/add_24/Z_6 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/C58/Z_6 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m33/acc_out_reg[6]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[6]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m32/acc_out_reg[5]/Q (**SEQGEN**)                       0.00       0.23 r
  m32/acc_out[5] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/acc_in[5] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m33/add_24/A_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/add_24/*cell*210/A[5] (DW01_add_width32)            0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[5] (DW01_add_width32)          0.00       0.23 r
  m33/add_24/Z_5 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/C58/Z_5 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m33/acc_out_reg[5]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[5]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m32/acc_out_reg[4]/Q (**SEQGEN**)                       0.00       0.23 r
  m32/acc_out[4] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/acc_in[4] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m33/add_24/A_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/add_24/*cell*210/A[4] (DW01_add_width32)            0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[4] (DW01_add_width32)          0.00       0.23 r
  m33/add_24/Z_4 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/C58/Z_4 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m33/acc_out_reg[4]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[4]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m32/acc_out_reg[3]/Q (**SEQGEN**)                       0.00       0.23 r
  m32/acc_out[3] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/acc_in[3] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m33/add_24/A_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/add_24/*cell*210/A[3] (DW01_add_width32)            0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[3] (DW01_add_width32)          0.00       0.23 r
  m33/add_24/Z_3 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/C58/Z_3 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m33/acc_out_reg[3]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[3]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m32/acc_out_reg[2]/Q (**SEQGEN**)                       0.00       0.23 r
  m32/acc_out[2] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/acc_in[2] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m33/add_24/A_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/add_24/*cell*210/A[2] (DW01_add_width32)            0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[2] (DW01_add_width32)          0.00       0.23 r
  m33/add_24/Z_2 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/C58/Z_2 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m33/acc_out_reg[2]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[2]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m32/acc_out_reg[1]/Q (**SEQGEN**)                       0.00       0.23 r
  m32/acc_out[1] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/acc_in[1] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m33/add_24/A_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/add_24/*cell*210/A[1] (DW01_add_width32)            0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[1] (DW01_add_width32)          0.00       0.23 r
  m33/add_24/Z_1 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/C58/Z_1 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m33/acc_out_reg[1]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[1]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/acc_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/acc_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00 #     0.23 r
  m32/acc_out_reg[0]/Q (**SEQGEN**)                       0.00       0.23 r
  m32/acc_out[0] (MAC_bit_width8_acc_width32)             0.00       0.23 r
  m33/acc_in[0] (MAC_bit_width8_acc_width32)              0.00       0.23 r
  m33/add_24/A_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/add_24/*cell*210/A[0] (DW01_add_width32)            0.00       0.23 r
  ...
  m33/add_24/*cell*210/SUM[0] (DW01_add_width32)          0.00       0.23 r
  m33/add_24/Z_0 (*ADD_UNS_OP_32_16_32)                   0.00       0.23 r
  m33/C58/Z_0 (*SELECT_OP_2.32_2.1_32)                    0.00       0.23 r
  m33/acc_out_reg[0]/next_state (**SEQGEN**)              0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/acc_out_reg[0]/clocked_on (**SEQGEN**)              0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/wt_path_out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/wt_path_out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m32/wt_path_out_reg[7]/Q (**SEQGEN**)                   0.00       0.23 r
  m32/wt_path_out[7] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m33/wt_path_in[7] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m33/C59/Z_7 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/wt_path_out_reg[7]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/wt_path_out_reg[7]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/wt_path_out_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/wt_path_out_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m32/wt_path_out_reg[6]/Q (**SEQGEN**)                   0.00       0.23 r
  m32/wt_path_out[6] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m33/wt_path_in[6] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m33/C59/Z_6 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/wt_path_out_reg[6]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/wt_path_out_reg[6]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/wt_path_out_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/wt_path_out_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m32/wt_path_out_reg[5]/Q (**SEQGEN**)                   0.00       0.23 r
  m32/wt_path_out[5] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m33/wt_path_in[5] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m33/C59/Z_5 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/wt_path_out_reg[5]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/wt_path_out_reg[5]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/wt_path_out_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/wt_path_out_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m32/wt_path_out_reg[4]/Q (**SEQGEN**)                   0.00       0.23 r
  m32/wt_path_out[4] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m33/wt_path_in[4] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m33/C59/Z_4 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/wt_path_out_reg[4]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/wt_path_out_reg[4]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/wt_path_out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/wt_path_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m32/wt_path_out_reg[3]/Q (**SEQGEN**)                   0.00       0.23 r
  m32/wt_path_out[3] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m33/wt_path_in[3] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m33/C59/Z_3 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/wt_path_out_reg[3]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/wt_path_out_reg[3]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/wt_path_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/wt_path_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m32/wt_path_out_reg[2]/Q (**SEQGEN**)                   0.00       0.23 r
  m32/wt_path_out[2] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m33/wt_path_in[2] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m33/C59/Z_2 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/wt_path_out_reg[2]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/wt_path_out_reg[2]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/wt_path_out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/wt_path_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m32/wt_path_out_reg[1]/Q (**SEQGEN**)                   0.00       0.23 r
  m32/wt_path_out[1] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m33/wt_path_in[1] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m33/C59/Z_1 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/wt_path_out_reg[1]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/wt_path_out_reg[1]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: m32/wt_path_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: m33/wt_path_out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.23       0.23
  m32/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00 #     0.23 r
  m32/wt_path_out_reg[0]/Q (**SEQGEN**)                   0.00       0.23 r
  m32/wt_path_out[0] (MAC_bit_width8_acc_width32)         0.00       0.23 r
  m33/wt_path_in[0] (MAC_bit_width8_acc_width32)          0.00       0.23 r
  m33/C59/Z_0 (*SELECT_OP_2.8_2.1_8)                      0.00       0.23 r
  m33/wt_path_out_reg[0]/next_state (**SEQGEN**)          0.00       0.23 r
  data arrival time                                                  0.23

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.23       2.23
  clock uncertainty                                      -0.03       2.20
  m33/wt_path_out_reg[0]/clocked_on (**SEQGEN**)          0.00       2.20 r
  library setup time                                      0.00       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


1
