// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_expand_seed_Pipeline_PROCESS_CHUNKS (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_strm_0_din,
        r_strm_0_full_n,
        r_strm_0_write,
        r_strm_0_num_data_valid,
        r_strm_0_fifo_cap,
        r_strm_1_din,
        r_strm_1_full_n,
        r_strm_1_write,
        r_strm_1_num_data_valid,
        r_strm_1_fifo_cap,
        r_strm_2_din,
        r_strm_2_full_n,
        r_strm_2_write,
        r_strm_2_num_data_valid,
        r_strm_2_fifo_cap,
        r_strm_3_din,
        r_strm_3_full_n,
        r_strm_3_write,
        r_strm_3_num_data_valid,
        r_strm_3_fifo_cap,
        iv_val,
        sd_load,
        sd_load_1,
        sd_load_2,
        sd_load_3
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [255:0] r_strm_0_din;
input   r_strm_0_full_n;
output   r_strm_0_write;
input  [31:0] r_strm_0_num_data_valid;
input  [31:0] r_strm_0_fifo_cap;
output  [255:0] r_strm_1_din;
input   r_strm_1_full_n;
output   r_strm_1_write;
input  [31:0] r_strm_1_num_data_valid;
input  [31:0] r_strm_1_fifo_cap;
output  [255:0] r_strm_2_din;
input   r_strm_2_full_n;
output   r_strm_2_write;
input  [31:0] r_strm_2_num_data_valid;
input  [31:0] r_strm_2_fifo_cap;
output  [255:0] r_strm_3_din;
input   r_strm_3_full_n;
output   r_strm_3_write;
input  [31:0] r_strm_3_num_data_valid;
input  [31:0] r_strm_3_fifo_cap;
input  [127:0] iv_val;
input  [127:0] sd_load;
input  [127:0] sd_load_1;
input  [127:0] sd_load_2;
input  [127:0] sd_load_3;

reg ap_idle;
reg r_strm_0_write;
reg r_strm_1_write;
reg r_strm_2_write;
reg r_strm_3_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_idle_pp0;
reg    ap_block_state25_pp0_stage0_iter24;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln24_fu_182_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    r_strm_0_blk_n;
wire    ap_block_pp0_stage0;
reg    r_strm_1_blk_n;
reg    r_strm_2_blk_n;
reg    r_strm_3_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [127:0] cur_iv_fu_206_p2;
wire   [127:0] grp_PRG_1_fu_130_ap_return_0;
wire   [127:0] grp_PRG_1_fu_130_ap_return_1;
reg    grp_PRG_1_fu_130_ap_ce;
reg    ap_block_state25_pp0_stage0_iter24_ignore_call6;
reg    ap_block_pp0_stage0_11001_ignoreCallOp48;
wire   [127:0] grp_PRG_1_fu_141_ap_return_0;
wire   [127:0] grp_PRG_1_fu_141_ap_return_1;
reg    grp_PRG_1_fu_141_ap_ce;
reg    ap_block_state25_pp0_stage0_iter24_ignore_call11;
reg    ap_block_pp0_stage0_11001_ignoreCallOp49;
wire   [127:0] grp_PRG_1_fu_152_ap_return_0;
wire   [127:0] grp_PRG_1_fu_152_ap_return_1;
reg    grp_PRG_1_fu_152_ap_ce;
reg    ap_block_state25_pp0_stage0_iter24_ignore_call16;
reg    ap_block_pp0_stage0_11001_ignoreCallOp50;
wire   [127:0] grp_PRG_1_fu_163_ap_return_0;
wire   [127:0] grp_PRG_1_fu_163_ap_return_1;
reg    grp_PRG_1_fu_163_ap_ce;
reg    ap_block_state25_pp0_stage0_iter24_ignore_call21;
reg    ap_block_pp0_stage0_11001_ignoreCallOp51;
wire    ap_block_pp0_stage0_ignoreCallOp48;
wire    ap_block_pp0_stage0_ignoreCallOp49;
wire    ap_block_pp0_stage0_ignoreCallOp50;
wire    ap_block_pp0_stage0_ignoreCallOp51;
reg   [7:0] s_fu_68;
wire   [7:0] s_3_fu_188_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_s_2;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] mul_fu_194_p3;
wire   [127:0] conv3_i12_i_i1_fu_202_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 s_fu_68 = 8'd0;
#0 ap_done_reg = 1'b0;
end

GenerateProof_PRG_1 grp_PRG_1_fu_130(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .iv_val(cur_iv_fu_206_p2),
    .seed(sd_load),
    .ap_return_0(grp_PRG_1_fu_130_ap_return_0),
    .ap_return_1(grp_PRG_1_fu_130_ap_return_1),
    .ap_ce(grp_PRG_1_fu_130_ap_ce)
);

GenerateProof_PRG_1 grp_PRG_1_fu_141(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .iv_val(cur_iv_fu_206_p2),
    .seed(sd_load_1),
    .ap_return_0(grp_PRG_1_fu_141_ap_return_0),
    .ap_return_1(grp_PRG_1_fu_141_ap_return_1),
    .ap_ce(grp_PRG_1_fu_141_ap_ce)
);

GenerateProof_PRG_1 grp_PRG_1_fu_152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .iv_val(cur_iv_fu_206_p2),
    .seed(sd_load_2),
    .ap_return_0(grp_PRG_1_fu_152_ap_return_0),
    .ap_return_1(grp_PRG_1_fu_152_ap_return_1),
    .ap_ce(grp_PRG_1_fu_152_ap_ce)
);

GenerateProof_PRG_1 grp_PRG_1_fu_163(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .iv_val(cur_iv_fu_206_p2),
    .seed(sd_load_3),
    .ap_return_0(grp_PRG_1_fu_163_ap_return_0),
    .ap_return_1(grp_PRG_1_fu_163_ap_return_1),
    .ap_ce(grp_PRG_1_fu_163_ap_ce)
);

GenerateProof_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln24_fu_182_p2 == 1'd0))) begin
            s_fu_68 <= s_3_fu_188_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            s_fu_68 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln24_fu_182_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_s_2 = 8'd0;
    end else begin
        ap_sig_allocacmp_s_2 = s_fu_68;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp48))) begin
        grp_PRG_1_fu_130_ap_ce = 1'b1;
    end else begin
        grp_PRG_1_fu_130_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp49))) begin
        grp_PRG_1_fu_141_ap_ce = 1'b1;
    end else begin
        grp_PRG_1_fu_141_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp50))) begin
        grp_PRG_1_fu_152_ap_ce = 1'b1;
    end else begin
        grp_PRG_1_fu_152_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp51))) begin
        grp_PRG_1_fu_163_ap_ce = 1'b1;
    end else begin
        grp_PRG_1_fu_163_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        r_strm_0_blk_n = r_strm_0_full_n;
    end else begin
        r_strm_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_strm_0_write = 1'b1;
    end else begin
        r_strm_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        r_strm_1_blk_n = r_strm_1_full_n;
    end else begin
        r_strm_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_strm_1_write = 1'b1;
    end else begin
        r_strm_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        r_strm_2_blk_n = r_strm_2_full_n;
    end else begin
        r_strm_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_strm_2_write = 1'b1;
    end else begin
        r_strm_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        r_strm_3_blk_n = r_strm_3_full_n;
    end else begin
        r_strm_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_strm_3_write = 1'b1;
    end else begin
        r_strm_3_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage0_iter24));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage0_iter24));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp48 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage0_iter24_ignore_call6));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp49 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage0_iter24_ignore_call11));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp50 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage0_iter24_ignore_call16));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp51 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage0_iter24_ignore_call21));
end

assign ap_block_pp0_stage0_ignoreCallOp48 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp49 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp50 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp51 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage0_iter24));
end

always @ (*) begin
    ap_block_state25_pp0_stage0_iter24 = ((r_strm_3_full_n == 1'b0) | (r_strm_2_full_n == 1'b0) | (r_strm_1_full_n == 1'b0) | (r_strm_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage0_iter24_ignore_call11 = ((r_strm_3_full_n == 1'b0) | (r_strm_2_full_n == 1'b0) | (r_strm_1_full_n == 1'b0) | (r_strm_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage0_iter24_ignore_call16 = ((r_strm_3_full_n == 1'b0) | (r_strm_2_full_n == 1'b0) | (r_strm_1_full_n == 1'b0) | (r_strm_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage0_iter24_ignore_call21 = ((r_strm_3_full_n == 1'b0) | (r_strm_2_full_n == 1'b0) | (r_strm_1_full_n == 1'b0) | (r_strm_0_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage0_iter24_ignore_call6 = ((r_strm_3_full_n == 1'b0) | (r_strm_2_full_n == 1'b0) | (r_strm_1_full_n == 1'b0) | (r_strm_0_full_n == 1'b0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv3_i12_i_i1_fu_202_p1 = mul_fu_194_p3;

assign cur_iv_fu_206_p2 = (conv3_i12_i_i1_fu_202_p1 + iv_val);

assign icmp_ln24_fu_182_p2 = ((ap_sig_allocacmp_s_2 == 8'd158) ? 1'b1 : 1'b0);

assign mul_fu_194_p3 = {{ap_sig_allocacmp_s_2}, {1'd0}};

assign r_strm_0_din = {{grp_PRG_1_fu_130_ap_return_1}, {grp_PRG_1_fu_130_ap_return_0}};

assign r_strm_1_din = {{grp_PRG_1_fu_141_ap_return_1}, {grp_PRG_1_fu_141_ap_return_0}};

assign r_strm_2_din = {{grp_PRG_1_fu_152_ap_return_1}, {grp_PRG_1_fu_152_ap_return_0}};

assign r_strm_3_din = {{grp_PRG_1_fu_163_ap_return_1}, {grp_PRG_1_fu_163_ap_return_0}};

assign s_3_fu_188_p2 = (ap_sig_allocacmp_s_2 + 8'd1);

endmodule //GenerateProof_expand_seed_Pipeline_PROCESS_CHUNKS
