// Seed: 2896466217
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input uwire id_2
    , id_9,
    output supply0 id_3,
    input tri1 id_4,
    output wire id_5,
    output tri1 id_6,
    output wire id_7
);
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wand id_5,
    output wire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11,
    output tri1 id_12,
    input wire id_13,
    output tri1 id_14
);
  logic id_16;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_10,
      id_0,
      id_1,
      id_2,
      id_14,
      id_12
  );
  assign modCall_1.id_5 = 0;
endmodule
