$date
	Sat Dec 13 21:52:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_seq_and_comb $end
$var wire 1 ! y_out $end
$var wire 1 " q_out $end
$var reg 1 # a_in $end
$var reg 1 $ b_in $end
$var reg 1 % clk $end
$var reg 1 & data_in $end
$var reg 1 ' sel_in $end
$scope module DUT $end
$var wire 1 # a_in $end
$var wire 1 $ b_in $end
$var wire 1 % clk $end
$var wire 1 & data_in $end
$var wire 1 ' sel_in $end
$var reg 1 " q_out $end
$var reg 1 ! y_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
1$
0#
x"
1!
$end
#5
0"
1%
#10
0%
1&
#15
1"
1%
#20
0%
0&
#25
0"
1%
#30
0%
#35
1%
#40
0%
0$
1#
1'
#45
1%
#50
0!
0%
0'
#55
1%
#60
0%
1$
0#
1'
#65
1%
#70
0%
#75
1%
#80
0%
#85
1%
#90
0%
