Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Nov 27 22:25:20 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     203         
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (303)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (540)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (303)
--------------------------
 There are 165 register/latch pins with no clock driven by root clock pin: P17 (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: standard_clock_generator_60_1/nolabel_line31/standard_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (540)
--------------------------------------------------
 There are 540 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  554          inf        0.000                      0                  554           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           554 Endpoints
Min Delay           554 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.565ns  (logic 1.587ns (18.529%)  route 6.978ns (81.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.802     4.265    main_state_switcher_1/P15_IBUF
    SLICE_X54Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.389 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=176, routed)         4.176     8.565    main_state_switcher_1/P15
    SLICE_X65Y52         FDCE                                         f  main_state_switcher_1/state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.565ns  (logic 1.587ns (18.529%)  route 6.978ns (81.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.802     4.265    main_state_switcher_1/P15_IBUF
    SLICE_X54Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.389 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=176, routed)         4.176     8.565    main_state_switcher_1/P15
    SLICE_X65Y52         FDCE                                         f  main_state_switcher_1/state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.565ns  (logic 1.587ns (18.529%)  route 6.978ns (81.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.802     4.265    main_state_switcher_1/P15_IBUF
    SLICE_X54Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.389 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=176, routed)         4.176     8.565    main_state_switcher_1/P15
    SLICE_X65Y52         FDCE                                         f  main_state_switcher_1/state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.565ns  (logic 1.587ns (18.529%)  route 6.978ns (81.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.802     4.265    main_state_switcher_1/P15_IBUF
    SLICE_X54Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.389 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=176, routed)         4.176     8.565    main_state_switcher_1/P15
    SLICE_X65Y52         FDCE                                         f  main_state_switcher_1/state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 1.587ns (18.853%)  route 6.831ns (81.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.802     4.265    main_state_switcher_1/P15_IBUF
    SLICE_X54Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.389 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=176, routed)         4.028     8.418    main_state_switcher_1/P15
    SLICE_X64Y53         FDPE                                         f  main_state_switcher_1/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 1.587ns (18.853%)  route 6.831ns (81.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.802     4.265    main_state_switcher_1/P15_IBUF
    SLICE_X54Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.389 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=176, routed)         4.028     8.418    main_state_switcher_1/P15
    SLICE_X65Y53         FDCE                                         f  main_state_switcher_1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 1.587ns (18.853%)  route 6.831ns (81.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.802     4.265    main_state_switcher_1/P15_IBUF
    SLICE_X54Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.389 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=176, routed)         4.028     8.418    main_state_switcher_1/P15
    SLICE_X65Y53         FDCE                                         f  main_state_switcher_1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.418ns  (logic 1.587ns (18.853%)  route 6.831ns (81.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.802     4.265    main_state_switcher_1/P15_IBUF
    SLICE_X54Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.389 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=176, routed)         4.028     8.418    main_state_switcher_1/P15
    SLICE_X65Y53         FDCE                                         f  main_state_switcher_1/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/self_clean_timer_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.101ns  (logic 1.587ns (19.591%)  route 6.514ns (80.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.802     4.265    main_state_switcher_1/P15_IBUF
    SLICE_X54Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.389 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=176, routed)         3.712     8.101    main_state_switcher_1/P15
    SLICE_X60Y53         FDCE                                         f  main_state_switcher_1/self_clean_timer_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P15
                            (input port)
  Destination:            main_state_switcher_1/self_clean_timer_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.101ns  (logic 1.587ns (19.591%)  route 6.514ns (80.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P15 (IN)
                         net (fo=0)                   0.000     0.000    P15
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  P15_IBUF_inst/O
                         net (fo=1, routed)           2.802     4.265    main_state_switcher_1/P15_IBUF
    SLICE_X54Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.389 f  main_state_switcher_1/button_in_d1_i_1/O
                         net (fo=176, routed)         3.712     8.101    main_state_switcher_1/P15
    SLICE_X60Y53         FDCE                                         f  main_state_switcher_1/self_clean_timer_reg[23]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.158ns (54.431%)  route 0.132ns (45.569%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[5]/G
    SLICE_X63Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  main_state_switcher_1/next_state_reg[5]/Q
                         net (fo=4, routed)           0.132     0.290    main_state_switcher_1/next_state[5]
    SLICE_X65Y51         FDCE                                         r  main_state_switcher_1/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.178ns (58.155%)  route 0.128ns (41.845%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[1]/G
    SLICE_X64Y52         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  main_state_switcher_1/next_state_reg[1]/Q
                         net (fo=4, routed)           0.128     0.306    main_state_switcher_1/next_state[1]
    SLICE_X65Y53         FDCE                                         r  main_state_switcher_1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.178ns (56.813%)  route 0.135ns (43.187%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[3]/G
    SLICE_X64Y52         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  main_state_switcher_1/next_state_reg[3]/Q
                         net (fo=4, routed)           0.135     0.313    main_state_switcher_1/next_state[3]
    SLICE_X65Y53         FDCE                                         r  main_state_switcher_1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_3/button_in_d1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_3/button_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDCE                         0.000     0.000 r  debounce_3/button_in_d1_reg/C
    SLICE_X55Y45         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  debounce_3/button_in_d1_reg/Q
                         net (fo=23, routed)          0.099     0.227    debounce_3/button_in_d1_reg_n_0
    SLICE_X55Y45         LUT4 (Prop_lut4_I1_O)        0.099     0.326 r  debounce_3/button_out_i_1__2/O
                         net (fo=1, routed)           0.000     0.326    debounce_3/button_out_i_1__2_n_0
    SLICE_X55Y45         FDCE                                         r  debounce_3/button_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.178ns (54.051%)  route 0.151ns (45.949%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[6]/G
    SLICE_X64Y51         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  main_state_switcher_1/next_state_reg[6]/Q
                         net (fo=6, routed)           0.151     0.329    main_state_switcher_1/next_state[6]
    SLICE_X65Y52         FDCE                                         r  main_state_switcher_1/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.178ns (53.392%)  route 0.155ns (46.608%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[8]/G
    SLICE_X64Y51         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  main_state_switcher_1/next_state_reg[8]/Q
                         net (fo=6, routed)           0.155     0.333    main_state_switcher_1/next_state[8]
    SLICE_X65Y52         FDCE                                         r  main_state_switcher_1/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.178ns (53.382%)  route 0.155ns (46.618%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[9]/G
    SLICE_X64Y51         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  main_state_switcher_1/next_state_reg[9]/Q
                         net (fo=6, routed)           0.155     0.333    main_state_switcher_1/next_state[9]
    SLICE_X65Y52         FDCE                                         r  main_state_switcher_1/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_touch_length_checker_1/whether_long_touch_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            button_touch_length_checker_1/whether_long_touch_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE                         0.000     0.000 r  button_touch_length_checker_1/whether_long_touch_reg/C
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  button_touch_length_checker_1/whether_long_touch_reg/Q
                         net (fo=7, routed)           0.168     0.309    button_touch_length_checker_1/power_menu_button_long
    SLICE_X63Y50         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  button_touch_length_checker_1/whether_long_touch_i_1/O
                         net (fo=1, routed)           0.000     0.354    button_touch_length_checker_1/whether_long_touch_i_1_n_0
    SLICE_X63Y50         FDCE                                         r  button_touch_length_checker_1/whether_long_touch_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_4/button_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_4/button_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDCE                         0.000     0.000 r  debounce_4/button_out_reg/C
    SLICE_X55Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_4/button_out_reg/Q
                         net (fo=4, routed)           0.168     0.309    debounce_4/M1_OBUF
    SLICE_X55Y49         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  debounce_4/button_out_i_1__1/O
                         net (fo=1, routed)           0.000     0.354    debounce_4/button_out_i_1__1_n_0
    SLICE_X55Y49         FDCE                                         r  debounce_4/button_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_2/button_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            debounce_2/button_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE                         0.000     0.000 r  debounce_2/button_out_reg/C
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debounce_2/button_out_reg/Q
                         net (fo=7, routed)           0.170     0.311    debounce_2/K6_OBUF
    SLICE_X65Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.356 r  debounce_2/button_out_i_1__3/O
                         net (fo=1, routed)           0.000     0.356    debounce_2/button_out_i_1__3_n_0
    SLICE_X65Y44         FDCE                                         r  debounce_2/button_out_reg/D
  -------------------------------------------------------------------    -------------------





