#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:50 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Sat Jul 15 01:09:59 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 292)]: Syntax error near always
E: Parsing ERROR.


Process "Compile" started.
Current time: Sat Jul 15 01:10:10 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
E: Verilog-4005: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 292)]: Syntax error near always
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
Program Error Out.
Compiling architecture definition.
I: Flow-6004: Design file modified: "D:/VERILOG/smart_car/prj/source/rtl/smart_car.v". 


Process "Compile" started.
Current time: Sat Jul 15 01:10:37 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001426s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.008001s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.004528s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (345.1%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 240)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 169)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.044901s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.6%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.001966s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.010834s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.001800s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.021036s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (148.6%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.781 sec
Current time: Sat Jul 15 01:10:40 2023
Action compile: Peak memory pool usage is 112,271,360 bytes
Process "Compile" done.


Process "Compile" started.
Current time: Sat Jul 15 01:10:44 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0001: Analyzing file D:/VERILOG/smart_car/prj/source/rtl/smart_car.v
I: Verilog-0002: Analyzing module smart_car (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/VERILOG/smart_car/prj} D:/VERILOG/smart_car/prj/source/rtl/smart_car.v successfully.
 0.001283s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "smart_car" is set as top module.
Executing : rtl-elaborate successfully.
 0.008332s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.004592s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (340.3%)
Start rtl-infer.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 240)]: Latch is generated for signal next_state_b, possible missing assignment in an if or case statement.
W: Sdm-2004: [D:/VERILOG/smart_car/prj/source/rtl/smart_car.v(line number: 169)]: Latch is generated for signal next_state_a, possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 0.045225s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.1%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.001903s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (821.2%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.010634s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start FSM inference.
Executing : FSM inference successfully.
 0.001803s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.020355s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (153.5%)
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 2.813 sec
Current time: Sat Jul 15 01:10:47 2023
Action compile: Peak memory pool usage is 111,837,184 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Sat Jul 15 01:10:47 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Generated by Fabric Compiler ( version 2020.2-Lite <build 59895> ) at Sat Jul 15 01:10:50 2023


Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 68)] | Port a has been placed at location C8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 72)] | Port b has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/source/source/smart_car.fdc(line number: 88)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name sys_clk_Inferred [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N217:Z
Executing : get_pins N217:Z successfully.
Executing : create_clock -name N217/Z_Inferred [get_pins N217:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N217/Z_Inferred [get_pins N217:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins N214:Z
Executing : get_pins N214:Z successfully.
Executing : create_clock -name N214/Z_Inferred [get_pins N214:Z] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name N214/Z_Inferred [get_pins N214:Z] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group sys_clk_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N217/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group N217/Z_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N214/Z_Inferred
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group N214/Z_Inferred successfully.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.025685s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.8%)
Start mod-gen.
Executing : mod-gen successfully.
 0.038561s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (121.6%)
Start logic-optimization.
I: Constant propagation done on N3_eq9 (bmsREDXOR).
I: Constant propagation done on N3_mux9 (bmsWIDEMUX).
I: Constant propagation done on N3_eq14 (bmsREDXOR).
I: Constant propagation done on N3_mux14 (bmsWIDEMUX).
I: Constant propagation done on N3_eq16 (bmsREDXOR).
I: Constant propagation done on N3_mux16 (bmsWIDEMUX).
I: Constant propagation done on N3_eq17 (bmsREDXOR).
I: Constant propagation done on N3_eq18 (bmsREDXOR).
I: Constant propagation done on N3_mux18 (bmsWIDEMUX).
I: Constant propagation done on N3_eq19 (bmsREDXOR).
Executing : logic-optimization successfully.
 0.607680s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (100.3%)
Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully.
 0.026838s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.2%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.157760s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (99.9%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.067724s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (115.4%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000084s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000230s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_DFF_C                    47 uses
GTP_DFF_CE                   88 uses
GTP_DFF_E                     4 uses
GTP_DLATCH                    4 uses
GTP_DLATCH_C                  1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      1 use
GTP_LUT2                     76 uses
GTP_LUT3                      5 uses
GTP_LUT4                     38 uses
GTP_LUT5                     35 uses
GTP_LUT5CARRY                83 uses
GTP_MUX2LUT6                  2 uses

I/O ports: 25
GTP_INBUF                  11 uses
GTP_OUTBUF                 14 uses

Mapping Summary:
Total LUTs: 238 of 17536 (1.36%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 238
Total Registers: 139 of 26304 (0.53%)
Total Latches: 5

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 25 of 240 (10.42%)


Number of unique control sets : 12
  CLK(nt_sys_clk), C(N182)                         : 1
  CLK(nt_sys_clk), C(~nt_sys_rst_n)                : 46
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N171)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N176)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N190)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N197)      : 2
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N204)      : 21
  CLK(nt_sys_clk), C(~nt_sys_rst_n), CE(N211)      : 2
  CLK(nt_sys_clk), CE(~nt_echo_en_n)               : 4
  G(N182), C(N181)                                 : 1
  G(N214)                                          : 2
  G(N217)                                          : 2


Number of DFF:CE Signals : 7
  N171(from GTP_LUT2:Z)                            : 21
  N176(from GTP_LUT2:Z)                            : 21
  N190(from GTP_LUT4:Z)                            : 21
  N197(from GTP_LUT4:Z)                            : 2
  N204(from GTP_LUT4:Z)                            : 21
  N211(from GTP_LUT4:Z)                            : 2
  ~nt_echo_en_n(from GTP_INV:Z)                    : 4

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 139

Number of DFF:CP Signals : 2
  N182(from GTP_LUT5:Z)                            : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 134

Number of DLATCH:CP Signals : 1
  N181(from GTP_LUT5:Z)                            : 1

Number of DLATCH:G Signals : 3
  N182(from GTP_LUT5:Z)                            : 1
  N214(from GTP_LUT2:Z)                            : 2
  N217(from GTP_LUT2:Z)                            : 2

Design 'smart_car' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to smart_car_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/G' (GTP_DLATCH_C.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               139           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     242.189 MHz       1000.000          4.129        995.871
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.871       0.000              0            220
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.881       0.000              0            220
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.104       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.876       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.279       0.000              0            139
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : counter_p[17]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N3_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N3_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N549            
                                                                                   N3_mux9/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N3_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N501            
                                                                                   N3_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N3_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N564            
                                                                                   N3_mux19_9/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N3_mux19_9/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.649         _N609            
                                                                                   N178[17]/I1 (GTP_LUT2)
                                   td                    0.164       7.813 r       N178[17]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.813         _N732            
                                                                           r       counter_p[17]/D (GTP_DFF_C)

 Data arrival time                                                   7.813         Logic Levels: 5  
                                                                                   Logic: 1.293ns(31.950%), Route: 2.754ns(68.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[17]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.871                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : counter_p[6]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N3_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N3_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N549            
                                                                                   N3_mux9/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N3_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N501            
                                                                                   N3_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N3_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N564            
                                                                                   N3_mux19_9/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N3_mux19_9/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.649         _N609            
                                                                                   N178[6]/I1 (GTP_LUT2)
                                   td                    0.164       7.813 r       N178[6]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.813         _N721            
                                                                           r       counter_p[6]/D (GTP_DFF_C)

 Data arrival time                                                   7.813         Logic Levels: 5  
                                                                                   Logic: 1.293ns(31.950%), Route: 2.754ns(68.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.871                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : counter_p[0]/D (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N3_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N3_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N549            
                                                                                   N3_mux9/I4 (GTP_LUT5)
                                   td                    0.174       5.657 f       N3_mux9/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.122         _N501            
                                                                                   N3_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N3_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.761         _N564            
                                                                                   N3_mux19_9/I4 (GTP_LUT5)
                                   td                    0.174       6.935 f       N3_mux19_9/Z (GTP_LUT5)
                                   net (fanout=20)       0.714       7.649         _N609            
                                                                                   N178[0]/I1 (GTP_LUT2)
                                   td                    0.164       7.813 r       N178[0]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       7.813         _N715            
                                                                           r       counter_p[0]/D (GTP_DFF_C)

 Data arrival time                                                   7.813         Logic Levels: 5  
                                                                                   Logic: 1.293ns(31.950%), Route: 2.754ns(68.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555    1003.766         nt_sys_clk       
                                                                           r       counter_p[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -7.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.871                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[15]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_b[15]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_b[15]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_b[15]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_b[15]  
                                                                           f       dis_reg_b[15]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_b[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[1]/CLK (GTP_DFF_CE)
Endpoint    : dis_reg_a[1]/D (GTP_DFF_CE)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_e_a[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       counter_e_a[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.597       4.680         counter_e_a[1]   
                                                                           f       dis_reg_a[1]/D (GTP_DFF_CE)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       dis_reg_a[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : nr_b/CLK (GTP_DFF_E)
Endpoint    : nr_b_led/D (GTP_DFF_E)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b/CLK (GTP_DFF_E)

                                   tco                   0.317       4.083 f       nr_b/Q (GTP_DFF_E)
                                   net (fanout=2)        0.597       4.680         nt_nr_b          
                                                                           f       nr_b_led/D (GTP_DFF_E)

 Data arrival time                                                   4.680         Logic Levels: 0  
                                                                                   Logic: 0.317ns(34.683%), Route: 0.597ns(65.317%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       nr_b_led/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[4]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[4]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.630       4.721         counter_p[4]     
                                                                                   N3_mux4_5/I0 (GTP_LUT5)
                                   td                    0.282       5.003 r       N3_mux4_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       5.483         _N549            
                                                                                   N53_mux7_5/I3 (GTP_LUT4)
                                   td                    0.174       5.657 f       N53_mux7_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.465       6.122         _N684            
                                                                                   N53_mux14/I4 (GTP_LUT5)
                                   td                    0.174       6.296 f       N53_mux14/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       6.776         _N631            
                                                                                   N182/I4 (GTP_LUT5)
                                   td                    0.164       6.940 r       N182/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       7.335         N182             
                                                                           r       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   7.335         Logic Levels: 4  
                                                                                   Logic: 1.119ns(31.353%), Route: 2.450ns(68.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.000    1000.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555    1003.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Recovery time                                          -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.335                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.104                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/CLK (GTP_DFF_C)
Endpoint    : pwm_ab_sel/C (GTP_DFF_C)
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[15]/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       counter_p[15]/Q (GTP_DFF_C)
                                   net (fanout=9)        0.672       4.755         counter_p[15]    
                                                                                   N182/I3 (GTP_LUT5)
                                   td                    0.281       5.036 f       N182/Z (GTP_LUT5)
                                   net (fanout=2)        0.395       5.431         N182             
                                                                           f       pwm_ab_sel/C (GTP_DFF_C)

 Data arrival time                                                   5.431         Logic Levels: 1  
                                                                                   Logic: 0.598ns(35.916%), Route: 1.067ns(64.084%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       pwm_ab_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -5.431                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.876                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N21_mux6_2/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N21_mux6_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N978            
                                                                                   N21_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N21_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N513            
                                                                                   N21_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N21_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N620            
                                                                                   N21_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N21_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.480       7.422         _N571            
                                                                                   N26/I3 (GTP_LUT4)
                                   td                    0.174       7.596 f       N26/Z (GTP_LUT4) 
                                   net (fanout=1)        0.749       8.345         nt_pwm2          
                                                                                   pwm2_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.754 f       pwm2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.754         pwm2             
 pwm2                                                                      f       pwm2 (port)      

 Data arrival time                                                  10.754         Logic Levels: 6  
                                                                                   Logic: 3.713ns(53.134%), Route: 3.275ns(46.866%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[5]/CLK (GTP_DFF_C)
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[5]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[5]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.640       4.731         counter_p[5]     
                                                                                   N11_mux3/I0 (GTP_LUT4)
                                   td                    0.260       4.991 f       N11_mux3/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       5.471         _N551            
                                                                                   N32_mux7_7/I4 (GTP_LUT5)
                                   td                    0.174       5.645 f       N32_mux7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.110         _N576            
                                                                                   N32_mux13_3/I4 (GTP_LUT5)
                                   td                    0.174       6.284 f       N32_mux13_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.749         _N977            
                                                                                   N32_mux16/I3 (GTP_LUT4)
                                   td                    0.174       6.923 f       N32_mux16/Z (GTP_LUT4)
                                   net (fanout=2)        0.480       7.403         _N575            
                                                                                   N47_6/I4 (GTP_LUT5)
                                   td                    0.174       7.577 f       N47_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.749       8.326         _N689            
                                                                                   pwm4_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.735 f       pwm4_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.735         pwm4             
 pwm4                                                                      f       pwm4 (port)      

 Data arrival time                                                  10.735         Logic Levels: 6  
                                                                                   Logic: 3.690ns(52.949%), Route: 3.279ns(47.051%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/CLK (GTP_DFF_C)
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=139)      2.555       3.766         nt_sys_clk       
                                                                           r       counter_p[7]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       counter_p[7]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.651       4.742         counter_p[7]     
                                                                                   N21_mux6_2/I4 (GTP_LUT5)
                                   td                    0.283       5.025 r       N21_mux6_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       5.490         _N978            
                                                                                   N21_mux8/I4 (GTP_LUT5)
                                   td                    0.174       5.664 f       N21_mux8/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.129         _N513            
                                                                                   N21_mux12/I4 (GTP_LUT5)
                                   td                    0.174       6.303 f       N21_mux12/Z (GTP_LUT5)
                                   net (fanout=1)        0.465       6.768         _N620            
                                                                                   N21_mux16/I4 (GTP_LUT5)
                                   td                    0.174       6.942 f       N21_mux16/Z (GTP_LUT5)
                                   net (fanout=2)        0.000       6.942         _N571            
                                                                                   N34/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.942 f       N34/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.749       7.691         nt_pwm3          
                                                                                   pwm3_obuf/I (GTP_OUTBUF)
                                   td                    2.409      10.100 f       pwm3_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.100         pwm3             
 pwm3                                                                      f       pwm3 (port)      

 Data arrival time                                                  10.100         Logic Levels: 6  
                                                                                   Logic: 3.539ns(55.873%), Route: 2.795ns(44.127%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_a                                                  0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.000       0.000         echo_a           
                                                                                   echo_a_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_a_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_a        
                                                                           r       echo_a1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_b                                                  0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.000       0.000         echo_b           
                                                                                   echo_b_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_b_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.175       2.386         nt_echo_b        
                                                                           r       echo_b1/D (GTP_DFF_C)

 Data arrival time                                                   2.386         Logic Levels: 1  
                                                                                   Logic: 1.211ns(50.754%), Route: 1.175ns(49.246%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b_led/CE (GTP_DFF_E)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 echo_en_n                                               0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.000       0.000         echo_en_n        
                                                                                   echo_en_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       echo_en_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_echo_en_n     
                                                                                   N111/I (GTP_INV) 
                                   td                    0.000       1.211 f       N111/Z (GTP_INV) 
                                   net (fanout=4)        1.398       2.609         N111             
                                                                           f       nr_b_led/CE (GTP_DFF_E)

 Data arrival time                                                   2.609         Logic Levels: 2  
                                                                                   Logic: 1.211ns(46.416%), Route: 1.398ns(53.584%)
====================================================================================================

====================================================================================================
Action synthesize: Real time elapsed is 7.000 sec
Action synthesize: CPU time elapsed is 6.703 sec
Current time: Sat Jul 15 01:10:54 2023
Action synthesize: Peak memory pool usage is 232,820,736 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sat Jul 15 01:10:56 2023
Compiling architecture definition.
Analyzing project file 'D:/VERILOG/smart_car/prj/smart_car.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351568

Flattening design 'smart_car'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance counter_e_a[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.093750 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
|      Logic Utilization|      Used|      Available|      Utilization(%)
+-------------------------------------------------------------------------+
|                    APM|         0|             30|                    0
|                IOCKDLY|         0|             24|                    0
|                     FF|       139|          26304|                    1
|                    LUT|       243|          17536|                    2
|        Distributed RAM|         0|           4440|                    0
|                    DLL|         0|              6|                    0
|                   DQSL|         0|             18|                    0
|                    DRM|         0|             48|                    0
|               FUSECODE|         0|              1|                    0
|                     IO|        25|            240|                   11
|                IOCKDIV|         0|             12|                    0
|               IOCKGATE|         0|             12|                    0
|                   IPAL|         0|              1|                    0
|                    PLL|         0|              6|                    0
|                   RCKB|         0|             24|                    0
|              SCANCHAIN|         0|              4|                    0
|                  START|         0|              1|                    0
|                   USCM|         1|             20|                    5
|                  HMEMC|         0|              2|                    0
|                    OSC|         0|              1|                    0
|                    ADC|         0|              1|                    0
|                CRYSTAL|         0|              6|                    0
|                  FLSIF|         0|              1|                    0
|                 RESCAL|         0|              6|                    0
|                   UDID|         0|              1|                    0
+-------------------------------------------------------------------------+

Design 'smart_car' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/VERILOG/smart_car/prj/device_map/flow_led.pcf has been covered.
Action dev_map: Real time elapsed is 7.000 sec
Action dev_map: CPU time elapsed is 5.875 sec
Current time: Sat Jul 15 01:11:03 2023
Action dev_map: Peak memory pool usage is 220,626,944 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sat Jul 15 01:11:03 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/VERILOG/smart_car/prj/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l1 -LOC D4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l2 -LOC C6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l3 -LOC A5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port l4 -LOC D6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a -LOC F8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_a_led -LOC F3 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b -LOC E6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW
Executing : def_port nr_b_led -LOC J6 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm1 -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm2 -LOC B6 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm3 -LOC B7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm4 -LOC A8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_ab -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port trig -LOC E7 -IOSTANDARD LVTTL33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 17)] | Port a has been placed at location C8, whose type is share pin.
Executing : def_port a -LOC C8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 18)] | Port b has been placed at location E8, whose type is share pin.
Executing : def_port b -LOC E8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_a -LOC F7 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port echo_b -LOC E5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2002: [D:/VERILOG/smart_car/prj/device_map/flow_led.pcf(line number: 21)] | Port echo_en_n has been placed at location D8, whose type is share pin.
Executing : def_port echo_en_n -LOC D8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port en_ab -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p1 -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p2 -LOC R17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port p3 -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP
Executing : def_port sys_clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP successfully.
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP
Executing : def_port sys_rst_n -LOC G5 -IOSTANDARD LVCMOS15 -VCCIO 1.5 -BUS_KEEPER PULLUP successfully.
Executing : apply_constraint -f D:/VERILOG/smart_car/prj/device_map/flow_led.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485


Placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.72 sec.
Run super clustering :
	Initial slack 992563.
	1 iterations finished.
	Final slack 992563.
Super clustering done.
Design Utilization : 2%.
Global placement takes 0.16 sec.
Wirelength after global placement is 2215.
Placed fixed group with base inst a_ibuf/opit_1 on IOL_7_362.
Placed fixed group with base inst b_ibuf/opit_1 on IOL_7_366.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed group with base inst echo_a_ibuf/opit_1 on IOL_7_294.
Placed fixed group with base inst echo_b_ibuf/opit_1 on IOL_7_326.
Placed fixed group with base inst echo_en_n_ibuf/opit_1 on IOL_7_361.
Placed fixed group with base inst en_ab_ibuf/opit_1 on IOL_151_13.
Placed fixed group with base inst l1_obuf/opit_1 on IOL_7_333.
Placed fixed group with base inst l2_obuf/opit_1 on IOL_7_358.
Placed fixed group with base inst l3_obuf/opit_1 on IOL_7_297.
Placed fixed group with base inst l4_obuf/opit_1 on IOL_7_357.
Placed fixed group with base inst nr_a_led_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst nr_a_obuf/opit_1 on IOL_7_293.
Placed fixed group with base inst nr_b_led_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst nr_b_obuf/opit_1 on IOL_7_325.
Placed fixed group with base inst p1_ibuf/opit_1 on IOL_151_114.
Placed fixed group with base inst p2_ibuf/opit_1 on IOL_151_50.
Placed fixed group with base inst p3_ibuf/opit_1 on IOL_151_49.
Placed fixed group with base inst pwm1_obuf/opit_1 on IOL_151_14.
Placed fixed group with base inst pwm2_obuf/opit_1 on IOL_7_322.
Placed fixed group with base inst pwm3_obuf/opit_1 on IOL_7_330.
Placed fixed group with base inst pwm4_obuf/opit_1 on IOL_7_349.
Placed fixed group with base inst pwm_ab_obuf/opit_1 on IOL_151_10.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst trig_obuf/opit_1 on IOL_7_365.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
Wirelength after Macro cell placement is 2215.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 992563.
	1 iterations finished.
	Final slack 992563.
Super clustering done.
Design Utilization : 2%.
Wirelength after post global placement is 2215.
Post global placement takes 0.20 sec.
Wirelength after legalization is 2319.
Legalization takes 0.05 sec.
Worst slack before Replication Place is 996400.
Wirelength after replication placement is 2319.
Legalized cost 996400.000000.
The detailed placement ends at 10th iteration.
Wirelength after detailed placement is 2207.
Timing-driven detailed placement takes 0.53 sec.
Placement done.
Total placement takes 2.83 sec.
Finished placement. (CPU time elapsed 0h:00m:03s)

Routing started.
Building routing graph takes 1.83 sec.
Worst slack is 997428.
Processing design graph takes 0.16 sec.
Total memory for routing:
	46.999004 M.
Total nets for routing : 428.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Global Routing step 3 takes 0.00 sec.
Global Routing step 1 takes 0.00 sec.
Global Routing step 2 takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 takes 0.08 sec.
Global routing takes 0.08 sec.
Total 451 subnets.
    forward max bucket size 83 , backward 23.
        Unrouted nets 253 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.062500 sec.
    forward max bucket size 24 , backward 39.
        Unrouted nets 164 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 20 , backward 32.
        Unrouted nets 130 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 23 , backward 35.
        Unrouted nets 88 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 59.
        Unrouted nets 51 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 60.
        Unrouted nets 45 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 44.
        Unrouted nets 29 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 20 , backward 44.
        Unrouted nets 17 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 31.
        Unrouted nets 6 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 33.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.20 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.22 sec.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 2.78 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
|         Logic Utilization|      Used|      Available|      Utilization(%)
+----------------------------------------------------------------------------+
|                Use of ADC|         0|              1|                    0
|                Use of APM|         0|             30|                    0
|               Use of BKCL|         3|              6|                   50
|               Use of CLMA|        85|           3274|                    3
|                        FF|       108|          19644|                    1
|                       LUT|       190|          13096|                    1
|              LUT-FF pairs|        67|          13096|                    1
|               Use of CLMS|        28|           1110|                    3
|                        FF|        31|           6660|                    1
|                       LUT|        60|           4440|                    1
|              LUT-FF pairs|        19|           4440|                    1
|           Distributed RAM|         0|           4440|                    0
|            Use of CRYSTAL|         0|              6|                    0
|                Use of DRM|         0|             48|                    0
|              Use of FLSIF|         0|              1|                    0
|           Use of FUSECODE|         0|              1|                    0
|            Use of HARD0N1|         0|           2745|                    0
|              Use of HMEMC|         0|              2|                    0
|                 Use of IO|        25|            240|                   10
|                      IOBD|        13|            120|                   11
|                      IOBR|         1|              6|                   17
|                      IOBS|        11|            114|                   10
|                       DLL|         0|              6|                    0
|                      DQSL|         0|             18|                    0
|            Use of IOCKDIV|         0|             12|                    0
|            Use of IOCKDLY|         0|             24|                    0
|           Use of IOCKGATE|         0|             12|                    0
|      Use of IOCKGMUX_TEST|         0|             12|                    0
|                Use of IOL|        25|            240|                   10
|               Use of IPAL|         0|              1|                    0
|           Use of MFG_TEST|         0|              1|                    0
|                Use of OSC|         0|              1|                    0
|                Use of PLL|         0|              6|                    0
|       Use of PREGMUX_TEST|         0|              6|                    0
|               Use of RCKB|         0|             24|                    0
|       Use of RCKBMUX_TEST|         0|             12|                    0
|             Use of RESCAL|         0|              6|                    0
|          Use of SCANCHAIN|         0|              4|                    0
|              Use of START|         1|              1|                  100
|               Use of UDID|         0|              1|                    0
|               Use of USCM|         1|             20|                    5
|       Use of USCMMUX_TEST|         0|             20|                    0
|       Use of VCKBMUX_TEST|         0|             12|                    0
+----------------------------------------------------------------------------+

I: critical_path_diff_worst_slack: 0 ps. (place 60000 ps, route 60000 ps)
I: critical_path_diff_same_rate: 0.00%. (route 0, same 0)
Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'smart_car' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 13.000 sec
Action pnr: CPU time elapsed is 12.156 sec
Current time: Sat Jul 15 01:11:16 2023
Action pnr: Peak memory pool usage is 419,307,520 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:06s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sat Jul 15 01:11:18 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 467485

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Sat Jul 15 01:11:25 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               139           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     284.657 MHz       1000.000          3.513        996.487
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.487       0.000              0            358
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.192       0.000              0            358
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.233       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.186       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            139
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           997.125       0.000              0            358
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.246       0.000              0            358
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.144       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.072       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            139
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[3]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.726
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.804       4.368         ntclkbufg_0      
 CLMS_54_201/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_201/Q3                    tco                   0.261       4.629 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.454       5.083         counter_p[7]     
 CLMS_54_209/Y2                    td                    0.165       5.248 r       N53_mux7_1/gateop_perm/Z
                                   net (fanout=1)        0.260       5.508         _N878            
 CLMS_54_209/Y0                    td                    0.387       5.895 r       N3_mux9/gateop_perm/Z
                                   net (fanout=1)        0.261       6.156         _N501            
 CLMA_54_208/Y0                    td                    0.164       6.320 r       N3_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       6.580         _N564            
 CLMS_54_209/Y3                    td                    0.209       6.789 r       N3_mux19_9/gateop_perm/Z
                                   net (fanout=20)       0.747       7.536         _N609            
 CLMA_58_204/C1                                                            r       counter_p[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.536         Logic Levels: 4  
                                                                                   Logic: 1.186ns(37.437%), Route: 1.982ns(62.563%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.534    1003.726         ntclkbufg_0      
 CLMA_58_204/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.324                          
 clock uncertainty                                      -0.050    1004.274                          

 Setup time                                             -0.251    1004.023                          

 Data required time                                               1004.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.023                          
 Data arrival time                                                  -7.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.487                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.726
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.804       4.368         ntclkbufg_0      
 CLMS_54_201/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_201/Q3                    tco                   0.261       4.629 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.454       5.083         counter_p[7]     
 CLMS_54_209/Y2                    td                    0.165       5.248 r       N53_mux7_1/gateop_perm/Z
                                   net (fanout=1)        0.260       5.508         _N878            
 CLMS_54_209/Y0                    td                    0.387       5.895 r       N3_mux9/gateop_perm/Z
                                   net (fanout=1)        0.261       6.156         _N501            
 CLMA_54_208/Y0                    td                    0.164       6.320 r       N3_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       6.580         _N564            
 CLMS_54_209/Y3                    td                    0.209       6.789 r       N3_mux19_9/gateop_perm/Z
                                   net (fanout=20)       0.747       7.536         _N609            
 CLMA_58_204/B1                                                            r       counter_p[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.536         Logic Levels: 4  
                                                                                   Logic: 1.186ns(37.437%), Route: 1.982ns(62.563%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.534    1003.726         ntclkbufg_0      
 CLMA_58_204/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.324                          
 clock uncertainty                                      -0.050    1004.274                          

 Setup time                                             -0.240    1004.034                          

 Data required time                                               1004.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.034                          
 Data arrival time                                                  -7.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.498                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[18]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  4.368
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.804       4.368         ntclkbufg_0      
 CLMS_54_201/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_201/Q3                    tco                   0.261       4.629 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.454       5.083         counter_p[7]     
 CLMS_54_209/Y2                    td                    0.165       5.248 r       N53_mux7_1/gateop_perm/Z
                                   net (fanout=1)        0.260       5.508         _N878            
 CLMS_54_209/Y0                    td                    0.387       5.895 r       N3_mux9/gateop_perm/Z
                                   net (fanout=1)        0.261       6.156         _N501            
 CLMA_54_208/Y0                    td                    0.164       6.320 r       N3_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       6.580         _N564            
 CLMS_54_209/Y3                    td                    0.209       6.789 r       N3_mux19_9/gateop_perm/Z
                                   net (fanout=20)       0.749       7.538         _N609            
 CLMA_54_212/B1                                                            r       counter_p[18]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.538         Logic Levels: 4  
                                                                                   Logic: 1.186ns(37.413%), Route: 1.984ns(62.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.541    1003.733         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_p[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.350                          
 clock uncertainty                                      -0.050    1004.300                          

 Setup time                                             -0.240    1004.060                          

 Data required time                                               1004.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.060                          
 Data arrival time                                                  -7.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.522                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[4]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.257  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  3.789
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.597       3.789         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       counter_e_a[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_249/Q2                    tco                   0.223       4.012 f       counter_e_a[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.271         counter_e_a[4]   
 CLMA_30_241/AD                                                            f       dis_reg_a[4]/opit_0_inv/D

 Data arrival time                                                   4.271         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.854       4.418         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       dis_reg_a[4]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.046                          
 clock uncertainty                                       0.000       4.046                          

 Hold time                                               0.033       4.079                          

 Data required time                                                  4.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.079                          
 Data arrival time                                                  -4.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[19]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.432
  Launch Clock Delay      :  3.776
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.584       3.776         ntclkbufg_0      
 CLMS_26_245/CLK                                                           r       counter_e_a[19]/opit_0_inv_L5Q_perm/CLK

 CLMS_26_245/Q0                    tco                   0.223       3.999 f       counter_e_a[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.375       4.374         counter_e_a[19]  
 CLMA_30_256/CD                                                            f       dis_reg_a[19]/opit_0_inv/D

 Data arrival time                                                   4.374         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.291%), Route: 0.375ns(62.709%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.868       4.432         ntclkbufg_0      
 CLMA_30_256/CLK                                                           r       dis_reg_a[19]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.060                          
 clock uncertainty                                       0.000       4.060                          

 Hold time                                               0.033       4.093                          

 Data required time                                                  4.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.093                          
 Data arrival time                                                  -4.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.397
  Launch Clock Delay      :  3.747
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.555       3.747         ntclkbufg_0      
 CLMA_38_228/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_228/Q2                    tco                   0.223       3.970 f       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.144       4.114         counter_e_b[8]   
 CLMS_38_229/AD                                                            f       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   4.114         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.833       4.397         ntclkbufg_0      
 CLMS_38_229/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.617       3.780                          
 clock uncertainty                                       0.000       3.780                          

 Hold time                                               0.033       3.813                          

 Data required time                                                  3.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.813                          
 Data arrival time                                                  -4.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.742
  Launch Clock Delay      :  4.373
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.809       4.373         ntclkbufg_0      
 CLMS_54_205/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_205/Q1                    tco                   0.261       4.634 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.420       5.054         counter_p[1]     
 CLMA_58_204/Y0                    td                    0.383       5.437 r       N3_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.648       6.085         _N549            
 CLMA_66_208/Y2                    td                    0.384       6.469 r       N53_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.723       7.192         _N684            
 CLMS_66_213/Y0                    td                    0.387       7.579 r       N53_mux14/gateop_perm/Z
                                   net (fanout=2)        0.436       8.015         _N631            
 CLMA_70_212/Y0                    td                    0.387       8.402 r       N182/gateop_perm/Z
                                   net (fanout=2)        0.378       8.780         N182             
 CLMS_66_213/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.780         Logic Levels: 4  
                                                                                   Logic: 1.802ns(40.889%), Route: 2.605ns(59.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.550    1003.742         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.340                          
 clock uncertainty                                      -0.050    1004.290                          

 Recovery time                                          -0.277    1004.013                          

 Data required time                                               1004.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.013                          
 Data arrival time                                                  -8.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.233                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  3.731
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.539       3.731         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_208/Q0                    tco                   0.223       3.954 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.260       4.214         counter_p[19]    
 CLMA_70_212/Y0                    td                    0.299       4.513 f       N182/gateop_perm/Z
                                   net (fanout=2)        0.256       4.769         N182             
 CLMS_66_213/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.769         Logic Levels: 1  
                                                                                   Logic: 0.522ns(50.289%), Route: 0.516ns(49.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.828       4.392         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.794                          
 clock uncertainty                                       0.000       3.794                          

 Removal time                                           -0.211       3.583                          

 Data required time                                                  3.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.583                          
 Data arrival time                                                  -4.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.186                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.812       4.376         ntclkbufg_0      
 CLMA_58_204/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_204/Q2                    tco                   0.261       4.637 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.757       5.394         counter_p[3]     
 CLMS_54_209/Y1                    td                    0.276       5.670 r       N11_mux3/gateop_perm/Z
                                   net (fanout=2)        0.800       6.470         _N551            
 CLMA_66_212/Y0                    td                    0.383       6.853 r       N11_mux9/gateop_perm/Z
                                   net (fanout=1)        0.576       7.429         _N612            
 CLMS_66_217/Y6AB                  td                    0.364       7.793 f       N16_muxf6_perm/Z 
                                   net (fanout=1)        3.534      11.327         nt_pwm1          
 IOL_151_14/DO                     td                    0.122      11.449 f       pwm1_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.449         pwm1_obuf/ntO    
 IOBD_152_14/PAD                   td                    2.788      14.237 f       pwm1_obuf/opit_0/O
                                   net (fanout=1)        0.047      14.284         pwm1             
 R13                                                                       f       pwm1 (port)      

 Data arrival time                                                  14.284         Logic Levels: 5  
                                                                                   Logic: 4.194ns(42.329%), Route: 5.714ns(57.671%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.812       4.376         ntclkbufg_0      
 CLMA_58_204/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_204/Q2                    tco                   0.261       4.637 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.757       5.394         counter_p[3]     
 CLMS_54_209/Y1                    td                    0.276       5.670 r       N11_mux3/gateop_perm/Z
                                   net (fanout=2)        0.288       5.958         _N551            
 CLMS_54_213/Y1                    td                    0.382       6.340 r       N32_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.420       6.760         _N576            
 CLMS_54_217/Y0                    td                    0.383       7.143 r       N32_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.442       7.585         _N977            
 CLMA_58_224/Y0                    td                    0.164       7.749 r       N34_muxf6_perm/Y0
                                   net (fanout=1)        0.647       8.396         _N575            
 CLMS_66_221/Y2                    td                    0.348       8.744 f       N47_6/gateop_perm/Z
                                   net (fanout=1)        2.342      11.086         _N689            
 IOL_7_349/DO                      td                    0.122      11.208 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.208         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      13.996 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.088         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.088         Logic Levels: 7  
                                                                                   Logic: 4.724ns(48.641%), Route: 4.988ns(51.359%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.812       4.376         ntclkbufg_0      
 CLMA_58_204/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_204/Q2                    tco                   0.261       4.637 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.427       5.064         counter_p[3]     
 CLMS_54_205/Y0                    td                    0.387       5.451 r       N21_mux6_2/gateop_perm/Z
                                   net (fanout=1)        0.581       6.032         _N978            
 CLMS_54_217/Y1                    td                    0.276       6.308 r       N21_mux8/gateop_perm/Z
                                   net (fanout=1)        0.419       6.727         _N513            
 CLMS_54_221/Y0                    td                    0.383       7.110 r       N21_mux12/gateop_perm/Z
                                   net (fanout=1)        0.419       7.529         _N620            
 CLMA_58_224/Y1                    td                    0.382       7.911 r       N34_muxf6_perm/Y1
                                   net (fanout=1)        0.484       8.395         _N571            
 CLMS_66_221/Y0                    td                    0.239       8.634 f       N26/gateop_perm/Z
                                   net (fanout=1)        2.100      10.734         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      10.856 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.856         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.644 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.741         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.741         Logic Levels: 7  
                                                                                   Logic: 4.838ns(51.660%), Route: 4.527ns(48.340%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.869       1.953         nt_echo_a        
 CLMA_38_256/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.953         Logic Levels: 2  
                                                                                   Logic: 1.029ns(52.688%), Route: 0.924ns(47.312%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.118       2.183         nt_echo_b        
 CLMA_30_232/M2                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.183         Logic Levels: 2  
                                                                                   Logic: 1.029ns(47.137%), Route: 1.154ns(52.863%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a_led/opit_0_inv/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.935       1.023 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.094       1.117 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.236       2.353         nt_echo_en_n     
 CLMA_14_257/CE                                                            r       nr_a_led/opit_0_inv/CE

 Data arrival time                                                   2.353         Logic Levels: 2  
                                                                                   Logic: 1.029ns(43.731%), Route: 1.324ns(56.269%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[3]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.082
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.461       3.528         ntclkbufg_0      
 CLMS_54_201/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_201/Q3                    tco                   0.209       3.737 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.356       4.093         counter_p[7]     
 CLMS_54_209/Y2                    td                    0.132       4.225 r       N53_mux7_1/gateop_perm/Z
                                   net (fanout=1)        0.239       4.464         _N878            
 CLMS_54_209/Y0                    td                    0.310       4.774 r       N3_mux9/gateop_perm/Z
                                   net (fanout=1)        0.240       5.014         _N501            
 CLMA_54_208/Y0                    td                    0.131       5.145 r       N3_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.384         _N564            
 CLMS_54_209/Y3                    td                    0.167       5.551 r       N3_mux19_9/gateop_perm/Z
                                   net (fanout=20)       0.602       6.153         _N609            
 CLMA_58_204/C1                                                            r       counter_p[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.153         Logic Levels: 4  
                                                                                   Logic: 0.949ns(36.152%), Route: 1.676ns(63.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.273    1003.082         ntclkbufg_0      
 CLMA_58_204/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.478                          
 clock uncertainty                                      -0.050    1003.428                          

 Setup time                                             -0.150    1003.278                          

 Data required time                                               1003.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.278                          
 Data arrival time                                                  -6.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.125                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.082
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.461       3.528         ntclkbufg_0      
 CLMS_54_201/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_201/Q3                    tco                   0.209       3.737 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.356       4.093         counter_p[7]     
 CLMS_54_209/Y2                    td                    0.132       4.225 r       N53_mux7_1/gateop_perm/Z
                                   net (fanout=1)        0.239       4.464         _N878            
 CLMS_54_209/Y0                    td                    0.310       4.774 r       N3_mux9/gateop_perm/Z
                                   net (fanout=1)        0.240       5.014         _N501            
 CLMA_54_208/Y0                    td                    0.131       5.145 r       N3_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.384         _N564            
 CLMS_54_209/Y3                    td                    0.167       5.551 r       N3_mux19_9/gateop_perm/Z
                                   net (fanout=20)       0.602       6.153         _N609            
 CLMA_58_204/B1                                                            r       counter_p[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.153         Logic Levels: 4  
                                                                                   Logic: 0.949ns(36.152%), Route: 1.676ns(63.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.273    1003.082         ntclkbufg_0      
 CLMA_58_204/CLK                                                           r       counter_p[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.478                          
 clock uncertainty                                      -0.050    1003.428                          

 Setup time                                             -0.144    1003.284                          

 Data required time                                               1003.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.284                          
 Data arrival time                                                  -6.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.131                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[18]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.087
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.461       3.528         ntclkbufg_0      
 CLMS_54_201/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_201/Q3                    tco                   0.209       3.737 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.356       4.093         counter_p[7]     
 CLMS_54_209/Y2                    td                    0.132       4.225 r       N53_mux7_1/gateop_perm/Z
                                   net (fanout=1)        0.239       4.464         _N878            
 CLMS_54_209/Y0                    td                    0.310       4.774 r       N3_mux9/gateop_perm/Z
                                   net (fanout=1)        0.240       5.014         _N501            
 CLMA_54_208/Y0                    td                    0.131       5.145 r       N3_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.384         _N564            
 CLMS_54_209/Y3                    td                    0.167       5.551 r       N3_mux19_9/gateop_perm/Z
                                   net (fanout=20)       0.586       6.137         _N609            
 CLMA_54_212/B1                                                            r       counter_p[18]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.137         Logic Levels: 4  
                                                                                   Logic: 0.949ns(36.374%), Route: 1.660ns(63.626%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.278    1003.087         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_p[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.493                          
 clock uncertainty                                      -0.050    1003.443                          

 Setup time                                             -0.144    1003.299                          

 Data required time                                               1003.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.299                          
 Data arrival time                                                  -6.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.162                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[4]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.337       3.146         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       counter_e_a[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_249/Q2                    tco                   0.197       3.343 f       counter_e_a[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.247       3.590         counter_e_a[4]   
 CLMA_30_241/AD                                                            f       dis_reg_a[4]/opit_0_inv/D

 Data arrival time                                                   3.590         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.507       3.574         ntclkbufg_0      
 CLMA_30_241/CLK                                                           r       dis_reg_a[4]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.316                          
 clock uncertainty                                       0.000       3.316                          

 Hold time                                               0.028       3.344                          

 Data required time                                                  3.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.344                          
 Data arrival time                                                  -3.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.553
  Launch Clock Delay      :  3.099
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.290       3.099         ntclkbufg_0      
 CLMA_38_228/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_228/Q2                    tco                   0.197       3.296 f       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.138       3.434         counter_e_b[8]   
 CLMS_38_229/AD                                                            f       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   3.434         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.486       3.553         ntclkbufg_0      
 CLMS_38_229/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.147                          
 clock uncertainty                                       0.000       3.147                          

 Hold time                                               0.028       3.175                          

 Data required time                                                  3.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.175                          
 Data arrival time                                                  -3.434                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[14]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.558
  Launch Clock Delay      :  3.108
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.299       3.108         ntclkbufg_0      
 CLMA_38_236/CLK                                                           r       counter_e_b[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_236/Q0                    tco                   0.197       3.305 f       counter_e_b[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.167       3.472         counter_e_b[14]  
 CLMA_38_232/AD                                                            f       dis_reg_b[14]/opit_0_inv/D

 Data arrival time                                                   3.472         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.121%), Route: 0.167ns(45.879%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.491       3.558         ntclkbufg_0      
 CLMA_38_232/CLK                                                           r       dis_reg_b[14]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.152                          
 clock uncertainty                                       0.000       3.152                          

 Hold time                                               0.028       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                  -3.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  3.533
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.466       3.533         ntclkbufg_0      
 CLMS_54_205/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_205/Q1                    tco                   0.209       3.742 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.357       4.099         counter_p[1]     
 CLMA_58_204/Y0                    td                    0.308       4.407 r       N3_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.525       4.932         _N549            
 CLMA_66_208/Y2                    td                    0.308       5.240 r       N53_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.577       5.817         _N684            
 CLMS_66_213/Y0                    td                    0.310       6.127 r       N53_mux14/gateop_perm/Z
                                   net (fanout=2)        0.323       6.450         _N631            
 CLMA_70_212/Y0                    td                    0.310       6.760 r       N182/gateop_perm/Z
                                   net (fanout=2)        0.317       7.077         N182             
 CLMS_66_213/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.077         Logic Levels: 4  
                                                                                   Logic: 1.445ns(40.773%), Route: 2.099ns(59.227%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.289    1003.098         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Recovery time                                          -0.223    1003.221                          

 Data required time                                               1003.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.221                          
 Data arrival time                                                  -7.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.144                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.552
  Launch Clock Delay      :  3.086
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.277       3.086         ntclkbufg_0      
 CLMA_58_208/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_208/Q0                    tco                   0.197       3.283 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.249       3.532         counter_p[19]    
 CLMA_70_212/Y0                    td                    0.264       3.796 f       N182/gateop_perm/Z
                                   net (fanout=2)        0.246       4.042         N182             
 CLMS_66_213/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.042         Logic Levels: 1  
                                                                                   Logic: 0.461ns(48.222%), Route: 0.495ns(51.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.485       3.552         ntclkbufg_0      
 CLMS_66_213/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Removal time                                           -0.186       2.970                          

 Data required time                                                  2.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.970                          
 Data arrival time                                                  -4.042                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.072                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.469       3.536         ntclkbufg_0      
 CLMA_58_204/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_204/Q2                    tco                   0.209       3.745 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.582       4.327         counter_p[3]     
 CLMS_54_209/Y1                    td                    0.221       4.548 r       N11_mux3/gateop_perm/Z
                                   net (fanout=2)        0.616       5.164         _N551            
 CLMA_66_212/Y0                    td                    0.308       5.472 r       N11_mux9/gateop_perm/Z
                                   net (fanout=1)        0.473       5.945         _N612            
 CLMS_66_217/Y6AB                  td                    0.292       6.237 f       N16_muxf6_perm/Z 
                                   net (fanout=1)        3.393       9.630         nt_pwm1          
 IOL_151_14/DO                     td                    0.081       9.711 f       pwm1_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.711         pwm1_obuf/ntO    
 IOBD_152_14/PAD                   td                    2.049      11.760 f       pwm1_obuf/opit_0/O
                                   net (fanout=1)        0.047      11.807         pwm1             
 R13                                                                       f       pwm1 (port)      

 Data arrival time                                                  11.807         Logic Levels: 5  
                                                                                   Logic: 3.160ns(38.206%), Route: 5.111ns(61.794%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.469       3.536         ntclkbufg_0      
 CLMA_58_204/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_204/Q2                    tco                   0.209       3.745 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.582       4.327         counter_p[3]     
 CLMS_54_209/Y1                    td                    0.221       4.548 r       N11_mux3/gateop_perm/Z
                                   net (fanout=2)        0.238       4.786         _N551            
 CLMS_54_213/Y1                    td                    0.307       5.093 r       N32_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.355       5.448         _N576            
 CLMS_54_217/Y0                    td                    0.308       5.756 r       N32_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.349       6.105         _N977            
 CLMA_58_224/Y0                    td                    0.131       6.236 r       N34_muxf6_perm/Y0
                                   net (fanout=1)        0.524       6.760         _N575            
 CLMS_66_221/Y2                    td                    0.279       7.039 f       N47_6/gateop_perm/Z
                                   net (fanout=1)        2.157       9.196         _N689            
 IOL_7_349/DO                      td                    0.081       9.277 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.277         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.326 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.418         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.418         Logic Levels: 7  
                                                                                   Logic: 3.585ns(45.483%), Route: 4.297ns(54.517%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=139)      1.469       3.536         ntclkbufg_0      
 CLMA_58_204/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_204/Q2                    tco                   0.209       3.745 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.362       4.107         counter_p[3]     
 CLMS_54_205/Y0                    td                    0.310       4.417 r       N21_mux6_2/gateop_perm/Z
                                   net (fanout=1)        0.477       4.894         _N978            
 CLMS_54_217/Y1                    td                    0.221       5.115 r       N21_mux8/gateop_perm/Z
                                   net (fanout=1)        0.354       5.469         _N513            
 CLMS_54_221/Y0                    td                    0.308       5.777 r       N21_mux12/gateop_perm/Z
                                   net (fanout=1)        0.358       6.135         _N620            
 CLMA_58_224/Y1                    td                    0.307       6.442 r       N34_muxf6_perm/Y1
                                   net (fanout=1)        0.378       6.820         _N571            
 CLMS_66_221/Y0                    td                    0.192       7.012 f       N26/gateop_perm/Z
                                   net (fanout=1)        1.934       8.946         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.027 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.027         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.076 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.173         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.173         Logic Levels: 7  
                                                                                   Logic: 3.677ns(48.147%), Route: 3.960ns(51.853%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.709       1.616         nt_echo_a        
 CLMA_38_256/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.616         Logic Levels: 2  
                                                                                   Logic: 0.852ns(52.723%), Route: 0.764ns(47.277%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.909       1.797         nt_echo_b        
 CLMA_30_232/M2                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.797         Logic Levels: 2  
                                                                                   Logic: 0.852ns(47.412%), Route: 0.945ns(52.588%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_a_led/opit_0_inv/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.781       0.869 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.071       0.940 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.010       1.950         nt_echo_en_n     
 CLMA_14_257/CE                                                            r       nr_a_led/opit_0_inv/CE

 Data arrival time                                                   1.950         Logic Levels: 2  
                                                                                   Logic: 0.852ns(43.692%), Route: 1.098ns(56.308%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.438 sec
Current time: Sat Jul 15 01:11:25 2023
Action report_timing: Peak memory pool usage is 322,211,840 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sat Jul 15 01:11:27 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.296875 sec.
Generating architecture configuration.
The bitstream file is "D:/VERILOG/smart_car/prj/generate_bitstream/smart_car.sbit"
Generate programming file takes 10.062500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 16.000 sec
Action gen_bit_stream: CPU time elapsed is 15.609 sec
Current time: Sat Jul 15 01:11:43 2023
Action gen_bit_stream: Peak memory pool usage is 340,078,592 bytes
Process "Generate Bitstream" done.
