// Seed: 3142214018
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    output supply1 id_9,
    output tri id_10
);
  logic [(  1 'h0 ) : 1] id_12;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input supply0 id_2,
    input wor id_3
);
  supply0 id_5;
  wire id_6;
  logic [7:0] id_7;
  tri id_8;
  always deassign id_6;
  parameter id_9 = 1;
  assign id_5 = 1;
  assign id_8 = 1'b0;
  assign id_7[1] = 1;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_1,
      id_1
  );
endmodule
