[
  {
    "name": "吳昭正",
    "email": "ccwu@ntut.edu.tw",
    "latestUpdate": "2024-05-22 11:02:34",
    "objective": "This course aims to study the basis of digital circuit design. The course will begin with  number systems and the Boolean algebra. Then, the binary logic gates and the minimization methods, such as Karnaugh Maps and Quine-McCluskey Method will be introduced. Afterwards, we will study combinational circuits such as Adder/Subtractor, Multiplexers, Decoders, and other Programmable Logic Devices. This will be followed by the sequential circuits: latches and flops. Registers and Counters will then be covered. The course will conclude the basic digital design techniques and various topics, including sequential circuit design techniques, state graphs, and future trends.",
    "schedule": "第   1  週：開學課程及相關規定說明\n第   2  週: DE2-70 Quartus II  軟體簡介及使用\n第   3  週：半加器、全加器\n第   4  週：七段解碼、全加減法\n第   5  週: VHDL 多工器、乘法器\n第   6  週: VHDL ROM、乘法器\n第   7  週：正反器、暫存器\n第   8  週：狀態機、RAM\n第   9  週: VHDL 計數器、Moore、Mealy 狀態機\n第  10  週: Moore、Mealy 狀態機設計\n第  11  週: Reduction of State Tables and Assignments\n第  12  週: Comparator、Serial Adder、Parallel Multiplier\n第  13  週：期末專題範例 (I)\n第  14  週：期末專題範例 (II) \n第  15  週：期末專題範例 (III)\n第  16  週：期末專題實做\n第  17  週：期末專題實做\n第  18  週：期末專題展示",
    "scorePolicy": "1. 實作完成 - 含每週實習實作及作業 (60 %)、\n2. 期末專題製作報告 (40 %)。",
    "materials": "Fundamentals of Logic Design, 7th Edition, by Charles H. Roth, Jr. & Larry L. Kinney, Cengage, 2013.",
    "consultation": "課程諮商可以透過 Googfle Classroom、Email (ccwu@ntut.edu.tw) 另行預約時間第十七、十八週的線上課程將以 Google Meet 進行，線上會議連結將透過 Google Classroom 發布。",
    "remarks": "",
    "foreignLanguageTextbooks": true
  }
]
