

================================================================
== Vitis HLS Report for 'compute_mac_sub'
================================================================
* Date:           Fri Mar 28 16:44:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.520 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       59|       59|  0.295 us|  0.295 us|   45|   45|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp_cmp_sub_h  |       57|       57|        23|          5|          1|     8|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     132|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|    1160|    1402|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     630|    -|
|Register         |        -|     -|    1214|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|    2374|    2196|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       1|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_6_no_dsp_1_U158   |fadd_32ns_32ns_32_6_no_dsp_1   |        0|   0|  278|  411|    0|
    |fadd_32ns_32ns_32_6_no_dsp_1_U159   |fadd_32ns_32ns_32_6_no_dsp_1   |        0|   0|  278|  411|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U160  |fmul_32ns_32ns_32_5_max_dsp_1  |        0|   3|  151|  145|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U161  |fmul_32ns_32ns_32_5_max_dsp_1  |        0|   3|  151|  145|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U162  |fmul_32ns_32ns_32_5_max_dsp_1  |        0|   3|  151|  145|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U163  |fmul_32ns_32ns_32_5_max_dsp_1  |        0|   3|  151|  145|    0|
    |sitofp_32s_32_6_no_dsp_1_U164       |sitofp_32s_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    |sitofp_32s_32_6_no_dsp_1_U165       |sitofp_32s_32_6_no_dsp_1       |        0|   0|    0|    0|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|  12| 1160| 1402|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |m_2_fu_356_p2                          |         +|   0|  0|  12|           4|           1|
    |w_ubias_1_fu_440_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_2_fu_449_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_3_fu_458_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_4_fu_467_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_5_fu_476_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_6_fu_485_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_7_fu_494_p2                    |         -|   0|  0|  12|           5|           5|
    |w_ubias_fu_431_p2                      |         -|   0|  0|  12|           5|           5|
    |ap_block_pp0_stage1_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln194_fu_350_p2                   |      icmp|   0|  0|  12|           4|           5|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 132|          54|          53|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  31|          6|    1|          6|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_m_1                   |   9|          2|    4|          8|
    |ap_sig_allocacmp_pout_temp_0_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_1_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_2_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_3_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_4_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_5_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_6_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_6_0_load_1  |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_7_0_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_pout_temp_7_0_load_1  |   9|          2|   32|         64|
    |grp_fu_240_p0                          |  26|          5|   32|        160|
    |grp_fu_240_p1                          |  26|          5|   32|        160|
    |grp_fu_244_p0                          |  26|          5|   32|        160|
    |grp_fu_244_p1                          |  26|          5|   32|        160|
    |grp_fu_248_p0                          |  26|          5|   32|        160|
    |grp_fu_248_p1                          |  31|          6|   32|        192|
    |grp_fu_252_p0                          |  26|          5|   32|        160|
    |grp_fu_252_p1                          |  31|          6|   32|        192|
    |grp_fu_256_p0                          |  14|          3|   32|         96|
    |grp_fu_256_p1                          |  20|          4|   32|        128|
    |grp_fu_260_p0                          |  14|          3|   32|         96|
    |grp_fu_260_p1                          |  20|          4|   32|        128|
    |grp_fu_264_p0                          |  26|          5|   32|        160|
    |grp_fu_267_p0                          |  26|          5|   32|        160|
    |m_fu_96                                |   9|          2|    4|          8|
    |mro_s_0_blk_n                          |   9|          2|    1|          2|
    |pout_temp_0_0_fu_100                   |   9|          2|   32|         64|
    |pout_temp_1_0_fu_104                   |   9|          2|   32|         64|
    |pout_temp_2_0_fu_108                   |   9|          2|   32|         64|
    |pout_temp_3_0_fu_112                   |   9|          2|   32|         64|
    |pout_temp_4_0_fu_116                   |   9|          2|   32|         64|
    |pout_temp_5_0_fu_120                   |   9|          2|   32|         64|
    |pout_temp_6_0_fu_124                   |   9|          2|   32|         64|
    |pout_temp_7_0_fu_128                   |   9|          2|   32|         64|
    |xi_s_0_blk_n                           |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 630|        130| 1042|       3304|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   5|   0|    5|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |conv3_i13_i_1_reg_791                      |   4|   0|    5|          1|
    |conv3_i13_i_2_reg_796                      |   4|   0|    5|          1|
    |conv3_i13_i_3_reg_801                      |   4|   0|    5|          1|
    |conv3_i13_i_4_reg_806                      |   4|   0|    5|          1|
    |conv3_i13_i_5_reg_811                      |   4|   0|    5|          1|
    |conv3_i13_i_6_reg_816                      |   4|   0|    5|          1|
    |conv3_i13_i_7_reg_821                      |   4|   0|    5|          1|
    |conv3_i13_i_reg_786                        |   4|   0|    5|          1|
    |conv_1_reg_963                             |  32|   0|   32|          0|
    |conv_2_reg_968                             |  32|   0|   32|          0|
    |conv_3_reg_973                             |  32|   0|   32|          0|
    |conv_4_reg_978                             |  32|   0|   32|          0|
    |conv_5_reg_983                             |  32|   0|   32|          0|
    |conv_6_reg_988                             |  32|   0|   32|          0|
    |conv_7_reg_993                             |  32|   0|   32|          0|
    |conv_reg_958                               |  32|   0|   32|          0|
    |icmp_ln194_reg_826                         |   1|   0|    1|          0|
    |m_fu_96                                    |   4|   0|    4|          0|
    |mul1_reg_998                               |  32|   0|   32|          0|
    |mul20_1_reg_1003                           |  32|   0|   32|          0|
    |mul20_2_reg_1008                           |  32|   0|   32|          0|
    |mul20_3_reg_1013                           |  32|   0|   32|          0|
    |mul20_4_reg_1028                           |  32|   0|   32|          0|
    |mul20_5_reg_1033                           |  32|   0|   32|          0|
    |mul20_6_reg_1048                           |  32|   0|   32|          0|
    |mul20_7_reg_1053                           |  32|   0|   32|          0|
    |mul_1_reg_923                              |  32|   0|   32|          0|
    |mul_2_reg_928                              |  32|   0|   32|          0|
    |mul_3_reg_933                              |  32|   0|   32|          0|
    |mul_4_reg_938                              |  32|   0|   32|          0|
    |mul_5_reg_943                              |  32|   0|   32|          0|
    |mul_6_reg_948                              |  32|   0|   32|          0|
    |mul_7_reg_953                              |  32|   0|   32|          0|
    |mul_reg_918                                |  32|   0|   32|          0|
    |pout_temp_0_0_fu_100                       |  32|   0|   32|          0|
    |pout_temp_1_0_fu_104                       |  32|   0|   32|          0|
    |pout_temp_2_0_fu_108                       |  32|   0|   32|          0|
    |pout_temp_3_0_fu_112                       |  32|   0|   32|          0|
    |pout_temp_4_0_fu_116                       |  32|   0|   32|          0|
    |pout_temp_5_0_fu_120                       |  32|   0|   32|          0|
    |pout_temp_6_0_fu_124                       |  32|   0|   32|          0|
    |pout_temp_7_0_fu_128                       |  32|   0|   32|          0|
    |w_ubias_1_reg_843                          |   5|   0|    5|          0|
    |w_ubias_2_reg_848                          |   5|   0|    5|          0|
    |w_ubias_3_reg_853                          |   5|   0|    5|          0|
    |w_ubias_4_reg_858                          |   5|   0|    5|          0|
    |w_ubias_5_reg_863                          |   5|   0|    5|          0|
    |w_ubias_6_reg_868                          |   5|   0|    5|          0|
    |w_ubias_7_reg_873                          |   5|   0|    5|          0|
    |w_ubias_reg_838                            |   5|   0|    5|          0|
    |xi_val_reg_830                             |  32|   0|   32|          0|
    |icmp_ln194_reg_826                         |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1214|  32| 1159|          8|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_0      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_1      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_2      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_3      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_4      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_5      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_6      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|ap_return_7      |  out|   32|  ap_ctrl_hs|  compute_mac_sub|  return value|
|xi_s_0_dout      |   in|   32|     ap_fifo|           xi_s_0|       pointer|
|xi_s_0_empty_n   |   in|    1|     ap_fifo|           xi_s_0|       pointer|
|xi_s_0_read      |  out|    1|     ap_fifo|           xi_s_0|       pointer|
|mro_s_0_dout     |   in|   32|     ap_fifo|          mro_s_0|       pointer|
|mro_s_0_empty_n  |   in|    1|     ap_fifo|          mro_s_0|       pointer|
|mro_s_0_read     |  out|    1|     ap_fifo|          mro_s_0|       pointer|
|qzeros_0_val     |   in|    4|     ap_none|     qzeros_0_val|        scalar|
|qzeros_1_val     |   in|    4|     ap_none|     qzeros_1_val|        scalar|
|qzeros_2_val     |   in|    4|     ap_none|     qzeros_2_val|        scalar|
|qzeros_3_val     |   in|    4|     ap_none|     qzeros_3_val|        scalar|
|qzeros_4_val     |   in|    4|     ap_none|     qzeros_4_val|        scalar|
|qzeros_5_val     |   in|    4|     ap_none|     qzeros_5_val|        scalar|
|qzeros_6_val     |   in|    4|     ap_none|     qzeros_6_val|        scalar|
|qzeros_7_val     |   in|    4|     ap_none|     qzeros_7_val|        scalar|
|qscale_0_val     |   in|   32|     ap_none|     qscale_0_val|        scalar|
|qscale_1_val     |   in|   32|     ap_none|     qscale_1_val|        scalar|
|qscale_2_val     |   in|   32|     ap_none|     qscale_2_val|        scalar|
|qscale_3_val     |   in|   32|     ap_none|     qscale_3_val|        scalar|
|qscale_4_val     |   in|   32|     ap_none|     qscale_4_val|        scalar|
|qscale_5_val     |   in|   32|     ap_none|     qscale_5_val|        scalar|
|qscale_6_val     |   in|   32|     ap_none|     qscale_6_val|        scalar|
|qscale_7_val     |   in|   32|     ap_none|     qscale_7_val|        scalar|
+-----------------+-----+-----+------------+-----------------+--------------+

