<शैली गुरु>
/* SPDX-License-Identअगरier: GPL-2.0 */
/*
 * This header provides घड़ी numbers क्रम the ingenic,jz4740-cgu DT binding.
 *
 * They are roughly ordered as:
 *   - बाह्यal घड़ीs
 *   - PLLs
 *   - muxes/भागiders in the order they appear in the jz4740 programmers manual
 *   - gates in order of their bit in the CLKGR* रेजिस्टरs
 */

#अगर_अघोषित __DT_BINDINGS_CLOCK_JZ4740_CGU_H__
#घोषणा __DT_BINDINGS_CLOCK_JZ4740_CGU_H__

#घोषणा JZ4740_CLK_EXT		0
#घोषणा JZ4740_CLK_RTC		1
#घोषणा JZ4740_CLK_PLL		2
#घोषणा JZ4740_CLK_PLL_HALF	3
#घोषणा JZ4740_CLK_CCLK		4
#घोषणा JZ4740_CLK_HCLK		5
#घोषणा JZ4740_CLK_PCLK		6
#घोषणा JZ4740_CLK_MCLK		7
#घोषणा JZ4740_CLK_LCD		8
#घोषणा JZ4740_CLK_LCD_PCLK	9
#घोषणा JZ4740_CLK_I2S		10
#घोषणा JZ4740_CLK_SPI		11
#घोषणा JZ4740_CLK_MMC		12
#घोषणा JZ4740_CLK_UHC		13
#घोषणा JZ4740_CLK_UDC		14
#घोषणा JZ4740_CLK_UART0	15
#घोषणा JZ4740_CLK_UART1	16
#घोषणा JZ4740_CLK_DMA		17
#घोषणा JZ4740_CLK_IPU		18
#घोषणा JZ4740_CLK_ADC		19
#घोषणा JZ4740_CLK_I2C		20
#घोषणा JZ4740_CLK_AIC		21
#घोषणा JZ4740_CLK_TCU		22

#पूर्ण_अगर /* __DT_BINDINGS_CLOCK_JZ4740_CGU_H__ */
