{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488978696878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488978696888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  8 10:11:36 2017 " "Processing started: Wed Mar  8 10:11:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488978696888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488978696888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Experimento5 -c Experimento5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Experimento5 -c Experimento5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488978696890 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1488978697945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V74x162.vhd 2 1 " "Found 2 design units, including 1 entities, in source file V74x162.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V74x162-V74x162_arch " "Found design unit 1: V74x162-V74x162_arch" {  } { { "V74x162.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/V74x162.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716673 ""} { "Info" "ISGN_ENTITY_NAME" "1 V74x162 " "Found entity 1: V74x162" {  } { { "V74x162.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/V74x162.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488978716673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716681 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488978716681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716685 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488978716685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716686 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488978716686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716687 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488978716687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716687 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488978716687 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ContadorBCD.vhd " "Can't analyze file -- file ContadorBCD.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1488978716688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Experimento5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Experimento5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Experimento5-hierarquica " "Found design unit 1: Experimento5-hierarquica" {  } { { "Experimento5.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/Experimento5.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716692 ""} { "Info" "ISGN_ENTITY_NAME" "1 Experimento5 " "Found entity 1: Experimento5" {  } { { "Experimento5.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/Experimento5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488978716692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V74x162_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file V74x162_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 V74x162_16bits-hierarquica " "Found design unit 1: V74x162_16bits-hierarquica" {  } { { "V74x162_16bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/V74x162_16bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716692 ""} { "Info" "ISGN_ENTITY_NAME" "1 V74x162_16bits " "Found entity 1: V74x162_16bits" {  } { { "V74x162_16bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/V74x162_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488978716692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488978716692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Experimento5 " "Elaborating entity \"Experimento5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488978716825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medidor medidor:M1 " "Elaborating entity \"medidor\" for hierarchy \"medidor:M1\"" {  } { { "Experimento5.vhd" "M1" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/Experimento5.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488978716884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle medidor:M1\|controle:C1 " "Elaborating entity \"controle\" for hierarchy \"medidor:M1\|controle:C1\"" {  } { { "medidor.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/medidor.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488978716894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V74x162_16bits medidor:M1\|V74x162_16bits:D2 " "Elaborating entity \"V74x162_16bits\" for hierarchy \"medidor:M1\|V74x162_16bits:D2\"" {  } { { "medidor.vhd" "D2" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/medidor.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488978716903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V74x162 medidor:M1\|V74x162_16bits:D2\|V74x162:C1 " "Elaborating entity \"V74x162\" for hierarchy \"medidor:M1\|V74x162_16bits:D2\|V74x162:C1\"" {  } { { "V74x162_16bits.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/V74x162_16bits.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488978716907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:C1 " "Elaborating entity \"controlador\" for hierarchy \"controlador:C1\"" {  } { { "Experimento5.vhd" "C1" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/Experimento5.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488978716913 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ereg controlador.vhd(24) " "VHDL Process Statement warning at controlador.vhd(24): signal \"Ereg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/controlador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1488978716913 "|Experimento5|controlador:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bits_en reg16bits_en:R1 " "Elaborating entity \"reg16bits_en\" for hierarchy \"reg16bits_en:R1\"" {  } { { "Experimento5.vhd" "R1" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/Experimento5.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488978716918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg_en hex7seg_en:D1 " "Elaborating entity \"hex7seg_en\" for hierarchy \"hex7seg_en:D1\"" {  } { { "Experimento5.vhd" "D1" { Text "/home/danzambuja/Quartus/Projetos/Experimento5/Experimento5.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488978716926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488978718433 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1488978718847 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488978719077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488978719077 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488978719349 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488978719349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488978719349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488978719349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1247 " "Peak virtual memory: 1247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488978719359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  8 10:11:59 2017 " "Processing ended: Wed Mar  8 10:11:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488978719359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488978719359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488978719359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488978719359 ""}
