trait Parameters {
  def InverterDelay = 2
  def AndGateDelay = 3
  def NandGateDelay = 4
  def OrGateDelay = 5
}
