AIO_CLK -> {HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_VCXO1_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0, HW_RAAGA_DSP_0_RAAGA0_DSP_RAAGA0, HW_RAAGA0_AIO, HW_AIO, HW_VEC_AIO}
AIO_SRAM -> {HW_AIO_SRAM}
AUD_AIO -> {AIO_SRAM, AIO_CLK}
AUD_PLL0 -> {HW_AUD_PLL0}
AUD_PLL1 -> {HW_AUD_PLL1}
AVD -> {AVD0, AVD1}
AVD0 -> {AVD0_PWR, AVD0_CLK}
AVD0_CLK -> {HW_HVDS0_HVDS0_CPU, HW_HVDP0_HVDP0_CPU}
AVD0_PWR -> {HW_HVD0_SRAM, HW_HVDP0_SRAM, HW_HVDS0_SRAM}
AVD1 -> {AVD1_PWR, AVD1_CLK}
AVD1_CLK -> {HW_HVDS1_HVDS1_CPU, HW_HVDP1_HVDP1_CPU}
AVD1_PWR -> {HW_HVD1_SRAM, HW_HVDP1_SRAM, HW_HVDS1_SRAM}
BINT_OPEN -> {SID, SMARTCARD0, VICE, SMARTCARD1, RAAGA, MM_M2MC0, XPT, AUD_AIO, AVD, VDC, M2MC, HDMI_RX0_CLK, GRAPHICS3D, HDMI_TX0_CLK}
BVN -> {HW_BVN, HW_BVN_DVPHR0_DVPHT0_VEC}
BVN_SRAM -> {HW_BVN_SRAM}
DMA -> {XPT_XMEMIF}
GRAPHICS3D -> {HW_V3D_V3D}
GRAPHICS3D_SRAM -> {HW_V3D_SRAM}
HDMI_RX0_CLK -> {HW_BVN_DVPHR0_DVPHT0_VEC, HW_DVPHR0}
HDMI_RX0_PHY -> {HW_HDMI_RX0_PHY}
HDMI_RX0_SRAM -> {HW_DVPHR0_SRAM}
HDMI_TX0_CLK -> {HW_BVN_DVPHR0_DVPHT0_VEC, HW_DVPHT0}
HDMI_TX0_PHY -> {HW_HDMI_TX0_PHY}
HSM -> {XPT_XMEMIF}
HW_AUD_PLL0 -> {HW_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0, HW_RAAGA_DSP_0_RAAGA0_DSP_RAAGA0, HW_VEC_AIO, HW_RAAGA0_AIO, HW_AIO}
HW_AUD_PLL1 -> {HW_RAAGA_DSP_0_RAAGA0_DSP_RAAGA0, HW_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0, HW_VEC_AIO, HW_RAAGA0_AIO, HW_AIO}
HW_HDMI_RX0_PHY -> {HW_BVN_DVPHR0_DVPHT0_VEC, HW_DVPHR0}
HW_HDMI_TX0_PHY -> {HW_DVPHT0, HW_BVN_DVPHR0_DVPHT0_VEC}
HW_HVDP0_HVDP0_CORE -> {HW_HVD_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
HW_HVDP0_HVDP0_CPU -> {HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_HVDS0_HVDS0_CORE, HW_HVD0, HW_HVDP0_HVDP0_CORE, HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_HVD0_SID, HW_HVD0_SECBUS}
HW_HVDP1_HVDP1_CORE -> {HW_HVD_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
HW_HVDP1_HVDP1_CPU -> {HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_HVDP1_HVDP1_CORE, HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_HVD1_SECBUS, HW_HVD1, HW_HVDS1_HVDS1_CORE}
HW_HVDS0_HVDS0_CORE -> {HW_HVD_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
HW_HVDS0_HVDS0_CPU -> {HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_HVDS0_HVDS0_CORE, HW_HVD0, HW_HVDP0_HVDP0_CORE, HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_HVD0_SID, HW_HVD0_SECBUS}
HW_HVDS1_HVDS1_CORE -> {HW_HVD_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
HW_HVDS1_HVDS1_CPU -> {HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_HVDP1_HVDP1_CORE, HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_HVD1_SECBUS, HW_HVD1, HW_HVDS1_HVDS1_CORE}
HW_HVD_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {DV_HVD_CTRL_CH0_div}
HW_HVD_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {DV_HVD_CTRL_CH1_div}
HW_HVD_CH_CTRL_CH_2_POST_DIV_HOLD_CH2 -> {DV_HVD_CTRL_CH2_div}
HW_HVD_CH_CTRL_CH_5_POST_DIV_HOLD_CH5 -> {DV_HVD_CTRL_CH5_div}
HW_NETWORK_CH_CTRL_CH_5_POST_DIV_HOLD_CH5 -> {DV_NETWORK_CTRL_CH5_div}
HW_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0 -> {MX_RAAGA_DSP_0_RAAGA0_DSP_SELECT_RAAGA0, HW_RAAGA0_AIO, HW_RAAGA0}
HW_RAAGA_DSP_0_RAAGA0_DSP_RAAGA0 -> {MX_RAAGA_DSP_0_RAAGA0_DSP_SELECT_RAAGA0, HW_RAAGA0_AIO, HW_RAAGA0}
HW_SC0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_SC0_CTRL_WRAPPER_CONTROL_PWRDN_REQ}
HW_SC1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_SC1_CTRL_WRAPPER_CONTROL_PWRDN_REQ}
HW_SYS_CTRL_SC0 -> {MX_SMARTCARD_MUX_SELECT_SC0_CLOCK}
HW_SYS_CTRL_SC1 -> {MX_SMARTCARD_MUX_SELECT_SC1_CLOCK}
HW_V3D_V3D -> {HW_HVD_CH_CTRL_CH_5_POST_DIV_HOLD_CH5, HW_V3D}
HW_VCXO0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_VCXO0_CTRL_WRAPPER_CONTROL_PWRDN_REQ}
HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {HW_VCXO0_CTRL_WRAPPER_CONTROL_PWRDN_REQ}
HW_VCXO1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_VCXO1_CTRL_WRAPPER_CONTROL_PWRDN_REQ}
HW_VCXO1_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {HW_VCXO1_CTRL_WRAPPER_CONTROL_PWRDN_REQ}
HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0 -> {HW_HVD_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
HW_VEC_AIO_GFX_MM_M2MC0_GFX_MM_M2MC0_MM_M2MC0 -> {HW_XPT_CH_CTRL_CH_4_POST_DIV_HOLD_CH4}
HW_VEC_AIO_GFX_VEC_ITU656_0 -> {MX_ITU656_0_MUX_SELECT_VEC_ITU656_0_CLOCK}
HW_XPT_CH_CTRL_CH_4_POST_DIV_HOLD_CH4 -> {DV_XPT_CTRL_CH4_div}
M2MC -> {M2MC0, M2MC1}
M2MC0 -> {HW_VEC_AIO_GFX_M2MC0_GFX_M2MC0_M2MC0, HW_M2MC0}
M2MC0_SRAM -> {HW_M2MC0_SRAM}
M2MC1 -> {HW_HVD_CH_CTRL_CH_2_POST_DIV_HOLD_CH2, HW_M2MC1}
M2MCTFU0 -> {HW_HVD_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
M2MC_SRAM -> {M2MC0_SRAM}
MAGNUM_CONTROLLED -> {HDMI_RX0_CLK, HDMI_TX0_PHY, VDC, M2MC, GRAPHICS3D_SRAM, HDMI_RX0_SRAM, MM_M2MC0, AUD_AIO, XPT, VDC_HDMI_TX_PHY0, VDC_HDMI_RX_CLK0, SMARTCARD1, GRAPHICS3D, HDMI_TX0_CLK, MMM2MC0_SRAM, AVD, AUD_PLL1, XPT_SRAM, SID, HDMI_RX0_PHY, SMARTCARD0, VICE, AUD_PLL0, RAAGA}
MMM2MC0_SRAM -> {HW_MMM2MC0_SRAM}
MM_M2MC0 -> {HW_VEC_AIO_GFX_MM_M2MC0_GFX_MM_M2MC0_MM_M2MC0}
MX_ITU656_0_MUX_SELECT_VEC_ITU656_0_CLOCK -> {HW_VCXO0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0, HW_VCXO1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
MX_RAAGA_DSP_0_RAAGA0_DSP_SELECT_RAAGA0 -> {HW_NETWORK_CH_CTRL_CH_5_POST_DIV_HOLD_CH5, HW_XPT_CH_CTRL_CH_5_POST_DIV_HOLD_CH5}
MX_SMARTCARD_MUX_SELECT_SC0_CLOCK -> {HW_SC0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
MX_SMARTCARD_MUX_SELECT_SC1_CLOCK -> {HW_SC1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
RAAGA -> {RAAGA0_DSP, RAAGA0_CLK, RAAGA0_SRAM}
RAAGA0_CLK -> {HW_RAAGA0_AIO, HW_RAAGA0}
RAAGA0_DSP -> {HW_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0, HW_RAAGA_DSP_0_RAAGA0_DSP_RAAGA0}
RAAGA0_SRAM -> {HW_RAAGA0_SRAM}
SECURE_ACCESS -> {HW_XPT_SECBUS_XPT_REMUX, HW_HVD0_SECBUS, HW_HVD1_SECBUS, HW_VICE20_SECBUS}
SID -> {HW_SID, HW_HVD0_SID}
SMARTCARD0 -> {HW_SYS_CTRL_SC0}
SMARTCARD1 -> {HW_SYS_CTRL_SC1}
VDC -> {VDC_656_OUT, VDC_VEC, BVN, VDC_VEC_SRAM, VDC_DAC, BVN_SRAM}
VDC_656_OUT -> {HW_VEC_AIO_GFX_VEC_ITU656_0, HW_VEC_ITU656}
VDC_DAC -> {HW_VDAC}
VDC_HDMI_RX_CLK0 -> {HDMI_RX0_CLK}
VDC_HDMI_TX_PHY0 -> {HDMI_TX0_PHY}
VDC_VEC -> {HW_BVN_DVPHR0_DVPHT0_VEC, HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_VCXO1_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_VEC_AIO, HW_VEC_ITU656, HW_VEC}
VDC_VEC_SRAM -> {HW_VEC_SRAM}
VICE -> {VICE0}
VICE0 -> {VICE0_CLK}
VICE0_CLK -> {HW_VICE20, HW_VICE20_SECBUS}
XPT -> {XPT_PARSER, XPT_REMUX, XPT_RAVE, XPT_PLAYBACK, XPT_PACKETSUB}
XPT_PACKETSUB -> {XPT_XMEMIF}
XPT_PARSER -> {XPT_XMEMIF}
XPT_PLAYBACK -> {XPT_XMEMIF}
XPT_RAVE -> {XPT_XMEMIF}
XPT_REMUX -> {HW_XPT_REMUX, HW_XPT_XPT_REMUX, HW_XPT_SECBUS_XPT_REMUX, HW_XPT_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_XPT_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
XPT_SRAM -> {HW_XPT_SRAM}
XPT_XMEMIF -> {HW_XPT_XPT_REMUX, HW_XPT_SECBUS_XPT_REMUX, HW_XPT_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_XPT_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
