
#ifndef __RTK_OV2640_CFG_H
#define __RTK_OV2640_CFG_H

// #include "./BSP/RTK_OV2640/atk_mc2640.h"

#define RTK_OV2640_REG_BANK_SEL  RTK_OV2640_REG_DSP_RA_DLMT

/* RTK-OV2640 DSP register bank */
#define RTK_OV2640_REG_DSP_R_BYPASS         0x05
#define RTK_OV2640_REG_DSP_Qs               0x44
#define RTK_OV2640_REG_DSP_CTRLI            0x50
#define RTK_OV2640_REG_DSP_HSIZE            0x51
#define RTK_OV2640_REG_DSP_VSIZE            0x52
#define RTK_OV2640_REG_DSP_XOFFL            0x53
#define RTK_OV2640_REG_DSP_YOFFL            0x54
#define RTK_OV2640_REG_DSP_VHYX             0x55
#define RTK_OV2640_REG_DSP_DPRP             0x56
#define RTK_OV2640_REG_DSP_TEST             0x57
#define RTK_OV2640_REG_DSP_ZMOW             0x5A
#define RTK_OV2640_REG_DSP_ZMOH             0x5B
#define RTK_OV2640_REG_DSP_ZMHH             0x5C
#define RTK_OV2640_REG_DSP_BPADDR           0x7C
#define RTK_OV2640_REG_DSP_BPDATA           0x7D
#define RTK_OV2640_REG_DSP_CTRL2            0x86
#define RTK_OV2640_REG_DSP_CTRL3            0x87
#define RTK_OV2640_REG_DSP_SIZEL            0x8C
#define RTK_OV2640_REG_DSP_HSIZE8           0xC0
#define RTK_OV2640_REG_DSP_VSIZE8           0xC1
#define RTK_OV2640_REG_DSP_CTRL0            0xC2
#define RTK_OV2640_REG_DSP_CTRL1            0xC3
#define RTK_OV2640_REG_DSP_R_DVP_SP         0xD3
#define RTK_OV2640_REG_DSP_IMAGE_MODE       0xDA
#define RTK_OV2640_REG_DSP_RESET            0xE0
#define RTK_OV2640_REG_DSP_MS_SP            0xF0
#define RTK_OV2640_REG_DSP_SS_ID            0xF7
#define RTK_OV2640_REG_DSP_SS_CTRL          0xF8
#define RTK_OV2640_REG_DSP_MC_BIST          0xF9
#define RTK_OV2640_REG_DSP_MC_AL            0xFA
#define RTK_OV2640_REG_DSP_MC_AH            0xFB
#define RTK_OV2640_REG_DSP_MC_D             0xFC
#define RTK_OV2640_REG_DSP_P_CMD            0xFD
#define RTK_OV2640_REG_DSP_P_STATUS         0xFE
#define RTK_OV2640_REG_DSP_RA_DLMT          0xFF

/* RTK-OV2640 sensor register bank */
#define RTK_OV2640_REG_SENSOR_GAIN          0x00
#define RTK_OV2640_REG_SENSOR_COM1          0x03
#define RTK_OV2640_REG_SENSOR_REG04         0x04
#define RTK_OV2640_REG_SENSOR_REG08         0x08
#define RTK_OV2640_REG_SENSOR_COM2          0x09
#define RTK_OV2640_REG_SENSOR_PIDH          0x0A
#define RTK_OV2640_REG_SENSOR_PIDL          0x0B
#define RTK_OV2640_REG_SENSOR_COM3          0x0C
#define RTK_OV2640_REG_SENSOR_COM4          0x0D
#define RTK_OV2640_REG_SENSOR_AEC           0x10
#define RTK_OV2640_REG_SENSOR_CLKRC         0x11
#define RTK_OV2640_REG_SENSOR_COM7          0x12
#define RTK_OV2640_REG_SENSOR_COM8          0x13
#define RTK_OV2640_REG_SENSOR_COM9          0x14
#define RTK_OV2640_REG_SENSOR_COM10         0x15
#define RTK_OV2640_REG_SENSOR_HREFST        0x17
#define RTK_OV2640_REG_SENSOR_HREFEND       0x18
#define RTK_OV2640_REG_SENSOR_VSTRT         0x19
#define RTK_OV2640_REG_SENSOR_VEND          0x1A
#define RTK_OV2640_REG_SENSOR_MIDH          0x1C
#define RTK_OV2640_REG_SENSOR_MIDL          0x1D
#define RTK_OV2640_REG_SENSOR_AEW           0x24
#define RTK_OV2640_REG_SENSOR_AEB           0x25
#define RTK_OV2640_REG_SENSOR_VV            0x26
#define RTK_OV2640_REG_SENSOR_REG2A         0x2A
#define RTK_OV2640_REG_SENSOR_FRARL         0x2B
#define RTK_OV2640_REG_SENSOR_ADDVSL        0x2D
#define RTK_OV2640_REG_SENSOR_ADDVSH        0x2E
#define RTK_OV2640_REG_SENSOR_YAVG          0x2F
#define RTK_OV2640_REG_SENSOR_HSDY          0x30
#define RTK_OV2640_REG_SENSOR_HEDY          0x31
#define RTK_OV2640_REG_SENSOR_REG32         0x32
#define RTK_OV2640_REG_SENSOR_ARCOM2        0x34
#define RTK_OV2640_REG_SENSOR_REG45         0x45
#define RTK_OV2640_REG_SENSOR_FLL           0x46
#define RTK_OV2640_REG_SENSOR_FLH           0x47
#define RTK_OV2640_REG_SENSOR_COM19         0x48
#define RTK_OV2640_REG_SENSOR_ZOOMS         0x49
#define RTK_OV2640_REG_SENSOR_COM22         0x4B
#define RTK_OV2640_REG_SENSOR_COM25         0x4E
#define RTK_OV2640_REG_SENSOR_BD50          0x4F
#define RTK_OV2640_REG_SENSOR_BD60          0x50
#define RTK_OV2640_REG_SENSOR_REG5D         0x5D
#define RTK_OV2640_REG_SENSOR_REG5E         0x5E
#define RTK_OV2640_REG_SENSOR_REG5F         0x5F
#define RTK_OV2640_REG_SENSOR_REG60         0x60
#define RTK_OV2640_REG_SENSOR_HISTO_LOW     0x61
#define RTK_OV2640_REG_SENSOR_HISTO_HIGH    0x62

/* ATK-MC2640 UXGA register config
 * UXGA: 1600*1200 @15FPS
 */
const uint8_t rtk_ov2640_init_uxga_cfg[][2] = {
	{0xFF, 0x00},
	{0x2C, 0xFF},
	{0x2E, 0xDF},
	{0xFF, 0x01},	//rtk switch bank
	{0x3C, 0x32},	//rtk la: after it dout start (before this some data line toggle)
	{0x11, 0x01},	//rtk 0x00 @15fps 0x01@7.5fps (from la waveform)
	{0x09, 0x02},
	{0x04, 0xA8},
	{0x13, 0xE5},
	{0x14, 0x48},
	{0x2C, 0x0C},
	{0x33, 0x78},
	{0x3A, 0x33},
	{0x3B, 0xFB},
	{0x3E, 0x00},
	{0x43, 0x11},
	{0x16, 0x10},
	{0x39, 0x92},
	{0x35, 0xDA},
	{0x22, 0x1A},
	{0x37, 0xC3},
	{0x23, 0x00},
	{0x34, 0xC0},
	{0x36, 0x1A},
	{0x06, 0x88},
	{0x07, 0xC0},
	{0x0D, 0x87},
	{0x0E, 0x41},
	{0x4C, 0x00},
	{0x48, 0x00},
	{0x5B, 0x00},
	{0x42, 0x03},
	{0x4A, 0x81},
	{0x21, 0x99},
	{0x24, 0x40},
	{0x25, 0x38},
	{0x26, 0x82},
	{0x5C, 0x00},
	{0x63, 0x00},
	{0x46, 0x00},
	{0x0C, 0x3C},
	{0x61, 0x70},
	{0x62, 0x80},
	{0x7C, 0x05},
	{0x20, 0x80},
	{0x28, 0x30},
	{0x6C, 0x00},
	{0x6D, 0x80},
	{0x6E, 0x00},
	{0x70, 0x02},
	{0x71, 0x94},
	{0x73, 0xC1},
	{0x3D, 0x34},
	{0x5A, 0x57},
	{0x12, 0x00},
	{0x17, 0x11},
	{0x18, 0x75},
	{0x19, 0x01},
	{0x1A, 0x97},
	{0x32, 0x36},
	{0x03, 0x0F},
	{0x37, 0x40},
	{0x4F, 0xCA},
	{0x50, 0xA8},
	{0x5A, 0x23},
	{0x6D, 0x00},
	{0x6D, 0x38},
	{0xFF, 0x00},
	{0xE5, 0x7F},
	{0xF9, 0xC0},
	{0x41, 0x24},
	{0xE0, 0x14},
	{0x76, 0xFF},
	{0x33, 0xA0},
	{0x42, 0x20},
	{0x43, 0x18},
	{0x4C, 0x00},
	{0x87, 0xD5},
	{0x88, 0x3F},
	{0xD7, 0x03},
	{0xD9, 0x10},
	{0xD3, 0x82},
	{0xC8, 0x08},
	{0xC9, 0x80},
	{0x7C, 0x00},
	{0x7D, 0x00},
	{0x7C, 0x03},
	{0x7D, 0x48},
	{0x7D, 0x48},
	{0x7C, 0x08},
	{0x7D, 0x20},
	{0x7D, 0x10},
	{0x7D, 0x0E},
	{0x90, 0x00},
	{0x91, 0x0E},
	{0x91, 0x1A},
	{0x91, 0x31},
	{0x91, 0x5A},
	{0x91, 0x69},
	{0x91, 0x75},
	{0x91, 0x7E},
	{0x91, 0x88},
	{0x91, 0x8F},
	{0x91, 0x96},
	{0x91, 0xA3},
	{0x91, 0xAF},
	{0x91, 0xC4},
	{0x91, 0xD7},
	{0x91, 0xE8},
	{0x91, 0x20},
	{0x92, 0x00},
	{0x93, 0x06},
	{0x93, 0xE3},
	{0x93, 0x05},
	{0x93, 0x05},
	{0x93, 0x00},
	{0x93, 0x04},
	{0x93, 0x00},
	{0x93, 0x00},
	{0x93, 0x00},
	{0x93, 0x00},
	{0x93, 0x00},
	{0x93, 0x00},
	{0x93, 0x00},
	{0x96, 0x00},
	{0x97, 0x08},
	{0x97, 0x19},
	{0x97, 0x02},
	{0x97, 0x0C},
	{0x97, 0x24},
	{0x97, 0x30},
	{0x97, 0x28},
	{0x97, 0x26},
	{0x97, 0x02},
	{0x97, 0x98},
	{0x97, 0x80},
	{0x97, 0x00},
	{0x97, 0x00},
	{0xC3, 0xEF},
	{0xA4, 0x00},
	{0xA8, 0x00},
	{0xC5, 0x11},
	{0xC6, 0x51},
	{0xBF, 0x80},
	{0xC7, 0x10},
	{0xB6, 0x66},
	{0xB8, 0xA5},
	{0xB7, 0x64},
	{0xB9, 0x7C},
	{0xB3, 0xAF},
	{0xB4, 0x97},
	{0xB5, 0xFF},
	{0xB0, 0xC5},
	{0xB1, 0x94},
	{0xB2, 0x0F},
	{0xC4, 0x5C},
	{0xC0, 0xC8},
	{0xC1, 0x96},
	{0x8C, 0x00},
	{0x86, 0x3D},
	{0x50, 0x00},
	{0x51, 0x90},
	{0x52, 0x2C},
	{0x53, 0x00},
	{0x54, 0x00},
	{0x55, 0x88},
	{0x5A, 0x90},
	{0x5B, 0x2C},
	{0x5C, 0x05},
	{0xD3, 0x02},
	{0xC3, 0xED},
	{0x7F, 0x00},
	{0xDA, 0x09},
	{0xE5, 0x1F},
	{0xE1, 0x67},
	{0xE0, 0x00},
	{0xDD, 0x7F},
	{0x05, 0x00},
};

/* ATK-MC2640 SVGA register config
* SVGA: 800*600 @30fps
*/
const uint8_t rtk_ov2640_init_svga_cfg[][2] = {
	{0xFF, 0x00},
	{0x2C, 0xFF},
	{0x2E, 0xDF},
	{0xFF, 0x01},
	{0x3C, 0x32},
	{0x11, 0x00},
	{0x09, 0x02},
	{0x04, 0xA8},
	{0x13, 0xE5},
	{0x14, 0x48},
	{0x2C, 0x0C},
	{0x33, 0x78},
	{0x3A, 0x33},
	{0x3B, 0xFB},
	{0x3E, 0x00},
	{0x43, 0x11},
	{0x16, 0x10},
	{0x39, 0x92},
	{0x35, 0xDA},
	{0x22, 0x1A},
	{0x37, 0xC3},
	{0x23, 0x00},
	{0x34, 0xC0},
	{0x36, 0x1A},
	{0x06, 0x88},
	{0x07, 0xC0},
	{0x0D, 0x87},
	{0x0E, 0x41},
	{0x4C, 0x00},
	{0x48, 0x00},
	{0x5B, 0x00},
	{0x42, 0x03},
	{0x4A, 0x81},
	{0x21, 0x99},
	{0x24, 0x40},
	{0x25, 0x38},
	{0x26, 0x82},
	{0x5C, 0x00},
	{0x63, 0x00},
	{0x46, 0x22},
	{0x0C, 0x3C},
	{0x61, 0x70},
	{0x62, 0x80},
	{0x7C, 0x05},
	{0x20, 0x80},
	{0x28, 0x30},
	{0x6C, 0x00},
	{0x6D, 0x80},
	{0x6E, 0x00},
	{0x70, 0x02},
	{0x71, 0x94},
	{0x73, 0xC1},
	{0x3D, 0x34},
	{0x5A, 0x57},
	{0x12, 0x40},
	{0x17, 0x11},
	{0x18, 0x43},
	{0x19, 0x00},
	{0x1A, 0x4B},
	{0x32, 0x09},
	{0x37, 0xC0},
	{0x4F, 0xCA},
	{0x50, 0xA8},
	{0x5A, 0x23},
	{0x6D, 0x00},
	{0x3D, 0x38},
	{0xFF, 0x00},
	{0xE5, 0x7F},
	{0xF9, 0xC0},
	{0x41, 0x24},
	{0xE0, 0x14},
	{0x76, 0xFF},
	{0x33, 0xA0},
	{0x42, 0x20},
	{0x43, 0x18},
	{0x4C, 0x00},
	{0x87, 0xD5},
	{0x88, 0x3F},
	{0xD7, 0x03},
	{0xD9, 0x10},
	{0xD3, 0x82},
	{0xC8, 0x08},
	{0xC9, 0x80},
	{0x7C, 0x00},
	{0x7D, 0x00},
	{0x7C, 0x03},
	{0x7D, 0x48},
	{0x7D, 0x48},
	{0x7C, 0x08},
	{0x7D, 0x20},
	{0x7D, 0x10},
	{0x7D, 0x0E},
	{0x90, 0x00},
	{0x91, 0x0E},
	{0x91, 0x1A},
	{0x91, 0x31},
	{0x91, 0x5A},
	{0x91, 0x69},
	{0x91, 0x75},
	{0x91, 0x7E},
	{0x91, 0x88},
	{0x91, 0x8F},
	{0x91, 0x96},
	{0x91, 0xA3},
	{0x91, 0xAF},
	{0x91, 0xC4},
	{0x91, 0xD7},
	{0x91, 0xE8},
	{0x91, 0x20},
	{0x92, 0x00},
	{0x93, 0x06},
	{0x93, 0xE3},
	{0x93, 0x05},
	{0x93, 0x05},
	{0x93, 0x00},
	{0x93, 0x04},
	{0x93, 0x00},
	{0x93, 0x00},
	{0x93, 0x00},
	{0x93, 0x00},
	{0x93, 0x00},
	{0x93, 0x00},
	{0x93, 0x00},
	{0x96, 0x00},
	{0x97, 0x08},
	{0x97, 0x19},
	{0x97, 0x02},
	{0x97, 0x0C},
	{0x97, 0x24},
	{0x97, 0x30},
	{0x97, 0x28},
	{0x97, 0x26},
	{0x97, 0x02},
	{0x97, 0x98},
	{0x97, 0x80},
	{0x97, 0x00},
	{0x97, 0x00},
	{0xC3, 0xED},
	{0xA4, 0x00},
	{0xA8, 0x00},
	{0xC5, 0x11},
	{0xC6, 0x51},
	{0xBF, 0x80},
	{0xC7, 0x10},
	{0xB6, 0x66},
	{0xB8, 0xA5},
	{0xB7, 0x64},
	{0xB9, 0x7C},
	{0xB3, 0xAF},
	{0xB4, 0x97},
	{0xB5, 0xFF},
	{0xB0, 0xC5},
	{0xB1, 0x94},
	{0xB2, 0x0F},
	{0xC4, 0x5C},
	{0xC0, 0x64},
	{0xC1, 0x4B},
	{0x8C, 0x00},
	{0x86, 0x3D},
	{0x50, 0x00},
	{0x51, 0xC8},
	{0x52, 0x96},
	{0x53, 0x00},
	{0x54, 0x00},
	{0x55, 0x00},
	{0x5A, 0xC8},
	{0x5B, 0x96},
	{0x5C, 0x00},
	{0xD3, 0x02},
	{0xC3, 0xED},
	{0x7F, 0x00},
	{0xDA, 0x09},
	{0xE5, 0x1F},
	{0xE1, 0x67},
	{0xE0, 0x00},
	{0xDD, 0x7F},
	{0x05, 0x00},
};

const uint8_t ov2640_settings_jpeg3[][2] = {//ESP
	{0xFF, 0x00},				//{BANK_SEL, BANK_DSP},
	{0xE0, (0x10 | 0x04)},		//{RESET, RESET_JPEG | RESET_DVP},							 //bit4:jpeg, bit2 dvp
	{0xDA, (0x10 | 0x01)},		//{IMAGE_MODE, IMAGE_MODE_JPEG_EN | IMAGE_MODE_HREF_VSYNC},  //bit4 jpeg output, bit0:0 YUYV (1: YVYU)
	{0xD7, 0x03},
	{0xE1, 0x77},
	{0xE5, 0x1F},
	{0xD9, 0x10},
	{0xDF, 0x80},
	{0x33, 0x80},
	{0x3C, 0x10},
	{0xEB, 0x30},
	{0xDD, 0x7F},
	{0xE0, 0x00},				//{RESET, 0x00},
	{0, 0}	//end flag for esp, also for{} padding
};


const uint8_t ov2640_settings_yuv422[][2] = {	//ESP
	// {BANK_SEL, BANK_DSP},
	// {RESET, RESET_DVP},
	// {IMAGE_MODE, IMAGE_MODE_YUV422},
	// {0xD7, 0x01},
	// {0xE1, 0x67},
	// {RESET, 0x00},
	// {0, 0},
	{0xFF, 0x00},
	{0xE0, 0x04},
	{0xDA, 0x00},//YUV422 YUYV;   {IMAGE_MODE, IMAGE_MODE_YUV422},  //bit4 jpeg output, bit0:0 YUYV(c2[4]0:YUYV, 1 YVYU); (1: VYUY)
	{0xD7, 0x01},
	{0xE1, 0x67},
	{0xE0, 0x00},
	{0, 0},
};

const uint8_t rtk_ov2640_set_yuv422_cfg[][2] = {
	{0xFF, 0x00},	//ATK
	{0xDA, 0x10},
	{0xD7, 0x03},
	{0xDF, 0x00},
	{0x33, 0x80},
	{0x3C, 0x40},
	{0xE1, 0x77},
	{0x00, 0x00},
};

const uint8_t rtk_ov2640_set_jpeg_cfg[][2] = {
	{0xFF, 0x01},
	{0xE0, 0x14},//bit4:jpeg, bit2 dvp
	{0xE1, 0x77},//E1-E4 rsvd
	{0xE5, 0x1F},
	{0xD7, 0x03},//D4-D9 rsvd
	{0xDA, 0x10},//bit4 jpeg output, bit0:0 YUYV (1: YVYU)
	{0xE0, 0x00},
};

const uint8_t rtk_ov2640_set_rgb565_cfg[][2] = {
	{0xFF, 0x00},
	{0xDA, 0x09},
	{0xD7, 0x03},
	{0xDF, 0x02},
	{0x33, 0xA0},
	{0x3C, 0x00},
	{0xE1, 0x67},
	{0xFF, 0x01},
	{0xE0, 0x00},
	{0xE1, 0x00},
	{0xE5, 0x00},
	{0xD7, 0x00},
	{0xDA, 0x00},
	{0xE0, 0x00},
};

#endif
