<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="7884pt" height="680pt"
 viewBox="0.00 0.00 7884.00 680.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 676)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-676 7880,-676 7880,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 7856,-8 7856,-8 7862,-8 7868,-14 7868,-20 7868,-20 7868,-652 7868,-652 7868,-658 7862,-664 7856,-664 7856,-664 20,-664 20,-664 14,-664 8,-658 8,-652 8,-652 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="3938" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="3938" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;external_memory_ranges=&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=atomic&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 7848,-16 7848,-16 7854,-16 7860,-22 7860,-28 7860,-28 7860,-606 7860,-606 7860,-612 7854,-618 7848,-618 7848,-618 28,-618 28,-618 22,-618 16,-612 16,-606 16,-606 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="3938" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="3938" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decoder=system.cpu0.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M108,-24C108,-24 972,-24 972,-24 978,-24 984,-30 984,-36 984,-36 984,-378 984,-378 984,-384 978,-390 972,-390 972,-390 108,-390 108,-390 102,-390 96,-384 96,-378 96,-378 96,-36 96,-36 96,-30 102,-24 108,-24"/>
<text text-anchor="middle" x="540" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="540" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M630,-146C630,-146 964,-146 964,-146 970,-146 976,-152 976,-158 976,-158 976,-332 976,-332 976,-338 970,-344 964,-344 964,-344 630,-344 630,-344 624,-344 618,-338 618,-332 618,-332 618,-158 618,-158 618,-152 624,-146 630,-146"/>
<text text-anchor="middle" x="797" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="797" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M638,-154C638,-154 781,-154 781,-154 787,-154 793,-160 793,-166 793,-166 793,-286 793,-286 793,-292 787,-298 781,-298 781,-298 638,-298 638,-298 632,-298 626,-292 626,-286 626,-286 626,-166 626,-166 626,-160 632,-154 638,-154"/>
<text text-anchor="middle" x="709.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="709.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M646,-162C646,-162 773,-162 773,-162 779,-162 785,-168 785,-174 785,-174 785,-240 785,-240 785,-246 779,-252 773,-252 773,-252 646,-252 646,-252 640,-252 634,-246 634,-240 634,-240 634,-174 634,-174 634,-168 640,-162 646,-162"/>
<text text-anchor="middle" x="709.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="709.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M813,-154C813,-154 956,-154 956,-154 962,-154 968,-160 968,-166 968,-166 968,-286 968,-286 968,-292 962,-298 956,-298 956,-298 813,-298 813,-298 807,-298 801,-292 801,-286 801,-286 801,-166 801,-166 801,-160 807,-154 813,-154"/>
<text text-anchor="middle" x="884.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="884.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M821,-162C821,-162 948,-162 948,-162 954,-162 960,-168 960,-174 960,-174 960,-240 960,-240 960,-246 954,-252 948,-252 948,-252 821,-252 821,-252 815,-252 809,-246 809,-240 809,-240 809,-174 809,-174 809,-168 815,-162 821,-162"/>
<text text-anchor="middle" x="884.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="884.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust18" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust18"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M116,-32C116,-32 278,-32 278,-32 284,-32 290,-38 290,-44 290,-44 290,-110 290,-110 290,-116 284,-122 278,-122 278,-122 116,-122 116,-122 110,-122 104,-116 104,-110 104,-110 104,-44 104,-44 104,-38 110,-32 116,-32"/>
<text text-anchor="middle" x="197" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="197" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust24" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust24"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M310,-32C310,-32 472,-32 472,-32 478,-32 484,-38 484,-44 484,-44 484,-110 484,-110 484,-116 478,-122 472,-122 472,-122 310,-122 310,-122 304,-122 298,-116 298,-110 298,-110 298,-44 298,-44 298,-38 304,-32 310,-32"/>
<text text-anchor="middle" x="391" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="391" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust30" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust30"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M512,-32C512,-32 674,-32 674,-32 680,-32 686,-38 686,-44 686,-44 686,-110 686,-110 686,-116 680,-122 674,-122 674,-122 512,-122 512,-122 506,-122 500,-116 500,-110 500,-110 500,-44 500,-44 500,-38 506,-32 512,-32"/>
<text text-anchor="middle" x="593" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="593" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust36" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust36"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M710,-32C710,-32 872,-32 872,-32 878,-32 884,-38 884,-44 884,-44 884,-110 884,-110 884,-116 878,-122 872,-122 872,-122 710,-122 710,-122 704,-122 698,-116 698,-110 698,-110 698,-44 698,-44 698,-38 704,-32 710,-32"/>
<text text-anchor="middle" x="791" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="791" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust42" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust42"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M321,-162C321,-162 598,-162 598,-162 604,-162 610,-168 610,-174 610,-174 610,-240 610,-240 610,-246 604,-252 598,-252 598,-252 321,-252 321,-252 315,-252 309,-246 309,-240 309,-240 309,-174 309,-174 309,-168 315,-162 321,-162"/>
<text text-anchor="middle" x="459.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="459.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust44" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust44"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=1&#10;decoder=system.cpu1.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1076,-24C1076,-24 1940,-24 1940,-24 1946,-24 1952,-30 1952,-36 1952,-36 1952,-378 1952,-378 1952,-384 1946,-390 1940,-390 1940,-390 1076,-390 1076,-390 1070,-390 1064,-384 1064,-378 1064,-378 1064,-36 1064,-36 1064,-30 1070,-24 1076,-24"/>
<text text-anchor="middle" x="1508" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="1508" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust45" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust45"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1598,-146C1598,-146 1932,-146 1932,-146 1938,-146 1944,-152 1944,-158 1944,-158 1944,-332 1944,-332 1944,-338 1938,-344 1932,-344 1932,-344 1598,-344 1598,-344 1592,-344 1586,-338 1586,-332 1586,-332 1586,-158 1586,-158 1586,-152 1592,-146 1598,-146"/>
<text text-anchor="middle" x="1765" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1765" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust46" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust46"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1606,-154C1606,-154 1749,-154 1749,-154 1755,-154 1761,-160 1761,-166 1761,-166 1761,-286 1761,-286 1761,-292 1755,-298 1749,-298 1749,-298 1606,-298 1606,-298 1600,-298 1594,-292 1594,-286 1594,-286 1594,-166 1594,-166 1594,-160 1600,-154 1606,-154"/>
<text text-anchor="middle" x="1677.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1677.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust47" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust47"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1614,-162C1614,-162 1741,-162 1741,-162 1747,-162 1753,-168 1753,-174 1753,-174 1753,-240 1753,-240 1753,-246 1747,-252 1741,-252 1741,-252 1614,-252 1614,-252 1608,-252 1602,-246 1602,-240 1602,-240 1602,-174 1602,-174 1602,-168 1608,-162 1614,-162"/>
<text text-anchor="middle" x="1677.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1677.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust49" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust49"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1781,-154C1781,-154 1924,-154 1924,-154 1930,-154 1936,-160 1936,-166 1936,-166 1936,-286 1936,-286 1936,-292 1930,-298 1924,-298 1924,-298 1781,-298 1781,-298 1775,-298 1769,-292 1769,-286 1769,-286 1769,-166 1769,-166 1769,-160 1775,-154 1781,-154"/>
<text text-anchor="middle" x="1852.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1852.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust50" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust50"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1789,-162C1789,-162 1916,-162 1916,-162 1922,-162 1928,-168 1928,-174 1928,-174 1928,-240 1928,-240 1928,-246 1922,-252 1916,-252 1916,-252 1789,-252 1789,-252 1783,-252 1777,-246 1777,-240 1777,-240 1777,-174 1777,-174 1777,-168 1783,-162 1789,-162"/>
<text text-anchor="middle" x="1852.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1852.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust57" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust57"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1084,-32C1084,-32 1246,-32 1246,-32 1252,-32 1258,-38 1258,-44 1258,-44 1258,-110 1258,-110 1258,-116 1252,-122 1246,-122 1246,-122 1084,-122 1084,-122 1078,-122 1072,-116 1072,-110 1072,-110 1072,-44 1072,-44 1072,-38 1078,-32 1084,-32"/>
<text text-anchor="middle" x="1165" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1165" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust63" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust63"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1278,-32C1278,-32 1440,-32 1440,-32 1446,-32 1452,-38 1452,-44 1452,-44 1452,-110 1452,-110 1452,-116 1446,-122 1440,-122 1440,-122 1278,-122 1278,-122 1272,-122 1266,-116 1266,-110 1266,-110 1266,-44 1266,-44 1266,-38 1272,-32 1278,-32"/>
<text text-anchor="middle" x="1359" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1359" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust69" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust69"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1480,-32C1480,-32 1642,-32 1642,-32 1648,-32 1654,-38 1654,-44 1654,-44 1654,-110 1654,-110 1654,-116 1648,-122 1642,-122 1642,-122 1480,-122 1480,-122 1474,-122 1468,-116 1468,-110 1468,-110 1468,-44 1468,-44 1468,-38 1474,-32 1480,-32"/>
<text text-anchor="middle" x="1561" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1561" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust75" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust75"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1678,-32C1678,-32 1840,-32 1840,-32 1846,-32 1852,-38 1852,-44 1852,-44 1852,-110 1852,-110 1852,-116 1846,-122 1840,-122 1840,-122 1678,-122 1678,-122 1672,-122 1666,-116 1666,-110 1666,-110 1666,-44 1666,-44 1666,-38 1672,-32 1678,-32"/>
<text text-anchor="middle" x="1759" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1759" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust81" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust81"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1289,-162C1289,-162 1566,-162 1566,-162 1572,-162 1578,-168 1578,-174 1578,-174 1578,-240 1578,-240 1578,-246 1572,-252 1566,-252 1566,-252 1289,-252 1289,-252 1283,-252 1277,-246 1277,-240 1277,-240 1277,-174 1277,-174 1277,-168 1283,-162 1289,-162"/>
<text text-anchor="middle" x="1427.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1427.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust83"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=2&#10;decoder=system.cpu2.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2044,-24C2044,-24 2908,-24 2908,-24 2914,-24 2920,-30 2920,-36 2920,-36 2920,-378 2920,-378 2920,-384 2914,-390 2908,-390 2908,-390 2044,-390 2044,-390 2038,-390 2032,-384 2032,-378 2032,-378 2032,-36 2032,-36 2032,-30 2038,-24 2044,-24"/>
<text text-anchor="middle" x="2476" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2476" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust84" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust84"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2566,-146C2566,-146 2900,-146 2900,-146 2906,-146 2912,-152 2912,-158 2912,-158 2912,-332 2912,-332 2912,-338 2906,-344 2900,-344 2900,-344 2566,-344 2566,-344 2560,-344 2554,-338 2554,-332 2554,-332 2554,-158 2554,-158 2554,-152 2560,-146 2566,-146"/>
<text text-anchor="middle" x="2733" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2733" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust85"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2574,-154C2574,-154 2717,-154 2717,-154 2723,-154 2729,-160 2729,-166 2729,-166 2729,-286 2729,-286 2729,-292 2723,-298 2717,-298 2717,-298 2574,-298 2574,-298 2568,-298 2562,-292 2562,-286 2562,-286 2562,-166 2562,-166 2562,-160 2568,-154 2574,-154"/>
<text text-anchor="middle" x="2645.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2645.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust86" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust86"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2582,-162C2582,-162 2709,-162 2709,-162 2715,-162 2721,-168 2721,-174 2721,-174 2721,-240 2721,-240 2721,-246 2715,-252 2709,-252 2709,-252 2582,-252 2582,-252 2576,-252 2570,-246 2570,-240 2570,-240 2570,-174 2570,-174 2570,-168 2576,-162 2582,-162"/>
<text text-anchor="middle" x="2645.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2645.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust88" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust88"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2749,-154C2749,-154 2892,-154 2892,-154 2898,-154 2904,-160 2904,-166 2904,-166 2904,-286 2904,-286 2904,-292 2898,-298 2892,-298 2892,-298 2749,-298 2749,-298 2743,-298 2737,-292 2737,-286 2737,-286 2737,-166 2737,-166 2737,-160 2743,-154 2749,-154"/>
<text text-anchor="middle" x="2820.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2820.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust89"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2757,-162C2757,-162 2884,-162 2884,-162 2890,-162 2896,-168 2896,-174 2896,-174 2896,-240 2896,-240 2896,-246 2890,-252 2884,-252 2884,-252 2757,-252 2757,-252 2751,-252 2745,-246 2745,-240 2745,-240 2745,-174 2745,-174 2745,-168 2751,-162 2757,-162"/>
<text text-anchor="middle" x="2820.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2820.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust96" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust96"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2052,-32C2052,-32 2214,-32 2214,-32 2220,-32 2226,-38 2226,-44 2226,-44 2226,-110 2226,-110 2226,-116 2220,-122 2214,-122 2214,-122 2052,-122 2052,-122 2046,-122 2040,-116 2040,-110 2040,-110 2040,-44 2040,-44 2040,-38 2046,-32 2052,-32"/>
<text text-anchor="middle" x="2133" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2133" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust102" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust102"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2246,-32C2246,-32 2408,-32 2408,-32 2414,-32 2420,-38 2420,-44 2420,-44 2420,-110 2420,-110 2420,-116 2414,-122 2408,-122 2408,-122 2246,-122 2246,-122 2240,-122 2234,-116 2234,-110 2234,-110 2234,-44 2234,-44 2234,-38 2240,-32 2246,-32"/>
<text text-anchor="middle" x="2327" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2327" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust108"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2448,-32C2448,-32 2610,-32 2610,-32 2616,-32 2622,-38 2622,-44 2622,-44 2622,-110 2622,-110 2622,-116 2616,-122 2610,-122 2610,-122 2448,-122 2448,-122 2442,-122 2436,-116 2436,-110 2436,-110 2436,-44 2436,-44 2436,-38 2442,-32 2448,-32"/>
<text text-anchor="middle" x="2529" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2529" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust114"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2646,-32C2646,-32 2808,-32 2808,-32 2814,-32 2820,-38 2820,-44 2820,-44 2820,-110 2820,-110 2820,-116 2814,-122 2808,-122 2808,-122 2646,-122 2646,-122 2640,-122 2634,-116 2634,-110 2634,-110 2634,-44 2634,-44 2634,-38 2640,-32 2646,-32"/>
<text text-anchor="middle" x="2727" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2727" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust120" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust120"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2257,-162C2257,-162 2534,-162 2534,-162 2540,-162 2546,-168 2546,-174 2546,-174 2546,-240 2546,-240 2546,-246 2540,-252 2534,-252 2534,-252 2257,-252 2257,-252 2251,-252 2245,-246 2245,-240 2245,-240 2245,-174 2245,-174 2245,-168 2251,-162 2257,-162"/>
<text text-anchor="middle" x="2395.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2395.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust122" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust122"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=3&#10;decoder=system.cpu3.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3012,-24C3012,-24 3876,-24 3876,-24 3882,-24 3888,-30 3888,-36 3888,-36 3888,-378 3888,-378 3888,-384 3882,-390 3876,-390 3876,-390 3012,-390 3012,-390 3006,-390 3000,-384 3000,-378 3000,-378 3000,-36 3000,-36 3000,-30 3006,-24 3012,-24"/>
<text text-anchor="middle" x="3444" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="3444" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust123" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust123"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3534,-146C3534,-146 3868,-146 3868,-146 3874,-146 3880,-152 3880,-158 3880,-158 3880,-332 3880,-332 3880,-338 3874,-344 3868,-344 3868,-344 3534,-344 3534,-344 3528,-344 3522,-338 3522,-332 3522,-332 3522,-158 3522,-158 3522,-152 3528,-146 3534,-146"/>
<text text-anchor="middle" x="3701" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3701" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust124"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3542,-154C3542,-154 3685,-154 3685,-154 3691,-154 3697,-160 3697,-166 3697,-166 3697,-286 3697,-286 3697,-292 3691,-298 3685,-298 3685,-298 3542,-298 3542,-298 3536,-298 3530,-292 3530,-286 3530,-286 3530,-166 3530,-166 3530,-160 3536,-154 3542,-154"/>
<text text-anchor="middle" x="3613.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3613.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust125" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust125"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3550,-162C3550,-162 3677,-162 3677,-162 3683,-162 3689,-168 3689,-174 3689,-174 3689,-240 3689,-240 3689,-246 3683,-252 3677,-252 3677,-252 3550,-252 3550,-252 3544,-252 3538,-246 3538,-240 3538,-240 3538,-174 3538,-174 3538,-168 3544,-162 3550,-162"/>
<text text-anchor="middle" x="3613.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3613.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust127" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust127"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3717,-154C3717,-154 3860,-154 3860,-154 3866,-154 3872,-160 3872,-166 3872,-166 3872,-286 3872,-286 3872,-292 3866,-298 3860,-298 3860,-298 3717,-298 3717,-298 3711,-298 3705,-292 3705,-286 3705,-286 3705,-166 3705,-166 3705,-160 3711,-154 3717,-154"/>
<text text-anchor="middle" x="3788.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3788.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust128" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust128"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3725,-162C3725,-162 3852,-162 3852,-162 3858,-162 3864,-168 3864,-174 3864,-174 3864,-240 3864,-240 3864,-246 3858,-252 3852,-252 3852,-252 3725,-252 3725,-252 3719,-252 3713,-246 3713,-240 3713,-240 3713,-174 3713,-174 3713,-168 3719,-162 3725,-162"/>
<text text-anchor="middle" x="3788.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3788.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust135"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3020,-32C3020,-32 3182,-32 3182,-32 3188,-32 3194,-38 3194,-44 3194,-44 3194,-110 3194,-110 3194,-116 3188,-122 3182,-122 3182,-122 3020,-122 3020,-122 3014,-122 3008,-116 3008,-110 3008,-110 3008,-44 3008,-44 3008,-38 3014,-32 3020,-32"/>
<text text-anchor="middle" x="3101" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3101" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust141" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust141"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3214,-32C3214,-32 3376,-32 3376,-32 3382,-32 3388,-38 3388,-44 3388,-44 3388,-110 3388,-110 3388,-116 3382,-122 3376,-122 3376,-122 3214,-122 3214,-122 3208,-122 3202,-116 3202,-110 3202,-110 3202,-44 3202,-44 3202,-38 3208,-32 3214,-32"/>
<text text-anchor="middle" x="3295" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3295" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust147" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust147"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3416,-32C3416,-32 3578,-32 3578,-32 3584,-32 3590,-38 3590,-44 3590,-44 3590,-110 3590,-110 3590,-116 3584,-122 3578,-122 3578,-122 3416,-122 3416,-122 3410,-122 3404,-116 3404,-110 3404,-110 3404,-44 3404,-44 3404,-38 3410,-32 3416,-32"/>
<text text-anchor="middle" x="3497" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3497" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust153" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust153"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3614,-32C3614,-32 3776,-32 3776,-32 3782,-32 3788,-38 3788,-44 3788,-44 3788,-110 3788,-110 3788,-116 3782,-122 3776,-122 3776,-122 3614,-122 3614,-122 3608,-122 3602,-116 3602,-110 3602,-110 3602,-44 3602,-44 3602,-38 3608,-32 3614,-32"/>
<text text-anchor="middle" x="3695" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3695" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust159" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust159"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3225,-162C3225,-162 3502,-162 3502,-162 3508,-162 3514,-168 3514,-174 3514,-174 3514,-240 3514,-240 3514,-246 3508,-252 3502,-252 3502,-252 3225,-252 3225,-252 3219,-252 3213,-246 3213,-240 3213,-240 3213,-174 3213,-174 3213,-168 3219,-162 3225,-162"/>
<text text-anchor="middle" x="3363.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3363.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust161" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust161"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=4&#10;decoder=system.cpu4.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3980,-24C3980,-24 4844,-24 4844,-24 4850,-24 4856,-30 4856,-36 4856,-36 4856,-378 4856,-378 4856,-384 4850,-390 4844,-390 4844,-390 3980,-390 3980,-390 3974,-390 3968,-384 3968,-378 3968,-378 3968,-36 3968,-36 3968,-30 3974,-24 3980,-24"/>
<text text-anchor="middle" x="4412" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="4412" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust162" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust162"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4502,-146C4502,-146 4836,-146 4836,-146 4842,-146 4848,-152 4848,-158 4848,-158 4848,-332 4848,-332 4848,-338 4842,-344 4836,-344 4836,-344 4502,-344 4502,-344 4496,-344 4490,-338 4490,-332 4490,-332 4490,-158 4490,-158 4490,-152 4496,-146 4502,-146"/>
<text text-anchor="middle" x="4669" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4669" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust163" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust163"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4510,-154C4510,-154 4653,-154 4653,-154 4659,-154 4665,-160 4665,-166 4665,-166 4665,-286 4665,-286 4665,-292 4659,-298 4653,-298 4653,-298 4510,-298 4510,-298 4504,-298 4498,-292 4498,-286 4498,-286 4498,-166 4498,-166 4498,-160 4504,-154 4510,-154"/>
<text text-anchor="middle" x="4581.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4581.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust164" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust164"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4518,-162C4518,-162 4645,-162 4645,-162 4651,-162 4657,-168 4657,-174 4657,-174 4657,-240 4657,-240 4657,-246 4651,-252 4645,-252 4645,-252 4518,-252 4518,-252 4512,-252 4506,-246 4506,-240 4506,-240 4506,-174 4506,-174 4506,-168 4512,-162 4518,-162"/>
<text text-anchor="middle" x="4581.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4581.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust166" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust166"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4685,-154C4685,-154 4828,-154 4828,-154 4834,-154 4840,-160 4840,-166 4840,-166 4840,-286 4840,-286 4840,-292 4834,-298 4828,-298 4828,-298 4685,-298 4685,-298 4679,-298 4673,-292 4673,-286 4673,-286 4673,-166 4673,-166 4673,-160 4679,-154 4685,-154"/>
<text text-anchor="middle" x="4756.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4756.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust167" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust167"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4693,-162C4693,-162 4820,-162 4820,-162 4826,-162 4832,-168 4832,-174 4832,-174 4832,-240 4832,-240 4832,-246 4826,-252 4820,-252 4820,-252 4693,-252 4693,-252 4687,-252 4681,-246 4681,-240 4681,-240 4681,-174 4681,-174 4681,-168 4687,-162 4693,-162"/>
<text text-anchor="middle" x="4756.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4756.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust174" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust174"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3988,-32C3988,-32 4150,-32 4150,-32 4156,-32 4162,-38 4162,-44 4162,-44 4162,-110 4162,-110 4162,-116 4156,-122 4150,-122 4150,-122 3988,-122 3988,-122 3982,-122 3976,-116 3976,-110 3976,-110 3976,-44 3976,-44 3976,-38 3982,-32 3988,-32"/>
<text text-anchor="middle" x="4069" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4069" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust180" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust180"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4182,-32C4182,-32 4344,-32 4344,-32 4350,-32 4356,-38 4356,-44 4356,-44 4356,-110 4356,-110 4356,-116 4350,-122 4344,-122 4344,-122 4182,-122 4182,-122 4176,-122 4170,-116 4170,-110 4170,-110 4170,-44 4170,-44 4170,-38 4176,-32 4182,-32"/>
<text text-anchor="middle" x="4263" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4263" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust186" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust186"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4384,-32C4384,-32 4546,-32 4546,-32 4552,-32 4558,-38 4558,-44 4558,-44 4558,-110 4558,-110 4558,-116 4552,-122 4546,-122 4546,-122 4384,-122 4384,-122 4378,-122 4372,-116 4372,-110 4372,-110 4372,-44 4372,-44 4372,-38 4378,-32 4384,-32"/>
<text text-anchor="middle" x="4465" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4465" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust192" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust192"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4582,-32C4582,-32 4744,-32 4744,-32 4750,-32 4756,-38 4756,-44 4756,-44 4756,-110 4756,-110 4756,-116 4750,-122 4744,-122 4744,-122 4582,-122 4582,-122 4576,-122 4570,-116 4570,-110 4570,-110 4570,-44 4570,-44 4570,-38 4576,-32 4582,-32"/>
<text text-anchor="middle" x="4663" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4663" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust198" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust198"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4193,-162C4193,-162 4470,-162 4470,-162 4476,-162 4482,-168 4482,-174 4482,-174 4482,-240 4482,-240 4482,-246 4476,-252 4470,-252 4470,-252 4193,-252 4193,-252 4187,-252 4181,-246 4181,-240 4181,-240 4181,-174 4181,-174 4181,-168 4187,-162 4193,-162"/>
<text text-anchor="middle" x="4331.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4331.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust200" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust200"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=5&#10;decoder=system.cpu5.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4948,-24C4948,-24 5812,-24 5812,-24 5818,-24 5824,-30 5824,-36 5824,-36 5824,-378 5824,-378 5824,-384 5818,-390 5812,-390 5812,-390 4948,-390 4948,-390 4942,-390 4936,-384 4936,-378 4936,-378 4936,-36 4936,-36 4936,-30 4942,-24 4948,-24"/>
<text text-anchor="middle" x="5380" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="5380" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust201"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5470,-146C5470,-146 5804,-146 5804,-146 5810,-146 5816,-152 5816,-158 5816,-158 5816,-332 5816,-332 5816,-338 5810,-344 5804,-344 5804,-344 5470,-344 5470,-344 5464,-344 5458,-338 5458,-332 5458,-332 5458,-158 5458,-158 5458,-152 5464,-146 5470,-146"/>
<text text-anchor="middle" x="5637" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5637" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust202"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5478,-154C5478,-154 5621,-154 5621,-154 5627,-154 5633,-160 5633,-166 5633,-166 5633,-286 5633,-286 5633,-292 5627,-298 5621,-298 5621,-298 5478,-298 5478,-298 5472,-298 5466,-292 5466,-286 5466,-286 5466,-166 5466,-166 5466,-160 5472,-154 5478,-154"/>
<text text-anchor="middle" x="5549.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5549.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust203"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5486,-162C5486,-162 5613,-162 5613,-162 5619,-162 5625,-168 5625,-174 5625,-174 5625,-240 5625,-240 5625,-246 5619,-252 5613,-252 5613,-252 5486,-252 5486,-252 5480,-252 5474,-246 5474,-240 5474,-240 5474,-174 5474,-174 5474,-168 5480,-162 5486,-162"/>
<text text-anchor="middle" x="5549.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5549.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust205" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust205"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5653,-154C5653,-154 5796,-154 5796,-154 5802,-154 5808,-160 5808,-166 5808,-166 5808,-286 5808,-286 5808,-292 5802,-298 5796,-298 5796,-298 5653,-298 5653,-298 5647,-298 5641,-292 5641,-286 5641,-286 5641,-166 5641,-166 5641,-160 5647,-154 5653,-154"/>
<text text-anchor="middle" x="5724.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5724.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust206"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5661,-162C5661,-162 5788,-162 5788,-162 5794,-162 5800,-168 5800,-174 5800,-174 5800,-240 5800,-240 5800,-246 5794,-252 5788,-252 5788,-252 5661,-252 5661,-252 5655,-252 5649,-246 5649,-240 5649,-240 5649,-174 5649,-174 5649,-168 5655,-162 5661,-162"/>
<text text-anchor="middle" x="5724.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5724.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust213" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust213"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4956,-32C4956,-32 5118,-32 5118,-32 5124,-32 5130,-38 5130,-44 5130,-44 5130,-110 5130,-110 5130,-116 5124,-122 5118,-122 5118,-122 4956,-122 4956,-122 4950,-122 4944,-116 4944,-110 4944,-110 4944,-44 4944,-44 4944,-38 4950,-32 4956,-32"/>
<text text-anchor="middle" x="5037" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5037" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust219" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust219"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5150,-32C5150,-32 5312,-32 5312,-32 5318,-32 5324,-38 5324,-44 5324,-44 5324,-110 5324,-110 5324,-116 5318,-122 5312,-122 5312,-122 5150,-122 5150,-122 5144,-122 5138,-116 5138,-110 5138,-110 5138,-44 5138,-44 5138,-38 5144,-32 5150,-32"/>
<text text-anchor="middle" x="5231" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5231" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust225" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust225"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5352,-32C5352,-32 5514,-32 5514,-32 5520,-32 5526,-38 5526,-44 5526,-44 5526,-110 5526,-110 5526,-116 5520,-122 5514,-122 5514,-122 5352,-122 5352,-122 5346,-122 5340,-116 5340,-110 5340,-110 5340,-44 5340,-44 5340,-38 5346,-32 5352,-32"/>
<text text-anchor="middle" x="5433" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5433" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust231" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust231"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5550,-32C5550,-32 5712,-32 5712,-32 5718,-32 5724,-38 5724,-44 5724,-44 5724,-110 5724,-110 5724,-116 5718,-122 5712,-122 5712,-122 5550,-122 5550,-122 5544,-122 5538,-116 5538,-110 5538,-110 5538,-44 5538,-44 5538,-38 5544,-32 5550,-32"/>
<text text-anchor="middle" x="5631" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5631" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust237" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust237"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5161,-162C5161,-162 5438,-162 5438,-162 5444,-162 5450,-168 5450,-174 5450,-174 5450,-240 5450,-240 5450,-246 5444,-252 5438,-252 5438,-252 5161,-252 5161,-252 5155,-252 5149,-246 5149,-240 5149,-240 5149,-174 5149,-174 5149,-168 5155,-162 5161,-162"/>
<text text-anchor="middle" x="5299.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5299.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust239" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust239"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=6&#10;decoder=system.cpu6.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5916,-24C5916,-24 6780,-24 6780,-24 6786,-24 6792,-30 6792,-36 6792,-36 6792,-378 6792,-378 6792,-384 6786,-390 6780,-390 6780,-390 5916,-390 5916,-390 5910,-390 5904,-384 5904,-378 5904,-378 5904,-36 5904,-36 5904,-30 5910,-24 5916,-24"/>
<text text-anchor="middle" x="6348" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="6348" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust240" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust240"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6438,-146C6438,-146 6772,-146 6772,-146 6778,-146 6784,-152 6784,-158 6784,-158 6784,-332 6784,-332 6784,-338 6778,-344 6772,-344 6772,-344 6438,-344 6438,-344 6432,-344 6426,-338 6426,-332 6426,-332 6426,-158 6426,-158 6426,-152 6432,-146 6438,-146"/>
<text text-anchor="middle" x="6605" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6605" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust241" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust241"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6446,-154C6446,-154 6589,-154 6589,-154 6595,-154 6601,-160 6601,-166 6601,-166 6601,-286 6601,-286 6601,-292 6595,-298 6589,-298 6589,-298 6446,-298 6446,-298 6440,-298 6434,-292 6434,-286 6434,-286 6434,-166 6434,-166 6434,-160 6440,-154 6446,-154"/>
<text text-anchor="middle" x="6517.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6517.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust242" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust242"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6454,-162C6454,-162 6581,-162 6581,-162 6587,-162 6593,-168 6593,-174 6593,-174 6593,-240 6593,-240 6593,-246 6587,-252 6581,-252 6581,-252 6454,-252 6454,-252 6448,-252 6442,-246 6442,-240 6442,-240 6442,-174 6442,-174 6442,-168 6448,-162 6454,-162"/>
<text text-anchor="middle" x="6517.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6517.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust244" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust244"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6621,-154C6621,-154 6764,-154 6764,-154 6770,-154 6776,-160 6776,-166 6776,-166 6776,-286 6776,-286 6776,-292 6770,-298 6764,-298 6764,-298 6621,-298 6621,-298 6615,-298 6609,-292 6609,-286 6609,-286 6609,-166 6609,-166 6609,-160 6615,-154 6621,-154"/>
<text text-anchor="middle" x="6692.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6692.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust245" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust245"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6629,-162C6629,-162 6756,-162 6756,-162 6762,-162 6768,-168 6768,-174 6768,-174 6768,-240 6768,-240 6768,-246 6762,-252 6756,-252 6756,-252 6629,-252 6629,-252 6623,-252 6617,-246 6617,-240 6617,-240 6617,-174 6617,-174 6617,-168 6623,-162 6629,-162"/>
<text text-anchor="middle" x="6692.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6692.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust252" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust252"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5924,-32C5924,-32 6086,-32 6086,-32 6092,-32 6098,-38 6098,-44 6098,-44 6098,-110 6098,-110 6098,-116 6092,-122 6086,-122 6086,-122 5924,-122 5924,-122 5918,-122 5912,-116 5912,-110 5912,-110 5912,-44 5912,-44 5912,-38 5918,-32 5924,-32"/>
<text text-anchor="middle" x="6005" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6005" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust258" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust258"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6118,-32C6118,-32 6280,-32 6280,-32 6286,-32 6292,-38 6292,-44 6292,-44 6292,-110 6292,-110 6292,-116 6286,-122 6280,-122 6280,-122 6118,-122 6118,-122 6112,-122 6106,-116 6106,-110 6106,-110 6106,-44 6106,-44 6106,-38 6112,-32 6118,-32"/>
<text text-anchor="middle" x="6199" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6199" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust264" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust264"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6320,-32C6320,-32 6482,-32 6482,-32 6488,-32 6494,-38 6494,-44 6494,-44 6494,-110 6494,-110 6494,-116 6488,-122 6482,-122 6482,-122 6320,-122 6320,-122 6314,-122 6308,-116 6308,-110 6308,-110 6308,-44 6308,-44 6308,-38 6314,-32 6320,-32"/>
<text text-anchor="middle" x="6401" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6401" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust270" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust270"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6518,-32C6518,-32 6680,-32 6680,-32 6686,-32 6692,-38 6692,-44 6692,-44 6692,-110 6692,-110 6692,-116 6686,-122 6680,-122 6680,-122 6518,-122 6518,-122 6512,-122 6506,-116 6506,-110 6506,-110 6506,-44 6506,-44 6506,-38 6512,-32 6518,-32"/>
<text text-anchor="middle" x="6599" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6599" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust276" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust276"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6129,-162C6129,-162 6406,-162 6406,-162 6412,-162 6418,-168 6418,-174 6418,-174 6418,-240 6418,-240 6418,-246 6412,-252 6406,-252 6406,-252 6129,-252 6129,-252 6123,-252 6117,-246 6117,-240 6117,-240 6117,-174 6117,-174 6117,-168 6123,-162 6129,-162"/>
<text text-anchor="middle" x="6267.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6267.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust278" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust278"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=7&#10;decoder=system.cpu7.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;width=1&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6884,-24C6884,-24 7748,-24 7748,-24 7754,-24 7760,-30 7760,-36 7760,-36 7760,-378 7760,-378 7760,-384 7754,-390 7748,-390 7748,-390 6884,-390 6884,-390 6878,-390 6872,-384 6872,-378 6872,-378 6872,-36 6872,-36 6872,-30 6878,-24 6884,-24"/>
<text text-anchor="middle" x="7316" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="7316" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust279"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7406,-146C7406,-146 7740,-146 7740,-146 7746,-146 7752,-152 7752,-158 7752,-158 7752,-332 7752,-332 7752,-338 7746,-344 7740,-344 7740,-344 7406,-344 7406,-344 7400,-344 7394,-338 7394,-332 7394,-332 7394,-158 7394,-158 7394,-152 7400,-146 7406,-146"/>
<text text-anchor="middle" x="7573" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7573" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust280" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust280"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7414,-154C7414,-154 7557,-154 7557,-154 7563,-154 7569,-160 7569,-166 7569,-166 7569,-286 7569,-286 7569,-292 7563,-298 7557,-298 7557,-298 7414,-298 7414,-298 7408,-298 7402,-292 7402,-286 7402,-286 7402,-166 7402,-166 7402,-160 7408,-154 7414,-154"/>
<text text-anchor="middle" x="7485.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7485.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust281" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust281"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7422,-162C7422,-162 7549,-162 7549,-162 7555,-162 7561,-168 7561,-174 7561,-174 7561,-240 7561,-240 7561,-246 7555,-252 7549,-252 7549,-252 7422,-252 7422,-252 7416,-252 7410,-246 7410,-240 7410,-240 7410,-174 7410,-174 7410,-168 7416,-162 7422,-162"/>
<text text-anchor="middle" x="7485.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7485.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust283" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust283"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7589,-154C7589,-154 7732,-154 7732,-154 7738,-154 7744,-160 7744,-166 7744,-166 7744,-286 7744,-286 7744,-292 7738,-298 7732,-298 7732,-298 7589,-298 7589,-298 7583,-298 7577,-292 7577,-286 7577,-286 7577,-166 7577,-166 7577,-160 7583,-154 7589,-154"/>
<text text-anchor="middle" x="7660.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7660.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust284" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust284"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7597,-162C7597,-162 7724,-162 7724,-162 7730,-162 7736,-168 7736,-174 7736,-174 7736,-240 7736,-240 7736,-246 7730,-252 7724,-252 7724,-252 7597,-252 7597,-252 7591,-252 7585,-246 7585,-240 7585,-240 7585,-174 7585,-174 7585,-168 7591,-162 7597,-162"/>
<text text-anchor="middle" x="7660.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7660.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6892,-32C6892,-32 7054,-32 7054,-32 7060,-32 7066,-38 7066,-44 7066,-44 7066,-110 7066,-110 7066,-116 7060,-122 7054,-122 7054,-122 6892,-122 6892,-122 6886,-122 6880,-116 6880,-110 6880,-110 6880,-44 6880,-44 6880,-38 6886,-32 6892,-32"/>
<text text-anchor="middle" x="6973" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6973" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust297"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7086,-32C7086,-32 7248,-32 7248,-32 7254,-32 7260,-38 7260,-44 7260,-44 7260,-110 7260,-110 7260,-116 7254,-122 7248,-122 7248,-122 7086,-122 7086,-122 7080,-122 7074,-116 7074,-110 7074,-110 7074,-44 7074,-44 7074,-38 7080,-32 7086,-32"/>
<text text-anchor="middle" x="7167" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7167" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust303" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust303"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7288,-32C7288,-32 7450,-32 7450,-32 7456,-32 7462,-38 7462,-44 7462,-44 7462,-110 7462,-110 7462,-116 7456,-122 7450,-122 7450,-122 7288,-122 7288,-122 7282,-122 7276,-116 7276,-110 7276,-110 7276,-44 7276,-44 7276,-38 7282,-32 7288,-32"/>
<text text-anchor="middle" x="7369" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7369" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust309" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust309"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7486,-32C7486,-32 7648,-32 7648,-32 7654,-32 7660,-38 7660,-44 7660,-44 7660,-110 7660,-110 7660,-116 7654,-122 7648,-122 7648,-122 7486,-122 7486,-122 7480,-122 7474,-116 7474,-110 7474,-110 7474,-44 7474,-44 7474,-38 7480,-32 7486,-32"/>
<text text-anchor="middle" x="7567" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7567" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust315" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust315"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7097,-162C7097,-162 7374,-162 7374,-162 7380,-162 7386,-168 7386,-174 7386,-174 7386,-240 7386,-240 7386,-246 7380,-252 7374,-252 7374,-252 7097,-252 7097,-252 7091,-252 7085,-246 7085,-240 7085,-240 7085,-174 7085,-174 7085,-168 7091,-162 7097,-162"/>
<text text-anchor="middle" x="7235.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7235.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust321" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust321"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M3847,-398C3847,-398 4083,-398 4083,-398 4089,-398 4095,-404 4095,-410 4095,-410 4095,-476 4095,-476 4095,-482 4089,-488 4083,-488 4083,-488 3847,-488 3847,-488 3841,-488 3835,-482 3835,-476 3835,-476 3835,-410 3835,-410 3835,-404 3841,-398 3847,-398"/>
<text text-anchor="middle" x="3965" y="-472.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="3965" y="-457.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust324" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust324"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M7780,-162C7780,-162 7840,-162 7840,-162 7846,-162 7852,-168 7852,-174 7852,-174 7852,-240 7852,-240 7852,-246 7846,-252 7840,-252 7840,-252 7780,-252 7780,-252 7774,-252 7768,-246 7768,-240 7768,-240 7768,-174 7768,-174 7768,-168 7774,-162 7780,-162"/>
<text text-anchor="middle" x="7810" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="7810" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M3930.5,-572C3930.5,-572 3863.5,-572 3863.5,-572 3857.5,-572 3851.5,-566 3851.5,-560 3851.5,-560 3851.5,-548 3851.5,-548 3851.5,-542 3857.5,-536 3863.5,-536 3863.5,-536 3930.5,-536 3930.5,-536 3936.5,-536 3942.5,-542 3942.5,-548 3942.5,-548 3942.5,-560 3942.5,-560 3942.5,-566 3936.5,-572 3930.5,-572"/>
<text text-anchor="middle" x="3897" y="-550.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node122" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3939,-442C3939,-442 3855,-442 3855,-442 3849,-442 3843,-436 3843,-430 3843,-430 3843,-418 3843,-418 3843,-412 3849,-406 3855,-406 3855,-406 3939,-406 3939,-406 3945,-406 3951,-412 3951,-418 3951,-418 3951,-430 3951,-430 3951,-436 3945,-442 3939,-442"/>
<text text-anchor="middle" x="3897" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3897,-535.74C3897,-514.36 3897,-477.69 3897,-452.44"/>
<polygon fill="black" stroke="black" points="3900.5,-452.4 3897,-442.4 3893.5,-452.4 3900.5,-452.4"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M178,-206C178,-206 116,-206 116,-206 110,-206 104,-200 104,-194 104,-194 104,-182 104,-182 104,-176 110,-170 116,-170 116,-170 178,-170 178,-170 184,-170 190,-176 190,-182 190,-182 190,-194 190,-194 190,-200 184,-206 178,-206"/>
<text text-anchor="middle" x="147" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M269.5,-76C269.5,-76 222.5,-76 222.5,-76 216.5,-76 210.5,-70 210.5,-64 210.5,-64 210.5,-52 210.5,-52 210.5,-46 216.5,-40 222.5,-40 222.5,-40 269.5,-40 269.5,-40 275.5,-40 281.5,-46 281.5,-52 281.5,-52 281.5,-64 281.5,-64 281.5,-70 275.5,-76 269.5,-76"/>
<text text-anchor="middle" x="246" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M161.79,-169.9C172.84,-156.95 188.19,-138.62 201,-122 210.35,-109.87 220.29,-96.06 228.45,-84.46"/>
<polygon fill="black" stroke="black" points="231.44,-86.29 234.3,-76.09 225.7,-82.28 231.44,-86.29"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M287.5,-206C287.5,-206 220.5,-206 220.5,-206 214.5,-206 208.5,-200 208.5,-194 208.5,-194 208.5,-182 208.5,-182 208.5,-176 214.5,-170 220.5,-170 220.5,-170 287.5,-170 287.5,-170 293.5,-170 299.5,-176 299.5,-182 299.5,-182 299.5,-194 299.5,-194 299.5,-200 293.5,-206 287.5,-206"/>
<text text-anchor="middle" x="254" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M463.5,-76C463.5,-76 416.5,-76 416.5,-76 410.5,-76 404.5,-70 404.5,-64 404.5,-64 404.5,-52 404.5,-52 404.5,-46 410.5,-40 416.5,-40 416.5,-40 463.5,-40 463.5,-40 469.5,-40 475.5,-46 475.5,-52 475.5,-52 475.5,-64 475.5,-64 475.5,-70 469.5,-76 463.5,-76"/>
<text text-anchor="middle" x="440" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M271.59,-169.8C280.87,-161.55 292.84,-152.16 305,-146 341.93,-127.29 360.96,-145.57 395,-122 408.43,-112.7 419.25,-98.04 426.91,-85.2"/>
<polygon fill="black" stroke="black" points="430.08,-86.7 431.92,-76.27 423.97,-83.28 430.08,-86.7"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M684,-206C684,-206 654,-206 654,-206 648,-206 642,-200 642,-194 642,-194 642,-182 642,-182 642,-176 648,-170 654,-170 654,-170 684,-170 684,-170 690,-170 696,-176 696,-182 696,-182 696,-194 696,-194 696,-200 690,-206 684,-206"/>
<text text-anchor="middle" x="669" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M665.5,-76C665.5,-76 618.5,-76 618.5,-76 612.5,-76 606.5,-70 606.5,-64 606.5,-64 606.5,-52 606.5,-52 606.5,-46 612.5,-40 618.5,-40 618.5,-40 665.5,-40 665.5,-40 671.5,-40 677.5,-46 677.5,-52 677.5,-52 677.5,-64 677.5,-64 677.5,-70 671.5,-76 665.5,-76"/>
<text text-anchor="middle" x="642" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M665.36,-169.74C660.85,-148.36 653.11,-111.69 647.79,-86.44"/>
<polygon fill="black" stroke="black" points="651.16,-85.46 645.67,-76.4 644.31,-86.91 651.16,-85.46"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M859,-206C859,-206 829,-206 829,-206 823,-206 817,-200 817,-194 817,-194 817,-182 817,-182 817,-176 823,-170 829,-170 829,-170 859,-170 859,-170 865,-170 871,-176 871,-182 871,-182 871,-194 871,-194 871,-200 865,-206 859,-206"/>
<text text-anchor="middle" x="844" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M863.5,-76C863.5,-76 816.5,-76 816.5,-76 810.5,-76 804.5,-70 804.5,-64 804.5,-64 804.5,-52 804.5,-52 804.5,-46 810.5,-40 816.5,-40 816.5,-40 863.5,-40 863.5,-40 869.5,-40 875.5,-46 875.5,-52 875.5,-52 875.5,-64 875.5,-64 875.5,-70 869.5,-76 863.5,-76"/>
<text text-anchor="middle" x="840" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M843.46,-169.74C842.79,-148.36 841.65,-111.69 840.86,-86.44"/>
<polygon fill="black" stroke="black" points="844.35,-86.28 840.54,-76.4 837.36,-86.5 844.35,-86.28"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M180,-76C180,-76 124,-76 124,-76 118,-76 112,-70 112,-64 112,-64 112,-52 112,-52 112,-46 118,-40 124,-40 124,-40 180,-40 180,-40 186,-40 192,-46 192,-52 192,-52 192,-64 192,-64 192,-70 186,-76 180,-76"/>
<text text-anchor="middle" x="152" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M374,-76C374,-76 318,-76 318,-76 312,-76 306,-70 306,-64 306,-64 306,-52 306,-52 306,-46 312,-40 318,-40 318,-40 374,-40 374,-40 380,-40 386,-46 386,-52 386,-52 386,-64 386,-64 386,-70 380,-76 374,-76"/>
<text text-anchor="middle" x="346" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M576,-76C576,-76 520,-76 520,-76 514,-76 508,-70 508,-64 508,-64 508,-52 508,-52 508,-46 514,-40 520,-40 520,-40 576,-40 576,-40 582,-40 588,-46 588,-52 588,-52 588,-64 588,-64 588,-70 582,-76 576,-76"/>
<text text-anchor="middle" x="548" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M774,-76C774,-76 718,-76 718,-76 712,-76 706,-70 706,-64 706,-64 706,-52 706,-52 706,-46 712,-40 718,-40 718,-40 774,-40 774,-40 780,-40 786,-46 786,-52 786,-52 786,-64 786,-64 786,-70 780,-76 774,-76"/>
<text text-anchor="middle" x="746" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M400.5,-206C400.5,-206 329.5,-206 329.5,-206 323.5,-206 317.5,-200 317.5,-194 317.5,-194 317.5,-182 317.5,-182 317.5,-176 323.5,-170 329.5,-170 329.5,-170 400.5,-170 400.5,-170 406.5,-170 412.5,-176 412.5,-182 412.5,-182 412.5,-194 412.5,-194 412.5,-200 406.5,-206 400.5,-206"/>
<text text-anchor="middle" x="365" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M517.5,-206C517.5,-206 442.5,-206 442.5,-206 436.5,-206 430.5,-200 430.5,-194 430.5,-194 430.5,-182 430.5,-182 430.5,-176 436.5,-170 442.5,-170 442.5,-170 517.5,-170 517.5,-170 523.5,-170 529.5,-176 529.5,-182 529.5,-182 529.5,-194 529.5,-194 529.5,-200 523.5,-206 517.5,-206"/>
<text text-anchor="middle" x="480" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M590,-206C590,-206 560,-206 560,-206 554,-206 548,-200 548,-194 548,-194 548,-182 548,-182 548,-176 554,-170 560,-170 560,-170 590,-170 590,-170 596,-170 602,-176 602,-182 602,-182 602,-194 602,-194 602,-200 596,-206 590,-206"/>
<text text-anchor="middle" x="575" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1146,-206C1146,-206 1084,-206 1084,-206 1078,-206 1072,-200 1072,-194 1072,-194 1072,-182 1072,-182 1072,-176 1078,-170 1084,-170 1084,-170 1146,-170 1146,-170 1152,-170 1158,-176 1158,-182 1158,-182 1158,-194 1158,-194 1158,-200 1152,-206 1146,-206"/>
<text text-anchor="middle" x="1115" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1237.5,-76C1237.5,-76 1190.5,-76 1190.5,-76 1184.5,-76 1178.5,-70 1178.5,-64 1178.5,-64 1178.5,-52 1178.5,-52 1178.5,-46 1184.5,-40 1190.5,-40 1190.5,-40 1237.5,-40 1237.5,-40 1243.5,-40 1249.5,-46 1249.5,-52 1249.5,-52 1249.5,-64 1249.5,-64 1249.5,-70 1243.5,-76 1237.5,-76"/>
<text text-anchor="middle" x="1214" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1129.79,-169.9C1140.84,-156.95 1156.19,-138.62 1169,-122 1178.35,-109.87 1188.29,-96.06 1196.45,-84.46"/>
<polygon fill="black" stroke="black" points="1199.44,-86.29 1202.3,-76.09 1193.7,-82.28 1199.44,-86.29"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1255.5,-206C1255.5,-206 1188.5,-206 1188.5,-206 1182.5,-206 1176.5,-200 1176.5,-194 1176.5,-194 1176.5,-182 1176.5,-182 1176.5,-176 1182.5,-170 1188.5,-170 1188.5,-170 1255.5,-170 1255.5,-170 1261.5,-170 1267.5,-176 1267.5,-182 1267.5,-182 1267.5,-194 1267.5,-194 1267.5,-200 1261.5,-206 1255.5,-206"/>
<text text-anchor="middle" x="1222" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1431.5,-76C1431.5,-76 1384.5,-76 1384.5,-76 1378.5,-76 1372.5,-70 1372.5,-64 1372.5,-64 1372.5,-52 1372.5,-52 1372.5,-46 1378.5,-40 1384.5,-40 1384.5,-40 1431.5,-40 1431.5,-40 1437.5,-40 1443.5,-46 1443.5,-52 1443.5,-52 1443.5,-64 1443.5,-64 1443.5,-70 1437.5,-76 1431.5,-76"/>
<text text-anchor="middle" x="1408" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1239.59,-169.8C1248.87,-161.55 1260.84,-152.16 1273,-146 1309.93,-127.29 1328.96,-145.57 1363,-122 1376.43,-112.7 1387.25,-98.04 1394.91,-85.2"/>
<polygon fill="black" stroke="black" points="1398.08,-86.7 1399.92,-76.27 1391.97,-83.28 1398.08,-86.7"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1652,-206C1652,-206 1622,-206 1622,-206 1616,-206 1610,-200 1610,-194 1610,-194 1610,-182 1610,-182 1610,-176 1616,-170 1622,-170 1622,-170 1652,-170 1652,-170 1658,-170 1664,-176 1664,-182 1664,-182 1664,-194 1664,-194 1664,-200 1658,-206 1652,-206"/>
<text text-anchor="middle" x="1637" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1633.5,-76C1633.5,-76 1586.5,-76 1586.5,-76 1580.5,-76 1574.5,-70 1574.5,-64 1574.5,-64 1574.5,-52 1574.5,-52 1574.5,-46 1580.5,-40 1586.5,-40 1586.5,-40 1633.5,-40 1633.5,-40 1639.5,-40 1645.5,-46 1645.5,-52 1645.5,-52 1645.5,-64 1645.5,-64 1645.5,-70 1639.5,-76 1633.5,-76"/>
<text text-anchor="middle" x="1610" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1633.36,-169.74C1628.85,-148.36 1621.11,-111.69 1615.79,-86.44"/>
<polygon fill="black" stroke="black" points="1619.16,-85.46 1613.67,-76.4 1612.31,-86.91 1619.16,-85.46"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1827,-206C1827,-206 1797,-206 1797,-206 1791,-206 1785,-200 1785,-194 1785,-194 1785,-182 1785,-182 1785,-176 1791,-170 1797,-170 1797,-170 1827,-170 1827,-170 1833,-170 1839,-176 1839,-182 1839,-182 1839,-194 1839,-194 1839,-200 1833,-206 1827,-206"/>
<text text-anchor="middle" x="1812" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1831.5,-76C1831.5,-76 1784.5,-76 1784.5,-76 1778.5,-76 1772.5,-70 1772.5,-64 1772.5,-64 1772.5,-52 1772.5,-52 1772.5,-46 1778.5,-40 1784.5,-40 1784.5,-40 1831.5,-40 1831.5,-40 1837.5,-40 1843.5,-46 1843.5,-52 1843.5,-52 1843.5,-64 1843.5,-64 1843.5,-70 1837.5,-76 1831.5,-76"/>
<text text-anchor="middle" x="1808" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1811.46,-169.74C1810.79,-148.36 1809.65,-111.69 1808.86,-86.44"/>
<polygon fill="black" stroke="black" points="1812.35,-86.28 1808.54,-76.4 1805.36,-86.5 1812.35,-86.28"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1148,-76C1148,-76 1092,-76 1092,-76 1086,-76 1080,-70 1080,-64 1080,-64 1080,-52 1080,-52 1080,-46 1086,-40 1092,-40 1092,-40 1148,-40 1148,-40 1154,-40 1160,-46 1160,-52 1160,-52 1160,-64 1160,-64 1160,-70 1154,-76 1148,-76"/>
<text text-anchor="middle" x="1120" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1342,-76C1342,-76 1286,-76 1286,-76 1280,-76 1274,-70 1274,-64 1274,-64 1274,-52 1274,-52 1274,-46 1280,-40 1286,-40 1286,-40 1342,-40 1342,-40 1348,-40 1354,-46 1354,-52 1354,-52 1354,-64 1354,-64 1354,-70 1348,-76 1342,-76"/>
<text text-anchor="middle" x="1314" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1544,-76C1544,-76 1488,-76 1488,-76 1482,-76 1476,-70 1476,-64 1476,-64 1476,-52 1476,-52 1476,-46 1482,-40 1488,-40 1488,-40 1544,-40 1544,-40 1550,-40 1556,-46 1556,-52 1556,-52 1556,-64 1556,-64 1556,-70 1550,-76 1544,-76"/>
<text text-anchor="middle" x="1516" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1742,-76C1742,-76 1686,-76 1686,-76 1680,-76 1674,-70 1674,-64 1674,-64 1674,-52 1674,-52 1674,-46 1680,-40 1686,-40 1686,-40 1742,-40 1742,-40 1748,-40 1754,-46 1754,-52 1754,-52 1754,-64 1754,-64 1754,-70 1748,-76 1742,-76"/>
<text text-anchor="middle" x="1714" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1368.5,-206C1368.5,-206 1297.5,-206 1297.5,-206 1291.5,-206 1285.5,-200 1285.5,-194 1285.5,-194 1285.5,-182 1285.5,-182 1285.5,-176 1291.5,-170 1297.5,-170 1297.5,-170 1368.5,-170 1368.5,-170 1374.5,-170 1380.5,-176 1380.5,-182 1380.5,-182 1380.5,-194 1380.5,-194 1380.5,-200 1374.5,-206 1368.5,-206"/>
<text text-anchor="middle" x="1333" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1485.5,-206C1485.5,-206 1410.5,-206 1410.5,-206 1404.5,-206 1398.5,-200 1398.5,-194 1398.5,-194 1398.5,-182 1398.5,-182 1398.5,-176 1404.5,-170 1410.5,-170 1410.5,-170 1485.5,-170 1485.5,-170 1491.5,-170 1497.5,-176 1497.5,-182 1497.5,-182 1497.5,-194 1497.5,-194 1497.5,-200 1491.5,-206 1485.5,-206"/>
<text text-anchor="middle" x="1448" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1558,-206C1558,-206 1528,-206 1528,-206 1522,-206 1516,-200 1516,-194 1516,-194 1516,-182 1516,-182 1516,-176 1522,-170 1528,-170 1528,-170 1558,-170 1558,-170 1564,-170 1570,-176 1570,-182 1570,-182 1570,-194 1570,-194 1570,-200 1564,-206 1558,-206"/>
<text text-anchor="middle" x="1543" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2114,-206C2114,-206 2052,-206 2052,-206 2046,-206 2040,-200 2040,-194 2040,-194 2040,-182 2040,-182 2040,-176 2046,-170 2052,-170 2052,-170 2114,-170 2114,-170 2120,-170 2126,-176 2126,-182 2126,-182 2126,-194 2126,-194 2126,-200 2120,-206 2114,-206"/>
<text text-anchor="middle" x="2083" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2205.5,-76C2205.5,-76 2158.5,-76 2158.5,-76 2152.5,-76 2146.5,-70 2146.5,-64 2146.5,-64 2146.5,-52 2146.5,-52 2146.5,-46 2152.5,-40 2158.5,-40 2158.5,-40 2205.5,-40 2205.5,-40 2211.5,-40 2217.5,-46 2217.5,-52 2217.5,-52 2217.5,-64 2217.5,-64 2217.5,-70 2211.5,-76 2205.5,-76"/>
<text text-anchor="middle" x="2182" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2097.79,-169.9C2108.84,-156.95 2124.19,-138.62 2137,-122 2146.35,-109.87 2156.29,-96.06 2164.45,-84.46"/>
<polygon fill="black" stroke="black" points="2167.44,-86.29 2170.3,-76.09 2161.7,-82.28 2167.44,-86.29"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2223.5,-206C2223.5,-206 2156.5,-206 2156.5,-206 2150.5,-206 2144.5,-200 2144.5,-194 2144.5,-194 2144.5,-182 2144.5,-182 2144.5,-176 2150.5,-170 2156.5,-170 2156.5,-170 2223.5,-170 2223.5,-170 2229.5,-170 2235.5,-176 2235.5,-182 2235.5,-182 2235.5,-194 2235.5,-194 2235.5,-200 2229.5,-206 2223.5,-206"/>
<text text-anchor="middle" x="2190" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2399.5,-76C2399.5,-76 2352.5,-76 2352.5,-76 2346.5,-76 2340.5,-70 2340.5,-64 2340.5,-64 2340.5,-52 2340.5,-52 2340.5,-46 2346.5,-40 2352.5,-40 2352.5,-40 2399.5,-40 2399.5,-40 2405.5,-40 2411.5,-46 2411.5,-52 2411.5,-52 2411.5,-64 2411.5,-64 2411.5,-70 2405.5,-76 2399.5,-76"/>
<text text-anchor="middle" x="2376" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2207.59,-169.8C2216.87,-161.55 2228.84,-152.16 2241,-146 2277.93,-127.29 2296.96,-145.57 2331,-122 2344.43,-112.7 2355.25,-98.04 2362.91,-85.2"/>
<polygon fill="black" stroke="black" points="2366.08,-86.7 2367.92,-76.27 2359.97,-83.28 2366.08,-86.7"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2620,-206C2620,-206 2590,-206 2590,-206 2584,-206 2578,-200 2578,-194 2578,-194 2578,-182 2578,-182 2578,-176 2584,-170 2590,-170 2590,-170 2620,-170 2620,-170 2626,-170 2632,-176 2632,-182 2632,-182 2632,-194 2632,-194 2632,-200 2626,-206 2620,-206"/>
<text text-anchor="middle" x="2605" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2601.5,-76C2601.5,-76 2554.5,-76 2554.5,-76 2548.5,-76 2542.5,-70 2542.5,-64 2542.5,-64 2542.5,-52 2542.5,-52 2542.5,-46 2548.5,-40 2554.5,-40 2554.5,-40 2601.5,-40 2601.5,-40 2607.5,-40 2613.5,-46 2613.5,-52 2613.5,-52 2613.5,-64 2613.5,-64 2613.5,-70 2607.5,-76 2601.5,-76"/>
<text text-anchor="middle" x="2578" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2601.36,-169.74C2596.85,-148.36 2589.11,-111.69 2583.79,-86.44"/>
<polygon fill="black" stroke="black" points="2587.16,-85.46 2581.67,-76.4 2580.31,-86.91 2587.16,-85.46"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2795,-206C2795,-206 2765,-206 2765,-206 2759,-206 2753,-200 2753,-194 2753,-194 2753,-182 2753,-182 2753,-176 2759,-170 2765,-170 2765,-170 2795,-170 2795,-170 2801,-170 2807,-176 2807,-182 2807,-182 2807,-194 2807,-194 2807,-200 2801,-206 2795,-206"/>
<text text-anchor="middle" x="2780" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2799.5,-76C2799.5,-76 2752.5,-76 2752.5,-76 2746.5,-76 2740.5,-70 2740.5,-64 2740.5,-64 2740.5,-52 2740.5,-52 2740.5,-46 2746.5,-40 2752.5,-40 2752.5,-40 2799.5,-40 2799.5,-40 2805.5,-40 2811.5,-46 2811.5,-52 2811.5,-52 2811.5,-64 2811.5,-64 2811.5,-70 2805.5,-76 2799.5,-76"/>
<text text-anchor="middle" x="2776" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2779.46,-169.74C2778.79,-148.36 2777.65,-111.69 2776.86,-86.44"/>
<polygon fill="black" stroke="black" points="2780.35,-86.28 2776.54,-76.4 2773.36,-86.5 2780.35,-86.28"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2116,-76C2116,-76 2060,-76 2060,-76 2054,-76 2048,-70 2048,-64 2048,-64 2048,-52 2048,-52 2048,-46 2054,-40 2060,-40 2060,-40 2116,-40 2116,-40 2122,-40 2128,-46 2128,-52 2128,-52 2128,-64 2128,-64 2128,-70 2122,-76 2116,-76"/>
<text text-anchor="middle" x="2088" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2310,-76C2310,-76 2254,-76 2254,-76 2248,-76 2242,-70 2242,-64 2242,-64 2242,-52 2242,-52 2242,-46 2248,-40 2254,-40 2254,-40 2310,-40 2310,-40 2316,-40 2322,-46 2322,-52 2322,-52 2322,-64 2322,-64 2322,-70 2316,-76 2310,-76"/>
<text text-anchor="middle" x="2282" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2512,-76C2512,-76 2456,-76 2456,-76 2450,-76 2444,-70 2444,-64 2444,-64 2444,-52 2444,-52 2444,-46 2450,-40 2456,-40 2456,-40 2512,-40 2512,-40 2518,-40 2524,-46 2524,-52 2524,-52 2524,-64 2524,-64 2524,-70 2518,-76 2512,-76"/>
<text text-anchor="middle" x="2484" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2710,-76C2710,-76 2654,-76 2654,-76 2648,-76 2642,-70 2642,-64 2642,-64 2642,-52 2642,-52 2642,-46 2648,-40 2654,-40 2654,-40 2710,-40 2710,-40 2716,-40 2722,-46 2722,-52 2722,-52 2722,-64 2722,-64 2722,-70 2716,-76 2710,-76"/>
<text text-anchor="middle" x="2682" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2336.5,-206C2336.5,-206 2265.5,-206 2265.5,-206 2259.5,-206 2253.5,-200 2253.5,-194 2253.5,-194 2253.5,-182 2253.5,-182 2253.5,-176 2259.5,-170 2265.5,-170 2265.5,-170 2336.5,-170 2336.5,-170 2342.5,-170 2348.5,-176 2348.5,-182 2348.5,-182 2348.5,-194 2348.5,-194 2348.5,-200 2342.5,-206 2336.5,-206"/>
<text text-anchor="middle" x="2301" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2453.5,-206C2453.5,-206 2378.5,-206 2378.5,-206 2372.5,-206 2366.5,-200 2366.5,-194 2366.5,-194 2366.5,-182 2366.5,-182 2366.5,-176 2372.5,-170 2378.5,-170 2378.5,-170 2453.5,-170 2453.5,-170 2459.5,-170 2465.5,-176 2465.5,-182 2465.5,-182 2465.5,-194 2465.5,-194 2465.5,-200 2459.5,-206 2453.5,-206"/>
<text text-anchor="middle" x="2416" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2526,-206C2526,-206 2496,-206 2496,-206 2490,-206 2484,-200 2484,-194 2484,-194 2484,-182 2484,-182 2484,-176 2490,-170 2496,-170 2496,-170 2526,-170 2526,-170 2532,-170 2538,-176 2538,-182 2538,-182 2538,-194 2538,-194 2538,-200 2532,-206 2526,-206"/>
<text text-anchor="middle" x="2511" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3082,-206C3082,-206 3020,-206 3020,-206 3014,-206 3008,-200 3008,-194 3008,-194 3008,-182 3008,-182 3008,-176 3014,-170 3020,-170 3020,-170 3082,-170 3082,-170 3088,-170 3094,-176 3094,-182 3094,-182 3094,-194 3094,-194 3094,-200 3088,-206 3082,-206"/>
<text text-anchor="middle" x="3051" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3173.5,-76C3173.5,-76 3126.5,-76 3126.5,-76 3120.5,-76 3114.5,-70 3114.5,-64 3114.5,-64 3114.5,-52 3114.5,-52 3114.5,-46 3120.5,-40 3126.5,-40 3126.5,-40 3173.5,-40 3173.5,-40 3179.5,-40 3185.5,-46 3185.5,-52 3185.5,-52 3185.5,-64 3185.5,-64 3185.5,-70 3179.5,-76 3173.5,-76"/>
<text text-anchor="middle" x="3150" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3065.79,-169.9C3076.84,-156.95 3092.19,-138.62 3105,-122 3114.35,-109.87 3124.29,-96.06 3132.45,-84.46"/>
<polygon fill="black" stroke="black" points="3135.44,-86.29 3138.3,-76.09 3129.7,-82.28 3135.44,-86.29"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3191.5,-206C3191.5,-206 3124.5,-206 3124.5,-206 3118.5,-206 3112.5,-200 3112.5,-194 3112.5,-194 3112.5,-182 3112.5,-182 3112.5,-176 3118.5,-170 3124.5,-170 3124.5,-170 3191.5,-170 3191.5,-170 3197.5,-170 3203.5,-176 3203.5,-182 3203.5,-182 3203.5,-194 3203.5,-194 3203.5,-200 3197.5,-206 3191.5,-206"/>
<text text-anchor="middle" x="3158" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3367.5,-76C3367.5,-76 3320.5,-76 3320.5,-76 3314.5,-76 3308.5,-70 3308.5,-64 3308.5,-64 3308.5,-52 3308.5,-52 3308.5,-46 3314.5,-40 3320.5,-40 3320.5,-40 3367.5,-40 3367.5,-40 3373.5,-40 3379.5,-46 3379.5,-52 3379.5,-52 3379.5,-64 3379.5,-64 3379.5,-70 3373.5,-76 3367.5,-76"/>
<text text-anchor="middle" x="3344" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3175.59,-169.8C3184.87,-161.55 3196.84,-152.16 3209,-146 3245.93,-127.29 3264.96,-145.57 3299,-122 3312.43,-112.7 3323.25,-98.04 3330.91,-85.2"/>
<polygon fill="black" stroke="black" points="3334.08,-86.7 3335.92,-76.27 3327.97,-83.28 3334.08,-86.7"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3588,-206C3588,-206 3558,-206 3558,-206 3552,-206 3546,-200 3546,-194 3546,-194 3546,-182 3546,-182 3546,-176 3552,-170 3558,-170 3558,-170 3588,-170 3588,-170 3594,-170 3600,-176 3600,-182 3600,-182 3600,-194 3600,-194 3600,-200 3594,-206 3588,-206"/>
<text text-anchor="middle" x="3573" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3569.5,-76C3569.5,-76 3522.5,-76 3522.5,-76 3516.5,-76 3510.5,-70 3510.5,-64 3510.5,-64 3510.5,-52 3510.5,-52 3510.5,-46 3516.5,-40 3522.5,-40 3522.5,-40 3569.5,-40 3569.5,-40 3575.5,-40 3581.5,-46 3581.5,-52 3581.5,-52 3581.5,-64 3581.5,-64 3581.5,-70 3575.5,-76 3569.5,-76"/>
<text text-anchor="middle" x="3546" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3569.36,-169.74C3564.85,-148.36 3557.11,-111.69 3551.79,-86.44"/>
<polygon fill="black" stroke="black" points="3555.16,-85.46 3549.67,-76.4 3548.31,-86.91 3555.16,-85.46"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3763,-206C3763,-206 3733,-206 3733,-206 3727,-206 3721,-200 3721,-194 3721,-194 3721,-182 3721,-182 3721,-176 3727,-170 3733,-170 3733,-170 3763,-170 3763,-170 3769,-170 3775,-176 3775,-182 3775,-182 3775,-194 3775,-194 3775,-200 3769,-206 3763,-206"/>
<text text-anchor="middle" x="3748" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3767.5,-76C3767.5,-76 3720.5,-76 3720.5,-76 3714.5,-76 3708.5,-70 3708.5,-64 3708.5,-64 3708.5,-52 3708.5,-52 3708.5,-46 3714.5,-40 3720.5,-40 3720.5,-40 3767.5,-40 3767.5,-40 3773.5,-40 3779.5,-46 3779.5,-52 3779.5,-52 3779.5,-64 3779.5,-64 3779.5,-70 3773.5,-76 3767.5,-76"/>
<text text-anchor="middle" x="3744" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3747.46,-169.74C3746.79,-148.36 3745.65,-111.69 3744.86,-86.44"/>
<polygon fill="black" stroke="black" points="3748.35,-86.28 3744.54,-76.4 3741.36,-86.5 3748.35,-86.28"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3084,-76C3084,-76 3028,-76 3028,-76 3022,-76 3016,-70 3016,-64 3016,-64 3016,-52 3016,-52 3016,-46 3022,-40 3028,-40 3028,-40 3084,-40 3084,-40 3090,-40 3096,-46 3096,-52 3096,-52 3096,-64 3096,-64 3096,-70 3090,-76 3084,-76"/>
<text text-anchor="middle" x="3056" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3278,-76C3278,-76 3222,-76 3222,-76 3216,-76 3210,-70 3210,-64 3210,-64 3210,-52 3210,-52 3210,-46 3216,-40 3222,-40 3222,-40 3278,-40 3278,-40 3284,-40 3290,-46 3290,-52 3290,-52 3290,-64 3290,-64 3290,-70 3284,-76 3278,-76"/>
<text text-anchor="middle" x="3250" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3480,-76C3480,-76 3424,-76 3424,-76 3418,-76 3412,-70 3412,-64 3412,-64 3412,-52 3412,-52 3412,-46 3418,-40 3424,-40 3424,-40 3480,-40 3480,-40 3486,-40 3492,-46 3492,-52 3492,-52 3492,-64 3492,-64 3492,-70 3486,-76 3480,-76"/>
<text text-anchor="middle" x="3452" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3678,-76C3678,-76 3622,-76 3622,-76 3616,-76 3610,-70 3610,-64 3610,-64 3610,-52 3610,-52 3610,-46 3616,-40 3622,-40 3622,-40 3678,-40 3678,-40 3684,-40 3690,-46 3690,-52 3690,-52 3690,-64 3690,-64 3690,-70 3684,-76 3678,-76"/>
<text text-anchor="middle" x="3650" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3304.5,-206C3304.5,-206 3233.5,-206 3233.5,-206 3227.5,-206 3221.5,-200 3221.5,-194 3221.5,-194 3221.5,-182 3221.5,-182 3221.5,-176 3227.5,-170 3233.5,-170 3233.5,-170 3304.5,-170 3304.5,-170 3310.5,-170 3316.5,-176 3316.5,-182 3316.5,-182 3316.5,-194 3316.5,-194 3316.5,-200 3310.5,-206 3304.5,-206"/>
<text text-anchor="middle" x="3269" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3421.5,-206C3421.5,-206 3346.5,-206 3346.5,-206 3340.5,-206 3334.5,-200 3334.5,-194 3334.5,-194 3334.5,-182 3334.5,-182 3334.5,-176 3340.5,-170 3346.5,-170 3346.5,-170 3421.5,-170 3421.5,-170 3427.5,-170 3433.5,-176 3433.5,-182 3433.5,-182 3433.5,-194 3433.5,-194 3433.5,-200 3427.5,-206 3421.5,-206"/>
<text text-anchor="middle" x="3384" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3494,-206C3494,-206 3464,-206 3464,-206 3458,-206 3452,-200 3452,-194 3452,-194 3452,-182 3452,-182 3452,-176 3458,-170 3464,-170 3464,-170 3494,-170 3494,-170 3500,-170 3506,-176 3506,-182 3506,-182 3506,-194 3506,-194 3506,-200 3500,-206 3494,-206"/>
<text text-anchor="middle" x="3479" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node62" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4050,-206C4050,-206 3988,-206 3988,-206 3982,-206 3976,-200 3976,-194 3976,-194 3976,-182 3976,-182 3976,-176 3982,-170 3988,-170 3988,-170 4050,-170 4050,-170 4056,-170 4062,-176 4062,-182 4062,-182 4062,-194 4062,-194 4062,-200 4056,-206 4050,-206"/>
<text text-anchor="middle" x="4019" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4141.5,-76C4141.5,-76 4094.5,-76 4094.5,-76 4088.5,-76 4082.5,-70 4082.5,-64 4082.5,-64 4082.5,-52 4082.5,-52 4082.5,-46 4088.5,-40 4094.5,-40 4094.5,-40 4141.5,-40 4141.5,-40 4147.5,-40 4153.5,-46 4153.5,-52 4153.5,-52 4153.5,-64 4153.5,-64 4153.5,-70 4147.5,-76 4141.5,-76"/>
<text text-anchor="middle" x="4118" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4033.79,-169.9C4044.84,-156.95 4060.19,-138.62 4073,-122 4082.35,-109.87 4092.29,-96.06 4100.45,-84.46"/>
<polygon fill="black" stroke="black" points="4103.44,-86.29 4106.3,-76.09 4097.7,-82.28 4103.44,-86.29"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node63" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4159.5,-206C4159.5,-206 4092.5,-206 4092.5,-206 4086.5,-206 4080.5,-200 4080.5,-194 4080.5,-194 4080.5,-182 4080.5,-182 4080.5,-176 4086.5,-170 4092.5,-170 4092.5,-170 4159.5,-170 4159.5,-170 4165.5,-170 4171.5,-176 4171.5,-182 4171.5,-182 4171.5,-194 4171.5,-194 4171.5,-200 4165.5,-206 4159.5,-206"/>
<text text-anchor="middle" x="4126" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4335.5,-76C4335.5,-76 4288.5,-76 4288.5,-76 4282.5,-76 4276.5,-70 4276.5,-64 4276.5,-64 4276.5,-52 4276.5,-52 4276.5,-46 4282.5,-40 4288.5,-40 4288.5,-40 4335.5,-40 4335.5,-40 4341.5,-40 4347.5,-46 4347.5,-52 4347.5,-52 4347.5,-64 4347.5,-64 4347.5,-70 4341.5,-76 4335.5,-76"/>
<text text-anchor="middle" x="4312" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4143.59,-169.8C4152.87,-161.55 4164.84,-152.16 4177,-146 4213.93,-127.29 4232.96,-145.57 4267,-122 4280.43,-112.7 4291.25,-98.04 4298.91,-85.2"/>
<polygon fill="black" stroke="black" points="4302.08,-86.7 4303.92,-76.27 4295.97,-83.28 4302.08,-86.7"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4556,-206C4556,-206 4526,-206 4526,-206 4520,-206 4514,-200 4514,-194 4514,-194 4514,-182 4514,-182 4514,-176 4520,-170 4526,-170 4526,-170 4556,-170 4556,-170 4562,-170 4568,-176 4568,-182 4568,-182 4568,-194 4568,-194 4568,-200 4562,-206 4556,-206"/>
<text text-anchor="middle" x="4541" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4537.5,-76C4537.5,-76 4490.5,-76 4490.5,-76 4484.5,-76 4478.5,-70 4478.5,-64 4478.5,-64 4478.5,-52 4478.5,-52 4478.5,-46 4484.5,-40 4490.5,-40 4490.5,-40 4537.5,-40 4537.5,-40 4543.5,-40 4549.5,-46 4549.5,-52 4549.5,-52 4549.5,-64 4549.5,-64 4549.5,-70 4543.5,-76 4537.5,-76"/>
<text text-anchor="middle" x="4514" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4537.36,-169.74C4532.85,-148.36 4525.11,-111.69 4519.79,-86.44"/>
<polygon fill="black" stroke="black" points="4523.16,-85.46 4517.67,-76.4 4516.31,-86.91 4523.16,-85.46"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4731,-206C4731,-206 4701,-206 4701,-206 4695,-206 4689,-200 4689,-194 4689,-194 4689,-182 4689,-182 4689,-176 4695,-170 4701,-170 4701,-170 4731,-170 4731,-170 4737,-170 4743,-176 4743,-182 4743,-182 4743,-194 4743,-194 4743,-200 4737,-206 4731,-206"/>
<text text-anchor="middle" x="4716" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4735.5,-76C4735.5,-76 4688.5,-76 4688.5,-76 4682.5,-76 4676.5,-70 4676.5,-64 4676.5,-64 4676.5,-52 4676.5,-52 4676.5,-46 4682.5,-40 4688.5,-40 4688.5,-40 4735.5,-40 4735.5,-40 4741.5,-40 4747.5,-46 4747.5,-52 4747.5,-52 4747.5,-64 4747.5,-64 4747.5,-70 4741.5,-76 4735.5,-76"/>
<text text-anchor="middle" x="4712" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4715.46,-169.74C4714.79,-148.36 4713.65,-111.69 4712.86,-86.44"/>
<polygon fill="black" stroke="black" points="4716.35,-86.28 4712.54,-76.4 4709.36,-86.5 4716.35,-86.28"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4052,-76C4052,-76 3996,-76 3996,-76 3990,-76 3984,-70 3984,-64 3984,-64 3984,-52 3984,-52 3984,-46 3990,-40 3996,-40 3996,-40 4052,-40 4052,-40 4058,-40 4064,-46 4064,-52 4064,-52 4064,-64 4064,-64 4064,-70 4058,-76 4052,-76"/>
<text text-anchor="middle" x="4024" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4246,-76C4246,-76 4190,-76 4190,-76 4184,-76 4178,-70 4178,-64 4178,-64 4178,-52 4178,-52 4178,-46 4184,-40 4190,-40 4190,-40 4246,-40 4246,-40 4252,-40 4258,-46 4258,-52 4258,-52 4258,-64 4258,-64 4258,-70 4252,-76 4246,-76"/>
<text text-anchor="middle" x="4218" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4448,-76C4448,-76 4392,-76 4392,-76 4386,-76 4380,-70 4380,-64 4380,-64 4380,-52 4380,-52 4380,-46 4386,-40 4392,-40 4392,-40 4448,-40 4448,-40 4454,-40 4460,-46 4460,-52 4460,-52 4460,-64 4460,-64 4460,-70 4454,-76 4448,-76"/>
<text text-anchor="middle" x="4420" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4646,-76C4646,-76 4590,-76 4590,-76 4584,-76 4578,-70 4578,-64 4578,-64 4578,-52 4578,-52 4578,-46 4584,-40 4590,-40 4590,-40 4646,-40 4646,-40 4652,-40 4658,-46 4658,-52 4658,-52 4658,-64 4658,-64 4658,-70 4652,-76 4646,-76"/>
<text text-anchor="middle" x="4618" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4272.5,-206C4272.5,-206 4201.5,-206 4201.5,-206 4195.5,-206 4189.5,-200 4189.5,-194 4189.5,-194 4189.5,-182 4189.5,-182 4189.5,-176 4195.5,-170 4201.5,-170 4201.5,-170 4272.5,-170 4272.5,-170 4278.5,-170 4284.5,-176 4284.5,-182 4284.5,-182 4284.5,-194 4284.5,-194 4284.5,-200 4278.5,-206 4272.5,-206"/>
<text text-anchor="middle" x="4237" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4389.5,-206C4389.5,-206 4314.5,-206 4314.5,-206 4308.5,-206 4302.5,-200 4302.5,-194 4302.5,-194 4302.5,-182 4302.5,-182 4302.5,-176 4308.5,-170 4314.5,-170 4314.5,-170 4389.5,-170 4389.5,-170 4395.5,-170 4401.5,-176 4401.5,-182 4401.5,-182 4401.5,-194 4401.5,-194 4401.5,-200 4395.5,-206 4389.5,-206"/>
<text text-anchor="middle" x="4352" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4462,-206C4462,-206 4432,-206 4432,-206 4426,-206 4420,-200 4420,-194 4420,-194 4420,-182 4420,-182 4420,-176 4426,-170 4432,-170 4432,-170 4462,-170 4462,-170 4468,-170 4474,-176 4474,-182 4474,-182 4474,-194 4474,-194 4474,-200 4468,-206 4462,-206"/>
<text text-anchor="middle" x="4447" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node77" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5018,-206C5018,-206 4956,-206 4956,-206 4950,-206 4944,-200 4944,-194 4944,-194 4944,-182 4944,-182 4944,-176 4950,-170 4956,-170 4956,-170 5018,-170 5018,-170 5024,-170 5030,-176 5030,-182 5030,-182 5030,-194 5030,-194 5030,-200 5024,-206 5018,-206"/>
<text text-anchor="middle" x="4987" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5109.5,-76C5109.5,-76 5062.5,-76 5062.5,-76 5056.5,-76 5050.5,-70 5050.5,-64 5050.5,-64 5050.5,-52 5050.5,-52 5050.5,-46 5056.5,-40 5062.5,-40 5062.5,-40 5109.5,-40 5109.5,-40 5115.5,-40 5121.5,-46 5121.5,-52 5121.5,-52 5121.5,-64 5121.5,-64 5121.5,-70 5115.5,-76 5109.5,-76"/>
<text text-anchor="middle" x="5086" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5001.79,-169.9C5012.84,-156.95 5028.19,-138.62 5041,-122 5050.35,-109.87 5060.29,-96.06 5068.45,-84.46"/>
<polygon fill="black" stroke="black" points="5071.44,-86.29 5074.3,-76.09 5065.7,-82.28 5071.44,-86.29"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node78" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5127.5,-206C5127.5,-206 5060.5,-206 5060.5,-206 5054.5,-206 5048.5,-200 5048.5,-194 5048.5,-194 5048.5,-182 5048.5,-182 5048.5,-176 5054.5,-170 5060.5,-170 5060.5,-170 5127.5,-170 5127.5,-170 5133.5,-170 5139.5,-176 5139.5,-182 5139.5,-182 5139.5,-194 5139.5,-194 5139.5,-200 5133.5,-206 5127.5,-206"/>
<text text-anchor="middle" x="5094" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5303.5,-76C5303.5,-76 5256.5,-76 5256.5,-76 5250.5,-76 5244.5,-70 5244.5,-64 5244.5,-64 5244.5,-52 5244.5,-52 5244.5,-46 5250.5,-40 5256.5,-40 5256.5,-40 5303.5,-40 5303.5,-40 5309.5,-40 5315.5,-46 5315.5,-52 5315.5,-52 5315.5,-64 5315.5,-64 5315.5,-70 5309.5,-76 5303.5,-76"/>
<text text-anchor="middle" x="5280" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M5111.59,-169.8C5120.87,-161.55 5132.84,-152.16 5145,-146 5181.93,-127.29 5200.96,-145.57 5235,-122 5248.43,-112.7 5259.25,-98.04 5266.91,-85.2"/>
<polygon fill="black" stroke="black" points="5270.08,-86.7 5271.92,-76.27 5263.97,-83.28 5270.08,-86.7"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5524,-206C5524,-206 5494,-206 5494,-206 5488,-206 5482,-200 5482,-194 5482,-194 5482,-182 5482,-182 5482,-176 5488,-170 5494,-170 5494,-170 5524,-170 5524,-170 5530,-170 5536,-176 5536,-182 5536,-182 5536,-194 5536,-194 5536,-200 5530,-206 5524,-206"/>
<text text-anchor="middle" x="5509" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5505.5,-76C5505.5,-76 5458.5,-76 5458.5,-76 5452.5,-76 5446.5,-70 5446.5,-64 5446.5,-64 5446.5,-52 5446.5,-52 5446.5,-46 5452.5,-40 5458.5,-40 5458.5,-40 5505.5,-40 5505.5,-40 5511.5,-40 5517.5,-46 5517.5,-52 5517.5,-52 5517.5,-64 5517.5,-64 5517.5,-70 5511.5,-76 5505.5,-76"/>
<text text-anchor="middle" x="5482" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5505.36,-169.74C5500.85,-148.36 5493.11,-111.69 5487.79,-86.44"/>
<polygon fill="black" stroke="black" points="5491.16,-85.46 5485.67,-76.4 5484.31,-86.91 5491.16,-85.46"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5699,-206C5699,-206 5669,-206 5669,-206 5663,-206 5657,-200 5657,-194 5657,-194 5657,-182 5657,-182 5657,-176 5663,-170 5669,-170 5669,-170 5699,-170 5699,-170 5705,-170 5711,-176 5711,-182 5711,-182 5711,-194 5711,-194 5711,-200 5705,-206 5699,-206"/>
<text text-anchor="middle" x="5684" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5703.5,-76C5703.5,-76 5656.5,-76 5656.5,-76 5650.5,-76 5644.5,-70 5644.5,-64 5644.5,-64 5644.5,-52 5644.5,-52 5644.5,-46 5650.5,-40 5656.5,-40 5656.5,-40 5703.5,-40 5703.5,-40 5709.5,-40 5715.5,-46 5715.5,-52 5715.5,-52 5715.5,-64 5715.5,-64 5715.5,-70 5709.5,-76 5703.5,-76"/>
<text text-anchor="middle" x="5680" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5683.46,-169.74C5682.79,-148.36 5681.65,-111.69 5680.86,-86.44"/>
<polygon fill="black" stroke="black" points="5684.35,-86.28 5680.54,-76.4 5677.36,-86.5 5684.35,-86.28"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5020,-76C5020,-76 4964,-76 4964,-76 4958,-76 4952,-70 4952,-64 4952,-64 4952,-52 4952,-52 4952,-46 4958,-40 4964,-40 4964,-40 5020,-40 5020,-40 5026,-40 5032,-46 5032,-52 5032,-52 5032,-64 5032,-64 5032,-70 5026,-76 5020,-76"/>
<text text-anchor="middle" x="4992" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5214,-76C5214,-76 5158,-76 5158,-76 5152,-76 5146,-70 5146,-64 5146,-64 5146,-52 5146,-52 5146,-46 5152,-40 5158,-40 5158,-40 5214,-40 5214,-40 5220,-40 5226,-46 5226,-52 5226,-52 5226,-64 5226,-64 5226,-70 5220,-76 5214,-76"/>
<text text-anchor="middle" x="5186" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5416,-76C5416,-76 5360,-76 5360,-76 5354,-76 5348,-70 5348,-64 5348,-64 5348,-52 5348,-52 5348,-46 5354,-40 5360,-40 5360,-40 5416,-40 5416,-40 5422,-40 5428,-46 5428,-52 5428,-52 5428,-64 5428,-64 5428,-70 5422,-76 5416,-76"/>
<text text-anchor="middle" x="5388" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5614,-76C5614,-76 5558,-76 5558,-76 5552,-76 5546,-70 5546,-64 5546,-64 5546,-52 5546,-52 5546,-46 5552,-40 5558,-40 5558,-40 5614,-40 5614,-40 5620,-40 5626,-46 5626,-52 5626,-52 5626,-64 5626,-64 5626,-70 5620,-76 5614,-76"/>
<text text-anchor="middle" x="5586" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5240.5,-206C5240.5,-206 5169.5,-206 5169.5,-206 5163.5,-206 5157.5,-200 5157.5,-194 5157.5,-194 5157.5,-182 5157.5,-182 5157.5,-176 5163.5,-170 5169.5,-170 5169.5,-170 5240.5,-170 5240.5,-170 5246.5,-170 5252.5,-176 5252.5,-182 5252.5,-182 5252.5,-194 5252.5,-194 5252.5,-200 5246.5,-206 5240.5,-206"/>
<text text-anchor="middle" x="5205" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5357.5,-206C5357.5,-206 5282.5,-206 5282.5,-206 5276.5,-206 5270.5,-200 5270.5,-194 5270.5,-194 5270.5,-182 5270.5,-182 5270.5,-176 5276.5,-170 5282.5,-170 5282.5,-170 5357.5,-170 5357.5,-170 5363.5,-170 5369.5,-176 5369.5,-182 5369.5,-182 5369.5,-194 5369.5,-194 5369.5,-200 5363.5,-206 5357.5,-206"/>
<text text-anchor="middle" x="5320" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5430,-206C5430,-206 5400,-206 5400,-206 5394,-206 5388,-200 5388,-194 5388,-194 5388,-182 5388,-182 5388,-176 5394,-170 5400,-170 5400,-170 5430,-170 5430,-170 5436,-170 5442,-176 5442,-182 5442,-182 5442,-194 5442,-194 5442,-200 5436,-206 5430,-206"/>
<text text-anchor="middle" x="5415" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node92" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5986,-206C5986,-206 5924,-206 5924,-206 5918,-206 5912,-200 5912,-194 5912,-194 5912,-182 5912,-182 5912,-176 5918,-170 5924,-170 5924,-170 5986,-170 5986,-170 5992,-170 5998,-176 5998,-182 5998,-182 5998,-194 5998,-194 5998,-200 5992,-206 5986,-206"/>
<text text-anchor="middle" x="5955" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6077.5,-76C6077.5,-76 6030.5,-76 6030.5,-76 6024.5,-76 6018.5,-70 6018.5,-64 6018.5,-64 6018.5,-52 6018.5,-52 6018.5,-46 6024.5,-40 6030.5,-40 6030.5,-40 6077.5,-40 6077.5,-40 6083.5,-40 6089.5,-46 6089.5,-52 6089.5,-52 6089.5,-64 6089.5,-64 6089.5,-70 6083.5,-76 6077.5,-76"/>
<text text-anchor="middle" x="6054" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5969.79,-169.9C5980.84,-156.95 5996.19,-138.62 6009,-122 6018.35,-109.87 6028.29,-96.06 6036.45,-84.46"/>
<polygon fill="black" stroke="black" points="6039.44,-86.29 6042.3,-76.09 6033.7,-82.28 6039.44,-86.29"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node93" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6095.5,-206C6095.5,-206 6028.5,-206 6028.5,-206 6022.5,-206 6016.5,-200 6016.5,-194 6016.5,-194 6016.5,-182 6016.5,-182 6016.5,-176 6022.5,-170 6028.5,-170 6028.5,-170 6095.5,-170 6095.5,-170 6101.5,-170 6107.5,-176 6107.5,-182 6107.5,-182 6107.5,-194 6107.5,-194 6107.5,-200 6101.5,-206 6095.5,-206"/>
<text text-anchor="middle" x="6062" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6271.5,-76C6271.5,-76 6224.5,-76 6224.5,-76 6218.5,-76 6212.5,-70 6212.5,-64 6212.5,-64 6212.5,-52 6212.5,-52 6212.5,-46 6218.5,-40 6224.5,-40 6224.5,-40 6271.5,-40 6271.5,-40 6277.5,-40 6283.5,-46 6283.5,-52 6283.5,-52 6283.5,-64 6283.5,-64 6283.5,-70 6277.5,-76 6271.5,-76"/>
<text text-anchor="middle" x="6248" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M6079.59,-169.8C6088.87,-161.55 6100.84,-152.16 6113,-146 6149.93,-127.29 6168.96,-145.57 6203,-122 6216.43,-112.7 6227.25,-98.04 6234.91,-85.2"/>
<polygon fill="black" stroke="black" points="6238.08,-86.7 6239.92,-76.27 6231.97,-83.28 6238.08,-86.7"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6492,-206C6492,-206 6462,-206 6462,-206 6456,-206 6450,-200 6450,-194 6450,-194 6450,-182 6450,-182 6450,-176 6456,-170 6462,-170 6462,-170 6492,-170 6492,-170 6498,-170 6504,-176 6504,-182 6504,-182 6504,-194 6504,-194 6504,-200 6498,-206 6492,-206"/>
<text text-anchor="middle" x="6477" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6473.5,-76C6473.5,-76 6426.5,-76 6426.5,-76 6420.5,-76 6414.5,-70 6414.5,-64 6414.5,-64 6414.5,-52 6414.5,-52 6414.5,-46 6420.5,-40 6426.5,-40 6426.5,-40 6473.5,-40 6473.5,-40 6479.5,-40 6485.5,-46 6485.5,-52 6485.5,-52 6485.5,-64 6485.5,-64 6485.5,-70 6479.5,-76 6473.5,-76"/>
<text text-anchor="middle" x="6450" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6473.36,-169.74C6468.85,-148.36 6461.11,-111.69 6455.79,-86.44"/>
<polygon fill="black" stroke="black" points="6459.16,-85.46 6453.67,-76.4 6452.31,-86.91 6459.16,-85.46"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6667,-206C6667,-206 6637,-206 6637,-206 6631,-206 6625,-200 6625,-194 6625,-194 6625,-182 6625,-182 6625,-176 6631,-170 6637,-170 6637,-170 6667,-170 6667,-170 6673,-170 6679,-176 6679,-182 6679,-182 6679,-194 6679,-194 6679,-200 6673,-206 6667,-206"/>
<text text-anchor="middle" x="6652" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6671.5,-76C6671.5,-76 6624.5,-76 6624.5,-76 6618.5,-76 6612.5,-70 6612.5,-64 6612.5,-64 6612.5,-52 6612.5,-52 6612.5,-46 6618.5,-40 6624.5,-40 6624.5,-40 6671.5,-40 6671.5,-40 6677.5,-40 6683.5,-46 6683.5,-52 6683.5,-52 6683.5,-64 6683.5,-64 6683.5,-70 6677.5,-76 6671.5,-76"/>
<text text-anchor="middle" x="6648" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6651.46,-169.74C6650.79,-148.36 6649.65,-111.69 6648.86,-86.44"/>
<polygon fill="black" stroke="black" points="6652.35,-86.28 6648.54,-76.4 6645.36,-86.5 6652.35,-86.28"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5988,-76C5988,-76 5932,-76 5932,-76 5926,-76 5920,-70 5920,-64 5920,-64 5920,-52 5920,-52 5920,-46 5926,-40 5932,-40 5932,-40 5988,-40 5988,-40 5994,-40 6000,-46 6000,-52 6000,-52 6000,-64 6000,-64 6000,-70 5994,-76 5988,-76"/>
<text text-anchor="middle" x="5960" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6182,-76C6182,-76 6126,-76 6126,-76 6120,-76 6114,-70 6114,-64 6114,-64 6114,-52 6114,-52 6114,-46 6120,-40 6126,-40 6126,-40 6182,-40 6182,-40 6188,-40 6194,-46 6194,-52 6194,-52 6194,-64 6194,-64 6194,-70 6188,-76 6182,-76"/>
<text text-anchor="middle" x="6154" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6384,-76C6384,-76 6328,-76 6328,-76 6322,-76 6316,-70 6316,-64 6316,-64 6316,-52 6316,-52 6316,-46 6322,-40 6328,-40 6328,-40 6384,-40 6384,-40 6390,-40 6396,-46 6396,-52 6396,-52 6396,-64 6396,-64 6396,-70 6390,-76 6384,-76"/>
<text text-anchor="middle" x="6356" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6582,-76C6582,-76 6526,-76 6526,-76 6520,-76 6514,-70 6514,-64 6514,-64 6514,-52 6514,-52 6514,-46 6520,-40 6526,-40 6526,-40 6582,-40 6582,-40 6588,-40 6594,-46 6594,-52 6594,-52 6594,-64 6594,-64 6594,-70 6588,-76 6582,-76"/>
<text text-anchor="middle" x="6554" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6208.5,-206C6208.5,-206 6137.5,-206 6137.5,-206 6131.5,-206 6125.5,-200 6125.5,-194 6125.5,-194 6125.5,-182 6125.5,-182 6125.5,-176 6131.5,-170 6137.5,-170 6137.5,-170 6208.5,-170 6208.5,-170 6214.5,-170 6220.5,-176 6220.5,-182 6220.5,-182 6220.5,-194 6220.5,-194 6220.5,-200 6214.5,-206 6208.5,-206"/>
<text text-anchor="middle" x="6173" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6325.5,-206C6325.5,-206 6250.5,-206 6250.5,-206 6244.5,-206 6238.5,-200 6238.5,-194 6238.5,-194 6238.5,-182 6238.5,-182 6238.5,-176 6244.5,-170 6250.5,-170 6250.5,-170 6325.5,-170 6325.5,-170 6331.5,-170 6337.5,-176 6337.5,-182 6337.5,-182 6337.5,-194 6337.5,-194 6337.5,-200 6331.5,-206 6325.5,-206"/>
<text text-anchor="middle" x="6288" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6398,-206C6398,-206 6368,-206 6368,-206 6362,-206 6356,-200 6356,-194 6356,-194 6356,-182 6356,-182 6356,-176 6362,-170 6368,-170 6368,-170 6398,-170 6398,-170 6404,-170 6410,-176 6410,-182 6410,-182 6410,-194 6410,-194 6410,-200 6404,-206 6398,-206"/>
<text text-anchor="middle" x="6383" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node107" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6954,-206C6954,-206 6892,-206 6892,-206 6886,-206 6880,-200 6880,-194 6880,-194 6880,-182 6880,-182 6880,-176 6886,-170 6892,-170 6892,-170 6954,-170 6954,-170 6960,-170 6966,-176 6966,-182 6966,-182 6966,-194 6966,-194 6966,-200 6960,-206 6954,-206"/>
<text text-anchor="middle" x="6923" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7045.5,-76C7045.5,-76 6998.5,-76 6998.5,-76 6992.5,-76 6986.5,-70 6986.5,-64 6986.5,-64 6986.5,-52 6986.5,-52 6986.5,-46 6992.5,-40 6998.5,-40 6998.5,-40 7045.5,-40 7045.5,-40 7051.5,-40 7057.5,-46 7057.5,-52 7057.5,-52 7057.5,-64 7057.5,-64 7057.5,-70 7051.5,-76 7045.5,-76"/>
<text text-anchor="middle" x="7022" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="black" d="M6937.79,-169.9C6948.84,-156.95 6964.19,-138.62 6977,-122 6986.35,-109.87 6996.29,-96.06 7004.45,-84.46"/>
<polygon fill="black" stroke="black" points="7007.44,-86.29 7010.3,-76.09 7001.7,-82.28 7007.44,-86.29"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node108" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7063.5,-206C7063.5,-206 6996.5,-206 6996.5,-206 6990.5,-206 6984.5,-200 6984.5,-194 6984.5,-194 6984.5,-182 6984.5,-182 6984.5,-176 6990.5,-170 6996.5,-170 6996.5,-170 7063.5,-170 7063.5,-170 7069.5,-170 7075.5,-176 7075.5,-182 7075.5,-182 7075.5,-194 7075.5,-194 7075.5,-200 7069.5,-206 7063.5,-206"/>
<text text-anchor="middle" x="7030" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7239.5,-76C7239.5,-76 7192.5,-76 7192.5,-76 7186.5,-76 7180.5,-70 7180.5,-64 7180.5,-64 7180.5,-52 7180.5,-52 7180.5,-46 7186.5,-40 7192.5,-40 7192.5,-40 7239.5,-40 7239.5,-40 7245.5,-40 7251.5,-46 7251.5,-52 7251.5,-52 7251.5,-64 7251.5,-64 7251.5,-70 7245.5,-76 7239.5,-76"/>
<text text-anchor="middle" x="7216" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M7047.59,-169.8C7056.87,-161.55 7068.84,-152.16 7081,-146 7117.93,-127.29 7136.96,-145.57 7171,-122 7184.43,-112.7 7195.25,-98.04 7202.91,-85.2"/>
<polygon fill="black" stroke="black" points="7206.08,-86.7 7207.92,-76.27 7199.97,-83.28 7206.08,-86.7"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7460,-206C7460,-206 7430,-206 7430,-206 7424,-206 7418,-200 7418,-194 7418,-194 7418,-182 7418,-182 7418,-176 7424,-170 7430,-170 7430,-170 7460,-170 7460,-170 7466,-170 7472,-176 7472,-182 7472,-182 7472,-194 7472,-194 7472,-200 7466,-206 7460,-206"/>
<text text-anchor="middle" x="7445" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7441.5,-76C7441.5,-76 7394.5,-76 7394.5,-76 7388.5,-76 7382.5,-70 7382.5,-64 7382.5,-64 7382.5,-52 7382.5,-52 7382.5,-46 7388.5,-40 7394.5,-40 7394.5,-40 7441.5,-40 7441.5,-40 7447.5,-40 7453.5,-46 7453.5,-52 7453.5,-52 7453.5,-64 7453.5,-64 7453.5,-70 7447.5,-76 7441.5,-76"/>
<text text-anchor="middle" x="7418" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7441.36,-169.74C7436.85,-148.36 7429.11,-111.69 7423.79,-86.44"/>
<polygon fill="black" stroke="black" points="7427.16,-85.46 7421.67,-76.4 7420.31,-86.91 7427.16,-85.46"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7635,-206C7635,-206 7605,-206 7605,-206 7599,-206 7593,-200 7593,-194 7593,-194 7593,-182 7593,-182 7593,-176 7599,-170 7605,-170 7605,-170 7635,-170 7635,-170 7641,-170 7647,-176 7647,-182 7647,-182 7647,-194 7647,-194 7647,-200 7641,-206 7635,-206"/>
<text text-anchor="middle" x="7620" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7639.5,-76C7639.5,-76 7592.5,-76 7592.5,-76 7586.5,-76 7580.5,-70 7580.5,-64 7580.5,-64 7580.5,-52 7580.5,-52 7580.5,-46 7586.5,-40 7592.5,-40 7592.5,-40 7639.5,-40 7639.5,-40 7645.5,-40 7651.5,-46 7651.5,-52 7651.5,-52 7651.5,-64 7651.5,-64 7651.5,-70 7645.5,-76 7639.5,-76"/>
<text text-anchor="middle" x="7616" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7619.46,-169.74C7618.79,-148.36 7617.65,-111.69 7616.86,-86.44"/>
<polygon fill="black" stroke="black" points="7620.35,-86.28 7616.54,-76.4 7613.36,-86.5 7620.35,-86.28"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6956,-76C6956,-76 6900,-76 6900,-76 6894,-76 6888,-70 6888,-64 6888,-64 6888,-52 6888,-52 6888,-46 6894,-40 6900,-40 6900,-40 6956,-40 6956,-40 6962,-40 6968,-46 6968,-52 6968,-52 6968,-64 6968,-64 6968,-70 6962,-76 6956,-76"/>
<text text-anchor="middle" x="6928" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7150,-76C7150,-76 7094,-76 7094,-76 7088,-76 7082,-70 7082,-64 7082,-64 7082,-52 7082,-52 7082,-46 7088,-40 7094,-40 7094,-40 7150,-40 7150,-40 7156,-40 7162,-46 7162,-52 7162,-52 7162,-64 7162,-64 7162,-70 7156,-76 7150,-76"/>
<text text-anchor="middle" x="7122" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7352,-76C7352,-76 7296,-76 7296,-76 7290,-76 7284,-70 7284,-64 7284,-64 7284,-52 7284,-52 7284,-46 7290,-40 7296,-40 7296,-40 7352,-40 7352,-40 7358,-40 7364,-46 7364,-52 7364,-52 7364,-64 7364,-64 7364,-70 7358,-76 7352,-76"/>
<text text-anchor="middle" x="7324" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7550,-76C7550,-76 7494,-76 7494,-76 7488,-76 7482,-70 7482,-64 7482,-64 7482,-52 7482,-52 7482,-46 7488,-40 7494,-40 7494,-40 7550,-40 7550,-40 7556,-40 7562,-46 7562,-52 7562,-52 7562,-64 7562,-64 7562,-70 7556,-76 7550,-76"/>
<text text-anchor="middle" x="7522" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7176.5,-206C7176.5,-206 7105.5,-206 7105.5,-206 7099.5,-206 7093.5,-200 7093.5,-194 7093.5,-194 7093.5,-182 7093.5,-182 7093.5,-176 7099.5,-170 7105.5,-170 7105.5,-170 7176.5,-170 7176.5,-170 7182.5,-170 7188.5,-176 7188.5,-182 7188.5,-182 7188.5,-194 7188.5,-194 7188.5,-200 7182.5,-206 7176.5,-206"/>
<text text-anchor="middle" x="7141" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7293.5,-206C7293.5,-206 7218.5,-206 7218.5,-206 7212.5,-206 7206.5,-200 7206.5,-194 7206.5,-194 7206.5,-182 7206.5,-182 7206.5,-176 7212.5,-170 7218.5,-170 7218.5,-170 7293.5,-170 7293.5,-170 7299.5,-170 7305.5,-176 7305.5,-182 7305.5,-182 7305.5,-194 7305.5,-194 7305.5,-200 7299.5,-206 7293.5,-206"/>
<text text-anchor="middle" x="7256" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7366,-206C7366,-206 7336,-206 7336,-206 7330,-206 7324,-200 7324,-194 7324,-194 7324,-182 7324,-182 7324,-176 7330,-170 7336,-170 7336,-170 7366,-170 7366,-170 7372,-170 7378,-176 7378,-182 7378,-182 7378,-194 7378,-194 7378,-200 7372,-206 7366,-206"/>
<text text-anchor="middle" x="7351" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M3832.67,-423.07C3331.7,-423.52 72.84,-425.14 38,-390 -0.18,-351.5 13.95,-194.6 38,-146 53.84,-113.98 87.75,-90.52 114.48,-76.09"/>
<polygon fill="black" stroke="black" points="3832.97,-426.57 3842.97,-423.06 3832.97,-419.57 3832.97,-426.57"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3832.56,-423.07C3332.49,-423.5 89.67,-424.97 55,-390 35.91,-370.75 36.81,-166.11 55,-146 90.81,-106.42 246.91,-147.14 294,-122 313.27,-111.71 328.17,-91 336.99,-76.14"/>
<polygon fill="black" stroke="black" points="3832.84,-426.57 3842.84,-423.06 3832.84,-419.57 3832.84,-426.57"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3832.47,-423.06C3333.44,-423.48 107.5,-424.8 73,-390 53.91,-370.75 54.39,-165.72 73,-146 104.7,-112.41 446.09,-141.41 488,-122 509.24,-112.16 526.76,-91.14 537.27,-76.09"/>
<polygon fill="black" stroke="black" points="3832.73,-426.56 3842.73,-423.05 3832.73,-419.56 3832.73,-426.56"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3832.4,-423.06C3334.55,-423.45 126.32,-424.62 92,-390 72.91,-370.75 73.22,-165.55 92,-146 138.07,-98.05 629.9,-150.45 690,-122 710.5,-112.29 726.71,-91.25 736.3,-76.15"/>
<polygon fill="black" stroke="black" points="3832.64,-426.56 3842.64,-423.05 3832.63,-419.56 3832.64,-426.56"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3832.62,-422.91C3361.03,-422.23 457.25,-416.91 422,-390 363.76,-345.54 361.94,-246.1 363.76,-206.12"/>
<polygon fill="black" stroke="black" points="3832.65,-426.41 3842.66,-422.93 3832.66,-419.41 3832.65,-426.41"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M3832.71,-422.88C3408.67,-422.02 1029.73,-416.03 1004,-390 965.88,-351.44 979.75,-194.5 1004,-146 1020.1,-113.8 1054.41,-90.43 1081.56,-76.07"/>
<polygon fill="black" stroke="black" points="3832.94,-426.38 3842.95,-422.9 3832.95,-419.38 3832.94,-426.38"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3832.77,-422.88C3410.45,-421.99 1047.56,-415.86 1022,-390 1002.94,-370.72 1003.81,-166.1 1022,-146 1057.97,-106.26 1214.71,-147.24 1262,-122 1281.27,-111.72 1296.17,-91.01 1304.99,-76.14"/>
<polygon fill="black" stroke="black" points="3832.96,-426.38 3842.97,-422.9 3832.98,-419.38 3832.96,-426.38"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3832.53,-422.87C3411.17,-421.95 1066.38,-415.68 1041,-390 1021.94,-370.72 1022.39,-165.72 1041,-146 1072.7,-112.41 1414.09,-141.41 1456,-122 1477.24,-112.16 1494.76,-91.14 1505.27,-76.09"/>
<polygon fill="black" stroke="black" points="3832.69,-426.37 3842.7,-422.89 3832.71,-419.37 3832.69,-426.37"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3832.62,-422.87C3413.16,-421.92 1085.2,-415.5 1060,-390 1040.94,-370.72 1041.22,-165.55 1060,-146 1106.07,-98.05 1597.9,-150.45 1658,-122 1678.5,-112.29 1694.71,-91.25 1704.3,-76.15"/>
<polygon fill="black" stroke="black" points="3832.74,-426.37 3842.75,-422.89 3832.76,-419.37 3832.74,-426.37"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge43" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3832.72,-423.21C3445.63,-424.33 1439.94,-428.27 1390,-390 1331.84,-345.44 1329.97,-246.05 1331.78,-206.11"/>
<polygon fill="black" stroke="black" points="3832.91,-426.71 3842.9,-423.18 3832.89,-419.71 3832.91,-426.71"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge44" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M3832.37,-423.12C3500.86,-423.61 2005.33,-423.91 1972,-390 1933.99,-351.33 1947.75,-194.5 1972,-146 1988.1,-113.8 2022.41,-90.43 2049.56,-76.07"/>
<polygon fill="black" stroke="black" points="3832.76,-426.62 3842.76,-423.11 3832.75,-419.62 3832.76,-426.62"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge45" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3832.44,-423.11C3502.95,-423.54 2023,-423.57 1990,-390 1971,-370.66 1971.81,-166.1 1990,-146 2025.97,-106.26 2182.71,-147.24 2230,-122 2249.27,-111.72 2264.17,-91.01 2272.99,-76.14"/>
<polygon fill="black" stroke="black" points="3832.77,-426.61 3842.77,-423.1 3832.76,-419.61 3832.77,-426.61"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge46" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3832.29,-423.1C3504.49,-423.46 2041.64,-423.22 2009,-390 1990,-370.66 1990.39,-165.72 2009,-146 2040.7,-112.41 2382.09,-141.41 2424,-122 2445.24,-112.16 2462.76,-91.14 2473.27,-76.09"/>
<polygon fill="black" stroke="black" points="3832.56,-426.6 3842.56,-423.09 3832.55,-419.6 3832.56,-426.6"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge47" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3832.41,-423.09C3506.87,-423.39 2060.29,-422.87 2028,-390 2009,-370.66 2009.22,-165.55 2028,-146 2074.07,-98.05 2565.9,-150.45 2626,-122 2646.5,-112.29 2662.71,-91.25 2672.3,-76.15"/>
<polygon fill="black" stroke="black" points="3832.61,-426.59 3842.61,-423.08 3832.61,-419.59 3832.61,-426.59"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge48" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3832.67,-422.66C3544.79,-420.99 2387.62,-412.89 2358,-390 2300.03,-345.2 2298.05,-245.95 2299.8,-206.08"/>
<polygon fill="black" stroke="black" points="3832.92,-426.16 3842.94,-422.72 3832.96,-419.16 3832.92,-426.16"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge49" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M3832.52,-423.21C3622.68,-423.56 2970.99,-422.08 2940,-390 2902.33,-351 2915.75,-194.5 2940,-146 2956.1,-113.8 2990.41,-90.43 3017.56,-76.07"/>
<polygon fill="black" stroke="black" points="3832.77,-426.71 3842.76,-423.19 3832.76,-419.71 3832.77,-426.71"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge50" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3832.67,-423.16C3625.64,-423.37 2988.34,-421.43 2958,-390 2939.17,-370.5 2939.81,-166.1 2958,-146 2993.97,-106.26 3150.71,-147.24 3198,-122 3217.27,-111.72 3232.17,-91.01 3240.99,-76.14"/>
<polygon fill="black" stroke="black" points="3832.78,-426.66 3842.78,-423.15 3832.77,-419.66 3832.78,-426.66"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge51" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3832.61,-423.11C3628.37,-423.15 3006.65,-420.74 2977,-390 2958.18,-370.49 2958.39,-165.72 2977,-146 3008.7,-112.41 3350.09,-141.41 3392,-122 3413.24,-112.16 3430.76,-91.14 3441.27,-76.09"/>
<polygon fill="black" stroke="black" points="3832.88,-426.61 3842.88,-423.11 3832.88,-419.61 3832.88,-426.61"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge52" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3832.55,-423.06C3631.11,-422.93 3024.96,-420.04 2996,-390 2977.18,-370.48 2977.22,-165.55 2996,-146 3042.07,-98.05 3533.9,-150.45 3594,-122 3614.5,-112.29 3630.71,-91.25 3640.3,-76.15"/>
<polygon fill="black" stroke="black" points="3832.69,-426.56 3842.69,-423.06 3832.69,-419.56 3832.69,-426.56"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge53" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3832.53,-423.41C3691.44,-423.73 3364.73,-421.07 3326,-390 3268.99,-344.26 3266.41,-246 3267.9,-206.23"/>
<polygon fill="black" stroke="black" points="3832.78,-426.91 3842.77,-423.38 3832.76,-419.91 3832.78,-426.91"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge54" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="black" d="M3891.42,-395.72C3882.23,-343.72 3868.94,-228.26 3912,-146 3928.56,-114.37 3962.29,-90.66 3988.43,-76.05"/>
<polygon fill="black" stroke="black" points="3888.02,-396.63 3893.29,-405.82 3894.91,-395.35 3888.02,-396.63"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge55" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3901.16,-395.95C3901.45,-393.94 3901.73,-391.94 3902,-390 3909.43,-335.88 3892.98,-184.24 3932,-146 3969.33,-109.41 4119.91,-146.67 4166,-122 4185.26,-111.69 4200.16,-90.99 4208.98,-76.13"/>
<polygon fill="black" stroke="black" points="3897.69,-395.48 3899.69,-405.89 3904.62,-396.51 3897.69,-395.48"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge56" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3918.27,-397.48C3919.7,-395.05 3920.97,-392.54 3922,-390 3942.53,-339.38 3912.16,-183.38 3952,-146 3985.12,-114.93 4318.8,-141.11 4360,-122 4381.24,-112.15 4398.75,-91.13 4409.27,-76.08"/>
<polygon fill="black" stroke="black" points="3915.29,-395.65 3912.62,-405.9 3921.1,-399.55 3915.29,-395.65"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge57" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3935.78,-398.5C3938.16,-395.87 3940.29,-393.04 3942,-390 3968.77,-342.59 3924.56,-183.53 3964,-146 4012.18,-100.16 4501.9,-150.45 4562,-122 4582.5,-112.29 4598.71,-91.25 4608.3,-76.15"/>
<polygon fill="black" stroke="black" points="3932.92,-396.39 3928.01,-405.78 3937.7,-401.5 3932.92,-396.39"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge58" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3943.63,-402.47C3949.07,-400.69 3954.6,-399.13 3960,-398 3972.3,-395.42 4176.22,-397.89 4186,-390 4242.46,-344.45 4241.64,-246.08 4238.73,-206.26"/>
<polygon fill="black" stroke="black" points="3942.24,-399.25 3933.99,-405.89 3944.59,-405.85 3942.24,-399.25"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge59" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="black" d="M3942.75,-402.61C3948.46,-400.73 3954.3,-399.12 3960,-398 3971.94,-395.66 4826.7,-397.85 4836,-390 4920.23,-318.95 4822.93,-240.26 4880,-146 4898.74,-115.04 4932.89,-90.95 4958.57,-76.05"/>
<polygon fill="black" stroke="black" points="3941.53,-399.33 3933.29,-405.98 3943.88,-405.92 3941.53,-399.33"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge60" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3942.75,-402.61C3948.46,-400.73 3954.3,-399.12 3960,-398 3972.31,-395.59 4853.53,-398.22 4863,-390 4945.85,-318.12 4820.59,-221.66 4900,-146 4937.84,-109.94 5087.91,-146.67 5134,-122 5153.26,-111.69 5168.16,-90.99 5176.98,-76.13"/>
<polygon fill="black" stroke="black" points="3941.53,-399.32 3933.29,-405.98 3943.88,-405.92 3941.53,-399.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge61" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3942.75,-402.61C3948.46,-400.73 3954.3,-399.11 3960,-398 3972.62,-395.53 4876.33,-398.49 4886,-390 4968.28,-317.76 4839.55,-220.28 4920,-146 4953.36,-115.19 5286.8,-141.11 5328,-122 5349.24,-112.15 5366.75,-91.13 5377.27,-76.08"/>
<polygon fill="black" stroke="black" points="3941.53,-399.32 3933.29,-405.98 3943.88,-405.92 3941.53,-399.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge62" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3942.75,-402.6C3948.46,-400.73 3954.3,-399.11 3960,-398 3972.92,-395.47 4898.28,-398.88 4908,-390 4948.21,-353.24 4892.37,-183.39 4932,-146 4980.36,-100.36 5469.9,-150.45 5530,-122 5550.5,-112.29 5566.71,-91.25 5576.3,-76.15"/>
<polygon fill="black" stroke="black" points="3941.53,-399.32 3933.29,-405.97 3943.88,-405.92 3941.53,-399.32"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge63" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3942.74,-402.6C3948.46,-400.72 3954.3,-399.11 3960,-398 3976.28,-394.83 5140.94,-400.23 5154,-390 5211.25,-345.15 5209.91,-245.93 5206.79,-206.07"/>
<polygon fill="black" stroke="black" points="3941.53,-399.31 3933.29,-405.96 3943.88,-405.91 3941.53,-399.31"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge64" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="black" d="M3942.74,-402.58C3948.46,-400.71 3954.3,-399.1 3960,-398 3972.57,-395.57 5794.19,-398.23 5804,-390 5888.4,-319.15 5790.93,-240.26 5848,-146 5866.74,-115.04 5900.89,-90.95 5926.57,-76.05"/>
<polygon fill="black" stroke="black" points="3941.53,-399.3 3933.28,-405.95 3943.88,-405.89 3941.53,-399.3"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge65" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3942.74,-402.58C3948.46,-400.71 3954.3,-399.1 3960,-398 3972.76,-395.53 5821.17,-398.49 5831,-390 5914.02,-318.31 5788.59,-221.66 5868,-146 5905.84,-109.94 6055.91,-146.67 6102,-122 6121.26,-111.69 6136.16,-90.99 6144.98,-76.13"/>
<polygon fill="black" stroke="black" points="3941.53,-399.3 3933.28,-405.95 3943.88,-405.89 3941.53,-399.3"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge66" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3942.74,-402.58C3948.46,-400.71 3954.3,-399.1 3960,-398 3972.91,-395.5 5844.1,-398.66 5854,-390 5936.44,-317.94 5807.55,-220.28 5888,-146 5921.36,-115.19 6254.8,-141.11 6296,-122 6317.24,-112.15 6334.75,-91.13 6345.27,-76.08"/>
<polygon fill="black" stroke="black" points="3941.53,-399.3 3933.28,-405.95 3943.88,-405.89 3941.53,-399.3"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge67" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3942.74,-402.58C3948.46,-400.71 3954.3,-399.1 3960,-398 3973.06,-395.47 5866.16,-398.96 5876,-390 5916.29,-353.32 5860.37,-183.39 5900,-146 5948.36,-100.36 6437.9,-150.45 6498,-122 6518.5,-112.29 6534.71,-91.25 6544.3,-76.15"/>
<polygon fill="black" stroke="black" points="3941.53,-399.3 3933.28,-405.95 3943.88,-405.89 3941.53,-399.3"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge68" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3942.74,-402.58C3948.46,-400.7 3954.3,-399.1 3960,-398 3974.74,-395.15 6110.17,-399.24 6122,-390 6179.32,-345.24 6177.93,-245.97 6174.8,-206.08"/>
<polygon fill="black" stroke="black" points="3941.53,-399.29 3933.28,-405.94 3943.88,-405.89 3941.53,-399.29"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge69" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="black" d="M3942.74,-402.57C3948.46,-400.7 3954.3,-399.1 3960,-398 3979.18,-394.31 6757.03,-402.54 6772,-390 6856.45,-319.21 6758.93,-240.26 6816,-146 6834.74,-115.04 6868.89,-90.95 6894.57,-76.05"/>
<polygon fill="black" stroke="black" points="3941.53,-399.29 3933.28,-405.94 3943.87,-405.88 3941.53,-399.29"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge70" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3942.74,-402.57C3948.46,-400.7 3954.3,-399.1 3960,-398 3979.36,-394.27 6784.07,-402.87 6799,-390 6882.07,-318.37 6756.59,-221.66 6836,-146 6873.84,-109.94 7023.91,-146.67 7070,-122 7089.26,-111.69 7104.16,-90.99 7112.98,-76.13"/>
<polygon fill="black" stroke="black" points="3941.53,-399.29 3933.28,-405.94 3943.87,-405.88 3941.53,-399.29"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge71" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3942.74,-402.57C3948.46,-400.7 3954.3,-399.1 3960,-398 3979.52,-394.24 6807.03,-403.07 6822,-390 6904.49,-318 6775.55,-220.28 6856,-146 6889.36,-115.19 7222.8,-141.11 7264,-122 7285.24,-112.15 7302.75,-91.13 7313.27,-76.08"/>
<polygon fill="black" stroke="black" points="3941.53,-399.29 3933.28,-405.94 3943.87,-405.88 3941.53,-399.29"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge72" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3942.74,-402.57C3948.46,-400.7 3954.3,-399.1 3960,-398 3979.67,-394.21 6829.18,-403.47 6844,-390 6884.32,-353.35 6828.37,-183.39 6868,-146 6916.36,-100.36 7405.9,-150.45 7466,-122 7486.5,-112.29 7502.71,-91.25 7512.3,-76.15"/>
<polygon fill="black" stroke="black" points="3941.53,-399.29 3933.28,-405.94 3943.87,-405.88 3941.53,-399.29"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge73" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3942.74,-402.57C3948.46,-400.7 3954.3,-399.1 3960,-398 3981.34,-393.89 7072.86,-403.37 7090,-390 7147.34,-345.27 7145.94,-245.98 7142.8,-206.09"/>
<polygon fill="black" stroke="black" points="3941.53,-399.29 3933.28,-405.94 3943.87,-405.88 3941.53,-399.29"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node123" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4075,-442C4075,-442 3981,-442 3981,-442 3975,-442 3969,-436 3969,-430 3969,-430 3969,-418 3969,-418 3969,-412 3975,-406 3981,-406 3981,-406 4075,-406 4075,-406 4081,-406 4087,-412 4087,-418 4087,-418 4087,-430 4087,-430 4087,-436 4081,-442 4075,-442"/>
<text text-anchor="middle" x="4028" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge75" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3988.74,-405.93C3979.48,-402.65 3969.53,-399.71 3960,-398 3936.62,-393.81 558,-404.26 539,-390 484.72,-349.26 478.22,-261.11 478.69,-216.32"/>
<polygon fill="black" stroke="black" points="482.19,-216.25 478.92,-206.17 475.19,-216.09 482.19,-216.25"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge74" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M3988.74,-405.93C3979.48,-402.65 3969.53,-399.71 3960,-398 3937.24,-393.92 648.37,-404.05 630,-390 576.38,-348.98 571.71,-260.95 573.11,-216.25"/>
<polygon fill="black" stroke="black" points="576.62,-216.27 573.56,-206.13 569.62,-215.97 576.62,-216.27"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge77" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3988.74,-405.94C3979.48,-402.66 3969.53,-399.71 3960,-398 3943.23,-394.99 1520.62,-400.23 1507,-390 1452.74,-349.24 1446.23,-261.1 1446.69,-216.31"/>
<polygon fill="black" stroke="black" points="1450.2,-216.25 1446.93,-206.17 1443.2,-216.08 1450.2,-216.25"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge76" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M3988.74,-405.94C3979.48,-402.66 3969.53,-399.71 3960,-398 3943.86,-395.1 1611.02,-399.97 1598,-390 1544.4,-348.95 1539.72,-260.94 1541.12,-216.25"/>
<polygon fill="black" stroke="black" points="1544.62,-216.27 1541.56,-206.13 1537.63,-215.96 1544.62,-216.27"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge79" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3988.73,-405.95C3979.48,-402.67 3969.53,-399.72 3960,-398 3939.7,-394.33 2491.48,-402.41 2475,-390 2420.78,-349.18 2414.26,-261.06 2414.7,-216.3"/>
<polygon fill="black" stroke="black" points="2418.21,-216.24 2414.93,-206.16 2411.21,-216.08 2418.21,-216.24"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge78" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M3988.73,-405.95C3979.48,-402.67 3969.53,-399.72 3960,-398 3940.95,-394.55 2581.36,-401.79 2566,-390 2512.45,-348.89 2507.74,-260.91 2509.13,-216.23"/>
<polygon fill="black" stroke="black" points="2512.63,-216.26 2509.57,-206.12 2505.64,-215.95 2512.63,-216.26"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge81" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3988.36,-405.89C3979.21,-402.66 3969.4,-399.75 3960,-398 3945.88,-395.37 3454.43,-398.7 3443,-390 3388.99,-348.91 3382.37,-260.92 3382.75,-216.24"/>
<polygon fill="black" stroke="black" points="3386.25,-216.19 3382.96,-206.12 3379.25,-216.04 3386.25,-216.19"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge80" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M3988.36,-405.92C3979.21,-402.68 3969.4,-399.76 3960,-398 3936.74,-393.63 3552.68,-404.54 3534,-390 3480.72,-348.54 3475.89,-260.72 3477.19,-216.16"/>
<polygon fill="black" stroke="black" points="3480.69,-216.2 3477.61,-206.07 3473.69,-215.91 3480.69,-216.2"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge83" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M4087.1,-423.04C4155.86,-421.84 4263.83,-415.76 4294,-390 4345.18,-346.3 4352.66,-260.56 4352.88,-216.53"/>
<polygon fill="black" stroke="black" points="4356.38,-216.26 4352.81,-206.28 4349.38,-216.31 4356.38,-216.26"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge82" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="black" d="M4087.38,-421.79C4189,-419.16 4387.65,-411.31 4411,-390 4459.62,-345.62 4456.65,-259.87 4451.35,-216.12"/>
<polygon fill="black" stroke="black" points="4454.82,-215.64 4450.02,-206.2 4447.88,-216.57 4454.82,-215.64"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge85" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M4087.04,-423.34C4326.54,-424.49 5215.09,-426.28 5262,-390 5315.61,-348.54 5321.88,-260.72 5321.34,-216.16"/>
<polygon fill="black" stroke="black" points="5324.84,-215.98 5321.09,-206.07 5317.84,-216.15 5324.84,-215.98"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge84" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="black" d="M4087.02,-422.57C4344.07,-420.56 5354.14,-411.33 5379,-390 5429.09,-347.03 5425.37,-260.27 5419.61,-216.13"/>
<polygon fill="black" stroke="black" points="5423.06,-215.53 5418.17,-206.13 5416.13,-216.52 5423.06,-215.53"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge87" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M4087.04,-423.08C4433.26,-423.42 6186.2,-423.47 6230,-390 6283.86,-348.85 6290.01,-260.89 6289.4,-216.23"/>
<polygon fill="black" stroke="black" points="6292.89,-216.02 6289.13,-206.11 6285.89,-216.2 6292.89,-216.02"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge86" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="black" d="M4087.01,-423.19C4444.14,-424.21 6302.61,-427.68 6347,-390 6397.31,-347.29 6393.49,-260.41 6387.66,-216.19"/>
<polygon fill="black" stroke="black" points="6391.1,-215.56 6386.2,-206.16 6384.18,-216.56 6391.1,-215.56"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge89" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M4087.15,-422.87C4518.65,-421.83 7165.81,-414.48 7198,-390 7251.95,-348.97 7258.07,-260.95 7257.42,-216.25"/>
<polygon fill="black" stroke="black" points="7260.91,-216.03 7257.14,-206.13 7253.92,-216.22 7260.91,-216.03"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge88" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="black" d="M4087.24,-422.92C4528.22,-422.27 7282.93,-417.11 7315,-390 7365.4,-347.4 7361.54,-260.47 7355.68,-216.21"/>
<polygon fill="black" stroke="black" points="7359.12,-215.57 7354.22,-206.18 7352.19,-216.58 7359.12,-215.57"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node124" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M7818,-206C7818,-206 7788,-206 7788,-206 7782,-206 7776,-200 7776,-194 7776,-194 7776,-182 7776,-182 7776,-176 7782,-170 7788,-170 7788,-170 7818,-170 7818,-170 7824,-170 7830,-176 7830,-182 7830,-182 7830,-194 7830,-194 7830,-200 7824,-206 7818,-206"/>
<text text-anchor="middle" x="7803" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge90" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M4087.16,-422.95C4559.5,-422.49 7701.7,-418.4 7740,-390 7794.82,-349.36 7803.19,-261.16 7803.71,-216.34"/>
<polygon fill="black" stroke="black" points="7807.21,-216.18 7803.69,-206.18 7800.21,-216.19 7807.21,-216.18"/>
</g>
</g>
</svg>
