# End time: 09:20:10 on Oct 03,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/modelsim/modelsim.ini -wlf /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/test_output/lib.tb_example_many.test_fail_d8956871e3b3d178e412e37587673fe9df648faf/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_example_many(rtl) -L vunit_lib -L lib -g/tb_example_many/runner_cfg="active python runner : true,enabled_test_cases : test_fail,output path : /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/vunit_out/test_output/lib.tb_example_many.test_fail_d8956871e3b3d178e412e37587673fe9df648faf/,tb path : /home/marco/entwicklung/projekte/ArtyA7-Projects/nonprojectmode/test/,use_color : true" 
# Start time: 09:20:10 on Oct 03,2021
# ** Warning: Design size of 21472 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/marco/.local/lib/python3.9/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/marco/.local/lib/python3.9/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
