create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list adc/read_adc/adc_clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {timing/gen_tp/tp_pos_pulse[0]} {timing/gen_tp/tp_pos_pulse[1]} {timing/gen_tp/tp_pos_pulse[2]} {timing/gen_tp/tp_pos_pulse[3]} {timing/gen_tp/tp_pos_pulse[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 5 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {timing/gen_tp/tp_neg_pulse[0]} {timing/gen_tp/tp_neg_pulse[1]} {timing/gen_tp/tp_neg_pulse[2]} {timing/gen_tp/tp_neg_pulse[3]} {timing/gen_tp/tp_neg_pulse[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {timing/gen_tp/pulse[0]} {timing/gen_tp/pulse[1]} {timing/gen_tp/pulse[2]} {timing/gen_tp/pulse[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {timing/gen_tp/params[tp3_pulse_width][0]} {timing/gen_tp/params[tp3_pulse_width][1]} {timing/gen_tp/params[tp3_pulse_width][2]} {timing/gen_tp/params[tp3_pulse_width][3]} {timing/gen_tp/params[tp3_pulse_width][4]} {timing/gen_tp/params[tp3_pulse_width][5]} {timing/gen_tp/params[tp3_pulse_width][6]} {timing/gen_tp/params[tp3_pulse_width][7]} {timing/gen_tp/params[tp3_pulse_width][8]} {timing/gen_tp/params[tp3_pulse_width][9]} {timing/gen_tp/params[tp3_pulse_width][10]} {timing/gen_tp/params[tp3_pulse_width][11]} {timing/gen_tp/params[tp3_pulse_width][12]} {timing/gen_tp/params[tp3_pulse_width][13]} {timing/gen_tp/params[tp3_pulse_width][14]} {timing/gen_tp/params[tp3_pulse_width][15]} {timing/gen_tp/params[tp3_pulse_width][16]} {timing/gen_tp/params[tp3_pulse_width][17]} {timing/gen_tp/params[tp3_pulse_width][18]} {timing/gen_tp/params[tp3_pulse_width][19]} {timing/gen_tp/params[tp3_pulse_width][20]} {timing/gen_tp/params[tp3_pulse_width][21]} {timing/gen_tp/params[tp3_pulse_width][22]} {timing/gen_tp/params[tp3_pulse_width][23]} {timing/gen_tp/params[tp3_pulse_width][24]} {timing/gen_tp/params[tp3_pulse_width][25]} {timing/gen_tp/params[tp3_pulse_width][26]} {timing/gen_tp/params[tp3_pulse_width][27]} {timing/gen_tp/params[tp3_pulse_width][28]} {timing/gen_tp/params[tp3_pulse_width][29]} {timing/gen_tp/params[tp3_pulse_width][30]} {timing/gen_tp/params[tp3_pulse_width][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {timing/gen_tp/params[tp3_pulse_delay][0]} {timing/gen_tp/params[tp3_pulse_delay][1]} {timing/gen_tp/params[tp3_pulse_delay][2]} {timing/gen_tp/params[tp3_pulse_delay][3]} {timing/gen_tp/params[tp3_pulse_delay][4]} {timing/gen_tp/params[tp3_pulse_delay][5]} {timing/gen_tp/params[tp3_pulse_delay][6]} {timing/gen_tp/params[tp3_pulse_delay][7]} {timing/gen_tp/params[tp3_pulse_delay][8]} {timing/gen_tp/params[tp3_pulse_delay][9]} {timing/gen_tp/params[tp3_pulse_delay][10]} {timing/gen_tp/params[tp3_pulse_delay][11]} {timing/gen_tp/params[tp3_pulse_delay][12]} {timing/gen_tp/params[tp3_pulse_delay][13]} {timing/gen_tp/params[tp3_pulse_delay][14]} {timing/gen_tp/params[tp3_pulse_delay][15]} {timing/gen_tp/params[tp3_pulse_delay][16]} {timing/gen_tp/params[tp3_pulse_delay][17]} {timing/gen_tp/params[tp3_pulse_delay][18]} {timing/gen_tp/params[tp3_pulse_delay][19]} {timing/gen_tp/params[tp3_pulse_delay][20]} {timing/gen_tp/params[tp3_pulse_delay][21]} {timing/gen_tp/params[tp3_pulse_delay][22]} {timing/gen_tp/params[tp3_pulse_delay][23]} {timing/gen_tp/params[tp3_pulse_delay][24]} {timing/gen_tp/params[tp3_pulse_delay][25]} {timing/gen_tp/params[tp3_pulse_delay][26]} {timing/gen_tp/params[tp3_pulse_delay][27]} {timing/gen_tp/params[tp3_pulse_delay][28]} {timing/gen_tp/params[tp3_pulse_delay][29]} {timing/gen_tp/params[tp3_pulse_delay][30]} {timing/gen_tp/params[tp3_pulse_delay][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {timing/gen_tp/params[tp3_pos_level][0]} {timing/gen_tp/params[tp3_pos_level][1]} {timing/gen_tp/params[tp3_pos_level][2]} {timing/gen_tp/params[tp3_pos_level][3]} {timing/gen_tp/params[tp3_pos_level][4]} {timing/gen_tp/params[tp3_pos_level][5]} {timing/gen_tp/params[tp3_pos_level][6]} {timing/gen_tp/params[tp3_pos_level][7]} {timing/gen_tp/params[tp3_pos_level][8]} {timing/gen_tp/params[tp3_pos_level][9]} {timing/gen_tp/params[tp3_pos_level][10]} {timing/gen_tp/params[tp3_pos_level][11]} {timing/gen_tp/params[tp3_pos_level][12]} {timing/gen_tp/params[tp3_pos_level][13]} {timing/gen_tp/params[tp3_pos_level][14]} {timing/gen_tp/params[tp3_pos_level][15]} {timing/gen_tp/params[tp3_pos_level][16]} {timing/gen_tp/params[tp3_pos_level][17]} {timing/gen_tp/params[tp3_pos_level][18]} {timing/gen_tp/params[tp3_pos_level][19]} {timing/gen_tp/params[tp3_pos_level][20]} {timing/gen_tp/params[tp3_pos_level][21]} {timing/gen_tp/params[tp3_pos_level][22]} {timing/gen_tp/params[tp3_pos_level][23]} {timing/gen_tp/params[tp3_pos_level][24]} {timing/gen_tp/params[tp3_pos_level][25]} {timing/gen_tp/params[tp3_pos_level][26]} {timing/gen_tp/params[tp3_pos_level][27]} {timing/gen_tp/params[tp3_pos_level][28]} {timing/gen_tp/params[tp3_pos_level][29]} {timing/gen_tp/params[tp3_pos_level][30]} {timing/gen_tp/params[tp3_pos_level][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {timing/gen_tp/params[tp3_neg_level][0]} {timing/gen_tp/params[tp3_neg_level][1]} {timing/gen_tp/params[tp3_neg_level][2]} {timing/gen_tp/params[tp3_neg_level][3]} {timing/gen_tp/params[tp3_neg_level][4]} {timing/gen_tp/params[tp3_neg_level][5]} {timing/gen_tp/params[tp3_neg_level][6]} {timing/gen_tp/params[tp3_neg_level][7]} {timing/gen_tp/params[tp3_neg_level][8]} {timing/gen_tp/params[tp3_neg_level][9]} {timing/gen_tp/params[tp3_neg_level][10]} {timing/gen_tp/params[tp3_neg_level][11]} {timing/gen_tp/params[tp3_neg_level][12]} {timing/gen_tp/params[tp3_neg_level][13]} {timing/gen_tp/params[tp3_neg_level][14]} {timing/gen_tp/params[tp3_neg_level][15]} {timing/gen_tp/params[tp3_neg_level][16]} {timing/gen_tp/params[tp3_neg_level][17]} {timing/gen_tp/params[tp3_neg_level][18]} {timing/gen_tp/params[tp3_neg_level][19]} {timing/gen_tp/params[tp3_neg_level][20]} {timing/gen_tp/params[tp3_neg_level][21]} {timing/gen_tp/params[tp3_neg_level][22]} {timing/gen_tp/params[tp3_neg_level][23]} {timing/gen_tp/params[tp3_neg_level][24]} {timing/gen_tp/params[tp3_neg_level][25]} {timing/gen_tp/params[tp3_neg_level][26]} {timing/gen_tp/params[tp3_neg_level][27]} {timing/gen_tp/params[tp3_neg_level][28]} {timing/gen_tp/params[tp3_neg_level][29]} {timing/gen_tp/params[tp3_neg_level][30]} {timing/gen_tp/params[tp3_neg_level][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {timing/gen_tp/params[tp2_pulse_width][0]} {timing/gen_tp/params[tp2_pulse_width][1]} {timing/gen_tp/params[tp2_pulse_width][2]} {timing/gen_tp/params[tp2_pulse_width][3]} {timing/gen_tp/params[tp2_pulse_width][4]} {timing/gen_tp/params[tp2_pulse_width][5]} {timing/gen_tp/params[tp2_pulse_width][6]} {timing/gen_tp/params[tp2_pulse_width][7]} {timing/gen_tp/params[tp2_pulse_width][8]} {timing/gen_tp/params[tp2_pulse_width][9]} {timing/gen_tp/params[tp2_pulse_width][10]} {timing/gen_tp/params[tp2_pulse_width][11]} {timing/gen_tp/params[tp2_pulse_width][12]} {timing/gen_tp/params[tp2_pulse_width][13]} {timing/gen_tp/params[tp2_pulse_width][14]} {timing/gen_tp/params[tp2_pulse_width][15]} {timing/gen_tp/params[tp2_pulse_width][16]} {timing/gen_tp/params[tp2_pulse_width][17]} {timing/gen_tp/params[tp2_pulse_width][18]} {timing/gen_tp/params[tp2_pulse_width][19]} {timing/gen_tp/params[tp2_pulse_width][20]} {timing/gen_tp/params[tp2_pulse_width][21]} {timing/gen_tp/params[tp2_pulse_width][22]} {timing/gen_tp/params[tp2_pulse_width][23]} {timing/gen_tp/params[tp2_pulse_width][24]} {timing/gen_tp/params[tp2_pulse_width][25]} {timing/gen_tp/params[tp2_pulse_width][26]} {timing/gen_tp/params[tp2_pulse_width][27]} {timing/gen_tp/params[tp2_pulse_width][28]} {timing/gen_tp/params[tp2_pulse_width][29]} {timing/gen_tp/params[tp2_pulse_width][30]} {timing/gen_tp/params[tp2_pulse_width][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {timing/gen_tp/params[tp2_pulse_delay][0]} {timing/gen_tp/params[tp2_pulse_delay][1]} {timing/gen_tp/params[tp2_pulse_delay][2]} {timing/gen_tp/params[tp2_pulse_delay][3]} {timing/gen_tp/params[tp2_pulse_delay][4]} {timing/gen_tp/params[tp2_pulse_delay][5]} {timing/gen_tp/params[tp2_pulse_delay][6]} {timing/gen_tp/params[tp2_pulse_delay][7]} {timing/gen_tp/params[tp2_pulse_delay][8]} {timing/gen_tp/params[tp2_pulse_delay][9]} {timing/gen_tp/params[tp2_pulse_delay][10]} {timing/gen_tp/params[tp2_pulse_delay][11]} {timing/gen_tp/params[tp2_pulse_delay][12]} {timing/gen_tp/params[tp2_pulse_delay][13]} {timing/gen_tp/params[tp2_pulse_delay][14]} {timing/gen_tp/params[tp2_pulse_delay][15]} {timing/gen_tp/params[tp2_pulse_delay][16]} {timing/gen_tp/params[tp2_pulse_delay][17]} {timing/gen_tp/params[tp2_pulse_delay][18]} {timing/gen_tp/params[tp2_pulse_delay][19]} {timing/gen_tp/params[tp2_pulse_delay][20]} {timing/gen_tp/params[tp2_pulse_delay][21]} {timing/gen_tp/params[tp2_pulse_delay][22]} {timing/gen_tp/params[tp2_pulse_delay][23]} {timing/gen_tp/params[tp2_pulse_delay][24]} {timing/gen_tp/params[tp2_pulse_delay][25]} {timing/gen_tp/params[tp2_pulse_delay][26]} {timing/gen_tp/params[tp2_pulse_delay][27]} {timing/gen_tp/params[tp2_pulse_delay][28]} {timing/gen_tp/params[tp2_pulse_delay][29]} {timing/gen_tp/params[tp2_pulse_delay][30]} {timing/gen_tp/params[tp2_pulse_delay][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {timing/gen_tp/params[tp2_pos_level][0]} {timing/gen_tp/params[tp2_pos_level][1]} {timing/gen_tp/params[tp2_pos_level][2]} {timing/gen_tp/params[tp2_pos_level][3]} {timing/gen_tp/params[tp2_pos_level][4]} {timing/gen_tp/params[tp2_pos_level][5]} {timing/gen_tp/params[tp2_pos_level][6]} {timing/gen_tp/params[tp2_pos_level][7]} {timing/gen_tp/params[tp2_pos_level][8]} {timing/gen_tp/params[tp2_pos_level][9]} {timing/gen_tp/params[tp2_pos_level][10]} {timing/gen_tp/params[tp2_pos_level][11]} {timing/gen_tp/params[tp2_pos_level][12]} {timing/gen_tp/params[tp2_pos_level][13]} {timing/gen_tp/params[tp2_pos_level][14]} {timing/gen_tp/params[tp2_pos_level][15]} {timing/gen_tp/params[tp2_pos_level][16]} {timing/gen_tp/params[tp2_pos_level][17]} {timing/gen_tp/params[tp2_pos_level][18]} {timing/gen_tp/params[tp2_pos_level][19]} {timing/gen_tp/params[tp2_pos_level][20]} {timing/gen_tp/params[tp2_pos_level][21]} {timing/gen_tp/params[tp2_pos_level][22]} {timing/gen_tp/params[tp2_pos_level][23]} {timing/gen_tp/params[tp2_pos_level][24]} {timing/gen_tp/params[tp2_pos_level][25]} {timing/gen_tp/params[tp2_pos_level][26]} {timing/gen_tp/params[tp2_pos_level][27]} {timing/gen_tp/params[tp2_pos_level][28]} {timing/gen_tp/params[tp2_pos_level][29]} {timing/gen_tp/params[tp2_pos_level][30]} {timing/gen_tp/params[tp2_pos_level][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {timing/gen_tp/params[tp2_neg_level][0]} {timing/gen_tp/params[tp2_neg_level][1]} {timing/gen_tp/params[tp2_neg_level][2]} {timing/gen_tp/params[tp2_neg_level][3]} {timing/gen_tp/params[tp2_neg_level][4]} {timing/gen_tp/params[tp2_neg_level][5]} {timing/gen_tp/params[tp2_neg_level][6]} {timing/gen_tp/params[tp2_neg_level][7]} {timing/gen_tp/params[tp2_neg_level][8]} {timing/gen_tp/params[tp2_neg_level][9]} {timing/gen_tp/params[tp2_neg_level][10]} {timing/gen_tp/params[tp2_neg_level][11]} {timing/gen_tp/params[tp2_neg_level][12]} {timing/gen_tp/params[tp2_neg_level][13]} {timing/gen_tp/params[tp2_neg_level][14]} {timing/gen_tp/params[tp2_neg_level][15]} {timing/gen_tp/params[tp2_neg_level][16]} {timing/gen_tp/params[tp2_neg_level][17]} {timing/gen_tp/params[tp2_neg_level][18]} {timing/gen_tp/params[tp2_neg_level][19]} {timing/gen_tp/params[tp2_neg_level][20]} {timing/gen_tp/params[tp2_neg_level][21]} {timing/gen_tp/params[tp2_neg_level][22]} {timing/gen_tp/params[tp2_neg_level][23]} {timing/gen_tp/params[tp2_neg_level][24]} {timing/gen_tp/params[tp2_neg_level][25]} {timing/gen_tp/params[tp2_neg_level][26]} {timing/gen_tp/params[tp2_neg_level][27]} {timing/gen_tp/params[tp2_neg_level][28]} {timing/gen_tp/params[tp2_neg_level][29]} {timing/gen_tp/params[tp2_neg_level][30]} {timing/gen_tp/params[tp2_neg_level][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {adc_data[0]} {adc_data[1]} {adc_data[2]} {adc_data[3]} {adc_data[4]} {adc_data[5]} {adc_data[6]} {adc_data[7]} {adc_data[8]} {adc_data[9]} {adc_data[10]} {adc_data[11]} {adc_data[12]} {adc_data[13]} {adc_data[14]} {adc_data[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {timing/gen_tp/params[tp1_pulse_width][0]} {timing/gen_tp/params[tp1_pulse_width][1]} {timing/gen_tp/params[tp1_pulse_width][2]} {timing/gen_tp/params[tp1_pulse_width][3]} {timing/gen_tp/params[tp1_pulse_width][4]} {timing/gen_tp/params[tp1_pulse_width][5]} {timing/gen_tp/params[tp1_pulse_width][6]} {timing/gen_tp/params[tp1_pulse_width][7]} {timing/gen_tp/params[tp1_pulse_width][8]} {timing/gen_tp/params[tp1_pulse_width][9]} {timing/gen_tp/params[tp1_pulse_width][10]} {timing/gen_tp/params[tp1_pulse_width][11]} {timing/gen_tp/params[tp1_pulse_width][12]} {timing/gen_tp/params[tp1_pulse_width][13]} {timing/gen_tp/params[tp1_pulse_width][14]} {timing/gen_tp/params[tp1_pulse_width][15]} {timing/gen_tp/params[tp1_pulse_width][16]} {timing/gen_tp/params[tp1_pulse_width][17]} {timing/gen_tp/params[tp1_pulse_width][18]} {timing/gen_tp/params[tp1_pulse_width][19]} {timing/gen_tp/params[tp1_pulse_width][20]} {timing/gen_tp/params[tp1_pulse_width][21]} {timing/gen_tp/params[tp1_pulse_width][22]} {timing/gen_tp/params[tp1_pulse_width][23]} {timing/gen_tp/params[tp1_pulse_width][24]} {timing/gen_tp/params[tp1_pulse_width][25]} {timing/gen_tp/params[tp1_pulse_width][26]} {timing/gen_tp/params[tp1_pulse_width][27]} {timing/gen_tp/params[tp1_pulse_width][28]} {timing/gen_tp/params[tp1_pulse_width][29]} {timing/gen_tp/params[tp1_pulse_width][30]} {timing/gen_tp/params[tp1_pulse_width][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {timing/gen_tp/params[tp1_pulse_delay][0]} {timing/gen_tp/params[tp1_pulse_delay][1]} {timing/gen_tp/params[tp1_pulse_delay][2]} {timing/gen_tp/params[tp1_pulse_delay][3]} {timing/gen_tp/params[tp1_pulse_delay][4]} {timing/gen_tp/params[tp1_pulse_delay][5]} {timing/gen_tp/params[tp1_pulse_delay][6]} {timing/gen_tp/params[tp1_pulse_delay][7]} {timing/gen_tp/params[tp1_pulse_delay][8]} {timing/gen_tp/params[tp1_pulse_delay][9]} {timing/gen_tp/params[tp1_pulse_delay][10]} {timing/gen_tp/params[tp1_pulse_delay][11]} {timing/gen_tp/params[tp1_pulse_delay][12]} {timing/gen_tp/params[tp1_pulse_delay][13]} {timing/gen_tp/params[tp1_pulse_delay][14]} {timing/gen_tp/params[tp1_pulse_delay][15]} {timing/gen_tp/params[tp1_pulse_delay][16]} {timing/gen_tp/params[tp1_pulse_delay][17]} {timing/gen_tp/params[tp1_pulse_delay][18]} {timing/gen_tp/params[tp1_pulse_delay][19]} {timing/gen_tp/params[tp1_pulse_delay][20]} {timing/gen_tp/params[tp1_pulse_delay][21]} {timing/gen_tp/params[tp1_pulse_delay][22]} {timing/gen_tp/params[tp1_pulse_delay][23]} {timing/gen_tp/params[tp1_pulse_delay][24]} {timing/gen_tp/params[tp1_pulse_delay][25]} {timing/gen_tp/params[tp1_pulse_delay][26]} {timing/gen_tp/params[tp1_pulse_delay][27]} {timing/gen_tp/params[tp1_pulse_delay][28]} {timing/gen_tp/params[tp1_pulse_delay][29]} {timing/gen_tp/params[tp1_pulse_delay][30]} {timing/gen_tp/params[tp1_pulse_delay][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {timing/gen_tp/params[tp1_pos_level][0]} {timing/gen_tp/params[tp1_pos_level][1]} {timing/gen_tp/params[tp1_pos_level][2]} {timing/gen_tp/params[tp1_pos_level][3]} {timing/gen_tp/params[tp1_pos_level][4]} {timing/gen_tp/params[tp1_pos_level][5]} {timing/gen_tp/params[tp1_pos_level][6]} {timing/gen_tp/params[tp1_pos_level][7]} {timing/gen_tp/params[tp1_pos_level][8]} {timing/gen_tp/params[tp1_pos_level][9]} {timing/gen_tp/params[tp1_pos_level][10]} {timing/gen_tp/params[tp1_pos_level][11]} {timing/gen_tp/params[tp1_pos_level][12]} {timing/gen_tp/params[tp1_pos_level][13]} {timing/gen_tp/params[tp1_pos_level][14]} {timing/gen_tp/params[tp1_pos_level][15]} {timing/gen_tp/params[tp1_pos_level][16]} {timing/gen_tp/params[tp1_pos_level][17]} {timing/gen_tp/params[tp1_pos_level][18]} {timing/gen_tp/params[tp1_pos_level][19]} {timing/gen_tp/params[tp1_pos_level][20]} {timing/gen_tp/params[tp1_pos_level][21]} {timing/gen_tp/params[tp1_pos_level][22]} {timing/gen_tp/params[tp1_pos_level][23]} {timing/gen_tp/params[tp1_pos_level][24]} {timing/gen_tp/params[tp1_pos_level][25]} {timing/gen_tp/params[tp1_pos_level][26]} {timing/gen_tp/params[tp1_pos_level][27]} {timing/gen_tp/params[tp1_pos_level][28]} {timing/gen_tp/params[tp1_pos_level][29]} {timing/gen_tp/params[tp1_pos_level][30]} {timing/gen_tp/params[tp1_pos_level][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list soft_trig]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list timing/gen_tp/trig]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets dbg_OBUF[0]]
