// Seed: 1261413125
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2
    , id_4
);
  xor primCall (id_2, id_1, id_4);
  module_2 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.id_15 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.type_0 = 0;
  wand id_6 = 1;
  wire id_7 = id_5, id_8;
  supply1 id_9, id_10;
  wire id_11 = 1 - id_10;
endmodule
module module_2 (
    input wand id_0,
    input wire id_1,
    input wand id_2,
    input tri id_3,
    input tri0 id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wire id_8,
    output tri0 id_9,
    input wor id_10,
    output supply0 id_11,
    output supply0 id_12,
    input supply0 id_13,
    input uwire id_14,
    output wand id_15
);
endmodule
