INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Work/Documents/GitHub/DDSP/Assignment3/Assignment3/Assignment3.srcs/sources_1/new/PWM_8b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_8b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Work/Documents/GitHub/DDSP/Assignment3/frequency_divider/frequency_divider.srcs/sources_1/new/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Work/Documents/GitHub/DDSP/Assignment3/Assignment3/Assignment3.srcs/sources_1/new/couter_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'couter_8bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Work/Documents/GitHub/DDSP/Assignment3/Assignment3/Assignment3.srcs/sources_1/new/frequency_dependend_sin_wave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frequency_dependend_sin_wave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Work/Documents/GitHub/DDSP/Assignment3/Assignment3/Assignment3.srcs/sources_1/new/sin_ADC_with_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sin_ADC_with_PWM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Work/Documents/GitHub/DDSP/Assignment3/Assignment3/Assignment3.srcs/sources_1/new/sin_ROM_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sin_ROM_clk'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Work/Documents/GitHub/DDSP/Assignment3/Assignment3/Assignment3.srcs/sim_1/new/sin_ADC_with_PWM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sin_ADC_with_PWM_tb'
