// Verilog created by ORCAD Capture

module \XC6SLX100-2FGG484I  
 ( 
		DSP_EMA_A_RW, 
		DSP_EMA_A, 
		DSP_EMA_D, 
		DSP_EMA_CS4N, 
		DSP_EMA_CS2N, 
		DSP_EMA_WAIT1, 
		DSP_FPGA_SCLK, 
		DSP_EMA_CS5N, 
		DSP_EMA_BA1, 
		DSP_EMA_WEN, 
		DSP_EMA_OEN, 
		DSP_FPGA_D, 
		DSP_FPGA_SDO, 
		DSP_FPGA_NCS, 
		DSP_EMA_BA0, 
		DSP_FPGA_SDI, 
		IO_LVTTLEN, 
		FPGA_CAND, 
		FPGA_CANR, 
		GPS_RXD, 
		GPS_TXD, 
		GPS_PPS, 
		FPGA_CLK, 
		LAN8710_NRST, 
		IO_LVTTL1, 
		IO_LVTTL4, 
		IO_LVTTL6, 
		IO_LVTTL3, 
		IO_LVTTL2, 
		IO_LVTTL5, 
		IO_LVTTL8, 
		DSP_RESETOUTN, 
		IO_LVTTL7, 
		FPGA_RUN_S, 
		SPK_CN, 
		BUF_RELAY_OEN, 
		BUF_RELAY_CON4, 
		BUF_RELAY_CON3, 
		BUF_RELAY_CON2, 
		BUF_RELAY_CON1, 
		RS485_TX2, 
		UART_TX3, 
		RS485_RD3, 
		RS485_RD1, 
		RS485_TX1, 
		UART_RX3, 
		RS485_RD4, 
		RS485_RX4, 
		RS485_TX4, 
		RS485_RX2, 
		RS485_RD2, 
		RS485_RX3, 
		RS485_RX1, 
		RS485_TX3, 
		UART_RX4, 
		UART_RX1, 
		UART_TX1, 
		UART_TX2, 
		UART_RX2, 
		UART_TX4, 
		FPGA_DONE, 
		CFG_SPI_CCLK, 
		FPGA_M0, 
		CFG_SPI_MISO, 
		CFG_SPI_MOSI, 
		TTL2LVTTL_OEN, 
		LVTTL_O3, 
		FPGA_M1, 
		LVTTL_O2, 
		LVTTL_O1, 
		LVTTL_O4, 
		LVTTL_O7, 
		LVTTL_I4, 
		LVTTL_I6, 
		LVTTL_O6, 
		LVTTL_I5, 
		LVTTL_O5, 
		LVTTL_O8, 
		LVTTL_I1, 
		LVTTL_I2, 
		LVTTL_I8, 
		LVTTL_I3, 
		LVTTL_I7, 
		OS_0, 
		OS_1, 
		OS_2, 
		CONVST_A, 
		\#P/S_SEL , 
		\#RD/SCLK , 
		RESET, 
		RANGE, 
		CONVST_B, 
		BUSY, 
		\#CS , 
		DB, 
		\#STBY , 
		FRSTDATA, 
		REF_SELECT, 
		FPGA_INIT, 
		CFG_SPI_CS, 
		FPGA_TCK, 
		FPGA_TDI, 
		FPGA_TMS, 
		FPGA_TDO );

inout	DSP_EMA_A_RW, DSP_EMA_CS4N, DSP_EMA_CS2N, DSP_EMA_WAIT1, DSP_FPGA_SCLK, DSP_EMA_CS5N, DSP_EMA_BA1, DSP_EMA_WEN, DSP_EMA_OEN, DSP_FPGA_SDO, DSP_FPGA_NCS, DSP_EMA_BA0, DSP_FPGA_SDI, IO_LVTTLEN;
inout	[14:0]	DSP_EMA_A;
inout	[15:0]	DSP_EMA_D;
inout	[7:0]	DSP_FPGA_D;
inout	GPS_RXD, GPS_TXD, GPS_PPS, FPGA_CLK, LAN8710_NRST, IO_LVTTL1, IO_LVTTL4, IO_LVTTL6, IO_LVTTL3, IO_LVTTL2, IO_LVTTL5, IO_LVTTL8, DSP_RESETOUTN, IO_LVTTL7, FPGA_RUN_S, SPK_CN;
inout	[7:0]	FPGA_CAND;
inout	[7:0]	FPGA_CANR;
inout	BUF_RELAY_OEN, BUF_RELAY_CON4, BUF_RELAY_CON3, BUF_RELAY_CON2, BUF_RELAY_CON1, RS485_TX2, UART_TX3, RS485_RD3, RS485_RD1, RS485_TX1, UART_RX3, RS485_RD4, RS485_RX4, RS485_TX4, RS485_RX2, RS485_RD2, RS485_RX3, RS485_RX1, RS485_TX3, UART_RX4, UART_RX1, UART_TX1, UART_TX2, UART_RX2, UART_TX4;
inout	FPGA_DONE, CFG_SPI_CCLK, FPGA_M0, CFG_SPI_MISO, CFG_SPI_MOSI, TTL2LVTTL_OEN, LVTTL_O3, FPGA_M1, LVTTL_O2, LVTTL_O1, LVTTL_O4, LVTTL_O7, LVTTL_I4, LVTTL_I6, LVTTL_O6, LVTTL_I5, LVTTL_O5, LVTTL_O8, LVTTL_I1, LVTTL_I2, LVTTL_I8, LVTTL_I3, LVTTL_I7, OS_0, OS_1, OS_2, CONVST_A, \#P/S_SEL , \#RD/SCLK , RESET, RANGE, CONVST_B, BUSY, \#CS , \#STBY , FRSTDATA, REF_SELECT, FPGA_INIT, CFG_SPI_CS;
inout	[0:15]	DB;
inout	FPGA_TCK, FPGA_TDI, FPGA_TMS, FPGA_TDO;

initial
	begin
	end

endmodule
