INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog project/project_23/project_23.srcs/sources_1/new/gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gates
