cocci_test_suite() {
	dma_addr_t cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 60 */;
	struct host1x_job_gather *cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 59 */;
	struct device *cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 54 */;
	struct host1x_cdma *cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 52 */;
	void *cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 25 */;
	const struct host1x_channel_ops cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 242 */;
	unsigned int cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 231 */;
	struct host1x_bo *cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 21 */;
	void cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 209 */;
	struct host1x *cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 127 */;
	struct host1x_waitlist *cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 126 */;
	u32 cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 122 */;
	struct host1x_syncpt *cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 121 */;
	struct host1x_channel *cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 120 */;
	struct host1x_job *cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 118 */;
	int cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 118 */;
	struct iommu_fwspec *cocci_id/* drivers/gpu/host1x/hw/channel_hw.c 109 */;
}
