Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto fbf0e0eefe394a4d893bada3069f5ee6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullProcessor_tb_behav xil_defaultlib.FullProcessor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sel [C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/new/FullProcessorPipelined.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/new/FullProcessorPipelined.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/Regfile.v:32]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sel [C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/new/FullProcessorPipelined.v:97]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sel [C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/new/FullProcessorPipelined.v:134]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/new/FullProcessorPipelined.v:157]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port b [C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/new/FullProcessorPipelined.v:166]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sel [C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/new/FullProcessorPipelined.v:182]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sel [C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/new/FullProcessorPipelined.v:227]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/immgen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/prv32_ALU.v" Line 22. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/prv32_ALU.v" Line 3. Module shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/prv32_ALU.v" Line 3. Module shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/immgen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/prv32_ALU.v" Line 22. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/prv32_ALU.v" Line 3. Module shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MarawanMahmoud/Lec_Project_Code_rules/MileStone 3 Simulation/MileStone 3/MileStone 3.srcs/sources_1/imports/Lec_Project_Code_rules/prv32_ALU.v" Line 3. Module shifter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdivider
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.Accumulativeflip(N=64)
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.ripple0_default
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.muxarray(N=10)
Compiling module xil_defaultlib.Accumulativeflip_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.Accumulativeflip(N=169)
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.muxarray(N=9)
Compiling module xil_defaultlib.Accumulativeflip(N=149)
Compiling module xil_defaultlib.SingleMem
Compiling module xil_defaultlib.Accumulativeflip(N=104)
Compiling module xil_defaultlib.FullProcessorPipelined
Compiling module xil_defaultlib.FullProcessor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FullProcessor_tb_behav
