
State Machine - |CinnaBoNFPGA|UartTxr:TXR_Instance|r_current_state
Name r_current_state.SEND_STOP_BIT r_current_state.SEND_DATA_BITS r_current_state.SEND_START_BIT r_current_state.WAIT_FOR_DATA_VALID r_current_state.CLEANUP 
r_current_state.WAIT_FOR_DATA_VALID 0 0 0 0 0 
r_current_state.SEND_START_BIT 0 0 1 1 0 
r_current_state.SEND_DATA_BITS 0 1 0 1 0 
r_current_state.SEND_STOP_BIT 1 0 0 1 0 
r_current_state.CLEANUP 0 0 0 1 1 

State Machine - |CinnaBoNFPGA|AdcReceiver:AdcInstance|r_current_state
Name r_current_state.CLEANUP r_current_state.WAITING_TACQ_DELAY r_current_state.TRANSFERING_DATA r_current_state.SENDING_CONVST_LOW r_current_state.WAITING_TCONV_PLUS_NAP_DELAY r_current_state.SENDING_CONVST_HIGH r_current_state.READY_FOR_NEXT_CONVERSION 
r_current_state.READY_FOR_NEXT_CONVERSION 0 0 0 0 0 0 0 
r_current_state.SENDING_CONVST_HIGH 0 0 0 0 0 1 1 
r_current_state.WAITING_TCONV_PLUS_NAP_DELAY 0 0 0 0 1 0 1 
r_current_state.SENDING_CONVST_LOW 0 0 0 1 0 0 1 
r_current_state.TRANSFERING_DATA 0 0 1 0 0 0 1 
r_current_state.WAITING_TACQ_DELAY 0 1 0 0 0 0 1 
r_current_state.CLEANUP 1 0 0 0 0 0 1 
