#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 10 15:22:50 2018
# Process ID: 5133
# Current directory: /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/vivado.log
# Journal file: /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Mon Dec 10 15:22:59 2018] Launched synth_1...
Run output will be captured here: /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/synth_1/runme.log
[Mon Dec 10 15:22:59 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log lenetSynthMatlab_fixpt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lenetSynthMatlab_fixpt.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lenetSynthMatlab_fixpt.tcl -notrace
Command: synth_design -top lenetSynthMatlab_fixpt -part xc7a100tcsg324-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5275 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1313.742 ; gain = 86.883 ; free physical = 2551 ; free virtual = 4787
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fixpt' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:157]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:187]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:200]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:209]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:215]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:222]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:226]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:242]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:244]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:250]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:254]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:258]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:265]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:271]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:275]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:278]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:287]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:293]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:414]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:433]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:435]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:450]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:453]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:456]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:459]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:462]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:464]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:467]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:479]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:481]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_jbC' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_jbC.vhd:76' bound to instance 'conv1ActivationMap_U' of component 'lenetSynthMatlab_jbC' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:888]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_jbC' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_jbC.vhd:91]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_jbC_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_jbC.vhd:13' bound to instance 'lenetSynthMatlab_jbC_ram_U' of component 'lenetSynthMatlab_jbC_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_jbC.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_jbC_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_jbC.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_jbC_ram' (1#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_jbC.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_jbC' (2#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_jbC.vhd:91]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_kbM' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_kbM.vhd:62' bound to instance 'iv10_U' of component 'lenetSynthMatlab_kbM' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:902]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_kbM' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_kbM.vhd:76]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_kbM_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_kbM.vhd:13' bound to instance 'lenetSynthMatlab_kbM_ram_U' of component 'lenetSynthMatlab_kbM_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_kbM.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_kbM_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_kbM.vhd:30]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_kbM_ram' (3#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_kbM.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_kbM' (4#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_kbM.vhd:76]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_lbW' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_lbW.vhd:76' bound to instance 'iv11_U' of component 'lenetSynthMatlab_lbW' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:915]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_lbW' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_lbW.vhd:91]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_lbW_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_lbW.vhd:13' bound to instance 'lenetSynthMatlab_lbW_ram_U' of component 'lenetSynthMatlab_lbW_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_lbW.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_lbW_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_lbW.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_lbW_ram' (5#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_lbW.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_lbW' (6#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_lbW.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_mb6' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_mb6.vhd:76' bound to instance 'iv12_U' of component 'lenetSynthMatlab_mb6' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:929]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_mb6' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_mb6.vhd:91]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_mb6_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_mb6.vhd:13' bound to instance 'lenetSynthMatlab_mb6_ram_U' of component 'lenetSynthMatlab_mb6_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_mb6.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_mb6_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_mb6.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_mb6_ram' (7#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_mb6.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_mb6' (8#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_mb6.vhd:91]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ncg' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ncg.vhd:76' bound to instance 'conv2ActivationMap_U' of component 'lenetSynthMatlab_ncg' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:943]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ncg' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ncg.vhd:91]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ncg_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ncg.vhd:13' bound to instance 'lenetSynthMatlab_ncg_ram_U' of component 'lenetSynthMatlab_ncg_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ncg.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ncg_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ncg.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ncg_ram' (9#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ncg.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ncg' (10#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ncg.vhd:91]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ocq' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ocq.vhd:62' bound to instance 'iv13_U' of component 'lenetSynthMatlab_ocq' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:957]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ocq' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ocq.vhd:76]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ocq_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ocq.vhd:13' bound to instance 'lenetSynthMatlab_ocq_ram_U' of component 'lenetSynthMatlab_ocq_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ocq.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ocq_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ocq.vhd:30]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ocq_ram' (11#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ocq.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ocq' (12#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ocq.vhd:76]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_pcA' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_pcA.vhd:76' bound to instance 'iv14_U' of component 'lenetSynthMatlab_pcA' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:970]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_pcA' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_pcA.vhd:91]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 150 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_pcA_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_pcA.vhd:13' bound to instance 'lenetSynthMatlab_pcA_ram_U' of component 'lenetSynthMatlab_pcA_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_pcA.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_pcA_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_pcA.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 150 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_pcA_ram' (13#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_pcA.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_pcA' (14#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_pcA.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_qcK' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_qcK.vhd:76' bound to instance 'iv15_U' of component 'lenetSynthMatlab_qcK' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:984]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_qcK' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_qcK.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_qcK_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_qcK.vhd:13' bound to instance 'lenetSynthMatlab_qcK_ram_U' of component 'lenetSynthMatlab_qcK_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_qcK.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_qcK_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_qcK.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_qcK_ram' (15#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_qcK.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_qcK' (16#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_qcK.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_rcU' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_rcU.vhd:76' bound to instance 'iv16_U' of component 'lenetSynthMatlab_rcU' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:998]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_rcU' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_rcU.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_rcU_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_rcU.vhd:13' bound to instance 'lenetSynthMatlab_rcU_ram_U' of component 'lenetSynthMatlab_rcU_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_rcU.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_rcU_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_rcU.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_rcU_ram' (17#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_rcU.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_rcU' (18#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_rcU.vhd:91]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_sc4' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_sc4.vhd:76' bound to instance 'b_pool2ActivationMap_U' of component 'lenetSynthMatlab_sc4' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_sc4' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_sc4.vhd:91]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_sc4_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_sc4.vhd:13' bound to instance 'lenetSynthMatlab_sc4_ram_U' of component 'lenetSynthMatlab_sc4_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_sc4.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_sc4_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_sc4.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_sc4_ram' (19#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_sc4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_sc4' (20#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_sc4.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_tde' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_tde.vhd:76' bound to instance 'iv17_U' of component 'lenetSynthMatlab_tde' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1026]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_tde' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_tde.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 80 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_tde_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_tde.vhd:13' bound to instance 'lenetSynthMatlab_tde_ram_U' of component 'lenetSynthMatlab_tde_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_tde.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_tde_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_tde.vhd:31]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 80 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_tde_ram' (21#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_tde.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_tde' (22#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_tde.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_udo' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_udo.vhd:62' bound to instance 'iv18_U' of component 'lenetSynthMatlab_udo' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1040]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_udo' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_udo.vhd:76]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_udo_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_udo.vhd:13' bound to instance 'lenetSynthMatlab_udo_ram_U' of component 'lenetSynthMatlab_udo_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_udo.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_udo_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_udo.vhd:30]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_udo_ram' (23#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_udo.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_udo' (24#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_udo.vhd:76]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_vdy' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_vdy.vhd:76' bound to instance 'c_assign_1_U' of component 'lenetSynthMatlab_vdy' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1053]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_vdy' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_vdy.vhd:91]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_vdy_ram' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_vdy.vhd:13' bound to instance 'lenetSynthMatlab_vdy_ram_U' of component 'lenetSynthMatlab_vdy_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_vdy.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_vdy_ram' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_vdy.vhd:31]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_vdy_ram' (25#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_vdy.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_vdy' (26#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_vdy.vhd:91]
INFO: [Synth 8-3491] module 'c_sum' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:12' bound to instance 'grp_c_sum_fu_618' of component 'c_sum' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1067]
INFO: [Synth 8-638] synthesizing module 'c_sum' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:137]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:159]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:182]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:184]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:204]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:207]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_cud' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:203' bound to instance 'lenetSynthMatlab_cud_U7' of component 'lenetSynthMatlab_cud' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:402]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_cud' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_cud_div' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:105' bound to instance 'lenetSynthMatlab_cud_div_U' of component 'lenetSynthMatlab_cud_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_cud_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:122]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_cud_div_u' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:12' bound to instance 'lenetSynthMatlab_cud_div_u_0' of component 'lenetSynthMatlab_cud_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_cud_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:37]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_cud_div_u' (27#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_cud_div' (28#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_cud' (29#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:203' bound to instance 'lenetSynthMatlab_dEe_U8' of component 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:419]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe_div' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:105' bound to instance 'lenetSynthMatlab_dEe_div_U' of component 'lenetSynthMatlab_dEe_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_dEe_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:122]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe_div_u' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:12' bound to instance 'lenetSynthMatlab_dEe_div_u_0' of component 'lenetSynthMatlab_dEe_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_dEe_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:37]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_dEe_div_u' (30#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_dEe_div' (31#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_dEe' (32#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:203' bound to instance 'lenetSynthMatlab_dEe_U9' of component 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:436]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_eOg' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:203' bound to instance 'lenetSynthMatlab_eOg_U10' of component 'lenetSynthMatlab_eOg' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:453]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_eOg' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_eOg_div' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:105' bound to instance 'lenetSynthMatlab_eOg_div_U' of component 'lenetSynthMatlab_eOg_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_eOg_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:122]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_eOg_div_u' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:12' bound to instance 'lenetSynthMatlab_eOg_div_u_0' of component 'lenetSynthMatlab_eOg_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_eOg_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:37]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_eOg_div_u' (33#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_eOg_div' (34#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_eOg' (35#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_eOg' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:203' bound to instance 'lenetSynthMatlab_eOg_U11' of component 'lenetSynthMatlab_eOg' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:470]
INFO: [Synth 8-256] done synthesizing module 'c_sum' (36#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:30]
INFO: [Synth 8-3491] module 'f_sum' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:12' bound to instance 'grp_f_sum_fu_624' of component 'f_sum' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1083]
INFO: [Synth 8-638] synthesizing module 'f_sum' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:142]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:145]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:164]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:184]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:191]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:206]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:268]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_fYi' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:203' bound to instance 'lenetSynthMatlab_fYi_U22' of component 'lenetSynthMatlab_fYi' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:401]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fYi' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_fYi_div' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:105' bound to instance 'lenetSynthMatlab_fYi_div_U' of component 'lenetSynthMatlab_fYi_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fYi_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:122]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_fYi_div_u' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:12' bound to instance 'lenetSynthMatlab_fYi_div_u_0' of component 'lenetSynthMatlab_fYi_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_fYi_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:37]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fYi_div_u' (37#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fYi_div' (38#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fYi' (39#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:203' bound to instance 'lenetSynthMatlab_g8j_U23' of component 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:418]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j_div' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:105' bound to instance 'lenetSynthMatlab_g8j_div_U' of component 'lenetSynthMatlab_g8j_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_g8j_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:122]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j_div_u' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:12' bound to instance 'lenetSynthMatlab_g8j_div_u_0' of component 'lenetSynthMatlab_g8j_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_g8j_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:37]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_g8j_div_u' (40#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_g8j_div' (41#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_g8j' (42#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:203' bound to instance 'lenetSynthMatlab_g8j_U24' of component 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:435]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_hbi' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:203' bound to instance 'lenetSynthMatlab_hbi_U25' of component 'lenetSynthMatlab_hbi' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:452]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_hbi' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_hbi_div' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:105' bound to instance 'lenetSynthMatlab_hbi_div_U' of component 'lenetSynthMatlab_hbi_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_hbi_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:122]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_hbi_div_u' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:12' bound to instance 'lenetSynthMatlab_hbi_div_u_0' of component 'lenetSynthMatlab_hbi_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_hbi_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:37]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_hbi_div_u' (43#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_hbi_div' (44#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_hbi' (45#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_hbi' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:203' bound to instance 'lenetSynthMatlab_hbi_U26' of component 'lenetSynthMatlab_hbi' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:469]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ibs.vhd:32' bound to instance 'lenetSynthMatlab_ibs_U27' of component 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:486]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ibs.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs_DSP48_0' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ibs.vhd:6' bound to instance 'lenetSynthMatlab_ibs_DSP48_0_U' of component 'lenetSynthMatlab_ibs_DSP48_0' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ibs.vhd:56]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_ibs_DSP48_0' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ibs.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ibs_DSP48_0' (46#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ibs.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_ibs' (47#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ibs.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ibs.vhd:32' bound to instance 'lenetSynthMatlab_ibs_U28' of component 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:498]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ibs.vhd:32' bound to instance 'lenetSynthMatlab_ibs_U29' of component 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:510]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ibs.vhd:32' bound to instance 'lenetSynthMatlab_ibs_U30' of component 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:522]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_ibs' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_ibs.vhd:32' bound to instance 'lenetSynthMatlab_ibs_U31' of component 'lenetSynthMatlab_ibs' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:534]
INFO: [Synth 8-256] done synthesizing module 'f_sum' (48#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:30]
INFO: [Synth 8-3491] module 'g_sum' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:12' bound to instance 'grp_g_sum_fu_630' of component 'g_sum' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1099]
INFO: [Synth 8-638] synthesizing module 'g_sum' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:103]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:108]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:122]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:125]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_g8j' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:203' bound to instance 'lenetSynthMatlab_g8j_U38' of component 'lenetSynthMatlab_g8j' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'g_sum' (49#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:30]
INFO: [Synth 8-3491] module 'd_sum' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:12' bound to instance 'grp_d_sum_fu_636' of component 'd_sum' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1115]
INFO: [Synth 8-638] synthesizing module 'd_sum' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:88]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:92]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:100]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:105]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:123]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:128]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_dEe' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:203' bound to instance 'lenetSynthMatlab_dEe_U17' of component 'lenetSynthMatlab_dEe' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'd_sum' (50#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:30]
INFO: [Synth 8-3491] module 'sum' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/sum.vhd:12' bound to instance 'grp_sum_fu_642' of component 'sum' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1131]
INFO: [Synth 8-638] synthesizing module 'sum' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/sum.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/sum.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/sum.vhd:89]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/sum.vhd:93]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:203' bound to instance 'lenetSynthMatlab_bkb_U1' of component 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/sum.vhd:201]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_bkb' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb_div' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:105' bound to instance 'lenetSynthMatlab_bkb_div_U' of component 'lenetSynthMatlab_bkb_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:244]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_bkb_div' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:122]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'lenetSynthMatlab_bkb_div_u' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:12' bound to instance 'lenetSynthMatlab_bkb_div_u_0' of component 'lenetSynthMatlab_bkb_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:149]
INFO: [Synth 8-638] synthesizing module 'lenetSynthMatlab_bkb_div_u' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:37]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_bkb_div_u' (51#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_bkb_div' (52#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_bkb' (53#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'sum' (54#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/sum.vhd:30]
INFO: [Synth 8-3491] module 'b_max' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/b_max.vhd:12' bound to instance 'grp_b_max_fu_648' of component 'b_max' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'b_max' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/b_max.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'b_max' (55#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/b_max.vhd:30]
INFO: [Synth 8-3491] module 'd_max' declared at '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_max.vhd:12' bound to instance 'grp_d_max_fu_654' of component 'd_max' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1163]
INFO: [Synth 8-638] synthesizing module 'd_max' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_max.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'd_max' (56#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_max.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'lenetSynthMatlab_fixpt' (57#1) [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:37]
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[9] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[8] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[7] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[6] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[5] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[4] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[3] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[2] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[1] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[0] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_ce0 driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_we0 driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[9] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[8] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[7] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[6] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[5] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[4] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[3] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[2] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[1] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[0] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_ce1 driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_we1 driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[0] driven by constant 0
WARNING: [Synth 8-3331] design lenetSynthMatlab_vdy has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port addr0[3]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port addr0[2]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port addr0[1]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port addr0[0]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port ce0
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[63]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[62]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[61]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[60]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[59]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[58]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[57]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[56]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[55]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[54]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[53]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[52]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[51]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[50]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[49]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[48]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[47]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[46]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[45]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[44]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[43]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[42]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[41]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[40]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[39]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[38]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[37]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[36]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[35]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[34]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[33]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[32]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[31]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[30]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[29]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[28]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[27]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[26]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[25]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[24]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[23]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[22]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[21]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[20]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[19]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[18]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[17]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[16]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[15]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[14]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[13]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[12]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[11]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[10]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[9]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[8]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[7]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[6]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[5]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[4]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[3]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[2]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[1]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port d0[0]
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port we0
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo_ram has unconnected port clk
WARNING: [Synth 8-3331] design lenetSynthMatlab_udo has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_tde has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_sc4 has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_rcU has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_qcK has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_pcA has unconnected port reset
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[10]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[9]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[8]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[7]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[6]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[5]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[4]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[3]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[2]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[1]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port addr0[0]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port ce0
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[15]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[14]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[13]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[12]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[11]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[10]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[9]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[8]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[7]
WARNING: [Synth 8-3331] design lenetSynthMatlab_ocq_ram has unconnected port d0[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1376.367 ; gain = 149.508 ; free physical = 2544 ; free virtual = 4783
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1376.367 ; gain = 149.508 ; free physical = 2548 ; free virtual = 4787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1376.367 ; gain = 149.508 ; free physical = 2548 ; free virtual = 4787
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.xdc]
Finished Parsing XDC File [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1734.180 ; gain = 0.000 ; free physical = 2246 ; free virtual = 4519
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.180 ; gain = 507.320 ; free physical = 2351 ; free virtual = 4625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.180 ; gain = 507.320 ; free physical = 2351 ; free virtual = 4625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.180 ; gain = 507.320 ; free physical = 2353 ; free virtual = 4627
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '8' to '7' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:91]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_274_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '9' to '8' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:91]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_200_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_204_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_200_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_116_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_128_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_174_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_93_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_131_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_155_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_1457_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_664_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond7_fu_686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_698_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond11_fu_714_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond15_fu_738_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_fu_795_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_939_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond8_fu_951_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_989_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond12_fu_1001_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond14_fu_1043_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond13_fu_1089_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i2_fu_1154_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond6_fu_1269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_1281_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_1319_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_1343_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_1374_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i4_fu_1386_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_i1_fu_1398_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i6_fu_1415_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1734.180 ; gain = 507.320 ; free physical = 2342 ; free virtual = 4617
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'grp_f_sum_fu_624/lenetSynthMatlab_ibs_U28' (lenetSynthMatlab_ibs) to 'grp_f_sum_fu_624/lenetSynthMatlab_ibs_U30'
INFO: [Synth 8-223] decloning instance 'grp_f_sum_fu_624/lenetSynthMatlab_ibs_U29' (lenetSynthMatlab_ibs) to 'grp_f_sum_fu_624/lenetSynthMatlab_ibs_U31'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 5     
	   2 Input     41 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 2     
	   2 Input     35 Bit       Adders := 2     
	   2 Input     34 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 18    
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 10    
	   4 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 5     
	   3 Input      7 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 18    
	   4 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 22    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 15    
+---Registers : 
	               64 Bit    Registers := 13    
	               60 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               26 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 15    
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 44    
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 56    
	                4 Bit    Registers := 62    
	                3 Bit    Registers := 32    
	                1 Bit    Registers := 47    
+---RAMs : 
	              73K Bit         RAMs := 1     
	              25K Bit         RAMs := 1     
	               5K Bit         RAMs := 1     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
	   3 Input     64 Bit        Muxes := 1     
	  61 Input     60 Bit        Muxes := 1     
	  54 Input     53 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     46 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 36    
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	  27 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	  23 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 75    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lenetSynthMatlab_fixpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     41 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 6     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 10    
+---Registers : 
	               64 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 18    
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
Module lenetSynthMatlab_jbC_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              73K Bit         RAMs := 1     
Module lenetSynthMatlab_lbW_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lenetSynthMatlab_mb6_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lenetSynthMatlab_ncg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              25K Bit         RAMs := 1     
Module lenetSynthMatlab_pcA_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lenetSynthMatlab_qcK_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module lenetSynthMatlab_rcU_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module lenetSynthMatlab_sc4_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lenetSynthMatlab_tde_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module lenetSynthMatlab_vdy_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module lenetSynthMatlab_cud_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
Module lenetSynthMatlab_cud_div 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module lenetSynthMatlab_dEe_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module lenetSynthMatlab_dEe_div 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module lenetSynthMatlab_eOg_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module lenetSynthMatlab_eOg_div 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module c_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   4 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	  54 Input     53 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 10    
	   3 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module lenetSynthMatlab_fYi_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module lenetSynthMatlab_fYi_div 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module lenetSynthMatlab_g8j_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module lenetSynthMatlab_g8j_div 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module lenetSynthMatlab_hbi_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
Module lenetSynthMatlab_hbi_div 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module f_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 6     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	  61 Input     60 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     28 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module g_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  27 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module d_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	  23 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module lenetSynthMatlab_bkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module lenetSynthMatlab_bkb_div 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               22 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  23 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module b_max 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module d_max 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ix_11_reg_1011_reg[7:0]' into 'ix_11_reg_1011_reg[7:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:566]
INFO: [Synth 8-4471] merging register 'iy_reg_158_reg[4:0]' into 'iy_reg_158_reg[4:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:431]
INFO: [Synth 8-4471] merging register 'ixstart_cast_reg_987_reg[7:0]' into 'ixstart_cast_reg_987_reg[7:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:568]
INFO: [Synth 8-4471] merging register 'ix_11_reg_1011_reg[7:0]' into 'ix_11_reg_1011_reg[7:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:566]
WARNING: [Synth 8-6014] Unused sequential element ix_11_reg_1011_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:566]
WARNING: [Synth 8-6014] Unused sequential element iy_reg_158_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element ixstart_cast_reg_987_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:568]
WARNING: [Synth 8-6014] Unused sequential element ix_11_reg_1011_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/c_sum.vhd:566]
INFO: [Synth 8-5546] ROM "exitcond1_fu_274_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:166]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_dEe_U9/lenetSynthMatlab_dEe_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:166]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:166]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/dividend0_reg[4:0]' into 'lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/dividend0_reg[4:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:165]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_cud.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U9/lenetSynthMatlab_dEe_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U9/lenetSynthMatlab_dEe_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U9/lenetSynthMatlab_dEe_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/dividend0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/dividend0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_eOg.vhd:165]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:166]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:166]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:166]
INFO: [Synth 8-4471] merging register 'lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/divisor0_reg[3:0]' into 'lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[3:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:166]
INFO: [Synth 8-4471] merging register 'iy_reg_158_reg[6:0]' into 'iy_reg_158_reg[6:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:430]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fYi.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/divisor0_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_hbi.vhd:166]
WARNING: [Synth 8-6014] Unused sequential element iy_reg_158_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/f_sum.vhd:430]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/remd_reg' and it is trimmed from '7' to '3' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/remd_reg' and it is trimmed from '7' to '3' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U24/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:91]
INFO: [Synth 8-5546] ROM "exitcond1_fu_274_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP lenetSynthMatlab_ibs_U28/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt, operation Mode is: (A:0x334)*B2.
DSP Report: register ix_7_reg_865_reg is absorbed into DSP lenetSynthMatlab_ibs_U28/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt.
DSP Report: operator lenetSynthMatlab_ibs_U28/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt is absorbed into DSP lenetSynthMatlab_ibs_U28/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt.
DSP Report: Generating DSP lenetSynthMatlab_ibs_U29/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt, operation Mode is: (A:0x290)*B2.
DSP Report: register ix_7_reg_865_reg is absorbed into DSP lenetSynthMatlab_ibs_U29/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt.
DSP Report: operator lenetSynthMatlab_ibs_U29/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt is absorbed into DSP lenetSynthMatlab_ibs_U29/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt.
DSP Report: Generating DSP mul_reg_847_reg, operation Mode is: ((A:0x290)*B2)'.
DSP Report: register ixstart_cast_reg_841_reg is absorbed into DSP mul_reg_847_reg.
DSP Report: register mul_reg_847_reg is absorbed into DSP mul_reg_847_reg.
DSP Report: operator lenetSynthMatlab_ibs_U27/lenetSynthMatlab_ibs_DSP48_0_U/p_cvt is absorbed into DSP mul_reg_847_reg.
INFO: [Synth 8-4471] merging register 'ix_5_reg_503_reg[6:0]' into 'ix_5_reg_503_reg[6:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:268]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element ix_5_reg_503_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/g_sum.vhd:268]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/remd_reg' and it is trimmed from '7' to '3' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/remd_tmp_reg' and it is trimmed from '7' to '6' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_g8j.vhd:91]
INFO: [Synth 8-4471] merging register 'ix_9_reg_573_reg[4:0]' into 'ix_9_reg_573_reg[4:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_dEe.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element ix_9_reg_573_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/d_sum.vhd:282]
INFO: [Synth 8-4471] merging register 'ix_3_reg_499_reg[4:0]' into 'ix_3_reg_499_reg[4:0]' [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/sum.vhd:295]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/done_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/quot_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element ix_3_reg_499_reg was removed.  [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/sum.vhd:295]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/remd_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:191]
WARNING: [Synth 8-3936] Found unconnected internal register 'lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/remd_tmp_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_bkb.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1573_reg' and it is trimmed from '14' to '13' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1777]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_i_reg_398_reg' and it is trimmed from '32' to '30' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1322]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_i1_reg_497_reg' and it is trimmed from '64' to '41' bits. [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.vhd:1311]
INFO: [Synth 8-5546] ROM "exitcond_i4_fu_1386_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i6_fu_1415_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_1374_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[9] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[8] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[7] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[6] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[5] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[4] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[3] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[2] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[1] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address0[0] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_ce0 driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_we0 driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[9] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[8] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[7] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[6] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[5] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[4] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[3] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[2] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[1] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_address1[0] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_ce1 driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_we1 driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design lenetSynthMatlab_fixpt has port inputImg_d1[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/divisor0_reg[0]' (FD) to 'grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/divisor0_reg[1]' (FD) to 'grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_sum_fu_642/\lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_sum_fu_642/\lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/divisor0_reg[0]' (FDE) to 'grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/divisor0_reg[1]' (FDE) to 'grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[0]' (FD) to 'grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[1]' (FD) to 'grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c_sum_fu_618/\lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_618/\lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/divisor0_reg[0]' (FD) to 'grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/divisor0_reg[1]' (FD) to 'grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_d_sum_fu_636/\lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_d_sum_fu_636/\lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_618/lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[0]' (FDE) to 'grp_c_sum_fu_618/lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_618/lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[1]' (FDE) to 'grp_c_sum_fu_618/lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[0]' (FDE) to 'grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[1]' (FDE) to 'grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_618/\tmp_132_reg_1045_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_618/\tmp_126_reg_1066_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_618/\tmp_122_reg_1097_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_618/\tmp_128_reg_1082_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_d_sum_fu_636/\tmp_98_reg_599_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_d_sum_fu_636/\tmp_96_reg_609_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[0]' (FD) to 'grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[1]' (FD) to 'grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_f_sum_fu_624/\lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_f_sum_fu_624/\lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/divisor0_reg[0]' (FD) to 'grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/divisor0_reg[1]' (FD) to 'grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_g_sum_fu_630/\lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_g_sum_fu_630/\lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_624/lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[0]' (FDE) to 'grp_f_sum_fu_624/lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_624/lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[1]' (FDE) to 'grp_f_sum_fu_624/lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[0]' (FDE) to 'grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[1]' (FDE) to 'grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_f_sum_fu_624/\tmp_89_reg_899_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_f_sum_fu_624/\tmp_83_reg_919_reg[5] )
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[39]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[40]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[41]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[42]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[43]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[44]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[45]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[46]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[47]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[48]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[49]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[50]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[51]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[52]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[53]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[54]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[55]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[56]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[57]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[58]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[59]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[60]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[61]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[62]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3886] merging instance 'i26_reg_584_reg[63]' (FDRE) to 'i26_reg_584_reg[38]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i26_reg_584_reg[32] )
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/divisor0_reg[0]' (FDE) to 'grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_sum_fu_642/\lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_sum_fu_642/\lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_618/lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[0]' (FDE) to 'grp_c_sum_fu_618/lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_618/lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[1]' (FDE) to 'grp_c_sum_fu_618/lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c_sum_fu_618/\lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_618/\lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_618/lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[0]' (FDE) to 'grp_c_sum_fu_618/lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_618/lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[1]' (FDE) to 'grp_c_sum_fu_618/lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c_sum_fu_618/\lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_618/\lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/divisor0_reg[1]' (FDE) to 'grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c_sum_fu_618/\lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_618/\lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c_sum_fu_618/\lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c_sum_fu_618/\lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_d_sum_fu_636/\lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_d_sum_fu_636/\lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/divisor0_reg[0]' (FDE) to 'grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_624/lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[0]' (FDE) to 'grp_f_sum_fu_624/lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_624/lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[1]' (FDE) to 'grp_f_sum_fu_624/lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_f_sum_fu_624/\lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_f_sum_fu_624/\lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[0]' (FDE) to 'grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[1]' (FDE) to 'grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_f_sum_fu_624/\lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_f_sum_fu_624/\lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/divisor0_reg[1]' (FDE) to 'grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_f_sum_fu_624/\lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_f_sum_fu_624/\lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_f_sum_fu_624/\lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_f_sum_fu_624/\lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_g_sum_fu_630/\lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_g_sum_fu_630/\lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[17]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[18]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[19]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[20]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[21]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[22]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[23]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[24]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[25]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[26]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[27]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[28]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[29]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[30]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
INFO: [Synth 8-3886] merging instance 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[31]' (FDE) to 'c_assign_1_U/lenetSynthMatlab_vdy_ram_U/q0_reg[32]'
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[31]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[30]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[29]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[28]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[27]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[26]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[25]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[24]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[23]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[22]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[21]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[20]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[19]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[18]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[17]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[16]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[15]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[14]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[13]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[12]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[11]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[10]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[9]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[8]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[7]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[6]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[5]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[4]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[3]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[2]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[1]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_mb6_ram_U/q0_reg[0]) is unused and will be removed from module lenetSynthMatlab_mb6.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[63]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[62]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[61]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[60]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[59]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[58]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[57]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[56]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[55]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[54]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[53]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[52]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[51]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[50]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[49]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[48]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[47]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[46]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[45]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[44]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[43]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[42]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[41]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[40]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[39]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[38]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[37]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[36]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[35]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[34]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[33]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[32]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[31]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[30]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[29]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[28]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[27]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[26]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[25]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[24]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[23]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[22]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[21]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[20]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[19]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[18]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[17]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[16]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[15]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[14]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[13]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[12]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[11]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[10]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[9]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[8]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[7]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[6]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[5]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[4]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[3]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[2]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[1]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_rcU_ram_U/q0_reg[0]) is unused and will be removed from module lenetSynthMatlab_rcU.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_vdy_ram_U/q0_reg[63]) is unused and will be removed from module lenetSynthMatlab_vdy.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_vdy_ram_U/q0_reg[62]) is unused and will be removed from module lenetSynthMatlab_vdy.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_vdy_ram_U/q0_reg[61]) is unused and will be removed from module lenetSynthMatlab_vdy.
WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_vdy_ram_U/q0_reg[60]) is unused and will be removed from module lenetSynthMatlab_vdy.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1734.180 ; gain = 507.320 ; free physical = 2311 ; free virtual = 4593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+------------------------------------+----------------+----------------------+-----------------+
|Module Name  | RTL Object                         | Inference      | Size (Depth x Width) | Primitives      | 
+-------------+------------------------------------+----------------+----------------------+-----------------+
|c_assign_1_U | lenetSynthMatlab_vdy_ram_U/ram_reg | User Attribute | 16 x 64              | RAM16X1S x 64   | 
+-------------+------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|f_sum       | (A:0x334)*B2    | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|f_sum       | (A:0x290)*B2    | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|f_sum       | ((A:0x290)*B2)' | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1734.180 ; gain = 507.320 ; free physical = 2155 ; free virtual = 4445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1743.188 ; gain = 516.328 ; free physical = 2146 ; free virtual = 4435
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------+------------------------------------+----------------+----------------------+-----------------+
|Module Name  | RTL Object                         | Inference      | Size (Depth x Width) | Primitives      | 
+-------------+------------------------------------+----------------+----------------------+-----------------+
|c_assign_1_U | lenetSynthMatlab_vdy_ram_U/ram_reg | User Attribute | 16 x 64              | RAM16X1S x 64   | 
+-------------+------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1752.203 ; gain = 525.344 ; free physical = 2141 ; free virtual = 4431
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1752.203 ; gain = 525.344 ; free physical = 2142 ; free virtual = 4431
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:48 . Memory (MB): peak = 1752.203 ; gain = 525.344 ; free physical = 2142 ; free virtual = 4431
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1752.203 ; gain = 525.344 ; free physical = 2142 ; free virtual = 4432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1752.203 ; gain = 525.344 ; free physical = 2142 ; free virtual = 4432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1752.203 ; gain = 525.344 ; free physical = 2142 ; free virtual = 4432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1752.203 ; gain = 525.344 ; free physical = 2142 ; free virtual = 4432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lenetSynthMatlab_fixpt | grp_c_sum_fu_618/lenetSynthMatlab_cud_U7/lenetSynthMatlab_cud_div_U/lenetSynthMatlab_cud_div_u_0/r_stage_reg[8]  | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_c_sum_fu_618/lenetSynthMatlab_dEe_U8/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/r_stage_reg[5]  | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_c_sum_fu_618/lenetSynthMatlab_eOg_U10/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/r_stage_reg[5] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_c_sum_fu_618/lenetSynthMatlab_eOg_U11/lenetSynthMatlab_eOg_div_U/lenetSynthMatlab_eOg_div_u_0/r_stage_reg[5] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_f_sum_fu_624/lenetSynthMatlab_fYi_U22/lenetSynthMatlab_fYi_div_U/lenetSynthMatlab_fYi_div_u_0/r_stage_reg[9] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_f_sum_fu_624/lenetSynthMatlab_g8j_U23/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/r_stage_reg[7] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_f_sum_fu_624/lenetSynthMatlab_hbi_U25/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/r_stage_reg[7] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_f_sum_fu_624/lenetSynthMatlab_hbi_U26/lenetSynthMatlab_hbi_div_U/lenetSynthMatlab_hbi_div_u_0/r_stage_reg[7] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_g_sum_fu_630/lenetSynthMatlab_g8j_U38/lenetSynthMatlab_g8j_div_U/lenetSynthMatlab_g8j_div_u_0/r_stage_reg[7] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_d_sum_fu_636/lenetSynthMatlab_dEe_U17/lenetSynthMatlab_dEe_div_U/lenetSynthMatlab_dEe_div_u_0/r_stage_reg[5] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|lenetSynthMatlab_fixpt | grp_sum_fu_642/lenetSynthMatlab_bkb_U1/lenetSynthMatlab_bkb_div_U/lenetSynthMatlab_bkb_div_u_0/r_stage_reg[5]    | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------------+------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   251|
|2     |DSP48E1  |     2|
|3     |LUT1     |   303|
|4     |LUT2     |   577|
|5     |LUT3     |   317|
|6     |LUT4     |   281|
|7     |LUT5     |   254|
|8     |LUT6     |   285|
|9     |MUXF7    |     1|
|10    |RAM16X1S |     1|
|11    |SRL16E   |    11|
|12    |FDRE     |  1512|
|13    |FDSE     |    49|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------+------+
|      |Instance                             |Module                         |Cells |
+------+-------------------------------------+-------------------------------+------+
|1     |top                                  |                               |  3844|
|2     |  c_assign_1_U                       |lenetSynthMatlab_vdy           |     7|
|3     |    lenetSynthMatlab_vdy_ram_U       |lenetSynthMatlab_vdy_ram       |     7|
|4     |  grp_b_max_fu_648                   |b_max                          |    63|
|5     |  grp_c_sum_fu_618                   |c_sum                          |  1071|
|6     |    lenetSynthMatlab_cud_U7          |lenetSynthMatlab_cud           |   111|
|7     |      lenetSynthMatlab_cud_div_U     |lenetSynthMatlab_cud_div       |   111|
|8     |        lenetSynthMatlab_cud_div_u_0 |lenetSynthMatlab_cud_div_u     |    55|
|9     |    lenetSynthMatlab_dEe_U8          |lenetSynthMatlab_dEe_8         |    85|
|10    |      lenetSynthMatlab_dEe_div_U     |lenetSynthMatlab_dEe_div_12    |    85|
|11    |        lenetSynthMatlab_dEe_div_u_0 |lenetSynthMatlab_dEe_div_u_13  |    29|
|12    |    lenetSynthMatlab_eOg_U10         |lenetSynthMatlab_eOg           |    38|
|13    |      lenetSynthMatlab_eOg_div_U     |lenetSynthMatlab_eOg_div_10    |    38|
|14    |        lenetSynthMatlab_eOg_div_u_0 |lenetSynthMatlab_eOg_div_u_11  |    29|
|15    |    lenetSynthMatlab_eOg_U11         |lenetSynthMatlab_eOg_9         |    38|
|16    |      lenetSynthMatlab_eOg_div_U     |lenetSynthMatlab_eOg_div       |    38|
|17    |        lenetSynthMatlab_eOg_div_u_0 |lenetSynthMatlab_eOg_div_u     |    29|
|18    |  grp_d_max_fu_654                   |d_max                          |    59|
|19    |  grp_d_sum_fu_636                   |d_sum                          |   396|
|20    |    lenetSynthMatlab_dEe_U17         |lenetSynthMatlab_dEe           |    93|
|21    |      lenetSynthMatlab_dEe_div_U     |lenetSynthMatlab_dEe_div       |    93|
|22    |        lenetSynthMatlab_dEe_div_u_0 |lenetSynthMatlab_dEe_div_u     |    29|
|23    |  grp_f_sum_fu_624                   |f_sum                          |  1010|
|24    |    lenetSynthMatlab_fYi_U22         |lenetSynthMatlab_fYi           |   112|
|25    |      lenetSynthMatlab_fYi_div_U     |lenetSynthMatlab_fYi_div       |   112|
|26    |        lenetSynthMatlab_fYi_div_u_0 |lenetSynthMatlab_fYi_div_u     |    69|
|27    |    lenetSynthMatlab_g8j_U23         |lenetSynthMatlab_g8j_0         |    83|
|28    |      lenetSynthMatlab_g8j_div_U     |lenetSynthMatlab_g8j_div_6     |    83|
|29    |        lenetSynthMatlab_g8j_div_u_0 |lenetSynthMatlab_g8j_div_u_7   |    40|
|30    |    lenetSynthMatlab_hbi_U25         |lenetSynthMatlab_hbi           |    56|
|31    |      lenetSynthMatlab_hbi_div_U     |lenetSynthMatlab_hbi_div_4     |    56|
|32    |        lenetSynthMatlab_hbi_div_u_0 |lenetSynthMatlab_hbi_div_u_5   |    40|
|33    |    lenetSynthMatlab_hbi_U26         |lenetSynthMatlab_hbi_1         |    56|
|34    |      lenetSynthMatlab_hbi_div_U     |lenetSynthMatlab_hbi_div       |    56|
|35    |        lenetSynthMatlab_hbi_div_u_0 |lenetSynthMatlab_hbi_div_u     |    40|
|36    |    lenetSynthMatlab_ibs_U28         |lenetSynthMatlab_ibs           |     1|
|37    |      lenetSynthMatlab_ibs_DSP48_0_U |lenetSynthMatlab_ibs_DSP48_0_3 |     1|
|38    |    lenetSynthMatlab_ibs_U29         |lenetSynthMatlab_ibs_2         |    12|
|39    |      lenetSynthMatlab_ibs_DSP48_0_U |lenetSynthMatlab_ibs_DSP48_0   |    12|
|40    |  grp_g_sum_fu_630                   |g_sum                          |   407|
|41    |    lenetSynthMatlab_g8j_U38         |lenetSynthMatlab_g8j           |    71|
|42    |      lenetSynthMatlab_g8j_div_U     |lenetSynthMatlab_g8j_div       |    71|
|43    |        lenetSynthMatlab_g8j_div_u_0 |lenetSynthMatlab_g8j_div_u     |    40|
|44    |  grp_sum_fu_642                     |sum                            |   381|
|45    |    lenetSynthMatlab_bkb_U1          |lenetSynthMatlab_bkb           |    89|
|46    |      lenetSynthMatlab_bkb_div_U     |lenetSynthMatlab_bkb_div       |    89|
|47    |        lenetSynthMatlab_bkb_div_u_0 |lenetSynthMatlab_bkb_div_u     |    29|
+------+-------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1752.203 ; gain = 525.344 ; free physical = 2142 ; free virtual = 4432
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1080 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1752.203 ; gain = 167.531 ; free physical = 2209 ; free virtual = 4499
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:49 . Memory (MB): peak = 1752.211 ; gain = 525.344 ; free physical = 2209 ; free virtual = 4499
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
494 Infos, 340 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 1752.211 ; gain = 536.922 ; free physical = 2215 ; free virtual = 4506
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/synth_1/lenetSynthMatlab_fixpt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lenetSynthMatlab_fixpt_utilization_synth.rpt -pb lenetSynthMatlab_fixpt_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1776.215 ; gain = 0.000 ; free physical = 2213 ; free virtual = 4506
INFO: [Common 17-206] Exiting Vivado at Mon Dec 10 15:24:00 2018...
[Mon Dec 10 15:24:00 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 1227.859 ; gain = 0.000 ; free physical = 2845 ; free virtual = 5132
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.xdc]
Finished Parsing XDC File [/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/lenetSynthMatlab_fixpt.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1524.582 ; gain = 296.723 ; free physical = 2571 ; free virtual = 4858
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1524.582 ; gain = 0.000 ; free physical = 2569 ; free virtual = 4856
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1973.109 ; gain = 448.527 ; free physical = 2161 ; free virtual = 4468
INFO: [Timing 38-480] Writing timing data to binary archive.
[Mon Dec 10 15:24:41 2018] Launched impl_1...
Run output will be captured here: /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/runme.log
[Mon Dec 10 15:24:41 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log lenetSynthMatlab_fixpt.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lenetSynthMatlab_fixpt.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source lenetSynthMatlab_fixpt.tcl -notrace
Command: open_checkpoint /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1186.266 ; gain = 0.000 ; free physical = 1999 ; free virtual = 4307
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1942.234 ; gain = 755.969 ; free physical = 1257 ; free virtual = 3567
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1984.250 ; gain = 42.016 ; free physical = 1250 ; free virtual = 3561

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1358d8657

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1252 ; free virtual = 3562

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1358d8657

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 144cac4dc

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c1c8aff7

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c1c8aff7

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 7560c457

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7560c457

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583
Ending Logic Optimization Task | Checksum: 7560c457

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1273 ; free virtual = 3583

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7560c457

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1272 ; free virtual = 3583

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7560c457

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1984.250 ; gain = 0.000 ; free physical = 1272 ; free virtual = 3583
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lenetSynthMatlab_fixpt_drc_opted.rpt -pb lenetSynthMatlab_fixpt_drc_opted.pb -rpx lenetSynthMatlab_fixpt_drc_opted.rpx
Command: report_drc -file lenetSynthMatlab_fixpt_drc_opted.rpt -pb lenetSynthMatlab_fixpt_drc_opted.pb -rpx lenetSynthMatlab_fixpt_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tyrian/xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.871 ; gain = 0.000 ; free physical = 1231 ; free virtual = 3544
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0be941d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2036.871 ; gain = 0.000 ; free physical = 1231 ; free virtual = 3544
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2036.871 ; gain = 0.000 ; free physical = 1231 ; free virtual = 3544

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8d6377b

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2036.871 ; gain = 0.000 ; free physical = 1227 ; free virtual = 3540

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a0390a9c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2047.516 ; gain = 10.645 ; free physical = 1219 ; free virtual = 3533

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a0390a9c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2047.516 ; gain = 10.645 ; free physical = 1219 ; free virtual = 3533
Phase 1 Placer Initialization | Checksum: 1a0390a9c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2047.516 ; gain = 10.645 ; free physical = 1219 ; free virtual = 3533

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 182ffa941

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1216 ; free virtual = 3530

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2079.531 ; gain = 0.000 ; free physical = 1202 ; free virtual = 3519

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18ecc37d8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1204 ; free virtual = 3520
Phase 2 Global Placement | Checksum: 1e7f117e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1203 ; free virtual = 3520

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e7f117e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1203 ; free virtual = 3520

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c5c5e03f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1202 ; free virtual = 3519

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20f26e67e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1202 ; free virtual = 3519

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 127cc1b5a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1202 ; free virtual = 3519

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 278637b07

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1198 ; free virtual = 3515

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e7a609b1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1198 ; free virtual = 3515

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e7a609b1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1198 ; free virtual = 3515
Phase 3 Detail Placement | Checksum: 1e7a609b1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1198 ; free virtual = 3515

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 165930408

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 165930408

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1197 ; free virtual = 3514
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.607. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: dcc7b625

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1197 ; free virtual = 3514
Phase 4.1 Post Commit Optimization | Checksum: dcc7b625

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1197 ; free virtual = 3514

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dcc7b625

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1199 ; free virtual = 3516

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: dcc7b625

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1199 ; free virtual = 3516

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19a9f20ef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1199 ; free virtual = 3516
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19a9f20ef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1199 ; free virtual = 3516
Ending Placer Task | Checksum: 13da5c20c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1209 ; free virtual = 3526
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2079.531 ; gain = 42.660 ; free physical = 1209 ; free virtual = 3526
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2079.531 ; gain = 0.000 ; free physical = 1201 ; free virtual = 3523
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lenetSynthMatlab_fixpt_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2079.531 ; gain = 0.000 ; free physical = 1198 ; free virtual = 3516
INFO: [runtcl-4] Executing : report_utilization -file lenetSynthMatlab_fixpt_utilization_placed.rpt -pb lenetSynthMatlab_fixpt_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2079.531 ; gain = 0.000 ; free physical = 1206 ; free virtual = 3524
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lenetSynthMatlab_fixpt_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2079.531 ; gain = 0.000 ; free physical = 1206 ; free virtual = 3524
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2079.531 ; gain = 0.000 ; free physical = 1199 ; free virtual = 3523
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 4093873c ConstDB: 0 ShapeSum: fd123ad0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 13d164b42

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2203.152 ; gain = 123.621 ; free physical = 995 ; free virtual = 3318
Post Restoration Checksum: NetGraph: 9ca9366b NumContArr: a06d14d7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13d164b42

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2203.152 ; gain = 123.621 ; free physical = 995 ; free virtual = 3319

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13d164b42

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2216.152 ; gain = 136.621 ; free physical = 979 ; free virtual = 3303

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13d164b42

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2216.152 ; gain = 136.621 ; free physical = 979 ; free virtual = 3303
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c3591518

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 974 ; free virtual = 3298
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.761  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 117b56200

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 971 ; free virtual = 3295

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 233337af4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.515  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b1af5193

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292
Phase 4 Rip-up And Reroute | Checksum: 1b1af5193

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b1af5193

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b1af5193

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292
Phase 5 Delay and Skew Optimization | Checksum: 1b1af5193

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 235d4edc5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.515  | TNS=0.000  | WHS=0.100  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 235d4edc5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292
Phase 6 Post Hold Fix | Checksum: 235d4edc5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.197197 %
  Global Horizontal Routing Utilization  = 0.299162 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1dd34829d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2223.418 ; gain = 143.887 ; free physical = 968 ; free virtual = 3292

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dd34829d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2226.418 ; gain = 146.887 ; free physical = 968 ; free virtual = 3292

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bd7ae86f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2226.418 ; gain = 146.887 ; free physical = 968 ; free virtual = 3292

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.515  | TNS=0.000  | WHS=0.100  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1bd7ae86f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2226.418 ; gain = 146.887 ; free physical = 968 ; free virtual = 3292
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2226.418 ; gain = 146.887 ; free physical = 984 ; free virtual = 3308

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2226.418 ; gain = 146.887 ; free physical = 984 ; free virtual = 3308
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2226.418 ; gain = 0.000 ; free physical = 977 ; free virtual = 3306
INFO: [Common 17-1381] The checkpoint '/home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lenetSynthMatlab_fixpt_drc_routed.rpt -pb lenetSynthMatlab_fixpt_drc_routed.pb -rpx lenetSynthMatlab_fixpt_drc_routed.rpx
Command: report_drc -file lenetSynthMatlab_fixpt_drc_routed.rpt -pb lenetSynthMatlab_fixpt_drc_routed.pb -rpx lenetSynthMatlab_fixpt_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lenetSynthMatlab_fixpt_methodology_drc_routed.rpt -pb lenetSynthMatlab_fixpt_methodology_drc_routed.pb -rpx lenetSynthMatlab_fixpt_methodology_drc_routed.rpx
Command: report_methodology -file lenetSynthMatlab_fixpt_methodology_drc_routed.rpt -pb lenetSynthMatlab_fixpt_methodology_drc_routed.pb -rpx lenetSynthMatlab_fixpt_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tyrian/nnproject/hls8Bit16Quant/solution1/impl/vhdl/project.runs/impl_1/lenetSynthMatlab_fixpt_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lenetSynthMatlab_fixpt_power_routed.rpt -pb lenetSynthMatlab_fixpt_power_summary_routed.pb -rpx lenetSynthMatlab_fixpt_power_routed.rpx
Command: report_power -file lenetSynthMatlab_fixpt_power_routed.rpt -pb lenetSynthMatlab_fixpt_power_summary_routed.pb -rpx lenetSynthMatlab_fixpt_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lenetSynthMatlab_fixpt_route_status.rpt -pb lenetSynthMatlab_fixpt_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file lenetSynthMatlab_fixpt_timing_summary_routed.rpt -pb lenetSynthMatlab_fixpt_timing_summary_routed.pb -rpx lenetSynthMatlab_fixpt_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lenetSynthMatlab_fixpt_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file lenetSynthMatlab_fixpt_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lenetSynthMatlab_fixpt_bus_skew_routed.rpt -pb lenetSynthMatlab_fixpt_bus_skew_routed.pb -rpx lenetSynthMatlab_fixpt_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec 10 15:26:16 2018...
[Mon Dec 10 15:26:16 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:27 ; elapsed = 00:01:35 . Memory (MB): peak = 2020.312 ; gain = 4.000 ; free physical = 2072 ; free virtual = 4400
INFO: [Netlist 29-17] Analyzing 255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2127.508 ; gain = 0.000 ; free physical = 1972 ; free virtual = 4300
Restored from archive | CPU: 0.190000 secs | Memory: 3.421326 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2127.508 ; gain = 0.000 ; free physical = 1972 ; free virtual = 4300
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2188.535 ; gain = 57.027 ; free physical = 1964 ; free virtual = 4292


Implementation tool: Xilinx Vivado v.2018.2
Project:             hls8Bit16Quant
Solution:            solution1
Device target:       xc7a100tcsg324-1
Report date:         Mon Dec 10 15:26:18 EST 2018

#=== Post-Implementation Resource usage ===
SLICE:          655
LUT:           1607
FF:            1561
DSP:              2
BRAM:             0
SRL:             11
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.635
CP achieved post-implementation:    7.482
Timing met
INFO: [Common 17-206] Exiting Vivado at Mon Dec 10 15:26:18 2018...
