Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 11 17:27:13 2025
| Host         : DESKTOP-RBHFTC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tdc_top_timing_summary_routed.rpt -pb tdc_top_timing_summary_routed.pb -rpx tdc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tdc_top
| Device       : 7k325t-ffv900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1042)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2084)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1042)
---------------------------
 There are 512 register/latch pins with no clock driven by root clock pin: FDCE_INST4/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FDCE_INST5/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: decode_inst/latch2bin_inst1/bin_cs_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: decode_inst/latch2bin_inst2/bin_cs_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2084)
---------------------------------------------------
 There are 2084 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.159        0.000                      0                 1228        0.084        0.000                      0                 1228        0.608        0.000                       0                  2179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_sys               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.159        0.000                      0                 1196        0.084        0.000                      0                 1196        0.608        0.000                       0                  2175  
  clkfbout_clk_wiz_0                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        1.222        0.000                      0                   32        0.312        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 FDCE_INST4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.379ns (16.865%)  route 1.868ns (83.135%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 1.215 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.814ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.228    -1.814    clk_bufg
    SLICE_X81Y193        FDCE                                         r  FDCE_INST4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y193        FDCE (Prop_fdce_C_Q)         0.204    -1.610 r  FDCE_INST4/Q
                         net (fo=1, routed)           0.531    -1.079    valid_for_bubble_fix
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.175    -0.904 r  valid_for_bubble_fix_BUFG_inst/O
                         net (fo=513, routed)         1.337     0.433    valid_for_bubble_fix_BUFG
    SLICE_X80Y196        FDCE                                         r  FDCE_INST5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.098     1.215    clk_bufg
    SLICE_X80Y196        FDCE                                         r  FDCE_INST5/C
                         clock pessimism             -0.553     0.662    
                         clock uncertainty           -0.062     0.600    
    SLICE_X80Y196        FDCE (Setup_fdce_C_D)       -0.008     0.592    FDCE_INST5
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 FDCE_INST5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.378ns (14.782%)  route 2.179ns (85.218%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.881ns = ( 1.619 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.229    -1.813    clk_bufg
    SLICE_X80Y196        FDCE                                         r  FDCE_INST5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.204    -1.609 r  FDCE_INST5/Q
                         net (fo=1, routed)           0.431    -1.178    valid_for_latch2bin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.174    -1.004 r  valid_for_latch2bin_BUFG_inst/O
                         net (fo=514, routed)         1.748     0.744    valid_for_latch2bin_BUFG
    SLICE_X17Y61         FDCE                                         r  FDCE_INST6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.502     1.619    clk_bufg
    SLICE_X17Y61         FDCE                                         r  FDCE_INST6/C
                         clock pessimism             -0.646     0.973    
                         clock uncertainty           -0.062     0.911    
    SLICE_X17Y61         FDCE (Setup_fdce_C_D)       -0.008     0.903    FDCE_INST6
  -------------------------------------------------------------------
                         required time                          0.903    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 FDCE_INST5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.378ns (14.776%)  route 2.180ns (85.224%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns = ( 1.621 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.229    -1.813    clk_bufg
    SLICE_X80Y196        FDCE                                         r  FDCE_INST5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.204    -1.609 r  FDCE_INST5/Q
                         net (fo=1, routed)           0.431    -1.178    valid_for_latch2bin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.174    -1.004 r  valid_for_latch2bin_BUFG_inst/O
                         net (fo=514, routed)         1.749     0.745    decode_inst/latch2bin_inst1/genblk1[4].data_valid_reg[5]_decode_inst_latch2bin_inst2_genblk1_r_3_0
    SLICE_X15Y60         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.504     1.621    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X15Y60         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt/C
                         clock pessimism             -0.646     0.975    
                         clock uncertainty           -0.062     0.913    
    SLICE_X15Y60         FDRE (Setup_fdre_C_D)       -0.008     0.905    decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt
  -------------------------------------------------------------------
                         required time                          0.905    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 FDCE_INST3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.204ns (13.532%)  route 1.304ns (86.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 1.214 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.394    -1.648    clk_bufg
    SLICE_X81Y114        FDCE                                         r  FDCE_INST3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y114        FDCE (Prop_fdce_C_Q)         0.204    -1.444 r  FDCE_INST3/Q
                         net (fo=2, routed)           1.304    -0.141    valid_pre2
    SLICE_X81Y193        FDCE                                         r  FDCE_INST4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.097     1.214    clk_bufg
    SLICE_X81Y193        FDCE                                         r  FDCE_INST4/C
                         clock pessimism             -0.646     0.568    
                         clock uncertainty           -0.062     0.506    
    SLICE_X81Y193        FDCE (Setup_fdce_C_D)       -0.089     0.417    FDCE_INST4
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.352ns (22.036%)  route 1.245ns (77.964%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 1.618 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.228ns
    Clock Pessimism Removal (CPR):    -0.642ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.814    -1.228    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X23Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.223    -1.005 r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][14]/Q
                         net (fo=6, routed)           0.535    -0.470    decode_inst/latch2bin_inst1/p_0_in12_in
    SLICE_X23Y50         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 r  decode_inst/latch2bin_inst1/ones[0]_i_2/O
                         net (fo=2, routed)           0.340    -0.087    decode_inst/latch2bin_inst1/ones[0]_i_2_n_0
    SLICE_X25Y52         LUT6 (Prop_lut6_I5_O)        0.043    -0.044 r  decode_inst/latch2bin_inst1/ones[3]_i_4/O
                         net (fo=3, routed)           0.370     0.326    decode_inst/latch2bin_inst1/ones[3]_i_4_n_0
    SLICE_X24Y50         LUT6 (Prop_lut6_I0_O)        0.043     0.369 r  decode_inst/latch2bin_inst1/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.369    decode_inst/latch2bin_inst1/ones[2]_i_1_n_0
    SLICE_X24Y50         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.501     1.618    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X24Y50         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[2]/C
                         clock pessimism             -0.642     0.976    
                         clock uncertainty           -0.062     0.914    
    SLICE_X24Y50         FDRE (Setup_fdre_C_D)        0.034     0.948    decode_inst/latch2bin_inst1/ones_reg[2]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.352ns (22.527%)  route 1.211ns (77.473%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 1.618 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.228ns
    Clock Pessimism Removal (CPR):    -0.642ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.814    -1.228    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X23Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.223    -1.005 r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][14]/Q
                         net (fo=6, routed)           0.535    -0.470    decode_inst/latch2bin_inst1/p_0_in12_in
    SLICE_X23Y50         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 r  decode_inst/latch2bin_inst1/ones[0]_i_2/O
                         net (fo=2, routed)           0.340    -0.087    decode_inst/latch2bin_inst1/ones[0]_i_2_n_0
    SLICE_X25Y52         LUT6 (Prop_lut6_I5_O)        0.043    -0.044 r  decode_inst/latch2bin_inst1/ones[3]_i_4/O
                         net (fo=3, routed)           0.336     0.291    decode_inst/latch2bin_inst1/ones[3]_i_4_n_0
    SLICE_X24Y51         LUT6 (Prop_lut6_I2_O)        0.043     0.334 r  decode_inst/latch2bin_inst1/ones[3]_i_1/O
                         net (fo=1, routed)           0.000     0.334    decode_inst/latch2bin_inst1/ones[3]_i_1_n_0
    SLICE_X24Y51         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.501     1.618    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X24Y51         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[3]/C
                         clock pessimism             -0.642     0.976    
                         clock uncertainty           -0.062     0.914    
    SLICE_X24Y51         FDRE (Setup_fdre_C_D)        0.034     0.948    decode_inst/latch2bin_inst1/ones_reg[3]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.388ns (21.115%)  route 1.450ns (78.885%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 1.622 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.398ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.644    -1.398    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X18Y53         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.259    -1.139 r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][10]/Q
                         net (fo=4, routed)           0.527    -0.612    decode_inst/latch2bin_inst2/genblk1[4].decoding_reg_n_0_[5][10]
    SLICE_X23Y53         LUT5 (Prop_lut5_I2_O)        0.043    -0.569 r  decode_inst/latch2bin_inst2/ones[3]_i_10/O
                         net (fo=2, routed)           0.560    -0.009    decode_inst/latch2bin_inst2/ones[3]_i_10_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I1_O)        0.043     0.034 r  decode_inst/latch2bin_inst2/ones[3]_i_5/O
                         net (fo=1, routed)           0.363     0.396    decode_inst/latch2bin_inst2/ones[3]_i_5_n_0
    SLICE_X20Y55         LUT6 (Prop_lut6_I3_O)        0.043     0.439 r  decode_inst/latch2bin_inst2/ones[3]_i_1/O
                         net (fo=1, routed)           0.000     0.439    decode_inst/latch2bin_inst2/ones[3]_i_1_n_0
    SLICE_X20Y55         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.505     1.622    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X20Y55         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[3]/C
                         clock pessimism             -0.569     1.053    
                         clock uncertainty           -0.062     0.991    
    SLICE_X20Y55         FDRE (Setup_fdre_C_D)        0.065     1.056    decode_inst/latch2bin_inst2/ones_reg[3]
  -------------------------------------------------------------------
                         required time                          1.056    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 FDCE_INST2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.223ns (16.920%)  route 1.095ns (83.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.120ns = ( 1.380 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.734    -1.308    clk_bufg
    SLICE_X79Y49         FDCE                                         r  FDCE_INST2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDCE (Prop_fdce_C_Q)         0.223    -1.085 r  FDCE_INST2/Q
                         net (fo=1, routed)           1.095     0.010    valid_pre1
    SLICE_X81Y114        FDCE                                         r  FDCE_INST3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.263     1.380    clk_bufg
    SLICE_X81Y114        FDCE                                         r  FDCE_INST3/C
                         clock pessimism             -0.644     0.736    
                         clock uncertainty           -0.062     0.674    
    SLICE_X81Y114        FDCE (Setup_fdce_C_D)       -0.008     0.666    FDCE_INST3
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.352ns (23.958%)  route 1.117ns (76.042%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 1.618 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.228ns
    Clock Pessimism Removal (CPR):    -0.642ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.814    -1.228    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X23Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.223    -1.005 r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][14]/Q
                         net (fo=6, routed)           0.535    -0.470    decode_inst/latch2bin_inst1/p_0_in12_in
    SLICE_X23Y50         LUT6 (Prop_lut6_I4_O)        0.043    -0.427 r  decode_inst/latch2bin_inst1/ones[0]_i_2/O
                         net (fo=2, routed)           0.340    -0.087    decode_inst/latch2bin_inst1/ones[0]_i_2_n_0
    SLICE_X25Y52         LUT6 (Prop_lut6_I5_O)        0.043    -0.044 r  decode_inst/latch2bin_inst1/ones[3]_i_4/O
                         net (fo=3, routed)           0.242     0.198    decode_inst/latch2bin_inst1/ones[3]_i_4_n_0
    SLICE_X25Y52         LUT3 (Prop_lut3_I0_O)        0.043     0.241 r  decode_inst/latch2bin_inst1/ones[1]_i_1/O
                         net (fo=1, routed)           0.000     0.241    decode_inst/latch2bin_inst1/ones[1]_i_1_n_0
    SLICE_X25Y52         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.501     1.618    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X25Y52         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[1]/C
                         clock pessimism             -0.642     0.976    
                         clock uncertainty           -0.062     0.914    
    SLICE_X25Y52         FDRE (Setup_fdre_C_D)        0.034     0.948    decode_inst/latch2bin_inst1/ones_reg[1]
  -------------------------------------------------------------------
                         required time                          0.948    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.457ns (27.010%)  route 1.235ns (72.990%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 1.622 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.642    -1.400    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X23Y52         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.223    -1.177 r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][8]/Q
                         net (fo=5, routed)           0.540    -0.637    decode_inst/latch2bin_inst2/genblk1[4].decoding_reg_n_0_[5][8]
    SLICE_X23Y55         LUT3 (Prop_lut3_I2_O)        0.054    -0.583 r  decode_inst/latch2bin_inst2/ones[0]_i_4/O
                         net (fo=4, routed)           0.254    -0.328    decode_inst/latch2bin_inst2/ones[0]_i_4_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I1_O)        0.137    -0.191 r  decode_inst/latch2bin_inst2/ones[3]_i_4/O
                         net (fo=3, routed)           0.440     0.249    decode_inst/latch2bin_inst2/ones[3]_i_4_n_0
    SLICE_X23Y55         LUT6 (Prop_lut6_I0_O)        0.043     0.292 r  decode_inst/latch2bin_inst2/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.292    decode_inst/latch2bin_inst2/ones[2]_i_1_n_0
    SLICE_X23Y55         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.505     1.622    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X23Y55         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[2]/C
                         clock pessimism             -0.547     1.075    
                         clock uncertainty           -0.062     1.013    
    SLICE_X23Y55         FDRE (Setup_fdre_C_D)        0.034     1.047    decode_inst/latch2bin_inst2/ones_reg[2]
  -------------------------------------------------------------------
                         required time                          1.047    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.746    -0.452    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X23Y48         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][91]/Q
                         net (fo=1, routed)           0.054    -0.298    decode_inst/latch2bin_inst1/genblk1[1].decoding_reg_n_0_[2][91]
    SLICE_X22Y48         LUT3 (Prop_lut3_I0_O)        0.028    -0.270 r  decode_inst/latch2bin_inst1/genblk1[2].decoding[3][27]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    decode_inst/latch2bin_inst1/genblk1[2].decoding[3][27]_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.006    -0.343    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X22Y48         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][27]/C
                         clock pessimism             -0.098    -0.441    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.087    -0.354    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][27]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.383%)  route 0.167ns (56.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.414ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.747    -0.451    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X21Y48         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.100    -0.351 r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][26]/Q
                         net (fo=1, routed)           0.167    -0.184    decode_inst/latch2bin_inst2/genblk1[2].decoding_reg_n_0_[3][26]
    SLICE_X21Y51         LUT3 (Prop_lut3_I2_O)        0.028    -0.156 r  decode_inst/latch2bin_inst2/genblk1[3].decoding[4][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    decode_inst/latch2bin_inst2/genblk1[3].decoding[4][26]_i_1_n_0
    SLICE_X21Y51         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.935    -0.414    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X21Y51         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][26]/C
                         clock pessimism              0.103    -0.311    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.061    -0.250    decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][26]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.506%)  route 0.196ns (60.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.414ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.746    -0.452    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X21Y44         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][20]/Q
                         net (fo=1, routed)           0.196    -0.156    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg_n_0_[3][20]
    SLICE_X20Y51         LUT3 (Prop_lut3_I2_O)        0.028    -0.128 r  decode_inst/latch2bin_inst1/genblk1[3].decoding[4][20]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    decode_inst/latch2bin_inst1/genblk1[3].decoding[4][20]_i_1_n_0
    SLICE_X20Y51         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.935    -0.414    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X20Y51         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][20]/C
                         clock pessimism              0.103    -0.311    
    SLICE_X20Y51         FDRE (Hold_fdre_C_D)         0.087    -0.224    decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][20]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.943%)  route 0.201ns (61.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.748    -0.450    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X15Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.350 r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][12]/Q
                         net (fo=1, routed)           0.201    -0.149    decode_inst/latch2bin_inst1/genblk1[3].decoding_reg_n_0_[4][12]
    SLICE_X22Y50         LUT3 (Prop_lut3_I2_O)        0.028    -0.121 r  decode_inst/latch2bin_inst1/genblk1[4].decoding[5][12]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    decode_inst/latch2bin_inst1/genblk1[4].decoding[5][12]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.934    -0.415    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X22Y50         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][12]/C
                         clock pessimism              0.103    -0.312    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.087    -0.225    decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][12]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][96]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.146ns (43.863%)  route 0.187ns (56.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.413ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.748    -0.450    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X18Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.118    -0.332 r  decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][96]/Q
                         net (fo=1, routed)           0.187    -0.145    decode_inst/latch2bin_inst1/genblk1[0].decoding_reg_n_0_[1][96]
    SLICE_X18Y51         LUT3 (Prop_lut3_I2_O)        0.028    -0.117 r  decode_inst/latch2bin_inst1/genblk1[1].decoding[2][96]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    decode_inst/latch2bin_inst1/genblk1[1].decoding[2][96]_i_1_n_0
    SLICE_X18Y51         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.936    -0.413    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X18Y51         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][96]/C
                         clock pessimism              0.103    -0.310    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.087    -0.223    decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][96]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.756%)  route 0.076ns (37.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.748    -0.450    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X19Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.350 r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][31]/Q
                         net (fo=32, routed)          0.076    -0.274    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg_n_0_[3][31]
    SLICE_X18Y49         LUT3 (Prop_lut3_I1_O)        0.028    -0.246 r  decode_inst/latch2bin_inst1/genblk1[3].decoding[4][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    decode_inst/latch2bin_inst1/genblk1[3].decoding[4][1]_i_1_n_0
    SLICE_X18Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.008    -0.341    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X18Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][1]/C
                         clock pessimism             -0.098    -0.439    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.087    -0.352    decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.068%)  route 0.100ns (43.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.414ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.695    -0.503    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X15Y53         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][10]/Q
                         net (fo=1, routed)           0.100    -0.303    decode_inst/latch2bin_inst2/genblk1[3].decoding_reg_n_0_[4][10]
    SLICE_X18Y53         LUT3 (Prop_lut3_I2_O)        0.028    -0.275 r  decode_inst/latch2bin_inst2/genblk1[4].decoding[5][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    decode_inst/latch2bin_inst2/genblk1[4].decoding[5][10]_i_1_n_0
    SLICE_X18Y53         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.935    -0.414    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X18Y53         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][10]/C
                         clock pessimism             -0.057    -0.471    
    SLICE_X18Y53         FDRE (Hold_fdre_C_D)         0.087    -0.384    decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][225]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.179ns (38.800%)  route 0.282ns (61.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.695    -0.503    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X20Y52         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][225]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDRE (Prop_fdre_C_Q)         0.107    -0.396 r  decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][225]/Q
                         net (fo=1, routed)           0.282    -0.114    decode_inst/latch2bin_inst1/genblk1[0].decoding_reg_n_0_[1][225]
    SLICE_X18Y49         LUT3 (Prop_lut3_I0_O)        0.072    -0.042 r  decode_inst/latch2bin_inst1/genblk1[1].decoding[2][97]_i_1/O
                         net (fo=1, routed)           0.000    -0.042    decode_inst/latch2bin_inst1/genblk1[1].decoding[2][97]_i_1_n_0
    SLICE_X18Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.008    -0.341    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X18Y49         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][97]/C
                         clock pessimism              0.103    -0.238    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.087    -0.151    decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][97]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.728    -0.470    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X4Y51          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][60]/Q
                         net (fo=1, routed)           0.055    -0.315    decode_inst/latch2bin_inst1/genblk1[1].decoding_reg_n_0_[2][60]
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.028    -0.287 r  decode_inst/latch2bin_inst1/genblk1[2].decoding[3][60]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    decode_inst/latch2bin_inst1/genblk1[2].decoding[3][60]_i_1_n_0
    SLICE_X5Y51          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.968    -0.381    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X5Y51          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][60]/C
                         clock pessimism             -0.078    -0.459    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.060    -0.399    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][60]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 line_tdc_inst/loop_fdre[245].FDRE_INST0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            line_tdc_inst/loop_fdre[245].FDRE_INST1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.726    -0.472    line_tdc_inst/clk_out1
    SLICE_X0Y61          FDRE                                         r  line_tdc_inst/loop_fdre[245].FDRE_INST0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.100    -0.372 r  line_tdc_inst/loop_fdre[245].FDRE_INST0/Q
                         net (fo=1, routed)           0.056    -0.316    line_tdc_inst/dat_reg1[245]
    SLICE_X0Y61          FDRE                                         r  line_tdc_inst/loop_fdre[245].FDRE_INST1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.966    -0.383    line_tdc_inst/clk_out1
    SLICE_X0Y61          FDRE                                         r  line_tdc_inst/loop_fdre[245].FDRE_INST1/C
                         clock pessimism             -0.089    -0.472    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.044    -0.428    line_tdc_inst/loop_fdre[245].FDRE_INST1
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.500       1.092      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         2.500       1.429      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X81Y114    FDCE_INST3/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X81Y193    FDCE_INST4/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X80Y196    FDCE_INST5/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X17Y61     FDCE_INST6/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X16Y59     decode_inst/bin_final_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X16Y59     decode_inst/bin_final_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X18Y61     decode_inst/bin_final_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X18Y61     decode_inst/bin_final_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y60     decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y60     decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y55     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y55     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y59     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y59     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y59     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y59     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y60     decode_inst/latch2bin_inst2/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y60     decode_inst/latch2bin_inst2/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y55     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y55     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y59     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y59     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y55     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y55     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y59     decode_inst/bin_cs_final_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y60     decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y60     decode_inst/latch2bin_inst2/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X16Y60     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.223ns (22.781%)  route 0.756ns (77.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 1.370 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.386    -1.656    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.223    -1.433 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.756    -0.677    reset_sync0
    SLICE_X80Y124        FDCE                                         f  counter_for_coarse_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.253     1.370    clk_bufg
    SLICE_X80Y124        FDCE                                         r  counter_for_coarse_reg[28]/C
                         clock pessimism             -0.551     0.819    
                         clock uncertainty           -0.062     0.757    
    SLICE_X80Y124        FDCE (Recov_fdce_C_CLR)     -0.212     0.545    counter_for_coarse_reg[28]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.223ns (22.781%)  route 0.756ns (77.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 1.370 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.386    -1.656    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.223    -1.433 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.756    -0.677    reset_sync0
    SLICE_X80Y124        FDCE                                         f  counter_for_coarse_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.253     1.370    clk_bufg
    SLICE_X80Y124        FDCE                                         r  counter_for_coarse_reg[29]/C
                         clock pessimism             -0.551     0.819    
                         clock uncertainty           -0.062     0.757    
    SLICE_X80Y124        FDCE (Recov_fdce_C_CLR)     -0.212     0.545    counter_for_coarse_reg[29]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.223ns (22.781%)  route 0.756ns (77.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 1.370 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.386    -1.656    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.223    -1.433 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.756    -0.677    reset_sync0
    SLICE_X80Y124        FDCE                                         f  counter_for_coarse_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.253     1.370    clk_bufg
    SLICE_X80Y124        FDCE                                         r  counter_for_coarse_reg[30]/C
                         clock pessimism             -0.551     0.819    
                         clock uncertainty           -0.062     0.757    
    SLICE_X80Y124        FDCE (Recov_fdce_C_CLR)     -0.212     0.545    counter_for_coarse_reg[30]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.223ns (22.781%)  route 0.756ns (77.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.130ns = ( 1.370 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.386    -1.656    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.223    -1.433 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.756    -0.677    reset_sync0
    SLICE_X80Y124        FDCE                                         f  counter_for_coarse_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.253     1.370    clk_bufg
    SLICE_X80Y124        FDCE                                         r  counter_for_coarse_reg[31]/C
                         clock pessimism             -0.551     0.819    
                         clock uncertainty           -0.062     0.757    
    SLICE_X80Y124        FDCE (Recov_fdce_C_CLR)     -0.212     0.545    counter_for_coarse_reg[31]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.223ns (24.959%)  route 0.670ns (75.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.129ns = ( 1.371 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.386    -1.656    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.223    -1.433 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.670    -0.763    reset_sync0
    SLICE_X80Y123        FDCE                                         f  counter_for_coarse_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.254     1.371    clk_bufg
    SLICE_X80Y123        FDCE                                         r  counter_for_coarse_reg[24]/C
                         clock pessimism             -0.551     0.820    
                         clock uncertainty           -0.062     0.758    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.212     0.546    counter_for_coarse_reg[24]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.223ns (24.959%)  route 0.670ns (75.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.129ns = ( 1.371 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.386    -1.656    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.223    -1.433 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.670    -0.763    reset_sync0
    SLICE_X80Y123        FDCE                                         f  counter_for_coarse_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.254     1.371    clk_bufg
    SLICE_X80Y123        FDCE                                         r  counter_for_coarse_reg[25]/C
                         clock pessimism             -0.551     0.820    
                         clock uncertainty           -0.062     0.758    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.212     0.546    counter_for_coarse_reg[25]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.223ns (24.959%)  route 0.670ns (75.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.129ns = ( 1.371 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.386    -1.656    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.223    -1.433 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.670    -0.763    reset_sync0
    SLICE_X80Y123        FDCE                                         f  counter_for_coarse_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.254     1.371    clk_bufg
    SLICE_X80Y123        FDCE                                         r  counter_for_coarse_reg[26]/C
                         clock pessimism             -0.551     0.820    
                         clock uncertainty           -0.062     0.758    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.212     0.546    counter_for_coarse_reg[26]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.223ns (24.959%)  route 0.670ns (75.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.129ns = ( 1.371 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.386    -1.656    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.223    -1.433 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.670    -0.763    reset_sync0
    SLICE_X80Y123        FDCE                                         f  counter_for_coarse_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.254     1.371    clk_bufg
    SLICE_X80Y123        FDCE                                         r  counter_for_coarse_reg[27]/C
                         clock pessimism             -0.551     0.820    
                         clock uncertainty           -0.062     0.758    
    SLICE_X80Y123        FDCE (Recov_fdce_C_CLR)     -0.212     0.546    counter_for_coarse_reg[27]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.223ns (25.450%)  route 0.653ns (74.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 1.377 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.386    -1.656    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.223    -1.433 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.653    -0.780    reset_sync0
    SLICE_X80Y117        FDCE                                         f  counter_for_coarse_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.260     1.377    clk_bufg
    SLICE_X80Y117        FDCE                                         r  counter_for_coarse_reg[0]/C
                         clock pessimism             -0.551     0.826    
                         clock uncertainty           -0.062     0.764    
    SLICE_X80Y117        FDCE (Recov_fdce_C_CLR)     -0.212     0.552    counter_for_coarse_reg[0]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.223ns (25.450%)  route 0.653ns (74.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.123ns = ( 1.377 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.386    -1.656    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.223    -1.433 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.653    -0.780    reset_sync0
    SLICE_X80Y117        FDCE                                         f  counter_for_coarse_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        1.260     1.377    clk_bufg
    SLICE_X80Y117        FDCE                                         r  counter_for_coarse_reg[1]/C
                         clock pessimism             -0.551     0.826    
                         clock uncertainty           -0.062     0.764    
    SLICE_X80Y117        FDCE (Recov_fdce_C_CLR)     -0.212     0.552    counter_for_coarse_reg[1]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  1.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.439%)  route 0.154ns (60.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.585    -0.613    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.100    -0.513 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.154    -0.359    reset_sync0
    SLICE_X80Y121        FDCE                                         f  counter_for_coarse_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.802    -0.547    clk_bufg
    SLICE_X80Y121        FDCE                                         r  counter_for_coarse_reg[16]/C
                         clock pessimism             -0.055    -0.602    
    SLICE_X80Y121        FDCE (Remov_fdce_C_CLR)     -0.069    -0.671    counter_for_coarse_reg[16]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.439%)  route 0.154ns (60.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.585    -0.613    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.100    -0.513 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.154    -0.359    reset_sync0
    SLICE_X80Y121        FDCE                                         f  counter_for_coarse_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.802    -0.547    clk_bufg
    SLICE_X80Y121        FDCE                                         r  counter_for_coarse_reg[17]/C
                         clock pessimism             -0.055    -0.602    
    SLICE_X80Y121        FDCE (Remov_fdce_C_CLR)     -0.069    -0.671    counter_for_coarse_reg[17]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.439%)  route 0.154ns (60.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.585    -0.613    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.100    -0.513 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.154    -0.359    reset_sync0
    SLICE_X80Y121        FDCE                                         f  counter_for_coarse_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.802    -0.547    clk_bufg
    SLICE_X80Y121        FDCE                                         r  counter_for_coarse_reg[18]/C
                         clock pessimism             -0.055    -0.602    
    SLICE_X80Y121        FDCE (Remov_fdce_C_CLR)     -0.069    -0.671    counter_for_coarse_reg[18]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.439%)  route 0.154ns (60.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.585    -0.613    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.100    -0.513 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.154    -0.359    reset_sync0
    SLICE_X80Y121        FDCE                                         f  counter_for_coarse_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.802    -0.547    clk_bufg
    SLICE_X80Y121        FDCE                                         r  counter_for_coarse_reg[19]/C
                         clock pessimism             -0.055    -0.602    
    SLICE_X80Y121        FDCE (Remov_fdce_C_CLR)     -0.069    -0.671    counter_for_coarse_reg[19]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.168%)  route 0.201ns (66.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.585    -0.613    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.100    -0.513 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.201    -0.311    reset_sync0
    SLICE_X80Y120        FDCE                                         f  counter_for_coarse_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.803    -0.546    clk_bufg
    SLICE_X80Y120        FDCE                                         r  counter_for_coarse_reg[12]/C
                         clock pessimism             -0.054    -0.600    
    SLICE_X80Y120        FDCE (Remov_fdce_C_CLR)     -0.069    -0.669    counter_for_coarse_reg[12]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.168%)  route 0.201ns (66.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.585    -0.613    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.100    -0.513 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.201    -0.311    reset_sync0
    SLICE_X80Y120        FDCE                                         f  counter_for_coarse_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.803    -0.546    clk_bufg
    SLICE_X80Y120        FDCE                                         r  counter_for_coarse_reg[13]/C
                         clock pessimism             -0.054    -0.600    
    SLICE_X80Y120        FDCE (Remov_fdce_C_CLR)     -0.069    -0.669    counter_for_coarse_reg[13]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.168%)  route 0.201ns (66.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.585    -0.613    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.100    -0.513 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.201    -0.311    reset_sync0
    SLICE_X80Y120        FDCE                                         f  counter_for_coarse_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.803    -0.546    clk_bufg
    SLICE_X80Y120        FDCE                                         r  counter_for_coarse_reg[14]/C
                         clock pessimism             -0.054    -0.600    
    SLICE_X80Y120        FDCE (Remov_fdce_C_CLR)     -0.069    -0.669    counter_for_coarse_reg[14]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.100ns (33.168%)  route 0.201ns (66.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.546ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.585    -0.613    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.100    -0.513 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.201    -0.311    reset_sync0
    SLICE_X80Y120        FDCE                                         f  counter_for_coarse_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.803    -0.546    clk_bufg
    SLICE_X80Y120        FDCE                                         r  counter_for_coarse_reg[15]/C
                         clock pessimism             -0.054    -0.600    
    SLICE_X80Y120        FDCE (Remov_fdce_C_CLR)     -0.069    -0.669    counter_for_coarse_reg[15]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.235%)  route 0.242ns (70.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.585    -0.613    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.100    -0.513 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.242    -0.271    reset_sync0
    SLICE_X80Y119        FDCE                                         f  counter_for_coarse_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.804    -0.545    clk_bufg
    SLICE_X80Y119        FDCE                                         r  counter_for_coarse_reg[10]/C
                         clock pessimism             -0.054    -0.599    
    SLICE_X80Y119        FDCE (Remov_fdce_C_CLR)     -0.069    -0.668    counter_for_coarse_reg[10]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 reset_sync0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            counter_for_coarse_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.235%)  route 0.242ns (70.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.585    -0.613    clk_bufg
    SLICE_X81Y121        FDRE                                         r  reset_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y121        FDRE (Prop_fdre_C_Q)         0.100    -0.513 f  reset_sync0_reg/Q
                         net (fo=32, routed)          0.242    -0.271    reset_sync0
    SLICE_X80Y119        FDCE                                         f  counter_for_coarse_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2173, routed)        0.804    -0.545    clk_bufg
    SLICE_X80Y119        FDCE                                         r  counter_for_coarse_reg[11]/C
                         clock pessimism             -0.054    -0.599    
    SLICE_X80Y119        FDCE (Remov_fdce_C_CLR)     -0.069    -0.668    counter_for_coarse_reg[11]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.397    





