
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.18

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.60 source latency input_buffer_valid[2]$_DFF_PN0_/CLK ^
  -0.57 target latency input_buffer[2][1]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.02 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.18    0.96    1.16 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net343 (net)
                  0.18    0.00    1.16 ^ input103/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.26    0.13    0.17    1.33 ^ input103/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net104 (net)
                  0.22    0.07    1.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     5    0.08    0.22    0.25    1.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net1 (net)
                  0.22    0.00    1.65 ^ input_buffer_valid[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.65   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.23    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.11    0.05    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.08    0.39    0.31    0.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.41    0.05    0.41 ^ clkbuf_4_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.12    0.08    0.19    0.60 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_1_0_clk (net)
                  0.08    0.00    0.60 ^ input_buffer_valid[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.60   clock reconvergence pessimism
                          0.25    0.85   library removal time
                                  0.85   data required time
-----------------------------------------------------------------------------
                                  0.85   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: north_in_data[28] (input port clocked by core_clock)
Endpoint: input_buffer[0][28]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v north_in_data[28] (in)
                                         north_in_data[28] (net)
                  0.00    0.00    0.20 v input89/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.12    0.12    0.15    0.35 v input89/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net90 (net)
                  0.12    0.02    0.37 v _1518_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.58 v _1518_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0025_ (net)
                  0.07    0.00    0.58 v input_buffer[0][28]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.58   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.23    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.11    0.05    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.08    0.39    0.31    0.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.41    0.05    0.41 ^ clkbuf_4_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.12    0.08    0.19    0.59 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.60 ^ input_buffer[0][28]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.60   clock reconvergence pessimism
                          0.09    0.68   library hold time
                                  0.68   data required time
-----------------------------------------------------------------------------
                                  0.68   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.11   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[1]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.18    0.96    1.16 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net343 (net)
                  0.18    0.00    1.16 ^ input103/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.26    0.13    0.17    1.33 ^ input103/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net104 (net)
                  0.22    0.07    1.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     5    0.08    0.22    0.25    1.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net1 (net)
                  0.22    0.00    1.65 ^ input_buffer_valid[1]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.65   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.23    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.11    0.05   10.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.08    0.39    0.31   10.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.03   10.39 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.12    0.08    0.19   10.57 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3_0_clk (net)
                  0.08    0.00   10.57 ^ input_buffer_valid[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.57   clock reconvergence pessimism
                          0.11   10.68   library recovery time
                                 10.68   data required time
-----------------------------------------------------------------------------
                                 10.68   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  9.03   slack (MET)


Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.23    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.11    0.05    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.08    0.39    0.31    0.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.03    0.39 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.12    0.08    0.19    0.57 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3_0_clk (net)
                  0.08    0.00    0.57 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     8    0.14    0.27    0.51    1.08 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         dest_id[1][2] (net)
                  0.27    0.00    1.09 ^ _1434_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.22    0.19    1.27 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1224_ (net)
                  0.22    0.00    1.28 v _1435_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     9    0.24    1.12    0.70    1.97 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1225_ (net)
                  1.12    0.00    1.98 ^ _1437_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     8    0.18    0.55    0.34    2.31 v _1437_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _1227_ (net)
                  0.55    0.01    2.32 v _1438_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.28    0.17    0.33    2.65 v _1438_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1228_ (net)
                  0.17    0.01    2.66 v _1439_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    2.74 ^ _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1313_ (net)
                  0.09    0.00    2.74 ^ _2840_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.21    0.27    3.01 ^ _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1314_ (net)
                  0.21    0.00    3.01 ^ _2235_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    10    0.20    0.32    0.22    3.23 v _2235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _0667_ (net)
                  0.32    0.01    3.24 v _2236_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.22    0.20    0.27    3.51 v _2236_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0668_ (net)
                  0.20    0.01    3.52 v _2237_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    3.74 v _2237_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0669_ (net)
                  0.08    0.00    3.74 v _2240_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    3.95 v _2240_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0672_ (net)
                  0.08    0.00    3.95 v _2243_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.16 v _2243_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0675_ (net)
                  0.08    0.00    4.16 v _2246_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.37    0.41    0.47    4.63 v _2246_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net238 (net)
                  0.54    0.13    4.76 v output237/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.86    5.62 v output237/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         north_out_data[0] (net)
                  0.15    0.00    5.62 v north_out_data[0] (out)
                                  5.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.62   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[1]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.18    0.96    1.16 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net343 (net)
                  0.18    0.00    1.16 ^ input103/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.26    0.13    0.17    1.33 ^ input103/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net104 (net)
                  0.22    0.07    1.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     5    0.08    0.22    0.25    1.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net1 (net)
                  0.22    0.00    1.65 ^ input_buffer_valid[1]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.65   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.23    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.11    0.05   10.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.08    0.39    0.31   10.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.03   10.39 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.12    0.08    0.19   10.57 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3_0_clk (net)
                  0.08    0.00   10.57 ^ input_buffer_valid[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.57   clock reconvergence pessimism
                          0.11   10.68   library recovery time
                                 10.68   data required time
-----------------------------------------------------------------------------
                                 10.68   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                  9.03   slack (MET)


Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.23    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.11    0.05    0.05 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    1.08    0.39    0.31    0.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.40    0.03    0.39 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.12    0.08    0.19    0.57 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3_0_clk (net)
                  0.08    0.00    0.57 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     8    0.14    0.27    0.51    1.08 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         dest_id[1][2] (net)
                  0.27    0.00    1.09 ^ _1434_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.22    0.19    1.27 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1224_ (net)
                  0.22    0.00    1.28 v _1435_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     9    0.24    1.12    0.70    1.97 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1225_ (net)
                  1.12    0.00    1.98 ^ _1437_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     8    0.18    0.55    0.34    2.31 v _1437_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _1227_ (net)
                  0.55    0.01    2.32 v _1438_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.28    0.17    0.33    2.65 v _1438_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1228_ (net)
                  0.17    0.01    2.66 v _1439_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    2.74 ^ _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1313_ (net)
                  0.09    0.00    2.74 ^ _2840_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.21    0.27    3.01 ^ _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1314_ (net)
                  0.21    0.00    3.01 ^ _2235_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    10    0.20    0.32    0.22    3.23 v _2235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _0667_ (net)
                  0.32    0.01    3.24 v _2236_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.22    0.20    0.27    3.51 v _2236_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0668_ (net)
                  0.20    0.01    3.52 v _2237_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    3.74 v _2237_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0669_ (net)
                  0.08    0.00    3.74 v _2240_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.22    3.95 v _2240_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0672_ (net)
                  0.08    0.00    3.95 v _2243_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    4.16 v _2243_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0675_ (net)
                  0.08    0.00    4.16 v _2246_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.37    0.41    0.47    4.63 v _2246_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net238 (net)
                  0.54    0.13    4.76 v output237/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.86    5.62 v output237/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         north_out_data[0] (net)
                  0.15    0.00    5.62 v north_out_data[0] (out)
                                  5.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.62   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.0214024782180786

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3648

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.19668395817279816

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.5838000178337097

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3369

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 65

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer_valid[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.36    0.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    0.57 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.57 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.51    1.08 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.19    1.27 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.70    1.97 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
   0.34    2.31 v _1437_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
   0.34    2.65 v _1438_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
   0.09    2.74 ^ _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.27    3.01 ^ _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.18    3.19 ^ _1450_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.18    3.36 ^ _1451_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.05    3.42 v _1460_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.21    3.63 v _1463_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    3.63 v input_buffer_valid[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.63   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.36   10.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21   10.57 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.57 ^ input_buffer_valid[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.57   clock reconvergence pessimism
  -0.11   10.46   library setup time
          10.46   data required time
---------------------------------------------------------
          10.46   data required time
          -3.63   data arrival time
---------------------------------------------------------
           6.83   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: input_buffer[0][8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer[0][8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.36    0.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    0.57 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.58 ^ input_buffer[0][8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.41    0.99 v input_buffer[0][8]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.21    1.20 v _1528_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.20 v input_buffer[0][8]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.20   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.36    0.36 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.21    0.57 ^ clkbuf_4_8_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.01    0.58 ^ input_buffer[0][8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.58   clock reconvergence pessimism
   0.09    0.66   library hold time
           0.66   data required time
---------------------------------------------------------
           0.66   data required time
          -1.20   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.5743

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.5968

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.6190

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.1810

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
74.408258

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.34e-02   1.22e-02   9.80e-08   3.55e-02  24.9%
Combinational          3.69e-02   3.75e-02   5.77e-07   7.43e-02  52.0%
Clock                  2.36e-02   9.43e-03   6.59e-06   3.31e-02  23.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.39e-02   5.91e-02   7.26e-06   1.43e-01 100.0%
                          58.7%      41.3%       0.0%
