#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf91f80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf92110 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xf832d0 .functor NOT 1, L_0xfef390, C4<0>, C4<0>, C4<0>;
L_0xfef170 .functor XOR 2, L_0xfef030, L_0xfef0d0, C4<00>, C4<00>;
L_0xfef280 .functor XOR 2, L_0xfef170, L_0xfef1e0, C4<00>, C4<00>;
v0xfe6c50_0 .net *"_ivl_10", 1 0, L_0xfef1e0;  1 drivers
v0xfe6d50_0 .net *"_ivl_12", 1 0, L_0xfef280;  1 drivers
v0xfe6e30_0 .net *"_ivl_2", 1 0, L_0xfea010;  1 drivers
v0xfe6ef0_0 .net *"_ivl_4", 1 0, L_0xfef030;  1 drivers
v0xfe6fd0_0 .net *"_ivl_6", 1 0, L_0xfef0d0;  1 drivers
v0xfe7100_0 .net *"_ivl_8", 1 0, L_0xfef170;  1 drivers
v0xfe71e0_0 .net "a", 0 0, v0xfe1830_0;  1 drivers
v0xfe7280_0 .net "b", 0 0, v0xfe18d0_0;  1 drivers
v0xfe7320_0 .net "c", 0 0, v0xfe1970_0;  1 drivers
v0xfe73c0_0 .var "clk", 0 0;
v0xfe7460_0 .net "d", 0 0, v0xfe1ab0_0;  1 drivers
v0xfe7500_0 .net "out_pos_dut", 0 0, L_0xfeeed0;  1 drivers
v0xfe75a0_0 .net "out_pos_ref", 0 0, L_0xfe8ad0;  1 drivers
v0xfe7640_0 .net "out_sop_dut", 0 0, L_0xfe9a30;  1 drivers
v0xfe76e0_0 .net "out_sop_ref", 0 0, L_0xfbbfe0;  1 drivers
v0xfe7780_0 .var/2u "stats1", 223 0;
v0xfe7820_0 .var/2u "strobe", 0 0;
v0xfe78c0_0 .net "tb_match", 0 0, L_0xfef390;  1 drivers
v0xfe7990_0 .net "tb_mismatch", 0 0, L_0xf832d0;  1 drivers
v0xfe7a30_0 .net "wavedrom_enable", 0 0, v0xfe1d80_0;  1 drivers
v0xfe7b00_0 .net "wavedrom_title", 511 0, v0xfe1e20_0;  1 drivers
L_0xfea010 .concat [ 1 1 0 0], L_0xfe8ad0, L_0xfbbfe0;
L_0xfef030 .concat [ 1 1 0 0], L_0xfe8ad0, L_0xfbbfe0;
L_0xfef0d0 .concat [ 1 1 0 0], L_0xfeeed0, L_0xfe9a30;
L_0xfef1e0 .concat [ 1 1 0 0], L_0xfe8ad0, L_0xfbbfe0;
L_0xfef390 .cmp/eeq 2, L_0xfea010, L_0xfef280;
S_0xf922a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xf92110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf836b0 .functor AND 1, v0xfe1970_0, v0xfe1ab0_0, C4<1>, C4<1>;
L_0xf83a90 .functor NOT 1, v0xfe1830_0, C4<0>, C4<0>, C4<0>;
L_0xf83e70 .functor NOT 1, v0xfe18d0_0, C4<0>, C4<0>, C4<0>;
L_0xf840f0 .functor AND 1, L_0xf83a90, L_0xf83e70, C4<1>, C4<1>;
L_0xf9cc20 .functor AND 1, L_0xf840f0, v0xfe1970_0, C4<1>, C4<1>;
L_0xfbbfe0 .functor OR 1, L_0xf836b0, L_0xf9cc20, C4<0>, C4<0>;
L_0xfe7f50 .functor NOT 1, v0xfe18d0_0, C4<0>, C4<0>, C4<0>;
L_0xfe7fc0 .functor OR 1, L_0xfe7f50, v0xfe1ab0_0, C4<0>, C4<0>;
L_0xfe80d0 .functor AND 1, v0xfe1970_0, L_0xfe7fc0, C4<1>, C4<1>;
L_0xfe8190 .functor NOT 1, v0xfe1830_0, C4<0>, C4<0>, C4<0>;
L_0xfe8260 .functor OR 1, L_0xfe8190, v0xfe18d0_0, C4<0>, C4<0>;
L_0xfe82d0 .functor AND 1, L_0xfe80d0, L_0xfe8260, C4<1>, C4<1>;
L_0xfe8450 .functor NOT 1, v0xfe18d0_0, C4<0>, C4<0>, C4<0>;
L_0xfe84c0 .functor OR 1, L_0xfe8450, v0xfe1ab0_0, C4<0>, C4<0>;
L_0xfe83e0 .functor AND 1, v0xfe1970_0, L_0xfe84c0, C4<1>, C4<1>;
L_0xfe8650 .functor NOT 1, v0xfe1830_0, C4<0>, C4<0>, C4<0>;
L_0xfe8750 .functor OR 1, L_0xfe8650, v0xfe1ab0_0, C4<0>, C4<0>;
L_0xfe8810 .functor AND 1, L_0xfe83e0, L_0xfe8750, C4<1>, C4<1>;
L_0xfe89c0 .functor XNOR 1, L_0xfe82d0, L_0xfe8810, C4<0>, C4<0>;
v0xf82c00_0 .net *"_ivl_0", 0 0, L_0xf836b0;  1 drivers
v0xf83000_0 .net *"_ivl_12", 0 0, L_0xfe7f50;  1 drivers
v0xf833e0_0 .net *"_ivl_14", 0 0, L_0xfe7fc0;  1 drivers
v0xf837c0_0 .net *"_ivl_16", 0 0, L_0xfe80d0;  1 drivers
v0xf83ba0_0 .net *"_ivl_18", 0 0, L_0xfe8190;  1 drivers
v0xf83f80_0 .net *"_ivl_2", 0 0, L_0xf83a90;  1 drivers
v0xf84200_0 .net *"_ivl_20", 0 0, L_0xfe8260;  1 drivers
v0xfdfda0_0 .net *"_ivl_24", 0 0, L_0xfe8450;  1 drivers
v0xfdfe80_0 .net *"_ivl_26", 0 0, L_0xfe84c0;  1 drivers
v0xfdff60_0 .net *"_ivl_28", 0 0, L_0xfe83e0;  1 drivers
v0xfe0040_0 .net *"_ivl_30", 0 0, L_0xfe8650;  1 drivers
v0xfe0120_0 .net *"_ivl_32", 0 0, L_0xfe8750;  1 drivers
v0xfe0200_0 .net *"_ivl_36", 0 0, L_0xfe89c0;  1 drivers
L_0x7f0639d46018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xfe02c0_0 .net *"_ivl_38", 0 0, L_0x7f0639d46018;  1 drivers
v0xfe03a0_0 .net *"_ivl_4", 0 0, L_0xf83e70;  1 drivers
v0xfe0480_0 .net *"_ivl_6", 0 0, L_0xf840f0;  1 drivers
v0xfe0560_0 .net *"_ivl_8", 0 0, L_0xf9cc20;  1 drivers
v0xfe0640_0 .net "a", 0 0, v0xfe1830_0;  alias, 1 drivers
v0xfe0700_0 .net "b", 0 0, v0xfe18d0_0;  alias, 1 drivers
v0xfe07c0_0 .net "c", 0 0, v0xfe1970_0;  alias, 1 drivers
v0xfe0880_0 .net "d", 0 0, v0xfe1ab0_0;  alias, 1 drivers
v0xfe0940_0 .net "out_pos", 0 0, L_0xfe8ad0;  alias, 1 drivers
v0xfe0a00_0 .net "out_sop", 0 0, L_0xfbbfe0;  alias, 1 drivers
v0xfe0ac0_0 .net "pos0", 0 0, L_0xfe82d0;  1 drivers
v0xfe0b80_0 .net "pos1", 0 0, L_0xfe8810;  1 drivers
L_0xfe8ad0 .functor MUXZ 1, L_0x7f0639d46018, L_0xfe82d0, L_0xfe89c0, C4<>;
S_0xfe0d00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xf92110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xfe1830_0 .var "a", 0 0;
v0xfe18d0_0 .var "b", 0 0;
v0xfe1970_0 .var "c", 0 0;
v0xfe1a10_0 .net "clk", 0 0, v0xfe73c0_0;  1 drivers
v0xfe1ab0_0 .var "d", 0 0;
v0xfe1ba0_0 .var/2u "fail", 0 0;
v0xfe1c40_0 .var/2u "fail1", 0 0;
v0xfe1ce0_0 .net "tb_match", 0 0, L_0xfef390;  alias, 1 drivers
v0xfe1d80_0 .var "wavedrom_enable", 0 0;
v0xfe1e20_0 .var "wavedrom_title", 511 0;
E_0xf908f0/0 .event negedge, v0xfe1a10_0;
E_0xf908f0/1 .event posedge, v0xfe1a10_0;
E_0xf908f0 .event/or E_0xf908f0/0, E_0xf908f0/1;
S_0xfe1030 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xfe0d00;
 .timescale -12 -12;
v0xfe1270_0 .var/2s "i", 31 0;
E_0xf90790 .event posedge, v0xfe1a10_0;
S_0xfe1370 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xfe0d00;
 .timescale -12 -12;
v0xfe1570_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfe1650 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xfe0d00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfe2000 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xf92110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xfe8c80 .functor NOT 1, v0xfe1830_0, C4<0>, C4<0>, C4<0>;
L_0xfe8d10 .functor NOT 1, v0xfe18d0_0, C4<0>, C4<0>, C4<0>;
L_0xfe8eb0 .functor AND 1, L_0xfe8c80, L_0xfe8d10, C4<1>, C4<1>;
L_0xfe8fc0 .functor AND 1, L_0xfe8eb0, v0xfe1970_0, C4<1>, C4<1>;
L_0xfe91c0 .functor NOT 1, v0xfe1ab0_0, C4<0>, C4<0>, C4<0>;
L_0xfe9340 .functor AND 1, L_0xfe8fc0, L_0xfe91c0, C4<1>, C4<1>;
L_0xfe9490 .functor NOT 1, v0xfe1830_0, C4<0>, C4<0>, C4<0>;
L_0xfe9610 .functor AND 1, L_0xfe9490, v0xfe18d0_0, C4<1>, C4<1>;
L_0xfe9720 .functor AND 1, L_0xfe9610, v0xfe1970_0, C4<1>, C4<1>;
L_0xfe97e0 .functor AND 1, L_0xfe9720, v0xfe1ab0_0, C4<1>, C4<1>;
L_0xfe9900 .functor OR 1, L_0xfe9340, L_0xfe97e0, C4<0>, C4<0>;
L_0xfe99c0 .functor AND 1, v0xfe1830_0, v0xfe18d0_0, C4<1>, C4<1>;
L_0xfe9aa0 .functor AND 1, L_0xfe99c0, v0xfe1970_0, C4<1>, C4<1>;
L_0xfe9b60 .functor AND 1, L_0xfe9aa0, v0xfe1ab0_0, C4<1>, C4<1>;
L_0xfe9a30 .functor OR 1, L_0xfe9900, L_0xfe9b60, C4<0>, C4<0>;
L_0xfe9d90 .functor NOT 1, v0xfe1830_0, C4<0>, C4<0>, C4<0>;
L_0xfe9e90 .functor NOT 1, v0xfe18d0_0, C4<0>, C4<0>, C4<0>;
L_0xfe9f00 .functor OR 1, L_0xfe9d90, L_0xfe9e90, C4<0>, C4<0>;
L_0xfea0b0 .functor NOT 1, v0xfe1970_0, C4<0>, C4<0>, C4<0>;
L_0xfea120 .functor OR 1, L_0xfe9f00, L_0xfea0b0, C4<0>, C4<0>;
L_0xfea2e0 .functor NOT 1, v0xfe1ab0_0, C4<0>, C4<0>, C4<0>;
L_0xfea350 .functor OR 1, L_0xfea120, L_0xfea2e0, C4<0>, C4<0>;
L_0xfea520 .functor NOT 1, v0xfe1830_0, C4<0>, C4<0>, C4<0>;
L_0xfea590 .functor OR 1, L_0xfea520, v0xfe18d0_0, C4<0>, C4<0>;
L_0xfea720 .functor NOT 1, v0xfe1970_0, C4<0>, C4<0>, C4<0>;
L_0xfea790 .functor OR 1, L_0xfea590, L_0xfea720, C4<0>, C4<0>;
L_0xfea980 .functor NOT 1, v0xfe1ab0_0, C4<0>, C4<0>, C4<0>;
L_0xfea9f0 .functor OR 1, L_0xfea790, L_0xfea980, C4<0>, C4<0>;
L_0xfeabf0 .functor AND 1, L_0xfea350, L_0xfea9f0, C4<1>, C4<1>;
L_0xfead00 .functor NOT 1, v0xfe1830_0, C4<0>, C4<0>, C4<0>;
L_0xfeae70 .functor OR 1, L_0xfead00, v0xfe18d0_0, C4<0>, C4<0>;
L_0xfeaf30 .functor NOT 1, v0xfe1970_0, C4<0>, C4<0>, C4<0>;
L_0xfeb0b0 .functor OR 1, L_0xfeae70, L_0xfeaf30, C4<0>, C4<0>;
L_0xfeb1c0 .functor OR 1, L_0xfeb0b0, v0xfe1ab0_0, C4<0>, C4<0>;
L_0xfeb3a0 .functor AND 1, L_0xfeabf0, L_0xfeb1c0, C4<1>, C4<1>;
L_0xfeb4b0 .functor NOT 1, v0xfe1830_0, C4<0>, C4<0>, C4<0>;
L_0xfeb650 .functor OR 1, L_0xfeb4b0, v0xfe18d0_0, C4<0>, C4<0>;
L_0xfeb710 .functor OR 1, L_0xfeb650, v0xfe1970_0, C4<0>, C4<0>;
L_0xfeb520 .functor NOT 1, v0xfe1ab0_0, C4<0>, C4<0>, C4<0>;
L_0xfeb590 .functor OR 1, L_0xfeb710, L_0xfeb520, C4<0>, C4<0>;
L_0xfebab0 .functor AND 1, L_0xfeb3a0, L_0xfeb590, C4<1>, C4<1>;
L_0xfebbc0 .functor NOT 1, v0xfe18d0_0, C4<0>, C4<0>, C4<0>;
L_0xfebd90 .functor OR 1, v0xfe1830_0, L_0xfebbc0, C4<0>, C4<0>;
L_0xfebe50 .functor NOT 1, v0xfe1970_0, C4<0>, C4<0>, C4<0>;
L_0xfec030 .functor OR 1, L_0xfebd90, L_0xfebe50, C4<0>, C4<0>;
L_0xfec140 .functor OR 1, L_0xfec030, v0xfe1ab0_0, C4<0>, C4<0>;
L_0xfec380 .functor AND 1, L_0xfebab0, L_0xfec140, C4<1>, C4<1>;
L_0xfec490 .functor OR 1, v0xfe1830_0, v0xfe18d0_0, C4<0>, C4<0>;
L_0xfec690 .functor NOT 1, v0xfe1970_0, C4<0>, C4<0>, C4<0>;
L_0xfec910 .functor OR 1, L_0xfec490, L_0xfec690, C4<0>, C4<0>;
L_0xfecbc0 .functor OR 1, L_0xfec910, v0xfe1ab0_0, C4<0>, C4<0>;
L_0xfece90 .functor AND 1, L_0xfec380, L_0xfecbc0, C4<1>, C4<1>;
L_0xfed150 .functor OR 1, v0xfe1830_0, v0xfe18d0_0, C4<0>, C4<0>;
L_0xfed3d0 .functor OR 1, L_0xfed150, v0xfe1970_0, C4<0>, C4<0>;
L_0xfed650 .functor NOT 1, v0xfe1ab0_0, C4<0>, C4<0>, C4<0>;
L_0xfed6c0 .functor OR 1, L_0xfed3d0, L_0xfed650, C4<0>, C4<0>;
L_0xfed9a0 .functor AND 1, L_0xfece90, L_0xfed6c0, C4<1>, C4<1>;
L_0xfedab0 .functor NOT 1, v0xfe1830_0, C4<0>, C4<0>, C4<0>;
L_0xfedd00 .functor OR 1, L_0xfedab0, v0xfe18d0_0, C4<0>, C4<0>;
L_0xfeddc0 .functor NOT 1, v0xfe1970_0, C4<0>, C4<0>, C4<0>;
L_0xfee020 .functor OR 1, L_0xfedd00, L_0xfeddc0, C4<0>, C4<0>;
L_0xfee130 .functor OR 1, L_0xfee020, v0xfe1ab0_0, C4<0>, C4<0>;
L_0xfee3f0 .functor AND 1, L_0xfed9a0, L_0xfee130, C4<1>, C4<1>;
L_0xfee500 .functor NOT 1, v0xfe1830_0, C4<0>, C4<0>, C4<0>;
L_0xfee780 .functor OR 1, L_0xfee500, v0xfe18d0_0, C4<0>, C4<0>;
L_0xfee840 .functor OR 1, L_0xfee780, v0xfe1970_0, C4<0>, C4<0>;
L_0xfeeb20 .functor NOT 1, v0xfe1ab0_0, C4<0>, C4<0>, C4<0>;
L_0xfeeb90 .functor OR 1, L_0xfee840, L_0xfeeb20, C4<0>, C4<0>;
L_0xfeeed0 .functor AND 1, L_0xfee3f0, L_0xfeeb90, C4<1>, C4<1>;
v0xfe21c0_0 .net *"_ivl_0", 0 0, L_0xfe8c80;  1 drivers
v0xfe22a0_0 .net *"_ivl_10", 0 0, L_0xfe9340;  1 drivers
v0xfe2380_0 .net *"_ivl_100", 0 0, L_0xfecbc0;  1 drivers
v0xfe2470_0 .net *"_ivl_102", 0 0, L_0xfece90;  1 drivers
v0xfe2550_0 .net *"_ivl_104", 0 0, L_0xfed150;  1 drivers
v0xfe2680_0 .net *"_ivl_106", 0 0, L_0xfed3d0;  1 drivers
v0xfe2760_0 .net *"_ivl_108", 0 0, L_0xfed650;  1 drivers
v0xfe2840_0 .net *"_ivl_110", 0 0, L_0xfed6c0;  1 drivers
v0xfe2920_0 .net *"_ivl_112", 0 0, L_0xfed9a0;  1 drivers
v0xfe2a90_0 .net *"_ivl_114", 0 0, L_0xfedab0;  1 drivers
v0xfe2b70_0 .net *"_ivl_116", 0 0, L_0xfedd00;  1 drivers
v0xfe2c50_0 .net *"_ivl_118", 0 0, L_0xfeddc0;  1 drivers
v0xfe2d30_0 .net *"_ivl_12", 0 0, L_0xfe9490;  1 drivers
v0xfe2e10_0 .net *"_ivl_120", 0 0, L_0xfee020;  1 drivers
v0xfe2ef0_0 .net *"_ivl_122", 0 0, L_0xfee130;  1 drivers
v0xfe2fd0_0 .net *"_ivl_124", 0 0, L_0xfee3f0;  1 drivers
v0xfe30b0_0 .net *"_ivl_126", 0 0, L_0xfee500;  1 drivers
v0xfe32a0_0 .net *"_ivl_128", 0 0, L_0xfee780;  1 drivers
v0xfe3380_0 .net *"_ivl_130", 0 0, L_0xfee840;  1 drivers
v0xfe3460_0 .net *"_ivl_132", 0 0, L_0xfeeb20;  1 drivers
v0xfe3540_0 .net *"_ivl_134", 0 0, L_0xfeeb90;  1 drivers
v0xfe3620_0 .net *"_ivl_14", 0 0, L_0xfe9610;  1 drivers
v0xfe3700_0 .net *"_ivl_16", 0 0, L_0xfe9720;  1 drivers
v0xfe37e0_0 .net *"_ivl_18", 0 0, L_0xfe97e0;  1 drivers
v0xfe38c0_0 .net *"_ivl_2", 0 0, L_0xfe8d10;  1 drivers
v0xfe39a0_0 .net *"_ivl_20", 0 0, L_0xfe9900;  1 drivers
v0xfe3a80_0 .net *"_ivl_22", 0 0, L_0xfe99c0;  1 drivers
v0xfe3b60_0 .net *"_ivl_24", 0 0, L_0xfe9aa0;  1 drivers
v0xfe3c40_0 .net *"_ivl_26", 0 0, L_0xfe9b60;  1 drivers
v0xfe3d20_0 .net *"_ivl_30", 0 0, L_0xfe9d90;  1 drivers
v0xfe3e00_0 .net *"_ivl_32", 0 0, L_0xfe9e90;  1 drivers
v0xfe3ee0_0 .net *"_ivl_34", 0 0, L_0xfe9f00;  1 drivers
v0xfe3fc0_0 .net *"_ivl_36", 0 0, L_0xfea0b0;  1 drivers
v0xfe42b0_0 .net *"_ivl_38", 0 0, L_0xfea120;  1 drivers
v0xfe4390_0 .net *"_ivl_4", 0 0, L_0xfe8eb0;  1 drivers
v0xfe4470_0 .net *"_ivl_40", 0 0, L_0xfea2e0;  1 drivers
v0xfe4550_0 .net *"_ivl_42", 0 0, L_0xfea350;  1 drivers
v0xfe4630_0 .net *"_ivl_44", 0 0, L_0xfea520;  1 drivers
v0xfe4710_0 .net *"_ivl_46", 0 0, L_0xfea590;  1 drivers
v0xfe47f0_0 .net *"_ivl_48", 0 0, L_0xfea720;  1 drivers
v0xfe48d0_0 .net *"_ivl_50", 0 0, L_0xfea790;  1 drivers
v0xfe49b0_0 .net *"_ivl_52", 0 0, L_0xfea980;  1 drivers
v0xfe4a90_0 .net *"_ivl_54", 0 0, L_0xfea9f0;  1 drivers
v0xfe4b70_0 .net *"_ivl_56", 0 0, L_0xfeabf0;  1 drivers
v0xfe4c50_0 .net *"_ivl_58", 0 0, L_0xfead00;  1 drivers
v0xfe4d30_0 .net *"_ivl_6", 0 0, L_0xfe8fc0;  1 drivers
v0xfe4e10_0 .net *"_ivl_60", 0 0, L_0xfeae70;  1 drivers
v0xfe4ef0_0 .net *"_ivl_62", 0 0, L_0xfeaf30;  1 drivers
v0xfe4fd0_0 .net *"_ivl_64", 0 0, L_0xfeb0b0;  1 drivers
v0xfe50b0_0 .net *"_ivl_66", 0 0, L_0xfeb1c0;  1 drivers
v0xfe5190_0 .net *"_ivl_68", 0 0, L_0xfeb3a0;  1 drivers
v0xfe5270_0 .net *"_ivl_70", 0 0, L_0xfeb4b0;  1 drivers
v0xfe5350_0 .net *"_ivl_72", 0 0, L_0xfeb650;  1 drivers
v0xfe5430_0 .net *"_ivl_74", 0 0, L_0xfeb710;  1 drivers
v0xfe5510_0 .net *"_ivl_76", 0 0, L_0xfeb520;  1 drivers
v0xfe55f0_0 .net *"_ivl_78", 0 0, L_0xfeb590;  1 drivers
v0xfe56d0_0 .net *"_ivl_8", 0 0, L_0xfe91c0;  1 drivers
v0xfe57b0_0 .net *"_ivl_80", 0 0, L_0xfebab0;  1 drivers
v0xfe5890_0 .net *"_ivl_82", 0 0, L_0xfebbc0;  1 drivers
v0xfe5970_0 .net *"_ivl_84", 0 0, L_0xfebd90;  1 drivers
v0xfe5a50_0 .net *"_ivl_86", 0 0, L_0xfebe50;  1 drivers
v0xfe5b30_0 .net *"_ivl_88", 0 0, L_0xfec030;  1 drivers
v0xfe5c10_0 .net *"_ivl_90", 0 0, L_0xfec140;  1 drivers
v0xfe5cf0_0 .net *"_ivl_92", 0 0, L_0xfec380;  1 drivers
v0xfe5dd0_0 .net *"_ivl_94", 0 0, L_0xfec490;  1 drivers
v0xfe62c0_0 .net *"_ivl_96", 0 0, L_0xfec690;  1 drivers
v0xfe63a0_0 .net *"_ivl_98", 0 0, L_0xfec910;  1 drivers
v0xfe6480_0 .net "a", 0 0, v0xfe1830_0;  alias, 1 drivers
v0xfe6520_0 .net "b", 0 0, v0xfe18d0_0;  alias, 1 drivers
v0xfe6610_0 .net "c", 0 0, v0xfe1970_0;  alias, 1 drivers
v0xfe6700_0 .net "d", 0 0, v0xfe1ab0_0;  alias, 1 drivers
v0xfe67f0_0 .net "out_pos", 0 0, L_0xfeeed0;  alias, 1 drivers
v0xfe68b0_0 .net "out_sop", 0 0, L_0xfe9a30;  alias, 1 drivers
S_0xfe6a30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xf92110;
 .timescale -12 -12;
E_0xf789f0 .event anyedge, v0xfe7820_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfe7820_0;
    %nor/r;
    %assign/vec4 v0xfe7820_0, 0;
    %wait E_0xf789f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfe0d00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfe1ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfe1c40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xfe0d00;
T_4 ;
    %wait E_0xf908f0;
    %load/vec4 v0xfe1ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfe1ba0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xfe0d00;
T_5 ;
    %wait E_0xf90790;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %wait E_0xf90790;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %wait E_0xf90790;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %wait E_0xf90790;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %wait E_0xf90790;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %wait E_0xf90790;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %wait E_0xf90790;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %wait E_0xf90790;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %wait E_0xf90790;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %wait E_0xf90790;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %wait E_0xf90790;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %wait E_0xf90790;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %wait E_0xf90790;
    %load/vec4 v0xfe1ba0_0;
    %store/vec4 v0xfe1c40_0, 0, 1;
    %fork t_1, S_0xfe1030;
    %jmp t_0;
    .scope S_0xfe1030;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfe1270_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xfe1270_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xf90790;
    %load/vec4 v0xfe1270_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfe1270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xfe1270_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xfe0d00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf908f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xfe1ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe1970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfe18d0_0, 0;
    %assign/vec4 v0xfe1830_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xfe1ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xfe1c40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xf92110;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfe73c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfe7820_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xf92110;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xfe73c0_0;
    %inv;
    %store/vec4 v0xfe73c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xf92110;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfe1a10_0, v0xfe7990_0, v0xfe71e0_0, v0xfe7280_0, v0xfe7320_0, v0xfe7460_0, v0xfe76e0_0, v0xfe7640_0, v0xfe75a0_0, v0xfe7500_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xf92110;
T_9 ;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xf92110;
T_10 ;
    %wait E_0xf908f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfe7780_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfe7780_0, 4, 32;
    %load/vec4 v0xfe78c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfe7780_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfe7780_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfe7780_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xfe76e0_0;
    %load/vec4 v0xfe76e0_0;
    %load/vec4 v0xfe7640_0;
    %xor;
    %load/vec4 v0xfe76e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfe7780_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfe7780_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xfe75a0_0;
    %load/vec4 v0xfe75a0_0;
    %load/vec4 v0xfe7500_0;
    %xor;
    %load/vec4 v0xfe75a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfe7780_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xfe7780_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfe7780_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter5/response4/top_module.sv";
