{"Source Block": ["oh/elink/hdl/emaxi.v@346:356@HdlStmAssign", "\n   assign    m_axi_araddr[31:0]   = emrq_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, emrq_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;\n   assign    m_axi_arvalid        = emrq_access & ~readinfo_full;\n   assign    emrq_rd_en           = m_axi_arvalid & m_axi_arready;\n   \n   //--------------------------------\n   // read data (and response) channel\n   //--------------------------------\n\n"], "Clone Blocks": [["oh/elink/hdl/emaxi.v@342:352", "\t                                                                        \n   //----------------------------\n   // read address channel\n   //----------------------------\n\n   assign    m_axi_araddr[31:0]   = emrq_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, emrq_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;\n   assign    m_axi_arvalid        = emrq_access & ~readinfo_full;\n   assign    emrq_rd_en           = m_axi_arvalid & m_axi_arready;\n   \n"], ["oh/elink/hdl/emaxi.v@343:353", "   //----------------------------\n   // read address channel\n   //----------------------------\n\n   assign    m_axi_araddr[31:0]   = emrq_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, emrq_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;\n   assign    m_axi_arvalid        = emrq_access & ~readinfo_full;\n   assign    emrq_rd_en           = m_axi_arvalid & m_axi_arready;\n   \n   //--------------------------------\n"], ["oh/elink/hdl/emaxi.v@345:355", "   //----------------------------\n\n   assign    m_axi_araddr[31:0]   = emrq_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, emrq_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;\n   assign    m_axi_arvalid        = emrq_access & ~readinfo_full;\n   assign    emrq_rd_en           = m_axi_arvalid & m_axi_arready;\n   \n   //--------------------------------\n   // read data (and response) channel\n   //--------------------------------\n"], ["oh/elink/hdl/emaxi.v@344:354", "   // read address channel\n   //----------------------------\n\n   assign    m_axi_araddr[31:0]   = emrq_dstaddr[31:0];\n   assign    m_axi_arsize[2:0]    = {1'b0, emrq_datamode[1:0]};\n   assign    m_axi_arlen[7:0]     = 8'd0;\n   assign    m_axi_arvalid        = emrq_access & ~readinfo_full;\n   assign    emrq_rd_en           = m_axi_arvalid & m_axi_arready;\n   \n   //--------------------------------\n   // read data (and response) channel\n"]], "Diff Content": {"Delete": [[351, "   assign    emrq_rd_en           = m_axi_arvalid & m_axi_arready;\n"]], "Add": [[351, "      .wr_en                            (rxrd_access & ~readinfo_full),\n"], [351, "      .rd_en                            (~txrr_wait & m_axi_rvalid)\n"], [351, "      );\n"], [351, "   assign txrr_datamode[1:0]  = readinfo_out[1:0];\n"], [351, "   assign txrr_ctrlmode[3:0]  = readinfo_out[5:2];\n"], [351, "   assign txrr_dstaddr[31:0]  = readinfo_out[40:9];\n"], [351, "   assign    m_axi_araddr[31:0]   = rxrd_dstaddr[31:0];\n"], [351, "   assign    m_axi_arsize[2:0]    = {1'b0, rxrd_datamode[1:0]};\n"], [351, "   assign    m_axi_arlen[7:0]     = 8'd0;\n"], [351, "   assign    m_axi_arvalid        = rxrd_access & ~readinfo_full;\n"], [351, "   assign    rxrd_wait            = ~(m_axi_arvalid & m_axi_arready);\n"]]}}