\hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags}{}\section{U\+A\+RT Interruption Clear Flags}
\label{group___u_a_r_t___i_t___c_l_e_a_r___flags}\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+E\+CF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+E\+CF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad50b0d2460df1cbddd9576c2f4637312}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+N\+CF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+O\+R\+E\+CF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+D\+L\+E\+CF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gadfbfe4df408d1d09ff2adc1ddad3de09}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+T\+CF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+T\+C\+CF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga030414d9a93ad994156210644634b73c}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+L\+B\+DF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+L\+B\+D\+CF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_gabe0f3bc774ad0b9319732da3be8374cf}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+T\+SF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+C\+T\+S\+CF}}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5815698abf54d69b752bd2c43c2d6ad3}{U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+MF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+C\+M\+CF}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5815698abf54d69b752bd2c43c2d6ad3}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga5815698abf54d69b752bd2c43c2d6ad3}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_CMF@{UART\_CLEAR\_CMF}}
\index{UART\_CLEAR\_CMF@{UART\_CLEAR\_CMF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\subsubsection{\texorpdfstring{UART\_CLEAR\_CMF}{UART\_CLEAR\_CMF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+MF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+C\+M\+CF}}}

Character Match Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_gabe0f3bc774ad0b9319732da3be8374cf}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_gabe0f3bc774ad0b9319732da3be8374cf}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_CTSF@{UART\_CLEAR\_CTSF}}
\index{UART\_CLEAR\_CTSF@{UART\_CLEAR\_CTSF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\subsubsection{\texorpdfstring{UART\_CLEAR\_CTSF}{UART\_CLEAR\_CTSF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+C\+T\+SF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+C\+T\+S\+CF}}}

C\+TS Interrupt Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga2040edf7a1daa2e9f352364e285ef5c3}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_FEF@{UART\_CLEAR\_FEF}}
\index{UART\_CLEAR\_FEF@{UART\_CLEAR\_FEF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\subsubsection{\texorpdfstring{UART\_CLEAR\_FEF}{UART\_CLEAR\_FEF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+EF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+E\+CF}}}

Framing Error Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga75ee9be0ac2236931ef3d9514e7dedf4}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_IDLEF@{UART\_CLEAR\_IDLEF}}
\index{UART\_CLEAR\_IDLEF@{UART\_CLEAR\_IDLEF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\subsubsection{\texorpdfstring{UART\_CLEAR\_IDLEF}{UART\_CLEAR\_IDLEF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+I\+D\+L\+EF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+D\+L\+E\+CF}}}

I\+D\+LE line detected Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga030414d9a93ad994156210644634b73c}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga030414d9a93ad994156210644634b73c}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_LBDF@{UART\_CLEAR\_LBDF}}
\index{UART\_CLEAR\_LBDF@{UART\_CLEAR\_LBDF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\subsubsection{\texorpdfstring{UART\_CLEAR\_LBDF}{UART\_CLEAR\_LBDF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+L\+B\+DF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+L\+B\+D\+CF}}}

L\+IN Break Detection Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_gad5b9aafb495296d917a5d85e63383396}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_NEF@{UART\_CLEAR\_NEF}}
\index{UART\_CLEAR\_NEF@{UART\_CLEAR\_NEF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\subsubsection{\texorpdfstring{UART\_CLEAR\_NEF}{UART\_CLEAR\_NEF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+N\+EF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad50b0d2460df1cbddd9576c2f4637312}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+N\+CF}}}

Noise Error detected Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga3bc97b70293f9a7bf8cc21a74094afad}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_OREF@{UART\_CLEAR\_OREF}}
\index{UART\_CLEAR\_OREF@{UART\_CLEAR\_OREF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\subsubsection{\texorpdfstring{UART\_CLEAR\_OREF}{UART\_CLEAR\_OREF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+O\+R\+EF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+O\+R\+E\+CF}}}

Overrun Error Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_ga9c2aef8048dd09ea5e72d69c63026f02}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_PEF@{UART\_CLEAR\_PEF}}
\index{UART\_CLEAR\_PEF@{UART\_CLEAR\_PEF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\subsubsection{\texorpdfstring{UART\_CLEAR\_PEF}{UART\_CLEAR\_PEF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+P\+EF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+E\+CF}}}

Parity Error Clear Flag \mbox{\Hypertarget{group___u_a_r_t___i_t___c_l_e_a_r___flags_gadfbfe4df408d1d09ff2adc1ddad3de09}\label{group___u_a_r_t___i_t___c_l_e_a_r___flags_gadfbfe4df408d1d09ff2adc1ddad3de09}} 
\index{UART Interruption Clear Flags@{UART Interruption Clear Flags}!UART\_CLEAR\_TCF@{UART\_CLEAR\_TCF}}
\index{UART\_CLEAR\_TCF@{UART\_CLEAR\_TCF}!UART Interruption Clear Flags@{UART Interruption Clear Flags}}
\subsubsection{\texorpdfstring{UART\_CLEAR\_TCF}{UART\_CLEAR\_TCF}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+C\+L\+E\+A\+R\+\_\+\+T\+CF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{U\+S\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+T\+C\+CF}}}

Transmission Complete Clear Flag 