

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Mon Dec  2 12:52:46 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4904|     4904|  49.040 us|  49.040 us|  4905|  4905|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_atax_Pipeline_lprd_2_fu_767   |atax_Pipeline_lprd_2   |       34|       34|   0.340 us|   0.340 us|    34|    34|       no|
        |grp_atax_Pipeline_lp1_fu_778      |atax_Pipeline_lp1      |      390|      390|   3.900 us|   3.900 us|   390|   390|       no|
        |grp_atax_Pipeline_lp3_lp4_fu_854  |atax_Pipeline_lp3_lp4  |     2058|     2058|  20.580 us|  20.580 us|  2058|  2058|       no|
        |grp_atax_Pipeline_lpwr_1_fu_864   |atax_Pipeline_lpwr_1   |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     2368|     2368|        37|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   160|   22733|   17642|    -|
|Memory           |      132|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    1332|    -|
|Register         |        -|     -|    2103|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      132|   160|   24836|   19003|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        7|     6|       4|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |grp_atax_Pipeline_lp1_fu_778         |atax_Pipeline_lp1               |        0|  150|  21416|  16496|    0|
    |grp_atax_Pipeline_lp3_lp4_fu_854     |atax_Pipeline_lp3_lp4           |        0|    0|    541|    283|    0|
    |grp_atax_Pipeline_lprd_2_fu_767      |atax_Pipeline_lprd_2            |        0|    0|     21|     52|    0|
    |grp_atax_Pipeline_lpwr_1_fu_864      |atax_Pipeline_lpwr_1            |        0|    0|     45|    113|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U153  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|    2|    227|    214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U154  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|    2|    227|    214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U155   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|    3|    128|    135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U156   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|    3|    128|    135|    0|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+
    |Total                                |                                |        0|  160|  22733|  17642|    0|
    +-------------------------------------+--------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_A_U        |buff_A_RAM_1WNR_AUTO_1R1W  |       60|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_A_1_U      |buff_A_RAM_1WNR_AUTO_1R1W  |       60|  0|   0|    0|  2048|   32|     1|        65536|
    |buff_x_U        |buff_x_RAM_AUTO_1R1W       |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_x_1_U      |buff_x_RAM_AUTO_1R1W       |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_y_out_U    |buff_x_RAM_AUTO_1R1W       |        2|  0|   0|    0|    32|   32|     1|         1024|
    |buff_y_out_1_U  |buff_x_RAM_AUTO_1R1W       |        2|  0|   0|    0|    32|   32|     1|         1024|
    |tmp1_U          |buff_x_RAM_AUTO_1R1W       |        2|  0|   0|    0|    32|   32|     1|         1024|
    |tmp1_1_U        |buff_x_RAM_AUTO_1R1W       |        2|  0|   0|    0|    32|   32|     1|         1024|
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                           |      132|  0|   0|    0|  4288|  256|     8|       137216|
    +----------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_890_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln11_fu_884_p2  |      icmp|   0|  0|  15|           7|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|          14|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  130|         26|    1|         26|
    |buff_A_1_address0      |   20|          4|   11|         44|
    |buff_A_1_ce0           |   20|          4|    1|          4|
    |buff_A_1_ce1           |    9|          2|    1|          2|
    |buff_A_1_ce10          |    9|          2|    1|          2|
    |buff_A_1_ce11          |    9|          2|    1|          2|
    |buff_A_1_ce12          |    9|          2|    1|          2|
    |buff_A_1_ce13          |    9|          2|    1|          2|
    |buff_A_1_ce14          |    9|          2|    1|          2|
    |buff_A_1_ce15          |    9|          2|    1|          2|
    |buff_A_1_ce2           |    9|          2|    1|          2|
    |buff_A_1_ce3           |    9|          2|    1|          2|
    |buff_A_1_ce4           |    9|          2|    1|          2|
    |buff_A_1_ce5           |    9|          2|    1|          2|
    |buff_A_1_ce6           |    9|          2|    1|          2|
    |buff_A_1_ce7           |    9|          2|    1|          2|
    |buff_A_1_ce8           |    9|          2|    1|          2|
    |buff_A_1_ce9           |    9|          2|    1|          2|
    |buff_A_1_we0           |    9|          2|    1|          2|
    |buff_A_address0        |   20|          4|   11|         44|
    |buff_A_ce0             |   20|          4|    1|          4|
    |buff_A_ce1             |    9|          2|    1|          2|
    |buff_A_ce10            |    9|          2|    1|          2|
    |buff_A_ce11            |    9|          2|    1|          2|
    |buff_A_ce12            |    9|          2|    1|          2|
    |buff_A_ce13            |    9|          2|    1|          2|
    |buff_A_ce14            |    9|          2|    1|          2|
    |buff_A_ce15            |    9|          2|    1|          2|
    |buff_A_ce2             |    9|          2|    1|          2|
    |buff_A_ce3             |    9|          2|    1|          2|
    |buff_A_ce4             |    9|          2|    1|          2|
    |buff_A_ce5             |    9|          2|    1|          2|
    |buff_A_ce6             |    9|          2|    1|          2|
    |buff_A_ce7             |    9|          2|    1|          2|
    |buff_A_ce8             |    9|          2|    1|          2|
    |buff_A_ce9             |    9|          2|    1|          2|
    |buff_A_we0             |    9|          2|    1|          2|
    |buff_x_1_address0      |   89|         18|    5|         90|
    |buff_x_1_address1      |   81|         17|    5|         85|
    |buff_x_address0        |   89|         18|    5|         90|
    |buff_x_address1        |   81|         17|    5|         85|
    |buff_y_out_1_address0  |   20|          4|    5|         20|
    |buff_y_out_1_ce0       |   20|          4|    1|          4|
    |buff_y_out_1_ce1       |    9|          2|    1|          2|
    |buff_y_out_1_d0        |   14|          3|   32|         96|
    |buff_y_out_1_we0       |   14|          3|    1|          3|
    |buff_y_out_address0    |   20|          4|    5|         20|
    |buff_y_out_ce0         |   20|          4|    1|          4|
    |buff_y_out_ce1         |    9|          2|    1|          2|
    |buff_y_out_d0          |   14|          3|   32|         96|
    |buff_y_out_we0         |   14|          3|    1|          3|
    |grp_fu_1608_ce         |   14|          3|    1|          3|
    |grp_fu_1608_p0         |   14|          3|   32|         96|
    |grp_fu_1608_p1         |   14|          3|   32|         96|
    |grp_fu_1612_ce         |   14|          3|    1|          3|
    |grp_fu_1612_p0         |   14|          3|   32|         96|
    |grp_fu_1612_p1         |   14|          3|   32|         96|
    |grp_fu_1616_ce         |   14|          3|    1|          3|
    |grp_fu_1616_p0         |   14|          3|   32|         96|
    |grp_fu_1616_p1         |   14|          3|   32|         96|
    |grp_fu_1620_ce         |   14|          3|    1|          3|
    |grp_fu_1620_p0         |   14|          3|   32|         96|
    |grp_fu_1620_p1         |   14|          3|   32|         96|
    |i_fu_122               |    9|          2|    7|         14|
    |tmp1_1_address0        |   20|          4|    5|         20|
    |tmp1_1_ce0             |   20|          4|    1|          4|
    |tmp1_1_ce1             |    9|          2|    1|          2|
    |tmp1_1_d0              |   14|          3|   32|         96|
    |tmp1_1_we0             |   14|          3|    1|          3|
    |tmp1_address0          |   20|          4|    5|         20|
    |tmp1_ce0               |   20|          4|    1|          4|
    |tmp1_ce1               |    9|          2|    1|          2|
    |tmp1_d0                |   14|          3|   32|         96|
    |tmp1_we0               |   14|          3|    1|          3|
    |y_out_write            |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  | 1332|        280|  505|       1832|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln11_reg_949                               |   7|   0|    7|          0|
    |ap_CS_fsm                                      |  25|   0|   25|          0|
    |buff_x_1_load_10_reg_1193                      |  32|   0|   32|          0|
    |buff_x_1_load_11_reg_1203                      |  32|   0|   32|          0|
    |buff_x_1_load_12_reg_1233                      |  32|   0|   32|          0|
    |buff_x_1_load_13_reg_1243                      |  32|   0|   32|          0|
    |buff_x_1_load_14_reg_1273                      |  32|   0|   32|          0|
    |buff_x_1_load_15_reg_1283                      |  32|   0|   32|          0|
    |buff_x_1_load_16_reg_1313                      |  32|   0|   32|          0|
    |buff_x_1_load_17_reg_1323                      |  32|   0|   32|          0|
    |buff_x_1_load_18_reg_1353                      |  32|   0|   32|          0|
    |buff_x_1_load_19_reg_1363                      |  32|   0|   32|          0|
    |buff_x_1_load_1_reg_1003                       |  32|   0|   32|          0|
    |buff_x_1_load_20_reg_1393                      |  32|   0|   32|          0|
    |buff_x_1_load_21_reg_1403                      |  32|   0|   32|          0|
    |buff_x_1_load_22_reg_1433                      |  32|   0|   32|          0|
    |buff_x_1_load_23_reg_1443                      |  32|   0|   32|          0|
    |buff_x_1_load_24_reg_1473                      |  32|   0|   32|          0|
    |buff_x_1_load_25_reg_1483                      |  32|   0|   32|          0|
    |buff_x_1_load_26_reg_1513                      |  32|   0|   32|          0|
    |buff_x_1_load_27_reg_1523                      |  32|   0|   32|          0|
    |buff_x_1_load_28_reg_1553                      |  32|   0|   32|          0|
    |buff_x_1_load_29_reg_1563                      |  32|   0|   32|          0|
    |buff_x_1_load_2_reg_1033                       |  32|   0|   32|          0|
    |buff_x_1_load_30_reg_1593                      |  32|   0|   32|          0|
    |buff_x_1_load_31_reg_1603                      |  32|   0|   32|          0|
    |buff_x_1_load_3_reg_1043                       |  32|   0|   32|          0|
    |buff_x_1_load_4_reg_1073                       |  32|   0|   32|          0|
    |buff_x_1_load_5_reg_1083                       |  32|   0|   32|          0|
    |buff_x_1_load_6_reg_1113                       |  32|   0|   32|          0|
    |buff_x_1_load_7_reg_1123                       |  32|   0|   32|          0|
    |buff_x_1_load_8_reg_1153                       |  32|   0|   32|          0|
    |buff_x_1_load_9_reg_1163                       |  32|   0|   32|          0|
    |buff_x_1_load_reg_993                          |  32|   0|   32|          0|
    |buff_x_load_10_reg_1188                        |  32|   0|   32|          0|
    |buff_x_load_11_reg_1198                        |  32|   0|   32|          0|
    |buff_x_load_12_reg_1228                        |  32|   0|   32|          0|
    |buff_x_load_13_reg_1238                        |  32|   0|   32|          0|
    |buff_x_load_14_reg_1268                        |  32|   0|   32|          0|
    |buff_x_load_15_reg_1278                        |  32|   0|   32|          0|
    |buff_x_load_16_reg_1308                        |  32|   0|   32|          0|
    |buff_x_load_17_reg_1318                        |  32|   0|   32|          0|
    |buff_x_load_18_reg_1348                        |  32|   0|   32|          0|
    |buff_x_load_19_reg_1358                        |  32|   0|   32|          0|
    |buff_x_load_1_reg_998                          |  32|   0|   32|          0|
    |buff_x_load_20_reg_1388                        |  32|   0|   32|          0|
    |buff_x_load_21_reg_1398                        |  32|   0|   32|          0|
    |buff_x_load_22_reg_1428                        |  32|   0|   32|          0|
    |buff_x_load_23_reg_1438                        |  32|   0|   32|          0|
    |buff_x_load_24_reg_1468                        |  32|   0|   32|          0|
    |buff_x_load_25_reg_1478                        |  32|   0|   32|          0|
    |buff_x_load_26_reg_1508                        |  32|   0|   32|          0|
    |buff_x_load_27_reg_1518                        |  32|   0|   32|          0|
    |buff_x_load_28_reg_1548                        |  32|   0|   32|          0|
    |buff_x_load_29_reg_1558                        |  32|   0|   32|          0|
    |buff_x_load_2_reg_1028                         |  32|   0|   32|          0|
    |buff_x_load_30_reg_1588                        |  32|   0|   32|          0|
    |buff_x_load_31_reg_1598                        |  32|   0|   32|          0|
    |buff_x_load_3_reg_1038                         |  32|   0|   32|          0|
    |buff_x_load_4_reg_1068                         |  32|   0|   32|          0|
    |buff_x_load_5_reg_1078                         |  32|   0|   32|          0|
    |buff_x_load_6_reg_1108                         |  32|   0|   32|          0|
    |buff_x_load_7_reg_1118                         |  32|   0|   32|          0|
    |buff_x_load_8_reg_1148                         |  32|   0|   32|          0|
    |buff_x_load_9_reg_1158                         |  32|   0|   32|          0|
    |buff_x_load_reg_988                            |  32|   0|   32|          0|
    |grp_atax_Pipeline_lp1_fu_778_ap_start_reg      |   1|   0|    1|          0|
    |grp_atax_Pipeline_lp3_lp4_fu_854_ap_start_reg  |   1|   0|    1|          0|
    |grp_atax_Pipeline_lprd_2_fu_767_ap_start_reg   |   1|   0|    1|          0|
    |grp_atax_Pipeline_lpwr_1_fu_864_ap_start_reg   |   1|   0|    1|          0|
    |i_fu_122                                       |   7|   0|    7|          0|
    |lshr_ln5_reg_958                               |   5|   0|    5|          0|
    |trunc_ln11_1_reg_954                           |   1|   0|    1|          0|
    |trunc_ln11_reg_941                             |   6|   0|    6|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |2103|   0| 2103|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|          atax|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|          atax|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|          atax|  return value|
|A_0_address0  |  out|   11|   ap_memory|           A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0        |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0  |  out|   11|   ap_memory|           A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0        |   in|   32|   ap_memory|           A_1|         array|
|x_address0    |  out|    6|   ap_memory|             x|         array|
|x_ce0         |  out|    1|   ap_memory|             x|         array|
|x_q0          |   in|   32|   ap_memory|             x|         array|
|y_out_din     |  out|   32|     ap_fifo|         y_out|       pointer|
|y_out_full_n  |   in|    1|     ap_fifo|         y_out|       pointer|
|y_out_write   |  out|    1|     ap_fifo|         y_out|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

