// Seed: 1471775894
module module_0;
  wire id_1, id_3 = -1;
  assign module_3.type_34 = 0;
  assign module_2.id_3 = 0;
  wire id_4, id_5, id_6 = 1, id_7;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri id_3,
    input supply0 id_4
);
  wire id_6;
  wire id_7, id_8;
  module_0 modCall_1 ();
  wire id_9;
  wire id_10, id_11;
endmodule
module module_3 (
    output wire id_0,
    output wand id_1,
    output supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    output tri0 id_5,
    input wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wand id_10,
    output tri0 id_11,
    id_28,
    input tri1 id_12,
    output wire id_13,
    input tri1 id_14,
    output tri0 id_15,
    input supply0 id_16,
    output tri1 void id_17,
    output uwire id_18,
    input uwire id_19,
    output tri id_20,
    input wand id_21,
    output wire id_22,
    input uwire id_23,
    input uwire id_24,
    input wand id_25,
    input supply1 id_26
);
  wire id_29, id_30;
  assign id_18 = -1;
  module_0 modCall_1 ();
endmodule
