\hypertarget{structI2C__RegDef__t}{}\doxysection{I2\+C\+\_\+\+Reg\+Def\+\_\+t Struct Reference}
\label{structI2C__RegDef__t}\index{I2C\_RegDef\_t@{I2C\_RegDef\_t}}


I2C peripheral register definition structure.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structI2C__RegDef__t_ae7618c6642db24f19600d43309b5e536}{CR1}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structI2C__RegDef__t_ae880961f5010cec3117c7738237280ea}{CR2}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structI2C__RegDef__t_a1908e0e4cb41a523ea1881f001ee87af}{OAR1}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structI2C__RegDef__t_ad0bc70013b4b00cbd9695860da9a657b}{OAR2}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structI2C__RegDef__t_a947accfff99a0e0f37298b7c2038cbdb}{DR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structI2C__RegDef__t_a73c7fd93b22d1c965652d5b1ad4f2934}{SR1}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structI2C__RegDef__t_a90dad1ece0dd37954cee061071cda71e}{SR2}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structI2C__RegDef__t_a69f16430cc84fcc879d8f8ccbeb0ba20}{CCR}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structI2C__RegDef__t_a76cdc2f5ffae81d812a6b6582f0142b9}{TRISE}}
\item 
\mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t \mbox{\hyperlink{structI2C__RegDef__t_a150ffaeebb4187a3e14ae3613ff19c4b}{FLTR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
I2C peripheral register definition structure. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structI2C__RegDef__t_a69f16430cc84fcc879d8f8ccbeb0ba20}\label{structI2C__RegDef__t_a69f16430cc84fcc879d8f8ccbeb0ba20}} 
\index{I2C\_RegDef\_t@{I2C\_RegDef\_t}!CCR@{CCR}}
\index{CCR@{CCR}!I2C\_RegDef\_t@{I2C\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+Def\+\_\+t\+::\+CCR}

I2C clock control register \mbox{\Hypertarget{structI2C__RegDef__t_ae7618c6642db24f19600d43309b5e536}\label{structI2C__RegDef__t_ae7618c6642db24f19600d43309b5e536}} 
\index{I2C\_RegDef\_t@{I2C\_RegDef\_t}!CR1@{CR1}}
\index{CR1@{CR1}!I2C\_RegDef\_t@{I2C\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+Def\+\_\+t\+::\+CR1}

I2C control register 1 \mbox{\Hypertarget{structI2C__RegDef__t_ae880961f5010cec3117c7738237280ea}\label{structI2C__RegDef__t_ae880961f5010cec3117c7738237280ea}} 
\index{I2C\_RegDef\_t@{I2C\_RegDef\_t}!CR2@{CR2}}
\index{CR2@{CR2}!I2C\_RegDef\_t@{I2C\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+Def\+\_\+t\+::\+CR2}

I2C control register 2 \mbox{\Hypertarget{structI2C__RegDef__t_a947accfff99a0e0f37298b7c2038cbdb}\label{structI2C__RegDef__t_a947accfff99a0e0f37298b7c2038cbdb}} 
\index{I2C\_RegDef\_t@{I2C\_RegDef\_t}!DR@{DR}}
\index{DR@{DR}!I2C\_RegDef\_t@{I2C\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+Def\+\_\+t\+::\+DR}

I2C data register \mbox{\Hypertarget{structI2C__RegDef__t_a150ffaeebb4187a3e14ae3613ff19c4b}\label{structI2C__RegDef__t_a150ffaeebb4187a3e14ae3613ff19c4b}} 
\index{I2C\_RegDef\_t@{I2C\_RegDef\_t}!FLTR@{FLTR}}
\index{FLTR@{FLTR}!I2C\_RegDef\_t@{I2C\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{FLTR}{FLTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+Def\+\_\+t\+::\+FLTR}

I2C digital filter register \mbox{\Hypertarget{structI2C__RegDef__t_a1908e0e4cb41a523ea1881f001ee87af}\label{structI2C__RegDef__t_a1908e0e4cb41a523ea1881f001ee87af}} 
\index{I2C\_RegDef\_t@{I2C\_RegDef\_t}!OAR1@{OAR1}}
\index{OAR1@{OAR1}!I2C\_RegDef\_t@{I2C\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{OAR1}{OAR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+Def\+\_\+t\+::\+OAR1}

I2C own address register 1 \mbox{\Hypertarget{structI2C__RegDef__t_ad0bc70013b4b00cbd9695860da9a657b}\label{structI2C__RegDef__t_ad0bc70013b4b00cbd9695860da9a657b}} 
\index{I2C\_RegDef\_t@{I2C\_RegDef\_t}!OAR2@{OAR2}}
\index{OAR2@{OAR2}!I2C\_RegDef\_t@{I2C\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{OAR2}{OAR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+Def\+\_\+t\+::\+OAR2}

I2C own address register 2 \mbox{\Hypertarget{structI2C__RegDef__t_a73c7fd93b22d1c965652d5b1ad4f2934}\label{structI2C__RegDef__t_a73c7fd93b22d1c965652d5b1ad4f2934}} 
\index{I2C\_RegDef\_t@{I2C\_RegDef\_t}!SR1@{SR1}}
\index{SR1@{SR1}!I2C\_RegDef\_t@{I2C\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{SR1}{SR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+Def\+\_\+t\+::\+SR1}

I2C status register 1 \mbox{\Hypertarget{structI2C__RegDef__t_a90dad1ece0dd37954cee061071cda71e}\label{structI2C__RegDef__t_a90dad1ece0dd37954cee061071cda71e}} 
\index{I2C\_RegDef\_t@{I2C\_RegDef\_t}!SR2@{SR2}}
\index{SR2@{SR2}!I2C\_RegDef\_t@{I2C\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+Def\+\_\+t\+::\+SR2}

I2C status register 2 \mbox{\Hypertarget{structI2C__RegDef__t_a76cdc2f5ffae81d812a6b6582f0142b9}\label{structI2C__RegDef__t_a76cdc2f5ffae81d812a6b6582f0142b9}} 
\index{I2C\_RegDef\_t@{I2C\_RegDef\_t}!TRISE@{TRISE}}
\index{TRISE@{TRISE}!I2C\_RegDef\_t@{I2C\_RegDef\_t}}
\doxysubsubsection{\texorpdfstring{TRISE}{TRISE}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__STM32F407XX__DEFINITIONS_gace629806e17fa3c6196021ce2355c9cc}{\+\_\+\+\_\+vo}} uint32\+\_\+t I2\+C\+\_\+\+Reg\+Def\+\_\+t\+::\+TRISE}

I2C rise time register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
drivers/\+Inc/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
