{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605596743190 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCOMP 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SCOMP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605596743206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605596743240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605596743240 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_main_altpll.v" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/db/pll_main_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1605596743295 ""}  } { { "db/pll_main_altpll.v" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/db/pll_main_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1605596743295 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605596743444 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605596743450 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605596743570 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605596743570 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 3676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605596743577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 3678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605596743577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 3680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605596743577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 3682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605596743577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 3684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605596743577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 3686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605596743577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 3688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605596743577 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 3690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605596743577 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605596743577 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605596743577 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605596743577 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605596743577 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605596743577 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605596743579 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1605596743727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SCOMP.sdc " "Synopsys Design Constraints File file not found: 'SCOMP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1605596744616 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1605596744617 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1605596744621 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1605596744633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1605596744635 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1605596744635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744768 ""}  } { { "db/pll_main_altpll.v" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/db/pll_main_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk  " "Automatically promoted node I2C_INTERFACE:inst13\|i2c_master:inst\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744768 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/i2c_master.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst5\|clock_100kHz  " "Automatically promoted node clk_div:inst5\|clock_100kHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744768 ""}  } { { "clk_div.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/clk_div.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|Music_EN  " "Automatically promoted node IO_DECODER:inst3\|Music_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744768 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/IO_DECODER.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst5\|clock_10Hz  " "Automatically promoted node clk_div:inst5\|clock_10Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744769 ""}  } { { "clk_div.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/clk_div.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst13\|inst13  " "Automatically promoted node I2C_INTERFACE:inst13\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744769 ""}  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/I2C_INTERFACE.bdf" { { 24 304 368 72 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst13\|inst12  " "Automatically promoted node I2C_INTERFACE:inst13\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744769 ""}  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/I2C_INTERFACE.bdf" { { -40 304 368 8 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|LED_EN  " "Automatically promoted node IO_DECODER:inst3\|LED_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744769 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/IO_DECODER.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|SWITCH_EN  " "Automatically promoted node IO_DECODER:inst3\|SWITCH_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[12\]~8 " "Destination node I2C_INTERFACE:inst13\|inst1\[12\]~8" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[5\]~4 " "Destination node I2C_INTERFACE:inst13\|inst1\[5\]~4" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[4\]~10 " "Destination node I2C_INTERFACE:inst13\|inst1\[4\]~10" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[3\]~14 " "Destination node I2C_INTERFACE:inst13\|inst1\[3\]~14" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[2\]~18 " "Destination node I2C_INTERFACE:inst13\|inst1\[2\]~18" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[1\]~22 " "Destination node I2C_INTERFACE:inst13\|inst1\[1\]~22" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[0\]~26 " "Destination node I2C_INTERFACE:inst13\|inst1\[0\]~26" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[9\]~31 " "Destination node I2C_INTERFACE:inst13\|inst1\[9\]~31" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[8\]~35 " "Destination node I2C_INTERFACE:inst13\|inst1\[8\]~35" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_INTERFACE:inst13\|inst1\[7\]~39 " "Destination node I2C_INTERFACE:inst13\|inst1\[7\]~39" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1605596744769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605596744769 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/IO_DECODER.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|DP_EN  " "Automatically promoted node IO_DECODER:inst3\|DP_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744769 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/IO_DECODER.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst5\|clock_10kHz  " "Automatically promoted node clk_div:inst5\|clock_10kHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744770 ""}  } { { "clk_div.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/clk_div.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|HEX0_EN  " "Automatically promoted node IO_DECODER:inst3\|HEX0_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744770 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/IO_DECODER.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|HEX1_EN  " "Automatically promoted node IO_DECODER:inst3\|HEX1_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744770 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/IO_DECODER.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|HEX2_EN  " "Automatically promoted node IO_DECODER:inst3\|HEX2_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744770 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/IO_DECODER.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|HEX3_EN  " "Automatically promoted node IO_DECODER:inst3\|HEX3_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744770 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/IO_DECODER.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|HEX4_EN  " "Automatically promoted node IO_DECODER:inst3\|HEX4_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744770 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/IO_DECODER.vhd" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|HEX5_EN  " "Automatically promoted node IO_DECODER:inst3\|HEX5_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744770 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/IO_DECODER.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IO_DECODER:inst3\|SQ_EN  " "Automatically promoted node IO_DECODER:inst3\|SQ_EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744770 ""}  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/IO_DECODER.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_INTERFACE:inst13\|i2c_ctrl:inst14\|data_out\[7\]~0  " "Automatically promoted node I2C_INTERFACE:inst13\|i2c_ctrl:inst14\|data_out\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605596744770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|IO_WRITE_int " "Destination node SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP.vhd" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|IO_CYCLE " "Destination node SCOMP:inst\|IO_CYCLE" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[5\] " "Destination node SCOMP:inst\|AC\[5\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[4\] " "Destination node SCOMP:inst\|AC\[4\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[3\] " "Destination node SCOMP:inst\|AC\[3\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[2\] " "Destination node SCOMP:inst\|AC\[2\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[1\] " "Destination node SCOMP:inst\|AC\[1\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[0\] " "Destination node SCOMP:inst\|AC\[0\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[9\] " "Destination node SCOMP:inst\|AC\[9\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCOMP:inst\|AC\[8\] " "Destination node SCOMP:inst\|AC\[8\]" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP.vhd" 130 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1605596744770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1605596744770 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1605596744770 ""}  } { { "i2c_ctrl.vhd" "" { Text "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/i2c_ctrl.vhd" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 1628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605596744770 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605596745266 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605596745268 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605596745268 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605596745270 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605596745273 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1605596745276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1605596745276 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605596745277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605596745394 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1605596745395 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605596745395 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605596745597 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1605596745607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605596747149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605596747545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605596747578 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605596752823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605596752823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605596753579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.8% " "2e+03 ns of routing delay (approximately 1.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1605596756425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605596756792 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605596756792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605596761629 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605596761629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605596761633 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.01 " "Total time spent on timing analysis during the Fitter is 3.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605596761841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605596761859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605596762745 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605596762746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605596763891 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605596764675 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1605596765056 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 MAX 10 " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 864 480 656 880 "GSENSOR_SDI" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SCLK 3.3-V LVTTL AB15 " "Pin GSENSOR_SCLK uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { GSENSOR_SCLK } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 880 480 656 896 "GSENSOR_SCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY0 3.3-V LVTTL B8 " "Pin KEY0 uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { KEY0 } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 96 72 240 112 "KEY0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL N14 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { clock_50 } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 72 72 240 88 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Button1 3.3-V LVTTL A7 " "Pin Button1 uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { Button1 } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Button1" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 736 -320 -152 752 "Button1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/broughton/desktop/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/broughton/desktop/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "SCOMP_System.bdf" "" { Schematic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/SCOMP_System.bdf" { { 672 64 232 688 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605596765072 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1605596765072 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/output_files/SCOMP.fit.smsg " "Generated suppressed messages file C:/Users/Broughton/Documents/ECE 2031/Labs/Final Project/ECE2031-Project FINAL/output_files/SCOMP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605596765199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5689 " "Peak virtual memory: 5689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605596765914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 17 02:06:05 2020 " "Processing ended: Tue Nov 17 02:06:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605596765914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605596765914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605596765914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605596765914 ""}
