ClkGen_clk_wiz.v,verilog,xil_defaultlib,../../../../Week12Demo.srcs/sources_1/ip/ClkGen/ClkGen_clk_wiz.v,incdir="../../../../Week12Demo.srcs/sources_1/ip/ClkGen"incdir="../../../../Week12Demo.srcs/sources_1/ip/PxlClkGen"
ClkGen.v,verilog,xil_defaultlib,../../../../Week12Demo.srcs/sources_1/ip/ClkGen/ClkGen.v,incdir="../../../../Week12Demo.srcs/sources_1/ip/ClkGen"incdir="../../../../Week12Demo.srcs/sources_1/ip/PxlClkGen"
glbl.v,Verilog,xil_defaultlib,glbl.v
