#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed Jul 22 12:34:29 2020
# Process ID: 10716
# Current directory: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/project/project.runs/impl_1
# Command line: vivado.exe -log TopLevel.vdi -applog -messageDb vivado.pb -mode batch -source TopLevel.tcl -notrace
# Log file: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/project/project.runs/impl_1/TopLevel.vdi
# Journal file: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/project/project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source TopLevel.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2030 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a100tfgg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/io.xdc]
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/pblock.xdc]
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/pblock.xdc]
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_6M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_66M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:13]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:13]
create_generated_clock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1098.813 ; gain = 524.996
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc]
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1051 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1036 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1100.609 ; gain = 907.496
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in -22 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1100.609 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_6M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_66M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 152238a1e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded BUFGCE cells
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1690f1b58

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1100.609 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 96 cells.
Phase 2 Constant Propagation | Checksum: 12c7546d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.609 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1442 unconnected nets.
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 87 unconnected cells.
Phase 3 Sweep | Checksum: 132a633ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1100.609 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1100.609 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 132a633ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1100.609 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_6M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_66M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 11 BRAM(s) out of a total of 39 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 14 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 67 Total Ports: 78
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1398862e4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1521.133 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1398862e4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1521.133 ; gain = 420.523
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1521.133 ; gain = 420.523
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1521.133 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/project/project.runs/impl_1/TopLevel_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in -22 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net ETH_RX_CLK_IBUF is directly driven by an IO rather than a Clock Buffer. Driver(s): ETH_RX_CLK_IBUF_inst/O
WARNING: [DRC 23-20] Rule violation (CKLD-2) Clock Net has direct IO Driver - Clock net ETH_TX_CLK_IBUF is directly driven by an IO rather than a Clock Buffer. Driver(s): ETH_TX_CLK_IBUF_inst/O
WARNING: [DRC 23-20] Rule violation (REQP-1579) Input clock phase alignment - The MMCME2_ADV cell input clock signal ClockManager_0/MMCM_0/CLKIN1 on the ClockManager_0/MMCM_0/MMCM_1/CLKIN1 pin of ClockManager_0/MMCM_0/MMCM_1 with COMPENSATION mode INTERNAL is driven from the ClockManager_0/MMCM_0/MMCM_0/CLKOUT0 pin of another cell of the same type. The two cells are not phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[10] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[7]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[11] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[8]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[12] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[9]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[13] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[10]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[14] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[11]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[3] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[0]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[4] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[1]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[5] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[2]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[6] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[3]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[7] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[4]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[8] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[5]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[9] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[6]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRBWRADDR[10] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[7]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRBWRADDR[11] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[8]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRBWRADDR[12] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[9]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRBWRADDR[13] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[10]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRBWRADDR[14] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[11]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRBWRADDR[3] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[0]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRBWRADDR[4] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[1]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRBWRADDR[5] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[2]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRBWRADDR[6] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[3]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRBWRADDR[7] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[4]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRBWRADDR[8] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[5]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRBWRADDR[9] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[6]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRARDADDR[10] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[7]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRARDADDR[11] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[8]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRARDADDR[12] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[9]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRARDADDR[13] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[10]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRARDADDR[14] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[11]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRARDADDR[3] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[0]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRARDADDR[4] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[1]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRARDADDR[5] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[2]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRARDADDR[6] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[3]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRARDADDR[7] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[4]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRARDADDR[8] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[5]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRARDADDR[9] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[6]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRBWRADDR[10] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[7]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRBWRADDR[11] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[8]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRBWRADDR[12] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[9]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRBWRADDR[13] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[10]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRBWRADDR[14] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[11]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRBWRADDR[3] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[0]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRBWRADDR[4] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[1]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRBWRADDR[5] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[2]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRBWRADDR[6] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[3]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRBWRADDR[7] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[4]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRBWRADDR[8] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[5]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_1/ADDRBWRADDR[9] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[6]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRARDADDR[10] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[7]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRARDADDR[11] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[8]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRARDADDR[12] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[9]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRARDADDR[13] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[10]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRARDADDR[14] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[11]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRARDADDR[3] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[0]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRARDADDR[4] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[1]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRARDADDR[5] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[2]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRARDADDR[6] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[3]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRARDADDR[7] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[4]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRARDADDR[8] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[5]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRARDADDR[9] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[6]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRBWRADDR[10] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[7]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRBWRADDR[11] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[8]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRBWRADDR[12] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[9]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRBWRADDR[13] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[10]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRBWRADDR[14] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[11]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRBWRADDR[3] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[0]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRBWRADDR[4] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[1]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRBWRADDR[5] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[2]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRBWRADDR[6] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[3]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRBWRADDR[7] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[4]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRBWRADDR[8] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[5]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_2/ADDRBWRADDR[9] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[6]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRARDADDR[10] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[7]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRARDADDR[11] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[8]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRARDADDR[12] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[9]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRARDADDR[13] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[10]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRARDADDR[14] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[11]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRARDADDR[3] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[0]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRARDADDR[4] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[1]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRARDADDR[5] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[2]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRARDADDR[6] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[3]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRARDADDR[7] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[4]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRARDADDR[8] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[5]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRARDADDR[9] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[6]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRBWRADDR[10] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[7]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRBWRADDR[11] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[8]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRBWRADDR[12] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[9]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRBWRADDR[13] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[10]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRBWRADDR[14] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[11]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRBWRADDR[3] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[0]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRBWRADDR[4] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[1]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRBWRADDR[5] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[2]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRBWRADDR[6] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[3]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRBWRADDR[7] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[4]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRBWRADDR[8] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[5]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_3/ADDRBWRADDR[9] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/out[6]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Rptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0 has an input control pin SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRBWRADDR[10] (net: SPI_FLASH_Programmer_0/ReadBuf/RADDR[8]) which is driven by a register (SPI_FLASH_Programmer_0/RBCP_Sender_0/DelayedAddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 170 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_6M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_66M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 8175e003

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_6M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_66M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 8175e003

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 8175e003

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 8cc916f1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1795c4916

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1b9b09911

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 24c3a6226

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 24c3a6226

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 24c3a6226

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 24c3a6226

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 24c3a6226

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 2 Global Placement
SimPL: WL = 2460452 (746876, 1713576)
SimPL: WL = 2254890 (643578, 1611312)
SimPL: WL = 2219004 (623306, 1595698)
SimPL: WL = 2218822 (621935, 1596887)
SimPL: WL = 2225308 (623767, 1601541)
Phase 2 Global Placement | Checksum: 2944dd980

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2944dd980

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d95cfe61

Time (s): cpu = 00:01:39 ; elapsed = 00:01:12 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c31b1621

Time (s): cpu = 00:01:40 ; elapsed = 00:01:13 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1c31b1621

Time (s): cpu = 00:01:40 ; elapsed = 00:01:13 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2826feae7

Time (s): cpu = 00:01:44 ; elapsed = 00:01:15 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 23a059f2f

Time (s): cpu = 00:01:44 ; elapsed = 00:01:15 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 203d9c33b

Time (s): cpu = 00:01:54 ; elapsed = 00:01:25 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 203d9c33b

Time (s): cpu = 00:01:54 ; elapsed = 00:01:25 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 203d9c33b

Time (s): cpu = 00:01:55 ; elapsed = 00:01:26 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 203d9c33b

Time (s): cpu = 00:01:55 ; elapsed = 00:01:26 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 203d9c33b

Time (s): cpu = 00:01:56 ; elapsed = 00:01:26 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 203c75506

Time (s): cpu = 00:01:57 ; elapsed = 00:01:27 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 203c75506

Time (s): cpu = 00:01:57 ; elapsed = 00:01:28 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 296bc738b

Time (s): cpu = 00:02:07 ; elapsed = 00:01:34 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 296bc738b

Time (s): cpu = 00:02:08 ; elapsed = 00:01:34 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 296bc738b

Time (s): cpu = 00:02:08 ; elapsed = 00:01:34 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 18a28cd1b

Time (s): cpu = 00:02:08 ; elapsed = 00:01:34 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 18a28cd1b

Time (s): cpu = 00:02:08 ; elapsed = 00:01:35 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 18a28cd1b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:35 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 10c0d0657

Time (s): cpu = 00:02:17 ; elapsed = 00:01:44 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.211. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 10c0d0657

Time (s): cpu = 00:02:18 ; elapsed = 00:01:44 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 10c0d0657

Time (s): cpu = 00:02:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10c0d0657

Time (s): cpu = 00:02:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 10c0d0657

Time (s): cpu = 00:02:18 ; elapsed = 00:01:45 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 10c0d0657

Time (s): cpu = 00:02:19 ; elapsed = 00:01:45 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 10c0d0657

Time (s): cpu = 00:02:19 ; elapsed = 00:01:46 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 10c0d0657

Time (s): cpu = 00:02:19 ; elapsed = 00:01:46 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1de6dea34

Time (s): cpu = 00:02:20 ; elapsed = 00:01:46 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1de6dea34

Time (s): cpu = 00:02:20 ; elapsed = 00:01:46 . Memory (MB): peak = 1521.133 ; gain = 0.000
Ending Placer Task | Checksum: 18c6cdf61

Time (s): cpu = 00:02:20 ; elapsed = 00:01:47 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:24 ; elapsed = 00:01:50 . Memory (MB): peak = 1521.133 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.133 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.133 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1521.133 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1521.133 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1521.133 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in -22 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: af87d04f ConstDB: 0 ShapeSum: dce50f12 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b0a7c433

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b0a7c433

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b0a7c433

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1521.133 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d881a20d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.140  | TNS=0.000  | WHS=-1.655 | THS=-4593.895|

Phase 2 Router Initialization | Checksum: 20233c9a8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:49 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 186226b16

Time (s): cpu = 00:01:21 ; elapsed = 00:00:58 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4644
 Number of Nodes with overlaps = 1193
 Number of Nodes with overlaps = 459
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 26def0ac2

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.048 | TNS=-0.048 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1fdbacc4d

Time (s): cpu = 00:02:12 ; elapsed = 00:01:29 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 2485d264b

Time (s): cpu = 00:02:14 ; elapsed = 00:01:31 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 4.1.2 GlobIterForTiming | Checksum: 14b4d8573

Time (s): cpu = 00:02:15 ; elapsed = 00:01:32 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 4.1 Global Iteration 0 | Checksum: 14b4d8573

Time (s): cpu = 00:02:15 ; elapsed = 00:01:32 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 228
 Number of Nodes with overlaps = 129
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 13a699145

Time (s): cpu = 00:02:25 ; elapsed = 00:01:39 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.089  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1368862b3

Time (s): cpu = 00:02:26 ; elapsed = 00:01:40 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1368862b3

Time (s): cpu = 00:02:26 ; elapsed = 00:01:40 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bf86b1b4

Time (s): cpu = 00:02:28 ; elapsed = 00:01:41 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.126  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bf86b1b4

Time (s): cpu = 00:02:29 ; elapsed = 00:01:42 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bf86b1b4

Time (s): cpu = 00:02:29 ; elapsed = 00:01:42 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1bf86b1b4

Time (s): cpu = 00:02:29 ; elapsed = 00:01:42 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 115480557

Time (s): cpu = 00:02:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.126  | TNS=0.000  | WHS=-0.523 | THS=-15.397|


Phase 6.2 Lut RouteThru Assignment for hold
Phase 6.2 Lut RouteThru Assignment for hold | Checksum: 21f0b8af3

Time (s): cpu = 00:02:36 ; elapsed = 00:01:47 . Memory (MB): peak = 1521.133 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 21f0b8af3

Time (s): cpu = 00:02:36 ; elapsed = 00:01:47 . Memory (MB): peak = 1521.133 ; gain = 0.000
WARNING: [Route 35-446] The router encountered 4 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack.
Resolution: Run report_timing on the design before routing to identify timing paths with higher hold violations and low or negative setup margin.

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.47556 %
  Global Horizontal Routing Utilization  = 10.9782 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1be2632c5

Time (s): cpu = 00:02:36 ; elapsed = 00:01:47 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1be2632c5

Time (s): cpu = 00:02:36 ; elapsed = 00:01:47 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10065bf66

Time (s): cpu = 00:02:39 ; elapsed = 00:01:50 . Memory (MB): peak = 1521.133 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1b4eea95b

Time (s): cpu = 00:02:42 ; elapsed = 00:01:52 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.126  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b4eea95b

Time (s): cpu = 00:02:42 ; elapsed = 00:01:52 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:42 ; elapsed = 00:01:52 . Memory (MB): peak = 1521.133 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:45 ; elapsed = 00:01:54 . Memory (MB): peak = 1521.133 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1521.133 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/project/project.runs/impl_1/TopLevel_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1521.133 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1521.133 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 22 12:39:47 2020...
#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed Jul 22 18:55:37 2020
# Process ID: 14728
# Current directory: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/project/project.runs/impl_1
# Command line: vivado.exe -log TopLevel.vdi -applog -messageDb vivado.pb -mode batch -source TopLevel.tcl -notrace
# Log file: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/project/project.runs/impl_1/TopLevel.vdi
# Journal file: C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/project/project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source TopLevel.tcl -notrace
Command: open_checkpoint TopLevel_routed.dcp
INFO: [Netlist 29-17] Analyzing 1983 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a100tfgg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/project/project.runs/impl_1/.Xil/Vivado-14728-/dcp/TopLevel_early.xdc]
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/project/project.runs/impl_1/.Xil/Vivado-14728-/dcp/TopLevel_early.xdc]
Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/project/project.runs/impl_1/.Xil/Vivado-14728-/dcp/TopLevel.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_6M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'vclk_66M' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:13]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/constraint/timing.xdc:13]
create_generated_clock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1090.859 ; gain = 524.938
Finished Parsing XDC File [C:/Users/owner/Downloads/sfgd_vivadoFPGA/EASIROC_FPGA/EASIROC_firmware_NC150923_viva15.3_work2007.fixed200701/project/project.runs/impl_1/.Xil/Vivado-14728-/dcp/TopLevel.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1154.402 ; gain = 61.543
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1154.402 ; gain = 61.543
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1051 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 1036 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.3 (64-bit) build 1368829
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1154.402 ; gain = 966.625
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2020.06' and will expire in -22 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ETH_COL_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ETH_CRS_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer IN_FPGA[6]_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer PWR_RST_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerManager_0/GlobalSelectableTrigger_reg_i_2_n_0 is a gated clock net sourced by a combinational pin TriggerManager_0/GlobalSelectableTrigger_reg_i_2/O, cell TriggerManager_0/GlobalSelectableTrigger_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0_n_0 is a gated clock net sourced by a combinational pin TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0/O, cell TriggerManager_0/L1_Delayer/trigger_s_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1_n_0 is a gated clock net sourced by a combinational pin TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1/O, cell TriggerManager_0/L2_Delayer/trigger_s_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2_n_0 is a gated clock net sourced by a combinational pin TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2/O, cell TriggerManager_0/Trig_Delayer/trigger_s_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__0/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__0/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__19/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__20/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__21/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__22/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__23/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__23/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__24/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__25/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__26/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__27/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__28/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__28. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__29/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__29. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__30/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__30. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__31/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__31. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__31/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__31. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__32/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__32. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__32/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__32. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__33/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__33. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__34/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__34/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__34. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__35/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__35. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__36/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__36. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__37/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__37. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__38/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__38. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__1/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__2/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__2/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__39/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__39/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__39. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__40/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__40/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__40. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__41/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__41. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__42/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__42. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__43/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__43. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__44/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__45/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__45. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__45/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__45. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__46/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__46. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__47/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__47. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__48/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__48. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__49/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__49. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__50/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__50. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__51/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__51. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__52/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__52/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__52. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__53/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__53. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__54/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__54. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__55/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__56/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__56/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__57/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__57/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__58/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__3/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__4/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__4/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__59/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__60/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__61/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__61/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__62/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__5/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__6/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__7/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__8/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__8/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__9/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__10/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__11/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__12/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__12/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__13/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__14/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__15/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__16/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__17/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/D[0] is a gated clock net sourced by a combinational pin TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__18/O, cell TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (REQP-1577) Clock output buffering - MMCME2_ADV connectivity violation. The signal ClockManager_0/MMCM_0/I on the ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT pin of ClockManager_0/MMCM_0/MMCM_0 does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned and therefore zero hold time at the IO flip-flop(s) may not be met.
WARNING: [DRC 23-20] Rule violation (REQP-1577) Clock output buffering - MMCME2_ADV connectivity violation. The signal ClockManager_0/MMCM_0/MMCM_0_n_10 on the ClockManager_0/MMCM_0/MMCM_0/CLKOUT4 pin of ClockManager_0/MMCM_0/MMCM_0 does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1577) Clock output buffering - MMCME2_ADV connectivity violation. The signal ClockManager_0/MMCM_0/MMCM_0_n_11 on the ClockManager_0/MMCM_0/MMCM_0/CLKOUT5 pin of ClockManager_0/MMCM_0/MMCM_0 does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1577) Clock output buffering - MMCME2_ADV connectivity violation. The signal ClockManager_0/MMCM_0/MMCM_0_n_12 on the ClockManager_0/MMCM_0/MMCM_0/CLKOUT6 pin of ClockManager_0/MMCM_0/MMCM_0 does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1577) Clock output buffering - MMCME2_ADV connectivity violation. The signal ClockManager_0/MMCM_0/MMCM_0_n_4 on the ClockManager_0/MMCM_0/MMCM_0/CLKOUT1 pin of ClockManager_0/MMCM_0/MMCM_0 does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1577) Clock output buffering - MMCME2_ADV connectivity violation. The signal ClockManager_0/MMCM_0/MMCM_0_n_6 on the ClockManager_0/MMCM_0/MMCM_0/CLKOUT2 pin of ClockManager_0/MMCM_0/MMCM_0 does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1577) Clock output buffering - MMCME2_ADV connectivity violation. The signal ClockManager_0/MMCM_0/MMCM_0_n_8 on the ClockManager_0/MMCM_0/MMCM_0/CLKOUT3 pin of ClockManager_0/MMCM_0/MMCM_0 does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1577) Clock output buffering - MMCME2_ADV connectivity violation. The signal ClockManager_0/MMCM_0/MMCM_1_n_4 on the ClockManager_0/MMCM_0/MMCM_1/CLKOUT1 pin of ClockManager_0/MMCM_0/MMCM_1 does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1577) Clock output buffering - MMCME2_ADV connectivity violation. The signal ClockManager_0/MMCM_0/MMCM_1_n_6 on the ClockManager_0/MMCM_0/MMCM_1/CLKOUT2 pin of ClockManager_0/MMCM_0/MMCM_1 does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1579) Input clock phase alignment - The MMCME2_ADV cell input clock signal ClockManager_0/MMCM_0/CLKIN1 on the ClockManager_0/MMCM_0/MMCM_1/CLKIN1 pin of ClockManager_0/MMCM_0/MMCM_1 with COMPENSATION mode INTERNAL is driven from the ClockManager_0/MMCM_0/MMCM_0/CLKOUT0 pin of another cell of the same type. The two cells are not phase aligned.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0 has an input control pin GlobalSender_0/SynchFIFO_0/DualPortRam_0/RamData_reg_0/ADDRARDADDR[10] (net: GlobalSender_0/SynchFIFO_0/DualPortRam_0/Wptr_reg[7]) which is driven by a register (GlobalSender_0/SynchFIFO_0/Wptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 267 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TopLevel.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1583.926 ; gain = 429.523
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file TopLevel.hwdef
INFO: [Common 17-206] Exiting Vivado at Wed Jul 22 18:56:45 2020...
