Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 22 13:00:04 2024
| Host         : 8x8-Bit running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : TestBlockDesign_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
CKLD-1     Warning           Clock Net has non-BUF driver and too many loads                   1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2419)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2448)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2419)
---------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg/Q (HIGH)

 There are 2400 register/latch pins with no clock driven by root clock pin: TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2448)
---------------------------------------------------
 There are 2448 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.235        0.000                      0                 5073        0.454        0.000                      0                 5073        4.500        0.000                       0                  2478  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.235        0.000                      0                 5073        0.454        0.000                      0                 5073        4.500        0.000                       0                  2478  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[132][11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 1.032ns (27.140%)  route 2.771ns (72.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 7.959 - 5.000 ) 
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.250     3.739    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     4.621 r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.135     5.756    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][1]
    SLICE_X48Y54         LUT3 (Prop_lut3_I1_O)        0.150     5.906 r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=200, routed)         1.636     7.542    TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Data[11]
    SLICE_X64Y50         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[132][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.541     7.959    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X64Y50         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[132][11]/C  (IS_INVERTED)
                         clock pessimism              0.123     8.082    
                         clock uncertainty           -0.035     8.046    
    SLICE_X64Y50         FDRE (Setup_fdre_C_D)       -0.269     7.777    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[132][11]
  -------------------------------------------------------------------
                         required time                          7.777    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.729ns (20.424%)  route 2.840ns (79.576%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 8.097 - 5.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.455     3.944    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.400 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, routed)         0.844     5.243    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.124     5.367 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2/O
                         net (fo=1, routed)           1.202     6.569    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.149     6.718 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_6/O
                         net (fo=12, routed)          0.795     7.513    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196]_275
    SLICE_X48Y67         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.679     8.097    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X48Y67         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][7]/C  (IS_INVERTED)
                         clock pessimism              0.123     8.220    
                         clock uncertainty           -0.035     8.184    
    SLICE_X48Y67         FDRE (Setup_fdre_C_CE)      -0.410     7.774    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][7]
  -------------------------------------------------------------------
                         required time                          7.774    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.729ns (20.315%)  route 2.860ns (79.685%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 8.145 - 5.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.455     3.944    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.400 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, routed)         0.844     5.243    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
    SLICE_X47Y49         LUT5 (Prop_lut5_I0_O)        0.124     5.367 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2/O
                         net (fo=1, routed)           1.202     6.569    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196][11]_i_2_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.149     6.718 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_6/O
                         net (fo=12, routed)          0.814     7.532    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[196]_275
    SLICE_X51Y69         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.727     8.145    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X51Y69         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][10]/C  (IS_INVERTED)
                         clock pessimism              0.123     8.268    
                         clock uncertainty           -0.035     8.232    
    SLICE_X51Y69         FDRE (Setup_fdre_C_CE)      -0.410     7.822    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[196][10]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[129][10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.038ns (27.886%)  route 2.684ns (72.114%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 7.959 - 5.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.311     3.799    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.419     4.218 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[7]/Q
                         net (fo=30, routed)          0.819     5.038    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg__0[7]
    SLICE_X45Y49         LUT3 (Prop_lut3_I2_O)        0.293     5.331 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_14/O
                         net (fo=32, routed)          0.767     6.097    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_808
    SLICE_X50Y49         LUT6 (Prop_lut6_I5_O)        0.326     6.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_837/O
                         net (fo=12, routed)          1.098     7.522    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[129]_318
    SLICE_X65Y50         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[129][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.541     7.959    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X65Y50         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[129][10]/C  (IS_INVERTED)
                         clock pessimism              0.123     8.082    
                         clock uncertainty           -0.035     8.046    
    SLICE_X65Y50         FDRE (Setup_fdre_C_CE)      -0.202     7.844    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[129][10]
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.704ns (19.068%)  route 2.988ns (80.932%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.083ns = ( 8.083 - 5.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.455     3.944    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.400 f  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/Q
                         net (fo=22, routed)          1.218     5.618    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg__0[3]
    SLICE_X46Y52         LUT5 (Prop_lut5_I1_O)        0.124     5.742 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[195][11]_i_2/O
                         net (fo=1, routed)           0.703     6.445    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[195][11]_i_2_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.124     6.569 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_5/O
                         net (fo=12, routed)          1.066     7.636    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[195]_288
    SLICE_X48Y72         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.665     8.083    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X48Y72         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][7]/C  (IS_INVERTED)
                         clock pessimism              0.123     8.206    
                         clock uncertainty           -0.035     8.171    
    SLICE_X48Y72         FDRE (Setup_fdre_C_CE)      -0.202     7.969    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[195][7]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[182][11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.032ns (28.338%)  route 2.610ns (71.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 7.939 - 5.000 ) 
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.250     3.739    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     4.621 r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.135     5.756    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11][1]
    SLICE_X48Y54         LUT3 (Prop_lut3_I1_O)        0.150     5.906 r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=200, routed)         1.475     7.381    TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Data[11]
    SLICE_X63Y57         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[182][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.521     7.939    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X63Y57         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[182][11]/C  (IS_INVERTED)
                         clock pessimism              0.123     8.061    
                         clock uncertainty           -0.035     8.026    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)       -0.293     7.733    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[182][11]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -7.381    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[132][10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 1.038ns (27.880%)  route 2.685ns (72.120%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 7.959 - 5.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.311     3.799    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.419     4.218 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[7]/Q
                         net (fo=30, routed)          0.819     5.038    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg__0[7]
    SLICE_X45Y49         LUT3 (Prop_lut3_I2_O)        0.293     5.331 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_14/O
                         net (fo=32, routed)          0.750     6.081    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_808
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.326     6.407 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_841/O
                         net (fo=12, routed)          1.116     7.523    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[132]_267
    SLICE_X64Y50         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[132][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.541     7.959    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X64Y50         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[132][10]/C  (IS_INVERTED)
                         clock pessimism              0.123     8.082    
                         clock uncertainty           -0.035     8.046    
    SLICE_X64Y50         FDRE (Setup_fdre_C_CE)      -0.164     7.882    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[132][10]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[132][11]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 1.038ns (27.880%)  route 2.685ns (72.120%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns = ( 7.959 - 5.000 ) 
    Source Clock Delay      (SCD):    3.799ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.311     3.799    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.419     4.218 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[7]/Q
                         net (fo=30, routed)          0.819     5.038    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg__0[7]
    SLICE_X45Y49         LUT3 (Prop_lut3_I2_O)        0.293     5.331 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_14/O
                         net (fo=32, routed)          0.750     6.081    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_808
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.326     6.407 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_841/O
                         net (fo=12, routed)          1.116     7.523    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[132]_267
    SLICE_X64Y50         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[132][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.541     7.959    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X64Y50         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[132][11]/C  (IS_INVERTED)
                         clock pessimism              0.123     8.082    
                         clock uncertainty           -0.035     8.046    
    SLICE_X64Y50         FDRE (Setup_fdre_C_CE)      -0.164     7.882    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[132][11]
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[81][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.032ns (29.649%)  route 2.449ns (70.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 7.990 - 5.000 ) 
    Source Clock Delay      (SCD):    3.945ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.456     3.945    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882     4.827 r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.012     5.840    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1][0]
    SLICE_X47Y51         LUT3 (Prop_lut3_I0_O)        0.150     5.990 r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=200, routed)         1.436     7.426    TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Data[0]
    SLICE_X61Y52         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[81][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.572     7.990    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X61Y52         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[81][0]/C  (IS_INVERTED)
                         clock pessimism              0.153     8.143    
                         clock uncertainty           -0.035     8.107    
    SLICE_X61Y52         FDRE (Setup_fdre_C_D)       -0.272     7.835    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[81][0]
  -------------------------------------------------------------------
                         required time                          7.835    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[188][5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.932ns (27.577%)  route 2.448ns (72.423%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 7.854 - 5.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.455     3.944    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     4.400 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/Q
                         net (fo=22, routed)          0.788     5.187    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg__0[3]
    SLICE_X46Y51         LUT3 (Prop_lut3_I0_O)        0.148     5.335 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_15/O
                         net (fo=28, routed)          0.651     5.987    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_809
    SLICE_X51Y51         LUT6 (Prop_lut6_I5_O)        0.328     6.315 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_898/O
                         net (fo=12, routed)          1.009     7.323    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[188]_375
    SLICE_X58Y59         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[188][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.436     7.854    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X58Y59         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[188][5]/C  (IS_INVERTED)
                         clock pessimism              0.123     7.977    
                         clock uncertainty           -0.035     7.942    
    SLICE_X58Y59         FDRE (Setup_fdre_C_CE)      -0.202     7.740    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[188][5]
  -------------------------------------------------------------------
                         required time                          7.740    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                  0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.141ns (26.933%)  route 0.383ns (73.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.140     1.396    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y50         FDRE                                         r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.383     1.920    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X47Y50         FDRE                                         r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.276     1.720    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y50         FDRE                                         r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.324     1.396    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.070     1.466    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.355ns (39.519%)  route 0.543ns (60.481%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.383     1.640    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/Q
                         net (fo=2, routed)           0.543     2.324    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.484 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.484    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.538 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.538    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]_i_1_n_7
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.700     2.145    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/C
                         clock pessimism             -0.273     1.872    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.105     1.977    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.366ns (40.251%)  route 0.543ns (59.749%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.383     1.640    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/Q
                         net (fo=2, routed)           0.543     2.324    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.484 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.484    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.549 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.549    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]_i_1_n_5
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.700     2.145    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]/C
                         clock pessimism             -0.273     1.872    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.105     1.977    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.391ns (41.849%)  route 0.543ns (58.151%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.383     1.640    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/Q
                         net (fo=2, routed)           0.543     2.324    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.484 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.484    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.574 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.574    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]_i_1_n_6
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.700     2.145    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]/C
                         clock pessimism             -0.273     1.872    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.105     1.977    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.391ns (41.849%)  route 0.543ns (58.151%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.383     1.640    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/Q
                         net (fo=2, routed)           0.543     2.324    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.484 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.484    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.574 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.574    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]_i_1_n_4
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.700     2.145    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/C
                         clock pessimism             -0.273     1.872    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.105     1.977    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.249ns (30.661%)  route 0.563ns (69.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.547     1.804    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.148     1.952 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/Q
                         net (fo=3, routed)           0.563     2.515    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[3]
    SLICE_X30Y29         LUT4 (Prop_lut4_I3_O)        0.101     2.616 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[3]_i_2/O
                         net (fo=1, routed)           0.000     2.616    TestBlockDesign_i/VGA_Controller_0/U0/p_1_in[3]
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.764     2.209    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/C
                         clock pessimism             -0.405     1.804    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.131     1.935    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.249ns (31.427%)  route 0.543ns (68.573%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.383     1.640    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/Q
                         net (fo=2, routed)           0.543     2.324    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.432 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.432    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1_n_4
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.572     2.017    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C
                         clock pessimism             -0.377     1.640    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.105     1.745    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.246ns (30.404%)  route 0.563ns (69.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.547     1.804    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.148     1.952 f  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/Q
                         net (fo=3, routed)           0.563     2.515    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[3]
    SLICE_X30Y29         LUT5 (Prop_lut5_I3_O)        0.098     2.613 r  TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_i_1/O
                         net (fo=1, routed)           0.000     2.613    TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_i_1_n_0
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.764     2.209    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg/C
                         clock pessimism             -0.405     1.804    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.120     1.924    TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_psbram/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.585ns (70.644%)  route 0.243ns (29.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.045     1.302    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     1.887 r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.243     2.130    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_psbram_n
    SLICE_X55Y54         FDRE                                         r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.142     1.587    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X55Y54         FDRE                                         r  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_psbram/C
                         clock pessimism             -0.219     1.368    
    SLICE_X55Y54         FDRE (Hold_fdre_C_D)         0.070     1.438    TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_psbram
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.207ns (25.079%)  route 0.618ns (74.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.547     1.804    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.968 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/Q
                         net (fo=5, routed)           0.618     2.586    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[1]
    SLICE_X30Y29         LUT3 (Prop_lut3_I1_O)        0.043     2.629 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[2]_i_1/O
                         net (fo=1, routed)           0.000     2.629    TestBlockDesign_i/VGA_Controller_0/U0/p_1_in[2]
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.764     2.209    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X30Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]/C
                         clock pessimism             -0.405     1.804    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.131     1.935    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.694    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { InstrExec_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y10  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y42  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y42  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y36  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y36  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y42  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y42  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y36  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y36  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37  TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.847ns  (logic 4.899ns (17.592%)  route 22.948ns (82.408%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/Q
                         net (fo=609, routed)        14.997    15.515    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]
    SLICE_X63Y50         LUT6 (Prop_lut6_I5_O)        0.124    15.639 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_715/O
                         net (fo=1, routed)           0.495    16.134    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_708
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.124    16.258 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_717/O
                         net (fo=1, routed)           1.307    17.565    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_716
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.124    17.689 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_723/O
                         net (fo=1, routed)           1.344    19.033    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_734
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.124    19.157 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_739/O
                         net (fo=1, routed)           0.665    19.822    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_1
    SLICE_X49Y66         LUT3 (Prop_lut3_I2_O)        0.152    19.974 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_1/O
                         net (fo=1, routed)           4.140    24.114    r_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.733    27.847 r  r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.847    r[2]
    N16                                                               r  r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.793ns  (logic 4.532ns (16.306%)  route 23.261ns (83.694%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[2]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[2]/Q
                         net (fo=164, routed)        16.417    16.935    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[2]
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.059 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_282/O
                         net (fo=1, routed)           0.969    18.028    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_285
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.124    18.152 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_288/O
                         net (fo=1, routed)           1.429    19.581    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_289
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.124    19.705 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_292/O
                         net (fo=1, routed)           0.433    20.138    TestBlockDesign_i/VGA_Controller_0/U0/i_2/O_n_7
    SLICE_X49Y66         LUT3 (Prop_lut3_I0_O)        0.124    20.262 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_7/O
                         net (fo=1, routed)           4.012    24.275    g_OBUF[0]
    P15                  OBUF (Prop_obuf_I_O)         3.518    27.793 r  g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.793    g[0]
    P15                                                               r  g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.357ns  (logic 4.560ns (16.669%)  route 22.797ns (83.331%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[2]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[2]/Q
                         net (fo=164, routed)        17.225    17.743    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[2]
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.867 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_151/O
                         net (fo=1, routed)           0.972    18.839    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_153
    SLICE_X46Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.963 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_157/O
                         net (fo=1, routed)           0.702    19.665    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_156
    SLICE_X46Y37         LUT6 (Prop_lut6_I5_O)        0.124    19.789 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_158/O
                         net (fo=1, routed)           0.627    20.417    TestBlockDesign_i/VGA_Controller_0/U0/i_2/O_n_9
    SLICE_X45Y37         LUT3 (Prop_lut3_I0_O)        0.124    20.541 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_9/O
                         net (fo=1, routed)           3.270    23.811    b_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.546    27.357 r  b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.357    b[2]
    V16                                                               r  b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.042ns  (logic 4.897ns (18.109%)  route 22.145ns (81.891%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/Q
                         net (fo=609, routed)        14.223    14.741    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]
    SLICE_X60Y55         LUT6 (Prop_lut6_I5_O)        0.124    14.865 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_786/O
                         net (fo=1, routed)           0.858    15.724    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_778
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    15.848 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_789/O
                         net (fo=1, routed)           0.873    16.721    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_784
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.845 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_790/O
                         net (fo=1, routed)           1.725    18.570    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_801
    SLICE_X42Y56         LUT6 (Prop_lut6_I4_O)        0.124    18.694 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_806/O
                         net (fo=1, routed)           0.745    19.439    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n
    SLICE_X39Y56         LUT3 (Prop_lut3_I2_O)        0.150    19.589 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           3.720    23.309    r_OBUF[3]
    R16                  OBUF (Prop_obuf_I_O)         3.733    27.042 r  r_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.042    r[3]
    R16                                                               r  r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.900ns  (logic 4.612ns (17.143%)  route 22.288ns (82.856%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/Q
                         net (fo=610, routed)        14.227    14.683    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]
    SLICE_X55Y44         LUT6 (Prop_lut6_I4_O)        0.124    14.807 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_6/O
                         net (fo=1, routed)           0.742    15.549    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_5
    SLICE_X55Y43         LUT6 (Prop_lut6_I3_O)        0.124    15.673 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_9/O
                         net (fo=1, routed)           1.272    16.945    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_17
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.124    17.069 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_20/O
                         net (fo=1, routed)           1.443    18.512    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_22
    SLICE_X38Y62         LUT6 (Prop_lut6_I4_O)        0.124    18.636 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_24/O
                         net (fo=1, routed)           0.452    19.088    TestBlockDesign_i/VGA_Controller_0/U0/i_2/O_n_11
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.124    19.212 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_11/O
                         net (fo=1, routed)           4.152    23.364    b_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.536    26.900 r  b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.900    b[0]
    R10                                                               r  b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.848ns  (logic 4.548ns (16.940%)  route 22.300ns (83.060%))
  Logic Levels:           6  (FDRE=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[2]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[2]/Q
                         net (fo=164, routed)        16.552    17.070    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[2]
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.194 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_230/O
                         net (fo=1, routed)           0.717    17.910    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_228
    SLICE_X49Y31         LUT3 (Prop_lut3_I2_O)        0.124    18.034 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_2/O
                         net (fo=1, routed)           0.682    18.716    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_264
    SLICE_X50Y32         LUT6 (Prop_lut6_I3_O)        0.124    18.840 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_267/O
                         net (fo=1, routed)           0.670    19.510    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_8
    SLICE_X50Y32         LUT3 (Prop_lut3_I2_O)        0.124    19.634 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           3.680    23.314    b_OBUF[3]
    U11                  OBUF (Prop_obuf_I_O)         3.534    26.848 r  b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.848    b[3]
    U11                                                               r  b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.846ns  (logic 4.904ns (18.267%)  route 21.942ns (81.732%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/Q
                         net (fo=609, routed)        14.450    14.968    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.092 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_464/O
                         net (fo=1, routed)           0.904    15.996    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_459
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    16.120 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_466/O
                         net (fo=1, routed)           1.014    17.134    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_464
    SLICE_X52Y68         LUT6 (Prop_lut6_I5_O)        0.124    17.258 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_467/O
                         net (fo=1, routed)           1.063    18.321    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_467
    SLICE_X42Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.445 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_468/O
                         net (fo=1, routed)           1.138    19.583    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_5
    SLICE_X38Y62         LUT3 (Prop_lut3_I2_O)        0.146    19.729 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_5/O
                         net (fo=1, routed)           3.373    23.102    g_OBUF[2]
    R13                  OBUF (Prop_obuf_I_O)         3.744    26.846 r  g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.846    g[2]
    R13                                                               r  g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.777ns  (logic 4.662ns (17.409%)  route 22.116ns (82.591%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/Q
                         net (fo=609, routed)        14.143    14.661    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124    14.785 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_377/O
                         net (fo=1, routed)           1.108    15.893    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_373
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124    16.017 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_379/O
                         net (fo=1, routed)           0.949    16.966    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_381
    SLICE_X61Y65         LUT6 (Prop_lut6_I4_O)        0.124    17.090 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_385/O
                         net (fo=1, routed)           0.941    18.031    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_399
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124    18.155 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_401/O
                         net (fo=1, routed)           0.656    18.811    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_6
    SLICE_X49Y68         LUT3 (Prop_lut3_I2_O)        0.124    18.935 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_6/O
                         net (fo=1, routed)           4.319    23.254    g_OBUF[1]
    R15                  OBUF (Prop_obuf_I_O)         3.524    26.777 r  g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.777    g[1]
    R15                                                               r  g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.180ns  (logic 4.877ns (18.629%)  route 21.303ns (81.371%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/Q
                         net (fo=609, routed)        13.812    14.330    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]
    SLICE_X30Y45         LUT6 (Prop_lut6_I5_O)        0.124    14.454 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_472/O
                         net (fo=1, routed)           1.029    15.483    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_470
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.607 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_476/O
                         net (fo=1, routed)           1.466    17.074    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_486
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.124    17.198 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_492/O
                         net (fo=1, routed)           0.991    18.188    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_491
    SLICE_X49Y68         LUT6 (Prop_lut6_I5_O)        0.124    18.312 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_493/O
                         net (fo=1, routed)           0.469    18.782    TestBlockDesign_i/VGA_Controller_0/U0/i_2/O_n_4
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.118    18.900 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_4/O
                         net (fo=1, routed)           3.536    22.435    g_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         3.745    26.180 r  g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.180    g[3]
    R11                                                               r  g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.337ns  (logic 4.663ns (18.404%)  route 20.674ns (81.596%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/Q
                         net (fo=609, routed)        13.615    14.133    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.257 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_69/O
                         net (fo=1, routed)           0.873    15.129    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_69
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.253 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_71/O
                         net (fo=1, routed)           1.159    16.412    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_83
    SLICE_X40Y49         LUT6 (Prop_lut6_I2_O)        0.124    16.536 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_87/O
                         net (fo=1, routed)           1.041    17.577    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_89
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    17.701 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_91/O
                         net (fo=1, routed)           0.807    18.508    TestBlockDesign_i/VGA_Controller_0/U0/i_2/O_n_10
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.124    18.632 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_10/O
                         net (fo=1, routed)           3.180    21.812    b_OBUF[1]
    M13                  OBUF (Prop_obuf_I_O)         3.525    25.337 r  b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.337    b[1]
    M13                                                               r  b[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.234%)  route 0.145ns (43.766%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[6]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[6]/Q
                         net (fo=5, routed)           0.145     0.286    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[6]
    SLICE_X32Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.331 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_990/O
                         net (fo=2, routed)           0.000     0.331    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_817
    SLICE_X32Y28         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/Q
                         net (fo=63, routed)          0.156     0.297    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_989/O
                         net (fo=1, routed)           0.000     0.342    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[5]
    SLICE_X31Y31         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/C
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/Q
                         net (fo=30, routed)          0.191     0.332    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]
    SLICE_X33Y31         LUT4 (Prop_lut4_I2_O)        0.042     0.374 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s[8]_i_2/O
                         net (fo=1, routed)           0.000     0.374    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[8]
    SLICE_X33Y31         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/C
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/Q
                         net (fo=30, routed)          0.191     0.332    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]
    SLICE_X33Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.377 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s[7]_i_1/O
                         net (fo=1, routed)           0.000     0.377    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[7]
    SLICE_X33Y31         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.183ns (47.055%)  route 0.206ns (52.945%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[3]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[3]/Q
                         net (fo=6, routed)           0.206     0.347    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[3]
    SLICE_X32Y29         LUT4 (Prop_lut4_I3_O)        0.042     0.389 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[3]_i_1/O
                         net (fo=2, routed)           0.000     0.389    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[3]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.184ns (46.920%)  route 0.208ns (53.080%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, routed)          0.208     0.349    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X32Y28         LUT3 (Prop_lut3_I0_O)        0.043     0.392 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[2]_i_1/O
                         net (fo=2, routed)           0.000     0.392    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[2]_i_1_n_0
    SLICE_X32Y28         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/C
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/Q
                         net (fo=609, routed)         0.186     0.350    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]
    SLICE_X30Y28         LUT2 (Prop_lut2_I1_O)        0.043     0.393 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[1]
    SLICE_X30Y28         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.917%)  route 0.219ns (54.083%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, routed)          0.219     0.360    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X32Y28         LUT1 (Prop_lut1_I0_O)        0.045     0.405 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.405    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[0]_i_1_n_0
    SLICE_X32Y28         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.186ns (38.158%)  route 0.301ns (61.842%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/Q
                         net (fo=610, routed)         0.188     0.329    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]
    SLICE_X31Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.374 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT1_17/O
                         net (fo=1, routed)           0.113     0.487    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[0]
    SLICE_X31Y31         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.186ns (36.799%)  route 0.319ns (63.201%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[8]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[8]/Q
                         net (fo=5, routed)           0.189     0.330    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[8]
    SLICE_X32Y29         LUT4 (Prop_lut4_I2_O)        0.045     0.375 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[9]_i_2/O
                         net (fo=2, routed)           0.130     0.505    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[9]_i_2_n_0
    SLICE_X32Y29         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          2400 Endpoints
Min Delay          2400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[191][7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[191][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.196ns  (logic 0.459ns (20.904%)  route 1.737ns (79.096%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        3.086     9.575    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y43         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[191][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.459    10.034 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[191][7]/Q
                         net (fo=1, routed)           1.737    11.770    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[191][7]
    SLICE_X54Y69         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[191][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[191][6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[191][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.139ns  (logic 0.459ns (21.456%)  route 1.680ns (78.544%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        3.086     9.575    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y43         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[191][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.459    10.034 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[191][6]/Q
                         net (fo=1, routed)           1.680    11.714    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[191][6]
    SLICE_X52Y72         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[191][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[25][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[25][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 0.524ns (23.931%)  route 1.666ns (76.069%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        3.034     9.523    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X46Y42         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[25][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.524    10.047 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[25][4]/Q
                         net (fo=1, routed)           1.666    11.712    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[25][4]
    SLICE_X42Y70         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[25][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[18][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[18][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.083ns  (logic 0.459ns (22.039%)  route 1.624ns (77.961%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        3.074     9.563    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X45Y42         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[18][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.459    10.022 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[18][4]/Q
                         net (fo=1, routed)           1.624    11.646    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[18][4]
    SLICE_X48Y71         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[18][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[26][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[26][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.308ns  (logic 0.524ns (22.701%)  route 1.784ns (77.299%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.780     9.268    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X46Y40         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[26][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.524     9.792 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[26][4]/Q
                         net (fo=1, routed)           1.784    11.577    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[26][4]
    SLICE_X42Y70         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[26][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[83][7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[83][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.142ns  (logic 0.459ns (21.428%)  route 1.683ns (78.572%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.893     9.382    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X44Y45         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[83][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.459     9.841 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[83][7]/Q
                         net (fo=1, routed)           1.683    11.524    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[83][7]
    SLICE_X61Y57         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[83][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[19][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[19][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.107ns  (logic 0.524ns (24.871%)  route 1.583ns (75.129%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.914     9.403    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X46Y44         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[19][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.524     9.927 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[19][4]/Q
                         net (fo=1, routed)           1.583    11.510    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[19][4]
    SLICE_X48Y71         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[19][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[169][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[169][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.397ns  (logic 0.459ns (19.150%)  route 1.938ns (80.850%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.622     9.110    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X57Y43         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[169][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.459     9.569 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[169][4]/Q
                         net (fo=1, routed)           1.938    11.507    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[169][4]
    SLICE_X59Y69         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[169][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[194][5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[194][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.142ns  (logic 0.524ns (24.463%)  route 1.618ns (75.537%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.872     9.361    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X56Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[194][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.524     9.885 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[194][5]/Q
                         net (fo=1, routed)           1.618    11.503    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[194][5]
    SLICE_X54Y67         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[194][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[149][5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[149][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.174ns  (logic 0.459ns (21.111%)  route 1.715ns (78.889%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.837     9.326    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X53Y38         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[149][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.459     9.785 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[149][5]/Q
                         net (fo=1, routed)           1.715    11.500    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[149][5]
    SLICE_X62Y64         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[149][5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[182][11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[182][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.146ns (48.204%)  route 0.157ns (51.796%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        0.792     6.048    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X63Y57         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[182][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.146     6.194 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[182][11]/Q
                         net (fo=1, routed)           0.157     6.351    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[182][11]
    SLICE_X64Y57         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[182][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[82][7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[82][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.146ns (44.940%)  route 0.179ns (55.060%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        0.792     6.048    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X62Y57         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[82][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.146     6.194 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[82][7]/Q
                         net (fo=1, routed)           0.179     6.373    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[82][7]
    SLICE_X61Y57         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[82][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[162][5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[162][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.146ns (40.895%)  route 0.211ns (59.105%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        0.775     6.032    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X59Y59         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[162][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.146     6.178 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[162][5]/Q
                         net (fo=1, routed)           0.211     6.389    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[162][5]
    SLICE_X60Y60         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[162][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[151][11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[151][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.146ns (45.854%)  route 0.172ns (54.146%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        0.818     6.075    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X62Y54         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[151][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.146     6.221 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[151][11]/Q
                         net (fo=1, routed)           0.172     6.393    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[151][11]
    SLICE_X62Y55         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[151][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[80][7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[80][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.146ns (58.675%)  route 0.103ns (41.325%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        0.892     6.149    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X58Y57         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[80][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.146     6.295 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[80][7]/Q
                         net (fo=1, routed)           0.103     6.397    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[80][7]
    SLICE_X61Y57         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[80][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[81][11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[81][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.146ns (46.869%)  route 0.166ns (53.131%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        0.830     6.086    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X61Y52         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[81][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.146     6.232 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[81][11]/Q
                         net (fo=1, routed)           0.166     6.398    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[81][11]
    SLICE_X61Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[81][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[158][10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[158][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.146ns (46.881%)  route 0.165ns (53.119%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        0.833     6.090    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X59Y54         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[158][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.146     6.236 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[158][10]/Q
                         net (fo=1, routed)           0.165     6.401    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[158][10]
    SLICE_X58Y55         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[158][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[187][11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[187][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.167ns (51.054%)  route 0.160ns (48.946%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        0.824     6.081    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X64Y55         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[187][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.167     6.248 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[187][11]/Q
                         net (fo=1, routed)           0.160     6.408    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[187][11]
    SLICE_X63Y56         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[187][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[134][10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[134][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.146ns (59.533%)  route 0.099ns (40.467%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        0.913     6.170    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X65Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[134][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.146     6.316 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[134][10]/Q
                         net (fo=1, routed)           0.099     6.415    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[134][10]
    SLICE_X63Y50         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[134][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[164][11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[164][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.146ns (42.028%)  route 0.201ns (57.972%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        0.818     6.075    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X63Y54         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[164][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.146     6.221 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[164][11]/Q
                         net (fo=1, routed)           0.201     6.422    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[164][11]
    SLICE_X60Y55         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[164][11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 0.932ns (16.979%)  route 4.557ns (83.021%))
  Logic Levels:           3  (FDRE=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, routed)        0.583     1.039    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.150     1.189 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, routed)          1.408     2.597    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.923 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, routed)          2.566     5.489    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.156     3.574    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 0.932ns (16.979%)  route 4.557ns (83.021%))
  Logic Levels:           3  (FDRE=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, routed)        0.583     1.039    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.150     1.189 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, routed)          1.408     2.597    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.923 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, routed)          2.566     5.489    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.156     3.574    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[2]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 0.932ns (16.979%)  route 4.557ns (83.021%))
  Logic Levels:           3  (FDRE=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, routed)        0.583     1.039    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.150     1.189 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, routed)          1.408     2.597    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.923 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, routed)          2.566     5.489    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.156     3.574    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 0.932ns (16.979%)  route 4.557ns (83.021%))
  Logic Levels:           3  (FDRE=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, routed)        0.583     1.039    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.150     1.189 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, routed)          1.408     2.597    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.923 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, routed)          2.566     5.489    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.156     3.574    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[4]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 0.932ns (16.979%)  route 4.557ns (83.021%))
  Logic Levels:           3  (FDRE=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, routed)        0.583     1.039    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.150     1.189 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, routed)          1.408     2.597    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.923 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, routed)          2.566     5.489    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.156     3.574    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y49         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[4]_rep/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.884ns  (logic 0.932ns (19.081%)  route 3.952ns (80.919%))
  Logic Levels:           3  (FDRE=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, routed)        0.583     1.039    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.150     1.189 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, routed)          1.408     2.597    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.923 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, routed)          1.961     4.884    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X47Y47         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[4]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.298     3.716    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y47         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[4]_rep/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.884ns  (logic 0.932ns (19.081%)  route 3.952ns (80.919%))
  Logic Levels:           3  (FDRE=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, routed)        0.583     1.039    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.150     1.189 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, routed)          1.408     2.597    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.923 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, routed)          1.961     4.884    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X47Y47         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        2.298     3.716    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y47         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep__0/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.792ns  (logic 0.932ns (19.450%)  route 3.860ns (80.550%))
  Logic Levels:           3  (FDRE=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, routed)        0.583     1.039    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.150     1.189 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, routed)          1.408     2.597    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.923 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, routed)          1.868     4.792    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X47Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.999     3.417    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[0]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.792ns  (logic 0.932ns (19.450%)  route 3.860ns (80.550%))
  Logic Levels:           3  (FDRE=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, routed)        0.583     1.039    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.150     1.189 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, routed)          1.408     2.597    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.923 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, routed)          1.868     4.792    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X47Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.999     3.417    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[6]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.792ns  (logic 0.932ns (19.450%)  route 3.860ns (80.550%))
  Logic Levels:           3  (FDRE=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, routed)        0.583     1.039    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
    SLICE_X33Y28         LUT2 (Prop_lut2_I1_O)        0.150     1.189 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, routed)          1.408     2.597    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y32         LUT2 (Prop_lut2_I1_O)        0.326     2.923 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, routed)          1.868     4.792    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
    SLICE_X47Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.999     3.417    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X47Y51         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/was_last_time_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.189ns (33.352%)  route 0.378ns (66.648%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, routed)          0.132     0.273    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.048     0.321 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, routed)          0.246     0.567    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
    SLICE_X35Y31         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/was_last_time_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.953     2.398    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X35Y31         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/was_last_time_reg/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.875%)  route 0.627ns (77.125%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, routed)           0.264     0.405    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, routed)          0.363     0.813    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.572     2.017    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.875%)  route 0.627ns (77.125%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, routed)           0.264     0.405    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, routed)          0.363     0.813    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.572     2.017    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.875%)  route 0.627ns (77.125%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, routed)           0.264     0.405    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, routed)          0.363     0.813    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.572     2.017    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[8]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.186ns (22.875%)  route 0.627ns (77.125%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, routed)           0.264     0.405    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, routed)          0.363     0.813    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.572     2.017    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y36         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[9]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.701%)  route 0.671ns (78.299%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, routed)           0.264     0.405    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, routed)          0.407     0.857    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.552     1.997    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.701%)  route 0.671ns (78.299%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, routed)           0.264     0.405    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, routed)          0.407     0.857    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.552     1.997    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[4]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.701%)  route 0.671ns (78.299%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, routed)           0.264     0.405    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, routed)          0.407     0.857    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.552     1.997    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[5]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.701%)  route 0.671ns (78.299%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, routed)           0.264     0.405    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, routed)          0.407     0.857    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.552     1.997    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y35         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.465%)  route 0.681ns (78.535%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/C
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[9]/Q
                         net (fo=4, routed)           0.264     0.405    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[9]
    SLICE_X35Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.450 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, routed)          0.416     0.867    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2478, routed)        1.700     2.145    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
    SLICE_X43Y37         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/C





