design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/openlane/designs/toast_top,toast_top,delay_four,flow completed,0h11m10s0ms,0h6m43s0ms,81767.41317302657,0.203088239625,40883.70658651328,51.45,1201.82,8303,0,0,0,0,0,0,0,27,0,-1,-1,456229,73034,0.0,-0.83,0.0,0.0,0.0,0.0,-12.95,0.0,0.0,0.0,303710405.0,0.0,60.78,62.01,20.23,36.22,0.0,6264,9863,272,3871,0,0,0,7669,72,41,83,170,815,254,39,2893,1545,1486,24,318,2656,0,2974,187800.1152,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,10.0,100.0,10.0,3,1,50,153.18,153.6,0.3,0.52,sky130_fd_sc_hd,17,DELAY 4
