Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  ex1.vo
Sim SDF file          :  ex1__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File ex1_run_msim_gate_verilog.do already exists - backing up current file as ex1_run_msim_gate_verilog.do.bak4
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do ex1_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {ex1.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 21:11:44 on Nov 19,2020
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ex1.vo 
ModelSim-Altera Info: # -- Compiling module ex1
ModelSim-Altera Info: # -- Compiling module hard_block
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	ex1
ModelSim-Altera Info: # End time: 21:11:44 on Nov 19,2020, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\ CA/B20-01-CAl-labs/week12/ex1 {D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/add.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 21:11:45 on Nov 19,2020
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/add.v 
ModelSim-Altera Info: # -- Compiling module add
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	add
ModelSim-Altera Info: # End time: 21:11:45 on Nov 19,2020, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\ CA/B20-01-CAl-labs/week12/ex1 {D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 21:11:45 on Nov 19,2020
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v 
ModelSim-Altera Info: # -- Compiling module mux
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	mux
ModelSim-Altera Info: # End time: 21:11:45 on Nov 19,2020, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\ CA/B20-01-CAl-labs/week12/ex1 {D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/srt.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 21:11:45 on Nov 19,2020
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/srt.v 
ModelSim-Altera Info: # -- Compiling module srt
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	srt
ModelSim-Altera Info: # End time: 21:11:45 on Nov 19,2020, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\ CA/B20-01-CAl-labs/week12/ex1 {D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/sub.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 21:11:45 on Nov 19,2020
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/sub.v 
ModelSim-Altera Info: # -- Compiling module sub
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	sub
ModelSim-Altera Info: # End time: 21:11:45 on Nov 19,2020, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\ CA/B20-01-CAl-labs/week12/ex1 {D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/testbench.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 21:11:45 on Nov 19,2020
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/testbench.v 
ModelSim-Altera Info: # -- Compiling module testbench
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	testbench
ModelSim-Altera Info: # End time: 21:11:45 on Nov 19,2020, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/B20-01,\ CA/B20-01-CAl-labs/week12/ex1 {D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 21:11:45 on Nov 19,2020
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/B20-01, CA/B20-01-CAl-labs/week12/ex1" D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v 
ModelSim-Altera Info: # -- Compiling module ex1
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	ex1
ModelSim-Altera Info: # End time: 21:11:45 on Nov 19,2020, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  testbench
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" testbench 
ModelSim-Altera Info: # Start time: 21:11:45 on Nov 19,2020
ModelSim-Altera Info: # Loading work.testbench
ModelSim-Altera Info: # Loading work.ex1
ModelSim-Altera Info: # Loading work.add
ModelSim-Altera Info: # Loading work.sub
ModelSim-Altera Info: # Loading work.srt
ModelSim-Altera Info: # Loading work.mux
ModelSim-Altera Warning: # ** Warning: (vsim-3015) D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/ex1.v(18): [PCDPC] - Port size (7) does not match connection size (6) for port 'd'. The port definition is at: D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v(3).
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /testbench/ex1/mux File: D:/B20-01, CA/B20-01-CAl-labs/week12/ex1/mux.v
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run -all
ModelSim-Altera Info: # rs = 00000000000000000000000000000000 rt = 00000000000000000000000000000001 shamt = xxxxx funct = 100000 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ModelSim-Altera Info: # rs = 00000000000000000000000000000111 rt = 00000000000000000000000000000011 shamt = xxxxx funct = 100010 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ModelSim-Altera Info: # rs = 00000000000000000000000000000111 rt = 00000000000000000000000000001000 shamt = 00010 funct = 000010 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ModelSim-Altera Info: # rs = 00000000000000000000000000001011 rt = 00000000000000000000000000000001 shamt = 00010 funct = 100000 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ModelSim-Altera Info: # rs = 00000000000000000000000000000000 rt = 00000000000000000000000000000001 shamt = 00010 funct = 100010 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ModelSim-Altera Info: # rs = 00000000000000000000000000000000 rt = 00000000000000000000000000001101 shamt = 00001 funct = 000010 rd = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ModelSim-Altera Info: # End time: 21:19:07 on Nov 19,2020, Elapsed time: 0:07:22
ModelSim-Altera Info: # Errors: 0, Warnings: 1
Info: NativeLink simulation flow was successful
