Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fpnew_top
Version: S-2021.06-SP4
Date   : Thu Nov 30 11:07:30 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: CLK_r_REG20_S2
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: result_o[5]
            (output port clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpnew_top          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_r_REG20_S2/CK (DFFR_X1)                             0.00       0.00 r
  CLK_r_REG20_S2/Q (DFFR_X1)                              0.11       0.11 r
  sub_1_root_gen_operation_groups_0__i_opgroup_block_gen_parallel_slices_2__active_format_i_fmt_slice_gen_num_lanes_0__active_lane_lane_instance_i_fma_add_515/B[1] (fpnew_top_DW01_sub_12)
                                                          0.00       0.11 r
  sub_1_root_gen_operation_groups_0__i_opgroup_block_gen_parallel_slices_2__active_format_i_fmt_slice_gen_num_lanes_0__active_lane_lane_instance_i_fma_add_515/U57/ZN (INV_X1)
                                                          0.03       0.13 f
  sub_1_root_gen_operation_groups_0__i_opgroup_block_gen_parallel_slices_2__active_format_i_fmt_slice_gen_num_lanes_0__active_lane_lane_instance_i_fma_add_515/U50/ZN (NOR2_X1)
                                                          0.05       0.18 r
  sub_1_root_gen_operation_groups_0__i_opgroup_block_gen_parallel_slices_2__active_format_i_fmt_slice_gen_num_lanes_0__active_lane_lane_instance_i_fma_add_515/U59/ZN (OAI21_X1)
                                                          0.04       0.22 f
  sub_1_root_gen_operation_groups_0__i_opgroup_block_gen_parallel_slices_2__active_format_i_fmt_slice_gen_num_lanes_0__active_lane_lane_instance_i_fma_add_515/U56/ZN (INV_X1)
                                                          0.04       0.25 r
  sub_1_root_gen_operation_groups_0__i_opgroup_block_gen_parallel_slices_2__active_format_i_fmt_slice_gen_num_lanes_0__active_lane_lane_instance_i_fma_add_515/U49/Z (XOR2_X1)
                                                          0.09       0.35 r
  sub_1_root_gen_operation_groups_0__i_opgroup_block_gen_parallel_slices_2__active_format_i_fmt_slice_gen_num_lanes_0__active_lane_lane_instance_i_fma_add_515/DIFF[2] (fpnew_top_DW01_sub_12)
                                                          0.00       0.35 r
  add_0_root_gen_operation_groups_0__i_opgroup_block_gen_parallel_slices_2__active_format_i_fmt_slice_gen_num_lanes_0__active_lane_lane_instance_i_fma_add_515_U47/ZN (NAND2_X1)
                                                          0.04       0.39 f
  U1461/ZN (NOR2_X1)                                      0.04       0.43 r
  add_0_root_gen_operation_groups_0__i_opgroup_block_gen_parallel_slices_2__active_format_i_fmt_slice_gen_num_lanes_0__active_lane_lane_instance_i_fma_add_515_U36/ZN (NAND2_X1)
                                                          0.03       0.45 f
  U1620/ZN (XNOR2_X1)                                     0.05       0.51 f
  U1616/ZN (NAND2_X1)                                     0.03       0.54 r
  U1568/ZN (NAND2_X1)                                     0.03       0.57 f
  U2377/ZN (AOI211_X1)                                    0.08       0.65 r
  U1994/ZN (NAND2_X1)                                     0.03       0.68 f
  U1129/ZN (AND2_X1)                                      0.04       0.72 f
  U752/ZN (AND3_X2)                                       0.05       0.77 f
  U1475/ZN (AND3_X1)                                      0.04       0.81 f
  U1423/ZN (AND3_X1)                                      0.04       0.85 f
  U2627/ZN (NAND3_X1)                                     0.03       0.88 r
  U2671/ZN (NAND2_X1)                                     0.03       0.91 f
  U2672/ZN (OAI33_X1)                                     0.09       1.00 r
  U2673/ZN (NAND2_X1)                                     0.05       1.05 f
  U778/ZN (AND2_X1)                                       0.05       1.10 f
  U1036/ZN (OAI21_X1)                                     0.05       1.15 r
  U2746/ZN (NAND2_X1)                                     0.03       1.19 f
  U1255/ZN (AND2_X1)                                      0.04       1.23 f
  U1364/ZN (AND2_X1)                                      0.04       1.27 f
  U859/ZN (NOR3_X2)                                       0.05       1.32 r
  result_o[5] (out)                                       0.02       1.34 r
  data arrival time                                                  1.34

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


1
