{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 20:26:05 2016 " "Info: Processing started: Tue Nov 15 20:26:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise -c exercise " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exercise -c exercise" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD2SEG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BCD2SEG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD2SEG-behav " "Info: Found design unit 1: BCD2SEG-behav" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BCD2SEG " "Info: Found entity 1: BCD2SEG" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD2SEG " "Info: Elaborating entity \"BCD2SEG\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segout BCD2SEG.vhd(17) " "Warning (10631): VHDL Process Statement warning at BCD2SEG.vhd(17): inferring latch(es) for signal or variable \"segout\", which holds its previous value in one or more paths through the process" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[0\] BCD2SEG.vhd(17) " "Info (10041): Inferred latch for \"segout\[0\]\" at BCD2SEG.vhd(17)" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[1\] BCD2SEG.vhd(17) " "Info (10041): Inferred latch for \"segout\[1\]\" at BCD2SEG.vhd(17)" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[2\] BCD2SEG.vhd(17) " "Info (10041): Inferred latch for \"segout\[2\]\" at BCD2SEG.vhd(17)" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[3\] BCD2SEG.vhd(17) " "Info (10041): Inferred latch for \"segout\[3\]\" at BCD2SEG.vhd(17)" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[4\] BCD2SEG.vhd(17) " "Info (10041): Inferred latch for \"segout\[4\]\" at BCD2SEG.vhd(17)" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[5\] BCD2SEG.vhd(17) " "Info (10041): Inferred latch for \"segout\[5\]\" at BCD2SEG.vhd(17)" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segout\[6\] BCD2SEG.vhd(17) " "Info (10041): Inferred latch for \"segout\[6\]\" at BCD2SEG.vhd(17)" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segout\[0\]\$latch " "Warning: Latch segout\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcdin\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcdin\[1\]" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segout\[1\]\$latch " "Warning: Latch segout\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcdin\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcdin\[1\]" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segout\[2\]\$latch " "Warning: Latch segout\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcdin\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcdin\[1\]" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segout\[3\]\$latch " "Warning: Latch segout\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcdin\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcdin\[1\]" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segout\[4\]\$latch " "Warning: Latch segout\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcdin\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcdin\[1\]" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segout\[5\]\$latch " "Warning: Latch segout\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcdin\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcdin\[2\]" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "segout\[6\]\$latch " "Warning: Latch segout\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA bcdin\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal bcdin\[1\]" {  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCD2SEG.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "exercise " "Warning: Ignored assignments for entity \"exercise\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity exercise -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity exercise -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity exercise -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity exercise -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 20:26:06 2016 " "Info: Processing ended: Tue Nov 15 20:26:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
