;redcode
;assert 1
	SPL 0, <-32
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 100, 9
	ADD #121, 116
	ADD 12, @280
	DJN 0, @0
	ADD 270, 60
	ADD 12, @280
	MOV -1, <-20
	CMP 420, 93
	MOV -7, <-20
	SUB @-127, 100
	SUB @-127, 100
	SLT <130, 9
	SUB 420, 93
	SUB @121, 106
	SUB @-0, @801
	CMP 420, 93
	CMP 420, 93
	SUB @-127, 100
	JMN -1, @-20
	JMN -1, @-20
	SUB @-127, 100
	CMP @10, 700
	SUB @121, <106
	DJN 0, @0
	MOV -9, <-200
	MOV -9, <-200
	JMN -800, #60
	ADD #12, @200
	JMN -800, #60
	SUB 31, 200
	ADD 210, 60
	MOV -81, <-820
	JMN -800, #60
	JMN -800, #60
	CMP -207, <-120
	ADD 210, 60
	ADD 270, 60
	JMP @812, #200
	SUB @-127, 100
	DJN 0, @0
	SPL 0, <-32
	JMP @812, #200
	MOV -7, <-20
	CMP -207, <-120
	MOV 1, <-426
	CMP -207, <-120
