TimeQuest Timing Analyzer report for top_level
Wed Dec 30 11:54:27 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_level                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 53.13 MHz ; 53.13 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -17.822 ; -85175.646    ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -16497.124            ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                     ;
+---------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                           ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.822 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; 0.026      ; 18.884     ;
; -17.805 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; 0.026      ; 18.867     ;
; -17.804 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; 0.026      ; 18.866     ;
; -17.792 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; 0.026      ; 18.854     ;
; -17.693 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.752     ;
; -17.676 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.735     ;
; -17.675 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.734     ;
; -17.663 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.722     ;
; -17.596 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; 0.025      ; 18.657     ;
; -17.593 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; 0.025      ; 18.654     ;
; -17.550 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.609     ;
; -17.533 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.592     ;
; -17.532 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.591     ;
; -17.520 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.579     ;
; -17.467 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; 0.022      ; 18.525     ;
; -17.464 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; 0.022      ; 18.522     ;
; -17.399 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.458     ;
; -17.382 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.441     ;
; -17.381 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.440     ;
; -17.369 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.428     ;
; -17.324 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; 0.022      ; 18.382     ;
; -17.321 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; 0.022      ; 18.379     ;
; -17.315 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.374     ;
; -17.298 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.357     ;
; -17.297 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.356     ;
; -17.285 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; 0.023      ; 18.344     ;
; -17.183 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; 0.025      ; 18.244     ;
; -17.173 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; 0.022      ; 18.231     ;
; -17.170 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; 0.022      ; 18.228     ;
; -17.089 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; 0.022      ; 18.147     ;
; -17.086 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; 0.022      ; 18.144     ;
; -17.054 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; 0.022      ; 18.112     ;
; -16.911 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; 0.022      ; 17.969     ;
; -16.760 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; 0.022      ; 17.818     ;
; -16.676 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; 0.022      ; 17.734     ;
; -16.312 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; 0.026      ; 17.374     ;
; -16.295 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; 0.026      ; 17.357     ;
; -16.294 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; 0.026      ; 17.356     ;
; -16.282 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; 0.026      ; 17.344     ;
; -16.086 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; 0.025      ; 17.147     ;
; -16.083 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; 0.025      ; 17.144     ;
; -15.886 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 16.896     ;
; -15.824 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 16.834     ;
; -15.804 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.815     ;
; -15.788 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 16.798     ;
; -15.779 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.790     ;
; -15.778 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.789     ;
; -15.776 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.787     ;
; -15.773 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.784     ;
; -15.770 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.781     ;
; -15.749 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.760     ;
; -15.743 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[636].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 16.769     ;
; -15.732 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.743     ;
; -15.707 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[629].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.034     ; 16.709     ;
; -15.707 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.718     ;
; -15.706 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.717     ;
; -15.706 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[636].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 16.732     ;
; -15.704 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.715     ;
; -15.702 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.713     ;
; -15.701 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.712     ;
; -15.698 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.709     ;
; -15.687 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 16.697     ;
; -15.685 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 16.695     ;
; -15.677 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.688     ;
; -15.677 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.688     ;
; -15.676 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.687     ;
; -15.674 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.685     ;
; -15.673 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; 0.025      ; 16.734     ;
; -15.672 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[637].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 16.698     ;
; -15.671 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.682     ;
; -15.668 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.679     ;
; -15.647 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.025     ; 16.658     ;
; -15.638 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[629].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.034     ; 16.640     ;
; -15.630 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[635].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.021     ; 16.645     ;
; -15.604 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[636].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 16.630     ;
; -15.597 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[637].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 16.623     ;
; -15.592 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[636].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 16.618     ;
; -15.591 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 16.601     ;
; -15.573 ; topLevel_withoutUART:top_level|y_out[6]                                                                             ; segmenty1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.007     ; 16.602     ;
; -15.573 ; topLevel_withoutUART:top_level|y_out[6]                                                                             ; segmenty1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.007     ; 16.602     ;
; -15.572 ; topLevel_withoutUART:top_level|y_out[6]                                                                             ; segmenty1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.007     ; 16.601     ;
; -15.569 ; topLevel_withoutUART:top_level|y_out[6]                                                                             ; segmenty1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.007     ; 16.598     ;
; -15.565 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 16.575     ;
; -15.554 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[636].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 16.580     ;
; -15.553 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[635].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.021     ; 16.568     ;
; -15.533 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[629].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.034     ; 16.535     ;
; -15.524 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[629].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.034     ; 16.526     ;
; -15.523 ; topLevel_withoutUART:top_level|y_out[4]                                                                             ; segmenty1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.009     ; 16.550     ;
; -15.523 ; topLevel_withoutUART:top_level|y_out[4]                                                                             ; segmenty1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.009     ; 16.550     ;
; -15.522 ; topLevel_withoutUART:top_level|y_out[4]                                                                             ; segmenty1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.009     ; 16.549     ;
; -15.519 ; topLevel_withoutUART:top_level|y_out[4]                                                                             ; segmenty1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.009     ; 16.546     ;
; -15.510 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[639].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; 0.043      ; 16.589     ;
; -15.506 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.022     ; 16.520     ;
; -15.503 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[637].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 16.529     ;
; -15.497 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[637].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.010     ; 16.523     ;
; -15.489 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[629].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.034     ; 16.491     ;
; -15.488 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[631].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.018     ; 16.506     ;
; -15.487 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[632].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.016     ; 16.507     ;
; -15.485 ; topLevel_withoutUART:top_level|y_out[6]                                                                             ; segmenty1[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 16.510     ;
; -15.485 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[619].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.026     ; 16.495     ;
+---------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; async_receiver:UART_Rx|BaudTickGen:tickgen|BaudGeneratorAcc[1]         ; async_receiver:UART_Rx|BaudTickGen:tickgen|BaudGeneratorAcc[1]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; async_receiver:UART_Rx|SamplingStart                                   ; async_receiver:UART_Rx|SamplingStart                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; async_receiver:UART_Rx|RxD_state[0]                                    ; async_receiver:UART_Rx|RxD_state[0]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; async_receiver:UART_Rx|RxD_state[2]                                    ; async_receiver:UART_Rx|RxD_state[2]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; async_receiver:UART_Rx|RxD_state[1]                                    ; async_receiver:UART_Rx|RxD_state[1]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[0]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[0]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[1]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[1]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[2]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[2]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[3]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[3]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[4]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[4]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[5]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[5]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[6]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[6]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[1]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[1]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[2]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[2]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[3]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[3]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[4]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[4]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[5]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[5]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[6]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[6]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[7]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[7]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[8]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[8]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sendComplete                                                           ; sendComplete                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|valid_out                               ; topLevel_withoutUART:top_level|valid_out                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|x_out[2]                                ; topLevel_withoutUART:top_level|x_out[2]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|x_out[9]                                ; topLevel_withoutUART:top_level|x_out[9]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|x_out[6]                                ; topLevel_withoutUART:top_level|x_out[6]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|x_out[3]                                ; topLevel_withoutUART:top_level|x_out[3]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|x_out[0]                                ; topLevel_withoutUART:top_level|x_out[0]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[52][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[422]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[9][4]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[76]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[3][1]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[25]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[0][3]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[3]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[2][1]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[17]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[72][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[583]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[74][3]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[595]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[13][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[105]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[66][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[535]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[28][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[229]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[3][3]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[27]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[3][0]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[24]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[2][3]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[19]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[27][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[221]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[40][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[326]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[64][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[517]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[72][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[582]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[10][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[84]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[10][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[85]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[38][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[309]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[4][0]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[32]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[2][5]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[21]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[40][3]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[323]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[58][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[465]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[19][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[156]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[73][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[586]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[58][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[464]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[52][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[418]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[52][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[416]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[3][2]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[26]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[2][0]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[16]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[0][2]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[76][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[613]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[61][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[493]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[49][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[394]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[35][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[287]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[68][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[551]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; topLevel_withoutUART:top_level|RAM:RAM0|addr[1]                        ; topLevel_withoutUART:top_level|RAM:RAM0|ram_rtl_0_bypass[3]                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[76][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[612]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[51][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[409]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[55][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[442]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[70][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[567]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[51][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[410]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[70][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[564]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[25][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[207]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[7][4]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[60]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[2][2]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[18]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[64][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[518]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[4][2]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[34]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[9][5]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[77]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[61][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[488]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.801      ;
; 0.538 ; topLevel_withoutUART:top_level|control_unit:controlUnit|colTemplate[5] ; topLevel_withoutUART:top_level|control_unit:controlUnit|colTemplate[5]                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.804      ;
; 0.549 ; topLevel_withoutUART:top_level|control_unit:controlUnit|rowTemplate[6] ; topLevel_withoutUART:top_level|control_unit:controlUnit|rowTemplate[6]                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.815      ;
; 0.556 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[61][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[489]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.822      ;
; 0.639 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[582]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a576~porta_datain_reg3 ; clock        ; clock       ; 0.000        ; 0.059      ; 0.932      ;
; 0.640 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[576]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a576~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.059      ; 0.933      ;
; 0.641 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[555]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg7 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.933      ;
; 0.642 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[62][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[497]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.643 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[571]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a105~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.935      ;
; 0.643 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[447]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a443~porta_datain_reg4 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.931      ;
; 0.643 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[57]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a51~porta_datain_reg4  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.932      ;
; 0.644 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[432]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a425~porta_datain_reg7 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.932      ;
; 0.644 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[359]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a353~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.932      ;
; 0.644 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[209]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a202~porta_datain_reg7 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.932      ;
; 0.645 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[482]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a479~porta_datain_reg3 ; clock        ; clock       ; 0.000        ; 0.053      ; 0.932      ;
; 0.645 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[233]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a229~porta_datain_reg4 ; clock        ; clock       ; 0.000        ; 0.053      ; 0.932      ;
; 0.645 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[108]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a104~porta_datain_reg2 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.933      ;
; 0.645 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[81]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a74~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.054      ; 0.933      ;
; 0.646 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[419]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a416~porta_datain_reg3 ; clock        ; clock       ; 0.000        ; 0.053      ; 0.933      ;
; 0.646 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[406]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a398~porta_datain_reg8 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.934      ;
; 0.646 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[211]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a211~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.053      ; 0.933      ;
; 0.647 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[590]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a576~porta_datain_reg7 ; clock        ; clock       ; 0.000        ; 0.059      ; 0.940      ;
; 0.647 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[133]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a127~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.936      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a100~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a100~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a101~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a101~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a102~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a102~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg5 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RxD       ; clock      ; 5.691  ; 5.691  ; Rise       ; clock           ;
; notReset  ; clock      ; 10.238 ; 10.238 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RxD       ; clock      ; -4.747 ; -4.747 ; Rise       ; clock           ;
; notReset  ; clock      ; -3.245 ; -3.245 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ledFirst      ; clock      ; 11.886 ; 11.886 ; Rise       ; clock           ;
; ledIdle       ; clock      ; 11.362 ; 11.362 ; Rise       ; clock           ;
; ledInput      ; clock      ; 11.854 ; 11.854 ; Rise       ; clock           ;
; ledMatch      ; clock      ; 11.254 ; 11.254 ; Rise       ; clock           ;
; ledNext       ; clock      ; 10.647 ; 10.647 ; Rise       ; clock           ;
; ledNotMatch   ; clock      ; 12.124 ; 12.124 ; Rise       ; clock           ;
; segmentx0[*]  ; clock      ; 10.562 ; 10.562 ; Rise       ; clock           ;
;  segmentx0[0] ; clock      ; 9.516  ; 9.516  ; Rise       ; clock           ;
;  segmentx0[1] ; clock      ; 8.521  ; 8.521  ; Rise       ; clock           ;
;  segmentx0[2] ; clock      ; 8.514  ; 8.514  ; Rise       ; clock           ;
;  segmentx0[3] ; clock      ; 10.562 ; 10.562 ; Rise       ; clock           ;
;  segmentx0[4] ; clock      ; 9.666  ; 9.666  ; Rise       ; clock           ;
;  segmentx0[5] ; clock      ; 9.107  ; 9.107  ; Rise       ; clock           ;
;  segmentx0[6] ; clock      ; 8.873  ; 8.873  ; Rise       ; clock           ;
; segmentx1[*]  ; clock      ; 11.028 ; 11.028 ; Rise       ; clock           ;
;  segmentx1[0] ; clock      ; 9.680  ; 9.680  ; Rise       ; clock           ;
;  segmentx1[1] ; clock      ; 9.920  ; 9.920  ; Rise       ; clock           ;
;  segmentx1[2] ; clock      ; 10.243 ; 10.243 ; Rise       ; clock           ;
;  segmentx1[3] ; clock      ; 10.461 ; 10.461 ; Rise       ; clock           ;
;  segmentx1[4] ; clock      ; 9.140  ; 9.140  ; Rise       ; clock           ;
;  segmentx1[5] ; clock      ; 10.313 ; 10.313 ; Rise       ; clock           ;
;  segmentx1[6] ; clock      ; 11.028 ; 11.028 ; Rise       ; clock           ;
; segmentx2[*]  ; clock      ; 11.568 ; 11.568 ; Rise       ; clock           ;
;  segmentx2[0] ; clock      ; 8.823  ; 8.823  ; Rise       ; clock           ;
;  segmentx2[1] ; clock      ; 11.568 ; 11.568 ; Rise       ; clock           ;
;  segmentx2[2] ; clock      ; 10.334 ; 10.334 ; Rise       ; clock           ;
;  segmentx2[3] ; clock      ; 11.309 ; 11.309 ; Rise       ; clock           ;
;  segmentx2[4] ; clock      ; 9.948  ; 9.948  ; Rise       ; clock           ;
;  segmentx2[5] ; clock      ; 8.706  ; 8.706  ; Rise       ; clock           ;
;  segmentx2[6] ; clock      ; 9.334  ; 9.334  ; Rise       ; clock           ;
; segmenty0[*]  ; clock      ; 11.667 ; 11.667 ; Rise       ; clock           ;
;  segmenty0[0] ; clock      ; 10.248 ; 10.248 ; Rise       ; clock           ;
;  segmenty0[1] ; clock      ; 9.988  ; 9.988  ; Rise       ; clock           ;
;  segmenty0[2] ; clock      ; 9.980  ; 9.980  ; Rise       ; clock           ;
;  segmenty0[3] ; clock      ; 10.470 ; 10.470 ; Rise       ; clock           ;
;  segmenty0[4] ; clock      ; 11.667 ; 11.667 ; Rise       ; clock           ;
;  segmenty0[5] ; clock      ; 9.264  ; 9.264  ; Rise       ; clock           ;
;  segmenty0[6] ; clock      ; 11.560 ; 11.560 ; Rise       ; clock           ;
; segmenty1[*]  ; clock      ; 10.807 ; 10.807 ; Rise       ; clock           ;
;  segmenty1[0] ; clock      ; 10.807 ; 10.807 ; Rise       ; clock           ;
;  segmenty1[1] ; clock      ; 10.064 ; 10.064 ; Rise       ; clock           ;
;  segmenty1[2] ; clock      ; 9.656  ; 9.656  ; Rise       ; clock           ;
;  segmenty1[3] ; clock      ; 9.158  ; 9.158  ; Rise       ; clock           ;
;  segmenty1[4] ; clock      ; 9.467  ; 9.467  ; Rise       ; clock           ;
;  segmenty1[5] ; clock      ; 8.672  ; 8.672  ; Rise       ; clock           ;
;  segmenty1[6] ; clock      ; 9.146  ; 9.146  ; Rise       ; clock           ;
; segmenty2[*]  ; clock      ; 11.405 ; 11.405 ; Rise       ; clock           ;
;  segmenty2[0] ; clock      ; 10.006 ; 10.006 ; Rise       ; clock           ;
;  segmenty2[1] ; clock      ; 10.097 ; 10.097 ; Rise       ; clock           ;
;  segmenty2[2] ; clock      ; 10.376 ; 10.376 ; Rise       ; clock           ;
;  segmenty2[3] ; clock      ; 11.405 ; 11.405 ; Rise       ; clock           ;
;  segmenty2[4] ; clock      ; 8.740  ; 8.740  ; Rise       ; clock           ;
;  segmenty2[5] ; clock      ; 7.733  ; 7.733  ; Rise       ; clock           ;
;  segmenty2[6] ; clock      ; 8.218  ; 8.218  ; Rise       ; clock           ;
; valid         ; clock      ; 8.698  ; 8.698  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ledFirst      ; clock      ; 11.638 ; 11.638 ; Rise       ; clock           ;
; ledIdle       ; clock      ; 11.155 ; 11.155 ; Rise       ; clock           ;
; ledInput      ; clock      ; 11.627 ; 11.627 ; Rise       ; clock           ;
; ledMatch      ; clock      ; 11.039 ; 11.039 ; Rise       ; clock           ;
; ledNext       ; clock      ; 10.387 ; 10.387 ; Rise       ; clock           ;
; ledNotMatch   ; clock      ; 11.917 ; 11.917 ; Rise       ; clock           ;
; segmentx0[*]  ; clock      ; 8.514  ; 8.514  ; Rise       ; clock           ;
;  segmentx0[0] ; clock      ; 9.516  ; 9.516  ; Rise       ; clock           ;
;  segmentx0[1] ; clock      ; 8.521  ; 8.521  ; Rise       ; clock           ;
;  segmentx0[2] ; clock      ; 8.514  ; 8.514  ; Rise       ; clock           ;
;  segmentx0[3] ; clock      ; 10.562 ; 10.562 ; Rise       ; clock           ;
;  segmentx0[4] ; clock      ; 9.666  ; 9.666  ; Rise       ; clock           ;
;  segmentx0[5] ; clock      ; 9.107  ; 9.107  ; Rise       ; clock           ;
;  segmentx0[6] ; clock      ; 8.873  ; 8.873  ; Rise       ; clock           ;
; segmentx1[*]  ; clock      ; 9.140  ; 9.140  ; Rise       ; clock           ;
;  segmentx1[0] ; clock      ; 9.680  ; 9.680  ; Rise       ; clock           ;
;  segmentx1[1] ; clock      ; 9.920  ; 9.920  ; Rise       ; clock           ;
;  segmentx1[2] ; clock      ; 10.243 ; 10.243 ; Rise       ; clock           ;
;  segmentx1[3] ; clock      ; 10.461 ; 10.461 ; Rise       ; clock           ;
;  segmentx1[4] ; clock      ; 9.140  ; 9.140  ; Rise       ; clock           ;
;  segmentx1[5] ; clock      ; 10.313 ; 10.313 ; Rise       ; clock           ;
;  segmentx1[6] ; clock      ; 11.028 ; 11.028 ; Rise       ; clock           ;
; segmentx2[*]  ; clock      ; 8.706  ; 8.706  ; Rise       ; clock           ;
;  segmentx2[0] ; clock      ; 8.823  ; 8.823  ; Rise       ; clock           ;
;  segmentx2[1] ; clock      ; 11.568 ; 11.568 ; Rise       ; clock           ;
;  segmentx2[2] ; clock      ; 10.334 ; 10.334 ; Rise       ; clock           ;
;  segmentx2[3] ; clock      ; 11.309 ; 11.309 ; Rise       ; clock           ;
;  segmentx2[4] ; clock      ; 9.948  ; 9.948  ; Rise       ; clock           ;
;  segmentx2[5] ; clock      ; 8.706  ; 8.706  ; Rise       ; clock           ;
;  segmentx2[6] ; clock      ; 9.334  ; 9.334  ; Rise       ; clock           ;
; segmenty0[*]  ; clock      ; 9.264  ; 9.264  ; Rise       ; clock           ;
;  segmenty0[0] ; clock      ; 10.248 ; 10.248 ; Rise       ; clock           ;
;  segmenty0[1] ; clock      ; 9.988  ; 9.988  ; Rise       ; clock           ;
;  segmenty0[2] ; clock      ; 9.980  ; 9.980  ; Rise       ; clock           ;
;  segmenty0[3] ; clock      ; 10.470 ; 10.470 ; Rise       ; clock           ;
;  segmenty0[4] ; clock      ; 11.667 ; 11.667 ; Rise       ; clock           ;
;  segmenty0[5] ; clock      ; 9.264  ; 9.264  ; Rise       ; clock           ;
;  segmenty0[6] ; clock      ; 11.560 ; 11.560 ; Rise       ; clock           ;
; segmenty1[*]  ; clock      ; 8.672  ; 8.672  ; Rise       ; clock           ;
;  segmenty1[0] ; clock      ; 10.807 ; 10.807 ; Rise       ; clock           ;
;  segmenty1[1] ; clock      ; 10.064 ; 10.064 ; Rise       ; clock           ;
;  segmenty1[2] ; clock      ; 9.656  ; 9.656  ; Rise       ; clock           ;
;  segmenty1[3] ; clock      ; 9.158  ; 9.158  ; Rise       ; clock           ;
;  segmenty1[4] ; clock      ; 9.467  ; 9.467  ; Rise       ; clock           ;
;  segmenty1[5] ; clock      ; 8.672  ; 8.672  ; Rise       ; clock           ;
;  segmenty1[6] ; clock      ; 9.146  ; 9.146  ; Rise       ; clock           ;
; segmenty2[*]  ; clock      ; 7.733  ; 7.733  ; Rise       ; clock           ;
;  segmenty2[0] ; clock      ; 10.006 ; 10.006 ; Rise       ; clock           ;
;  segmenty2[1] ; clock      ; 10.097 ; 10.097 ; Rise       ; clock           ;
;  segmenty2[2] ; clock      ; 10.376 ; 10.376 ; Rise       ; clock           ;
;  segmenty2[3] ; clock      ; 11.405 ; 11.405 ; Rise       ; clock           ;
;  segmenty2[4] ; clock      ; 8.740  ; 8.740  ; Rise       ; clock           ;
;  segmenty2[5] ; clock      ; 7.733  ; 7.733  ; Rise       ; clock           ;
;  segmenty2[6] ; clock      ; 8.218  ; 8.218  ; Rise       ; clock           ;
; valid         ; clock      ; 8.698  ; 8.698  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -7.134 ; -35932.064    ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -16497.124            ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.134 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 8.193      ;
; -7.124 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 8.183      ;
; -7.124 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 8.183      ;
; -7.116 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 8.175      ;
; -7.079 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 8.135      ;
; -7.069 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 8.125      ;
; -7.069 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 8.125      ;
; -7.061 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 8.117      ;
; -7.031 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 8.090      ;
; -7.029 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 8.088      ;
; -7.001 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 8.057      ;
; -6.991 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 8.047      ;
; -6.991 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 8.047      ;
; -6.983 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 8.039      ;
; -6.976 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 8.032      ;
; -6.974 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 8.030      ;
; -6.919 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.975      ;
; -6.909 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.965      ;
; -6.909 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.965      ;
; -6.901 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.957      ;
; -6.898 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.954      ;
; -6.896 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.952      ;
; -6.876 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.932      ;
; -6.866 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.922      ;
; -6.866 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.922      ;
; -6.858 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.914      ;
; -6.855 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 7.914      ;
; -6.816 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.872      ;
; -6.814 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.870      ;
; -6.800 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.856      ;
; -6.773 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.829      ;
; -6.771 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.827      ;
; -6.722 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.778      ;
; -6.640 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.696      ;
; -6.597 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; 0.024      ; 7.653      ;
; -6.475 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 7.534      ;
; -6.465 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 7.524      ;
; -6.465 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 7.524      ;
; -6.457 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 7.516      ;
; -6.385 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[307].processing_element_i|register_value[5]    ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; -0.022     ; 7.395      ;
; -6.385 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[307].processing_element_i|register_value[5]    ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; -0.022     ; 7.395      ;
; -6.372 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 7.431      ;
; -6.370 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 7.429      ;
; -6.330 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[307].processing_element_i|register_value[2]    ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; -0.022     ; 7.340      ;
; -6.330 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[307].processing_element_i|register_value[2]    ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; -0.022     ; 7.340      ;
; -6.266 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[111].processing_element_i|register_value[6]    ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; -0.011     ; 7.287      ;
; -6.266 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[111].processing_element_i|register_value[6]    ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; -0.011     ; 7.287      ;
; -6.249 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[307].processing_element_i|register_value[4]    ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; -0.021     ; 7.260      ;
; -6.249 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[307].processing_element_i|register_value[4]    ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; -0.021     ; 7.260      ;
; -6.244 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[307].processing_element_i|register_value[7]    ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; -0.021     ; 7.255      ;
; -6.244 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[307].processing_element_i|register_value[7]    ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; -0.021     ; 7.255      ;
; -6.241 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.250      ;
; -6.237 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.246      ;
; -6.232 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.241      ;
; -6.232 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.241      ;
; -6.230 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.239      ;
; -6.227 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.236      ;
; -6.224 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx0[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.233      ;
; -6.216 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[165].processing_element_i|register_value[7]    ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; 0.005      ; 7.253      ;
; -6.216 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[165].processing_element_i|register_value[7]    ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; 0.005      ; 7.253      ;
; -6.211 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[75].processing_element_i|register_value[6]     ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; 0.002      ; 7.245      ;
; -6.211 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[75].processing_element_i|register_value[6]     ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; 0.002      ; 7.245      ;
; -6.208 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[165].processing_element_i|register_value[6]    ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; 0.005      ; 7.245      ;
; -6.208 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[165].processing_element_i|register_value[6]    ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; 0.005      ; 7.245      ;
; -6.201 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.210      ;
; -6.197 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.206      ;
; -6.196 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; 0.027      ; 7.255      ;
; -6.192 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.201      ;
; -6.192 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.201      ;
; -6.190 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.199      ;
; -6.187 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.196      ;
; -6.184 ; topLevel_withoutUART:top_level|y_out[6]                                                                             ; segmenty1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.006     ; 7.210      ;
; -6.184 ; topLevel_withoutUART:top_level|y_out[6]                                                                             ; segmenty1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.006     ; 7.210      ;
; -6.184 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx0[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.193      ;
; -6.183 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.192      ;
; -6.182 ; topLevel_withoutUART:top_level|y_out[6]                                                                             ; segmenty1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.006     ; 7.208      ;
; -6.179 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.188      ;
; -6.178 ; topLevel_withoutUART:top_level|y_out[6]                                                                             ; segmenty1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.006     ; 7.204      ;
; -6.177 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.022     ; 7.187      ;
; -6.174 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.183      ;
; -6.174 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.183      ;
; -6.172 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.181      ;
; -6.169 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.178      ;
; -6.168 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[165].processing_element_i|register_value[1]    ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; 0.005      ; 7.205      ;
; -6.168 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[165].processing_element_i|register_value[1]    ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; 0.005      ; 7.205      ;
; -6.168 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[165].processing_element_i|register_value[0]    ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; 0.005      ; 7.205      ;
; -6.168 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[165].processing_element_i|register_value[0]    ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; 0.005      ; 7.205      ;
; -6.166 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx0[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.023     ; 7.175      ;
; -6.165 ; topLevel_withoutUART:top_level|y_out[4]                                                                             ; segmenty1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 7.189      ;
; -6.165 ; topLevel_withoutUART:top_level|y_out[4]                                                                             ; segmenty1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 7.189      ;
; -6.163 ; topLevel_withoutUART:top_level|y_out[4]                                                                             ; segmenty1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 7.187      ;
; -6.163 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.022     ; 7.173      ;
; -6.159 ; topLevel_withoutUART:top_level|y_out[4]                                                                             ; segmenty1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 7.183      ;
; -6.158 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[111].processing_element_i|register_value[5]    ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; -0.011     ; 7.179      ;
; -6.158 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[111].processing_element_i|register_value[5]    ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; -0.011     ; 7.179      ;
; -6.155 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.022     ; 7.165      ;
; -6.149 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[165].processing_element_i|register_value[4]    ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; 0.005      ; 7.186      ;
; -6.149 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[165].processing_element_i|register_value[4]    ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; 0.005      ; 7.186      ;
; -6.145 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[185].processing_element_i|register_value[6]    ; topLevel_withoutUART:top_level|x_out[7] ; clock        ; clock       ; 1.000        ; -0.007     ; 7.170      ;
; -6.145 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_with_sad[185].processing_element_i|register_value[6]    ; topLevel_withoutUART:top_level|x_out[8] ; clock        ; clock       ; 1.000        ; -0.007     ; 7.170      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; async_receiver:UART_Rx|BaudTickGen:tickgen|BaudGeneratorAcc[1]         ; async_receiver:UART_Rx|BaudTickGen:tickgen|BaudGeneratorAcc[1]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; async_receiver:UART_Rx|SamplingStart                                   ; async_receiver:UART_Rx|SamplingStart                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; async_receiver:UART_Rx|RxD_state[0]                                    ; async_receiver:UART_Rx|RxD_state[0]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; async_receiver:UART_Rx|RxD_state[2]                                    ; async_receiver:UART_Rx|RxD_state[2]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; async_receiver:UART_Rx|RxD_state[1]                                    ; async_receiver:UART_Rx|RxD_state[1]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[0]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[0]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[1]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[1]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[2]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[2]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[3]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[3]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[4]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[4]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[5]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[5]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[6]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[6]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[1]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[1]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[2]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[2]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[3]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[3]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[4]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[4]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[5]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[5]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[6]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[6]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[7]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[7]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[8]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[8]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sendComplete                                                           ; sendComplete                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|valid_out                               ; topLevel_withoutUART:top_level|valid_out                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|x_out[2]                                ; topLevel_withoutUART:top_level|x_out[2]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|x_out[9]                                ; topLevel_withoutUART:top_level|x_out[9]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|x_out[6]                                ; topLevel_withoutUART:top_level|x_out[6]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|x_out[3]                                ; topLevel_withoutUART:top_level|x_out[3]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|x_out[0]                                ; topLevel_withoutUART:top_level|x_out[0]                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[3][1]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[25]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[0][3]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[3]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[72][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[583]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[38][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[309]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[52][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[422]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[9][4]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[76]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[3][3]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[27]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[2][1]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[17]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[74][3]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[595]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[13][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[105]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[66][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[535]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[28][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[229]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[3][0]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[24]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[2][3]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[19]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[27][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[221]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[64][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[517]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[19][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[156]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[10][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[84]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[76][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[613]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[40][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[326]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[73][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[586]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[72][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[582]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[61][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[493]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[49][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[394]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[10][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[85]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[4][0]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[32]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[2][5]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[21]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[40][3]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[323]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[58][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[465]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; topLevel_withoutUART:top_level|RAM:RAM0|addr[1]                        ; topLevel_withoutUART:top_level|RAM:RAM0|ram_rtl_0_bypass[3]                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[52][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[418]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[52][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[416]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[35][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[287]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[2][0]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[16]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[0][2]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[76][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[612]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[68][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[551]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[3][2]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[26]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[55][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[442]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[64][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[518]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[70][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[567]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[58][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[464]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[2][2]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[18]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[61][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[488]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[51][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[410]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[51][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[409]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[25][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[207]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[7][4]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[60]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[4][2]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[34]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; topLevel_withoutUART:top_level|control_unit:controlUnit|colTemplate[5] ; topLevel_withoutUART:top_level|control_unit:controlUnit|colTemplate[5]                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[70][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[564]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[9][5]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[77]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.256 ; topLevel_withoutUART:top_level|control_unit:controlUnit|rowTemplate[6] ; topLevel_withoutUART:top_level|control_unit:controlUnit|rowTemplate[6]                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[576]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a576~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.455      ;
; 0.258 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[582]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a576~porta_datain_reg3 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.457      ;
; 0.258 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[571]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a105~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.060      ; 0.456      ;
; 0.258 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[447]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a443~porta_datain_reg4 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.453      ;
; 0.258 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[359]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a353~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.454      ;
; 0.259 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[61][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[489]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[211]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a211~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.455      ;
; 0.259 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[81]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a74~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.058      ; 0.455      ;
; 0.260 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[555]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg7 ; clock        ; clock       ; 0.000        ; 0.059      ; 0.457      ;
; 0.260 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[469]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a461~porta_datain_reg8 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.456      ;
; 0.260 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[419]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a416~porta_datain_reg3 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.455      ;
; 0.260 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[406]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a398~porta_datain_reg8 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.455      ;
; 0.260 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[233]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a229~porta_datain_reg4 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.456      ;
; 0.260 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[108]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a104~porta_datain_reg2 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.455      ;
; 0.260 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[13]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a10~porta_datain_reg3  ; clock        ; clock       ; 0.000        ; 0.058      ; 0.456      ;
; 0.261 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[340]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a330~porta_datain_reg5 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.457      ;
; 0.261 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[590]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a576~porta_datain_reg7 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.460      ;
; 0.261 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[502]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a497~porta_datain_reg5 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.456      ;
; 0.261 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[374]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a371~porta_datain_reg3 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.457      ;
; 0.261 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[209]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a202~porta_datain_reg7 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.457      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a100~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a100~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a101~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a101~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a102~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a102~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg5 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RxD       ; clock      ; 3.064 ; 3.064 ; Rise       ; clock           ;
; notReset  ; clock      ; 5.349 ; 5.349 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RxD       ; clock      ; -2.643 ; -2.643 ; Rise       ; clock           ;
; notReset  ; clock      ; -1.752 ; -1.752 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ledFirst      ; clock      ; 6.264 ; 6.264 ; Rise       ; clock           ;
; ledIdle       ; clock      ; 6.109 ; 6.109 ; Rise       ; clock           ;
; ledInput      ; clock      ; 6.268 ; 6.268 ; Rise       ; clock           ;
; ledMatch      ; clock      ; 6.081 ; 6.081 ; Rise       ; clock           ;
; ledNext       ; clock      ; 5.769 ; 5.769 ; Rise       ; clock           ;
; ledNotMatch   ; clock      ; 6.397 ; 6.397 ; Rise       ; clock           ;
; segmentx0[*]  ; clock      ; 5.626 ; 5.626 ; Rise       ; clock           ;
;  segmentx0[0] ; clock      ; 5.044 ; 5.044 ; Rise       ; clock           ;
;  segmentx0[1] ; clock      ; 4.650 ; 4.650 ; Rise       ; clock           ;
;  segmentx0[2] ; clock      ; 4.647 ; 4.647 ; Rise       ; clock           ;
;  segmentx0[3] ; clock      ; 5.626 ; 5.626 ; Rise       ; clock           ;
;  segmentx0[4] ; clock      ; 5.137 ; 5.137 ; Rise       ; clock           ;
;  segmentx0[5] ; clock      ; 4.903 ; 4.903 ; Rise       ; clock           ;
;  segmentx0[6] ; clock      ; 4.800 ; 4.800 ; Rise       ; clock           ;
; segmentx1[*]  ; clock      ; 5.955 ; 5.955 ; Rise       ; clock           ;
;  segmentx1[0] ; clock      ; 5.203 ; 5.203 ; Rise       ; clock           ;
;  segmentx1[1] ; clock      ; 5.310 ; 5.310 ; Rise       ; clock           ;
;  segmentx1[2] ; clock      ; 5.442 ; 5.442 ; Rise       ; clock           ;
;  segmentx1[3] ; clock      ; 5.524 ; 5.524 ; Rise       ; clock           ;
;  segmentx1[4] ; clock      ; 4.984 ; 4.984 ; Rise       ; clock           ;
;  segmentx1[5] ; clock      ; 5.463 ; 5.463 ; Rise       ; clock           ;
;  segmentx1[6] ; clock      ; 5.955 ; 5.955 ; Rise       ; clock           ;
; segmentx2[*]  ; clock      ; 6.220 ; 6.220 ; Rise       ; clock           ;
;  segmentx2[0] ; clock      ; 4.883 ; 4.883 ; Rise       ; clock           ;
;  segmentx2[1] ; clock      ; 6.220 ; 6.220 ; Rise       ; clock           ;
;  segmentx2[2] ; clock      ; 5.590 ; 5.590 ; Rise       ; clock           ;
;  segmentx2[3] ; clock      ; 6.084 ; 6.084 ; Rise       ; clock           ;
;  segmentx2[4] ; clock      ; 5.438 ; 5.438 ; Rise       ; clock           ;
;  segmentx2[5] ; clock      ; 4.837 ; 4.837 ; Rise       ; clock           ;
;  segmentx2[6] ; clock      ; 5.095 ; 5.095 ; Rise       ; clock           ;
; segmenty0[*]  ; clock      ; 6.362 ; 6.362 ; Rise       ; clock           ;
;  segmenty0[0] ; clock      ; 5.611 ; 5.611 ; Rise       ; clock           ;
;  segmenty0[1] ; clock      ; 5.548 ; 5.548 ; Rise       ; clock           ;
;  segmenty0[2] ; clock      ; 5.531 ; 5.531 ; Rise       ; clock           ;
;  segmenty0[3] ; clock      ; 5.687 ; 5.687 ; Rise       ; clock           ;
;  segmenty0[4] ; clock      ; 6.362 ; 6.362 ; Rise       ; clock           ;
;  segmenty0[5] ; clock      ; 5.168 ; 5.168 ; Rise       ; clock           ;
;  segmenty0[6] ; clock      ; 6.288 ; 6.288 ; Rise       ; clock           ;
; segmenty1[*]  ; clock      ; 5.768 ; 5.768 ; Rise       ; clock           ;
;  segmenty1[0] ; clock      ; 5.768 ; 5.768 ; Rise       ; clock           ;
;  segmenty1[1] ; clock      ; 5.513 ; 5.513 ; Rise       ; clock           ;
;  segmenty1[2] ; clock      ; 5.240 ; 5.240 ; Rise       ; clock           ;
;  segmenty1[3] ; clock      ; 5.033 ; 5.033 ; Rise       ; clock           ;
;  segmenty1[4] ; clock      ; 5.181 ; 5.181 ; Rise       ; clock           ;
;  segmenty1[5] ; clock      ; 4.848 ; 4.848 ; Rise       ; clock           ;
;  segmenty1[6] ; clock      ; 5.036 ; 5.036 ; Rise       ; clock           ;
; segmenty2[*]  ; clock      ; 6.098 ; 6.098 ; Rise       ; clock           ;
;  segmenty2[0] ; clock      ; 5.536 ; 5.536 ; Rise       ; clock           ;
;  segmenty2[1] ; clock      ; 5.622 ; 5.622 ; Rise       ; clock           ;
;  segmenty2[2] ; clock      ; 5.652 ; 5.652 ; Rise       ; clock           ;
;  segmenty2[3] ; clock      ; 6.098 ; 6.098 ; Rise       ; clock           ;
;  segmenty2[4] ; clock      ; 4.865 ; 4.865 ; Rise       ; clock           ;
;  segmenty2[5] ; clock      ; 4.370 ; 4.370 ; Rise       ; clock           ;
;  segmenty2[6] ; clock      ; 4.579 ; 4.579 ; Rise       ; clock           ;
; valid         ; clock      ; 4.814 ; 4.814 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ledFirst      ; clock      ; 6.160 ; 6.160 ; Rise       ; clock           ;
; ledIdle       ; clock      ; 6.003 ; 6.003 ; Rise       ; clock           ;
; ledInput      ; clock      ; 6.145 ; 6.145 ; Rise       ; clock           ;
; ledMatch      ; clock      ; 5.969 ; 5.969 ; Rise       ; clock           ;
; ledNext       ; clock      ; 5.653 ; 5.653 ; Rise       ; clock           ;
; ledNotMatch   ; clock      ; 6.290 ; 6.290 ; Rise       ; clock           ;
; segmentx0[*]  ; clock      ; 4.647 ; 4.647 ; Rise       ; clock           ;
;  segmentx0[0] ; clock      ; 5.044 ; 5.044 ; Rise       ; clock           ;
;  segmentx0[1] ; clock      ; 4.650 ; 4.650 ; Rise       ; clock           ;
;  segmentx0[2] ; clock      ; 4.647 ; 4.647 ; Rise       ; clock           ;
;  segmentx0[3] ; clock      ; 5.626 ; 5.626 ; Rise       ; clock           ;
;  segmentx0[4] ; clock      ; 5.137 ; 5.137 ; Rise       ; clock           ;
;  segmentx0[5] ; clock      ; 4.903 ; 4.903 ; Rise       ; clock           ;
;  segmentx0[6] ; clock      ; 4.800 ; 4.800 ; Rise       ; clock           ;
; segmentx1[*]  ; clock      ; 4.984 ; 4.984 ; Rise       ; clock           ;
;  segmentx1[0] ; clock      ; 5.203 ; 5.203 ; Rise       ; clock           ;
;  segmentx1[1] ; clock      ; 5.310 ; 5.310 ; Rise       ; clock           ;
;  segmentx1[2] ; clock      ; 5.442 ; 5.442 ; Rise       ; clock           ;
;  segmentx1[3] ; clock      ; 5.524 ; 5.524 ; Rise       ; clock           ;
;  segmentx1[4] ; clock      ; 4.984 ; 4.984 ; Rise       ; clock           ;
;  segmentx1[5] ; clock      ; 5.463 ; 5.463 ; Rise       ; clock           ;
;  segmentx1[6] ; clock      ; 5.955 ; 5.955 ; Rise       ; clock           ;
; segmentx2[*]  ; clock      ; 4.837 ; 4.837 ; Rise       ; clock           ;
;  segmentx2[0] ; clock      ; 4.883 ; 4.883 ; Rise       ; clock           ;
;  segmentx2[1] ; clock      ; 6.220 ; 6.220 ; Rise       ; clock           ;
;  segmentx2[2] ; clock      ; 5.590 ; 5.590 ; Rise       ; clock           ;
;  segmentx2[3] ; clock      ; 6.084 ; 6.084 ; Rise       ; clock           ;
;  segmentx2[4] ; clock      ; 5.438 ; 5.438 ; Rise       ; clock           ;
;  segmentx2[5] ; clock      ; 4.837 ; 4.837 ; Rise       ; clock           ;
;  segmentx2[6] ; clock      ; 5.095 ; 5.095 ; Rise       ; clock           ;
; segmenty0[*]  ; clock      ; 5.168 ; 5.168 ; Rise       ; clock           ;
;  segmenty0[0] ; clock      ; 5.611 ; 5.611 ; Rise       ; clock           ;
;  segmenty0[1] ; clock      ; 5.548 ; 5.548 ; Rise       ; clock           ;
;  segmenty0[2] ; clock      ; 5.531 ; 5.531 ; Rise       ; clock           ;
;  segmenty0[3] ; clock      ; 5.687 ; 5.687 ; Rise       ; clock           ;
;  segmenty0[4] ; clock      ; 6.362 ; 6.362 ; Rise       ; clock           ;
;  segmenty0[5] ; clock      ; 5.168 ; 5.168 ; Rise       ; clock           ;
;  segmenty0[6] ; clock      ; 6.288 ; 6.288 ; Rise       ; clock           ;
; segmenty1[*]  ; clock      ; 4.848 ; 4.848 ; Rise       ; clock           ;
;  segmenty1[0] ; clock      ; 5.768 ; 5.768 ; Rise       ; clock           ;
;  segmenty1[1] ; clock      ; 5.513 ; 5.513 ; Rise       ; clock           ;
;  segmenty1[2] ; clock      ; 5.240 ; 5.240 ; Rise       ; clock           ;
;  segmenty1[3] ; clock      ; 5.033 ; 5.033 ; Rise       ; clock           ;
;  segmenty1[4] ; clock      ; 5.181 ; 5.181 ; Rise       ; clock           ;
;  segmenty1[5] ; clock      ; 4.848 ; 4.848 ; Rise       ; clock           ;
;  segmenty1[6] ; clock      ; 5.036 ; 5.036 ; Rise       ; clock           ;
; segmenty2[*]  ; clock      ; 4.370 ; 4.370 ; Rise       ; clock           ;
;  segmenty2[0] ; clock      ; 5.536 ; 5.536 ; Rise       ; clock           ;
;  segmenty2[1] ; clock      ; 5.622 ; 5.622 ; Rise       ; clock           ;
;  segmenty2[2] ; clock      ; 5.652 ; 5.652 ; Rise       ; clock           ;
;  segmenty2[3] ; clock      ; 6.098 ; 6.098 ; Rise       ; clock           ;
;  segmenty2[4] ; clock      ; 4.865 ; 4.865 ; Rise       ; clock           ;
;  segmenty2[5] ; clock      ; 4.370 ; 4.370 ; Rise       ; clock           ;
;  segmenty2[6] ; clock      ; 4.579 ; 4.579 ; Rise       ; clock           ;
; valid         ; clock      ; 4.814 ; 4.814 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -17.822    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  clock           ; -17.822    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -85175.646 ; 0.0   ; 0.0      ; 0.0     ; -16497.124          ;
;  clock           ; -85175.646 ; 0.000 ; N/A      ; N/A     ; -16497.124          ;
+------------------+------------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RxD       ; clock      ; 5.691  ; 5.691  ; Rise       ; clock           ;
; notReset  ; clock      ; 10.238 ; 10.238 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RxD       ; clock      ; -2.643 ; -2.643 ; Rise       ; clock           ;
; notReset  ; clock      ; -1.752 ; -1.752 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ledFirst      ; clock      ; 11.886 ; 11.886 ; Rise       ; clock           ;
; ledIdle       ; clock      ; 11.362 ; 11.362 ; Rise       ; clock           ;
; ledInput      ; clock      ; 11.854 ; 11.854 ; Rise       ; clock           ;
; ledMatch      ; clock      ; 11.254 ; 11.254 ; Rise       ; clock           ;
; ledNext       ; clock      ; 10.647 ; 10.647 ; Rise       ; clock           ;
; ledNotMatch   ; clock      ; 12.124 ; 12.124 ; Rise       ; clock           ;
; segmentx0[*]  ; clock      ; 10.562 ; 10.562 ; Rise       ; clock           ;
;  segmentx0[0] ; clock      ; 9.516  ; 9.516  ; Rise       ; clock           ;
;  segmentx0[1] ; clock      ; 8.521  ; 8.521  ; Rise       ; clock           ;
;  segmentx0[2] ; clock      ; 8.514  ; 8.514  ; Rise       ; clock           ;
;  segmentx0[3] ; clock      ; 10.562 ; 10.562 ; Rise       ; clock           ;
;  segmentx0[4] ; clock      ; 9.666  ; 9.666  ; Rise       ; clock           ;
;  segmentx0[5] ; clock      ; 9.107  ; 9.107  ; Rise       ; clock           ;
;  segmentx0[6] ; clock      ; 8.873  ; 8.873  ; Rise       ; clock           ;
; segmentx1[*]  ; clock      ; 11.028 ; 11.028 ; Rise       ; clock           ;
;  segmentx1[0] ; clock      ; 9.680  ; 9.680  ; Rise       ; clock           ;
;  segmentx1[1] ; clock      ; 9.920  ; 9.920  ; Rise       ; clock           ;
;  segmentx1[2] ; clock      ; 10.243 ; 10.243 ; Rise       ; clock           ;
;  segmentx1[3] ; clock      ; 10.461 ; 10.461 ; Rise       ; clock           ;
;  segmentx1[4] ; clock      ; 9.140  ; 9.140  ; Rise       ; clock           ;
;  segmentx1[5] ; clock      ; 10.313 ; 10.313 ; Rise       ; clock           ;
;  segmentx1[6] ; clock      ; 11.028 ; 11.028 ; Rise       ; clock           ;
; segmentx2[*]  ; clock      ; 11.568 ; 11.568 ; Rise       ; clock           ;
;  segmentx2[0] ; clock      ; 8.823  ; 8.823  ; Rise       ; clock           ;
;  segmentx2[1] ; clock      ; 11.568 ; 11.568 ; Rise       ; clock           ;
;  segmentx2[2] ; clock      ; 10.334 ; 10.334 ; Rise       ; clock           ;
;  segmentx2[3] ; clock      ; 11.309 ; 11.309 ; Rise       ; clock           ;
;  segmentx2[4] ; clock      ; 9.948  ; 9.948  ; Rise       ; clock           ;
;  segmentx2[5] ; clock      ; 8.706  ; 8.706  ; Rise       ; clock           ;
;  segmentx2[6] ; clock      ; 9.334  ; 9.334  ; Rise       ; clock           ;
; segmenty0[*]  ; clock      ; 11.667 ; 11.667 ; Rise       ; clock           ;
;  segmenty0[0] ; clock      ; 10.248 ; 10.248 ; Rise       ; clock           ;
;  segmenty0[1] ; clock      ; 9.988  ; 9.988  ; Rise       ; clock           ;
;  segmenty0[2] ; clock      ; 9.980  ; 9.980  ; Rise       ; clock           ;
;  segmenty0[3] ; clock      ; 10.470 ; 10.470 ; Rise       ; clock           ;
;  segmenty0[4] ; clock      ; 11.667 ; 11.667 ; Rise       ; clock           ;
;  segmenty0[5] ; clock      ; 9.264  ; 9.264  ; Rise       ; clock           ;
;  segmenty0[6] ; clock      ; 11.560 ; 11.560 ; Rise       ; clock           ;
; segmenty1[*]  ; clock      ; 10.807 ; 10.807 ; Rise       ; clock           ;
;  segmenty1[0] ; clock      ; 10.807 ; 10.807 ; Rise       ; clock           ;
;  segmenty1[1] ; clock      ; 10.064 ; 10.064 ; Rise       ; clock           ;
;  segmenty1[2] ; clock      ; 9.656  ; 9.656  ; Rise       ; clock           ;
;  segmenty1[3] ; clock      ; 9.158  ; 9.158  ; Rise       ; clock           ;
;  segmenty1[4] ; clock      ; 9.467  ; 9.467  ; Rise       ; clock           ;
;  segmenty1[5] ; clock      ; 8.672  ; 8.672  ; Rise       ; clock           ;
;  segmenty1[6] ; clock      ; 9.146  ; 9.146  ; Rise       ; clock           ;
; segmenty2[*]  ; clock      ; 11.405 ; 11.405 ; Rise       ; clock           ;
;  segmenty2[0] ; clock      ; 10.006 ; 10.006 ; Rise       ; clock           ;
;  segmenty2[1] ; clock      ; 10.097 ; 10.097 ; Rise       ; clock           ;
;  segmenty2[2] ; clock      ; 10.376 ; 10.376 ; Rise       ; clock           ;
;  segmenty2[3] ; clock      ; 11.405 ; 11.405 ; Rise       ; clock           ;
;  segmenty2[4] ; clock      ; 8.740  ; 8.740  ; Rise       ; clock           ;
;  segmenty2[5] ; clock      ; 7.733  ; 7.733  ; Rise       ; clock           ;
;  segmenty2[6] ; clock      ; 8.218  ; 8.218  ; Rise       ; clock           ;
; valid         ; clock      ; 8.698  ; 8.698  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ledFirst      ; clock      ; 6.160 ; 6.160 ; Rise       ; clock           ;
; ledIdle       ; clock      ; 6.003 ; 6.003 ; Rise       ; clock           ;
; ledInput      ; clock      ; 6.145 ; 6.145 ; Rise       ; clock           ;
; ledMatch      ; clock      ; 5.969 ; 5.969 ; Rise       ; clock           ;
; ledNext       ; clock      ; 5.653 ; 5.653 ; Rise       ; clock           ;
; ledNotMatch   ; clock      ; 6.290 ; 6.290 ; Rise       ; clock           ;
; segmentx0[*]  ; clock      ; 4.647 ; 4.647 ; Rise       ; clock           ;
;  segmentx0[0] ; clock      ; 5.044 ; 5.044 ; Rise       ; clock           ;
;  segmentx0[1] ; clock      ; 4.650 ; 4.650 ; Rise       ; clock           ;
;  segmentx0[2] ; clock      ; 4.647 ; 4.647 ; Rise       ; clock           ;
;  segmentx0[3] ; clock      ; 5.626 ; 5.626 ; Rise       ; clock           ;
;  segmentx0[4] ; clock      ; 5.137 ; 5.137 ; Rise       ; clock           ;
;  segmentx0[5] ; clock      ; 4.903 ; 4.903 ; Rise       ; clock           ;
;  segmentx0[6] ; clock      ; 4.800 ; 4.800 ; Rise       ; clock           ;
; segmentx1[*]  ; clock      ; 4.984 ; 4.984 ; Rise       ; clock           ;
;  segmentx1[0] ; clock      ; 5.203 ; 5.203 ; Rise       ; clock           ;
;  segmentx1[1] ; clock      ; 5.310 ; 5.310 ; Rise       ; clock           ;
;  segmentx1[2] ; clock      ; 5.442 ; 5.442 ; Rise       ; clock           ;
;  segmentx1[3] ; clock      ; 5.524 ; 5.524 ; Rise       ; clock           ;
;  segmentx1[4] ; clock      ; 4.984 ; 4.984 ; Rise       ; clock           ;
;  segmentx1[5] ; clock      ; 5.463 ; 5.463 ; Rise       ; clock           ;
;  segmentx1[6] ; clock      ; 5.955 ; 5.955 ; Rise       ; clock           ;
; segmentx2[*]  ; clock      ; 4.837 ; 4.837 ; Rise       ; clock           ;
;  segmentx2[0] ; clock      ; 4.883 ; 4.883 ; Rise       ; clock           ;
;  segmentx2[1] ; clock      ; 6.220 ; 6.220 ; Rise       ; clock           ;
;  segmentx2[2] ; clock      ; 5.590 ; 5.590 ; Rise       ; clock           ;
;  segmentx2[3] ; clock      ; 6.084 ; 6.084 ; Rise       ; clock           ;
;  segmentx2[4] ; clock      ; 5.438 ; 5.438 ; Rise       ; clock           ;
;  segmentx2[5] ; clock      ; 4.837 ; 4.837 ; Rise       ; clock           ;
;  segmentx2[6] ; clock      ; 5.095 ; 5.095 ; Rise       ; clock           ;
; segmenty0[*]  ; clock      ; 5.168 ; 5.168 ; Rise       ; clock           ;
;  segmenty0[0] ; clock      ; 5.611 ; 5.611 ; Rise       ; clock           ;
;  segmenty0[1] ; clock      ; 5.548 ; 5.548 ; Rise       ; clock           ;
;  segmenty0[2] ; clock      ; 5.531 ; 5.531 ; Rise       ; clock           ;
;  segmenty0[3] ; clock      ; 5.687 ; 5.687 ; Rise       ; clock           ;
;  segmenty0[4] ; clock      ; 6.362 ; 6.362 ; Rise       ; clock           ;
;  segmenty0[5] ; clock      ; 5.168 ; 5.168 ; Rise       ; clock           ;
;  segmenty0[6] ; clock      ; 6.288 ; 6.288 ; Rise       ; clock           ;
; segmenty1[*]  ; clock      ; 4.848 ; 4.848 ; Rise       ; clock           ;
;  segmenty1[0] ; clock      ; 5.768 ; 5.768 ; Rise       ; clock           ;
;  segmenty1[1] ; clock      ; 5.513 ; 5.513 ; Rise       ; clock           ;
;  segmenty1[2] ; clock      ; 5.240 ; 5.240 ; Rise       ; clock           ;
;  segmenty1[3] ; clock      ; 5.033 ; 5.033 ; Rise       ; clock           ;
;  segmenty1[4] ; clock      ; 5.181 ; 5.181 ; Rise       ; clock           ;
;  segmenty1[5] ; clock      ; 4.848 ; 4.848 ; Rise       ; clock           ;
;  segmenty1[6] ; clock      ; 5.036 ; 5.036 ; Rise       ; clock           ;
; segmenty2[*]  ; clock      ; 4.370 ; 4.370 ; Rise       ; clock           ;
;  segmenty2[0] ; clock      ; 5.536 ; 5.536 ; Rise       ; clock           ;
;  segmenty2[1] ; clock      ; 5.622 ; 5.622 ; Rise       ; clock           ;
;  segmenty2[2] ; clock      ; 5.652 ; 5.652 ; Rise       ; clock           ;
;  segmenty2[3] ; clock      ; 6.098 ; 6.098 ; Rise       ; clock           ;
;  segmenty2[4] ; clock      ; 4.865 ; 4.865 ; Rise       ; clock           ;
;  segmenty2[5] ; clock      ; 4.370 ; 4.370 ; Rise       ; clock           ;
;  segmenty2[6] ; clock      ; 4.579 ; 4.579 ; Rise       ; clock           ;
; valid         ; clock      ; 4.814 ; 4.814 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+----------+------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+------------+----------+----------+----------+
; clock      ; clock    ; 1634623992 ; 0        ; 0        ; 0        ;
+------------+----------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+----------+------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+------------+----------+----------+----------+
; clock      ; clock    ; 1634623992 ; 0        ; 0        ; 0        ;
+------------+----------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5859  ; 5859 ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 30 11:54:09 2015
Info: Command: quartus_sta template_matching -c top_level
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.822
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.822    -85175.646 clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627    -16497.124 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.134
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.134    -35932.064 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627    -16497.124 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 725 megabytes
    Info: Processing ended: Wed Dec 30 11:54:27 2015
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:16


