Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec 22 22:02:51 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab10_control_sets_placed.rpt
| Design       : lab10
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1324 |          744 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             651 |          447 |
| Yes          | No                    | No                     |              28 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             378 |          192 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------+---------------------------------+------------------+----------------+--------------+
|    Clock Signal   |           Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_divider0/CLK |                                   |                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG    | uart/tx_out_i_1_n_0               |                                 |                1 |              1 |         1.00 |
|  clk_divider0/CLK |                                   | vs0/button01                    |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG    | uart/rx_bits_remaining[3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG    | data[40][6]_i_1_n_0               |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG    |                                   | uart/rx_countdown[5]_i_1_n_0    |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG    | snakeTailX                        | snakeTailY[5]_i_1_n_0           |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG    |                                   | uart/recv_state_reg[0]_0        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG    |                                   | clk_divider0/counter[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG    |                                   | gameGrid[8][2][2]_i_1_n_0       |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG    | uart/rx_data[7]_i_1_n_0           |                                 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG    | uart/E[0]                         | vs0/button01                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG    | snakeHeadX[5]_i_1_n_0             | snakeTailY[5]_i_1_n_0           |                9 |              9 |         1.00 |
|  clk_divider0/CLK | vs0/pixel_tick                    | vs0/reset_n_0[0]                |                5 |             10 |         2.00 |
|  clk_divider0/CLK | vs0/E[0]                          | vs0/reset_n[0]                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG    | uart/tx_bits_remaining            |                                 |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG    | vs0/pixel_tick                    | vs0/SR[0]                       |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG    | snakeTailY[5]_i_2_n_0             | snakeTailY[5]_i_1_n_0           |               12 |             13 |         1.08 |
|  clk_IBUF_BUFG    |                                   | init_counter[0]_i_1_n_0         |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG    | score                             | score[17]_i_1_n_0               |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG    |                                   | snakeTailY[3]_i_1_n_0           |               25 |             27 |         1.08 |
|  clk_IBUF_BUFG    |                                   | snakeUpdateCounter[0]_i_1_n_0   |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | button00                          | button0[0]_i_1_n_0              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | button10                          | button1[0]_i_1_n_0              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | button20                          | button2[0]_i_1_n_0              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | button30                          | button3[0]_i_1_n_0              |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG    | vs0/snakeTailX_reg[2]_2           | vs0/button01                    |               11 |             36 |         3.27 |
|  clk_IBUF_BUFG    |                                   | vs0/button01                    |               19 |             42 |         2.21 |
|  clk_IBUF_BUFG    | snakeHeadY[5]_i_1_n_0             | snakeTailY[5]_i_1_n_0           |               46 |             48 |         1.04 |
|  clk_IBUF_BUFG    | seed6                             | vs0/button01                    |               57 |             80 |         1.40 |
|  clk_IBUF_BUFG    |                                   | snakeHeadInitDirection1         |              375 |            503 |         1.34 |
|  clk_IBUF_BUFG    |                                   |                                 |             1107 |           2775 |         2.51 |
+-------------------+-----------------------------------+---------------------------------+------------------+----------------+--------------+


