; Example of Part 2 (I-Pipeline CPU)
;  __________________________________________________________________________________________________
; |  InstrAddr  |   Instruction           |   Binary Code                          |   Hexadecimal  |
; |             |                         |    OPCode | Rs  | Rt  | immediate      |                |
	0x0000_0000		addiu	$R24, $R10, 10	; 0b001100_01010_11000_0000000000001010 => 0x31_58_00_0A
	0x0000_0004		subiu	$R25, $R10, 9	; 0b001101_01010_11001_0000000000001001 => 0x35_59_00_09
	0x0000_0008		sw		$R07, 8($R12)	; 0b010000_01100_00111_0000000000001000 => 0x41_87_00_08
	0x0000_000C		lw		$R26, 4($R12)	; 0b010001_01100_11010_0000000000000100 => 0x45_9A_00_04