;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB #-200, 46
	SUB @121, 103
	SUB #-200, 46
	JMN @12, #200
	ADD 0, 900
	ADD 0, 900
	SPL 12, <10
	ADD 710, 30
	SUB @1, @2
	JMN @12, #200
	SUB @1, @2
	ADD -1, <-20
	ADD 0, 900
	SUB #-200, 46
	MOV -11, <-20
	SPL 300, 90
	SPL 300, 90
	DJN -1, @-20
	SUB #0, -9
	DJN -1, @-20
	SUB #0, -9
	SUB -207, <-120
	SPL 300, 90
	SUB #72, @201
	SPL 0, -9
	SUB @121, @106
	SUB #72, @201
	SLT @62, @12
	SUB #72, @201
	SUB -0, 0
	SUB -0, 0
	SUB @121, 106
	DJN -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @125, 133
	SUB #0, -9
	JMP -90, 300
	SPL -110, -601
	ADD 210, 60
	CMP -207, <-120
	DJN -1, @-20
	SUB @121, 103
	MOV -11, <-20
	ADD 210, 60
