{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670240716289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670240716289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 08:45:16 2022 " "Processing started: Mon Dec 05 08:45:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670240716289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670240716289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_CL -c projeto_CL " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_CL -c projeto_CL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670240716289 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670240716697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roteamento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roteamento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roteamento-structural " "Found design unit 1: roteamento-structural" {  } { { "roteamento.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/roteamento.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717311 ""} { "Info" "ISGN_ENTITY_NAME" "1 roteamento " "Found entity 1: roteamento" {  } { { "roteamento.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/roteamento.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670240717311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_regs-structural " "Found design unit 1: buffer_regs-structural" {  } { { "buffer_regs.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/buffer_regs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717316 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_regs " "Found entity 1: buffer_regs" {  } { { "buffer_regs.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/buffer_regs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670240717316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbiter-structural " "Found design unit 1: arbiter-structural" {  } { { "arbiter.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/arbiter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717316 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/arbiter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670240717316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_cl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_cl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_CL-structural " "Found design unit 1: projeto_CL-structural" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717333 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_CL " "Found entity 1: projeto_CL" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670240717333 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "OUT_Package1 out OUT_East1 in projeto_CL.vhd(124) " "VHDL error at projeto_CL.vhd(124): actual port \"OUT_East1\" of mode \"in\" cannot be associated with formal port \"OUT_Package1\" of mode \"out\"" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 124 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670240717333 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "OUT_East1 projeto_CL.vhd(124) " "VHDL error at projeto_CL.vhd(124): can't update value of interface object \"OUT_East1\" of mode IN" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 124 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Quartus II" 0 -1 1670240717333 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "OUT_Package2 out OUT_East2 in projeto_CL.vhd(124) " "VHDL error at projeto_CL.vhd(124): actual port \"OUT_East2\" of mode \"in\" cannot be associated with formal port \"OUT_Package2\" of mode \"out\"" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 124 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670240717333 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "OUT_East2 projeto_CL.vhd(124) " "VHDL error at projeto_CL.vhd(124): can't update value of interface object \"OUT_East2\" of mode IN" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 124 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Quartus II" 0 -1 1670240717333 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670240717464 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 05 08:45:17 2022 " "Processing ended: Mon Dec 05 08:45:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670240717464 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670240717464 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670240717464 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670240717464 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus II Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670240718054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670240716289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670240716289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 08:45:16 2022 " "Processing started: Mon Dec 05 08:45:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670240716289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670240716289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_CL -c projeto_CL " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_CL -c projeto_CL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670240716289 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670240716697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roteamento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roteamento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roteamento-structural " "Found design unit 1: roteamento-structural" {  } { { "roteamento.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/roteamento.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717311 ""} { "Info" "ISGN_ENTITY_NAME" "1 roteamento " "Found entity 1: roteamento" {  } { { "roteamento.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/roteamento.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670240717311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_regs-structural " "Found design unit 1: buffer_regs-structural" {  } { { "buffer_regs.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/buffer_regs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717316 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_regs " "Found entity 1: buffer_regs" {  } { { "buffer_regs.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/buffer_regs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670240717316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbiter-structural " "Found design unit 1: arbiter-structural" {  } { { "arbiter.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/arbiter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717316 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/arbiter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670240717316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_cl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_cl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_CL-structural " "Found design unit 1: projeto_CL-structural" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717333 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_CL " "Found entity 1: projeto_CL" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240717333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670240717333 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "OUT_Package1 out OUT_East1 in projeto_CL.vhd(124) " "VHDL error at projeto_CL.vhd(124): actual port \"OUT_East1\" of mode \"in\" cannot be associated with formal port \"OUT_Package1\" of mode \"out\"" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 124 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670240717333 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "OUT_East1 projeto_CL.vhd(124) " "VHDL error at projeto_CL.vhd(124): can't update value of interface object \"OUT_East1\" of mode IN" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 124 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Quartus II" 0 -1 1670240717333 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "OUT_Package2 out OUT_East2 in projeto_CL.vhd(124) " "VHDL error at projeto_CL.vhd(124): actual port \"OUT_East2\" of mode \"in\" cannot be associated with formal port \"OUT_Package2\" of mode \"out\"" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 124 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670240717333 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "OUT_East2 projeto_CL.vhd(124) " "VHDL error at projeto_CL.vhd(124): can't update value of interface object \"OUT_East2\" of mode IN" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 124 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Quartus II" 0 -1 1670240717333 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670240717464 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 05 08:45:17 2022 " "Processing ended: Mon Dec 05 08:45:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670240717464 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670240717464 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670240717464 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670240717464 ""}
