# VLSI-LAB-EXP-6
## AIM:
To Simulate and Synthesis Inverter using CADENCE

## APPARATUS REQUIRED:
CADENCE VIRTUOSO
## PROCEDURE:

STEP:1 Cadence Virtuoso open procedere

STEP:2 Open MobaXterm

STEP:3 Click on Session (Top left Cornet)

STEP:4 Choose SSH

STEP:5 In Remote Host enter then on Password "student@cadence.saveetha.in"

STEP:6 Type xdg-open .

STEP:7 Create a new folder

STEP:8 Right click on folder window open

STEP:9 Terminal Command window will be opened

STEP:10 In Command window type the following. ->pwd ->tcsh -> Source / Cadence / Install /cshrc ->Welcome to Cadence tools suite" ->Virtuoso

STEP:11 Analog design window will be opened

STEP:12 Analog design using Virtuoso

STEP:13 In Virtuoso

STEP:14 File New library library nanae"

STEP:15 Choose Attach to an existing technology library

STEP:16 Choose the folder where you. need to work ->gpdk045 Apply

STEP:17 File cell veew choose library Type coll name

STEP:18 Schematic windere will be opened

## INVERTER:        

![image](https://github.com/subasri-123/VLSI-LAB-EXP-6/assets/166198549/d252f6d1-deab-46c7-9f10-a7ade180cbe6)
## output

![image](https://github.com/subasri-123/VLSI-LAB-EXP-6/assets/166198549/a9b31622-bc82-4188-87f6-18be1dcba25d)
## NAND

![image](https://github.com/subasri-123/VLSI-LAB-EXP-6/assets/166198549/16475e85-c336-4f00-8d85-99f4f794d01a)

## output

![image](https://github.com/subasri-123/VLSI-LAB-EXP-6/assets/166198549/582dd29a-0fda-46c6-9091-78641b07b099)

## NOR

![image](https://github.com/subasri-123/VLSI-LAB-EXP-6/assets/166198549/8b86d28f-b1c0-491e-aba4-e9d34db552b9)

## output

![image](https://github.com/subasri-123/VLSI-LAB-EXP-6/assets/166198549/d582360c-e547-4407-9408-272b5e273083)
## RESULT:

The Simulate and Synthesis Inverter using CADENCE is successfully verified.


