INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ZENG/Desktop/qyz/internship/Project/Hardware/matmul_baseline/matmul_baseline.srcs/sources_1/new/matrix_single_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mult_single_bit
