#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bdd240 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bd64a0 .scope module, "tb" "tb" 3 107;
 .timescale -12 -12;
L_0x1bdf660 .functor NOT 1, L_0x1c40310, C4<0>, C4<0>, C4<0>;
L_0x1bdbda0 .functor XOR 2, L_0x1c3ff40, L_0x1c40100, C4<00>, C4<00>;
L_0x1bf9610 .functor XOR 2, L_0x1bdbda0, L_0x1c401a0, C4<00>, C4<00>;
v0x1c2e800_0 .net *"_ivl_10", 1 0, L_0x1c401a0;  1 drivers
v0x1c2e900_0 .net *"_ivl_12", 1 0, L_0x1bf9610;  1 drivers
v0x1c2e9e0_0 .net *"_ivl_2", 1 0, L_0x1c3fea0;  1 drivers
v0x1c2eaa0_0 .net *"_ivl_4", 1 0, L_0x1c3ff40;  1 drivers
v0x1c2eb80_0 .net *"_ivl_6", 1 0, L_0x1c40100;  1 drivers
v0x1c2ecb0_0 .net *"_ivl_8", 1 0, L_0x1bdbda0;  1 drivers
v0x1c2ed90_0 .net "areset", 0 0, L_0x1bdb1c0;  1 drivers
v0x1c2ee30_0 .net "bump_left", 0 0, v0x1c2d460_0;  1 drivers
v0x1c2eed0_0 .net "bump_right", 0 0, v0x1c2d530_0;  1 drivers
v0x1c2f000_0 .var "clk", 0 0;
v0x1c2f0a0_0 .var/2u "stats1", 223 0;
v0x1c2f180_0 .var/2u "strobe", 0 0;
v0x1c2f240_0 .net "tb_match", 0 0, L_0x1c40310;  1 drivers
v0x1c2f2e0_0 .net "tb_mismatch", 0 0, L_0x1bdf660;  1 drivers
v0x1c2f380_0 .net "walk_left_dut", 0 0, v0x1c2e260_0;  1 drivers
v0x1c2f420_0 .net "walk_left_ref", 0 0, L_0x1c3f970;  1 drivers
v0x1c2f4c0_0 .net "walk_right_dut", 0 0, v0x1c2e3e0_0;  1 drivers
v0x1c2f560_0 .net "walk_right_ref", 0 0, L_0x1c3fc40;  1 drivers
v0x1c2f630_0 .net "wavedrom_enable", 0 0, v0x1c2d890_0;  1 drivers
v0x1c2f700_0 .net "wavedrom_title", 511 0, v0x1c2d930_0;  1 drivers
L_0x1c3fea0 .concat [ 1 1 0 0], L_0x1c3fc40, L_0x1c3f970;
L_0x1c3ff40 .concat [ 1 1 0 0], L_0x1c3fc40, L_0x1c3f970;
L_0x1c40100 .concat [ 1 1 0 0], v0x1c2e3e0_0, v0x1c2e260_0;
L_0x1c401a0 .concat [ 1 1 0 0], L_0x1c3fc40, L_0x1c3f970;
L_0x1c40310 .cmp/eeq 2, L_0x1c3fea0, L_0x1bf9610;
S_0x1bf02a0 .scope module, "good1" "reference_module" 3 154, 3 4 0, S_0x1bd64a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "walk_left";
    .port_info 5 /OUTPUT 1 "walk_right";
P_0x1c06d40 .param/l "WL" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1c06d80 .param/l "WR" 0 3 12, +C4<00000000000000000000000000000001>;
v0x1bdf060_0 .net *"_ivl_0", 31 0, L_0x1c2f800;  1 drivers
L_0x7f3335c1f0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1bdf4e0_0 .net *"_ivl_11", 30 0, L_0x7f3335c1f0a8;  1 drivers
L_0x7f3335c1f0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1bdf770_0 .net/2u *"_ivl_12", 31 0, L_0x7f3335c1f0f0;  1 drivers
L_0x7f3335c1f018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1bdb230_0 .net *"_ivl_3", 30 0, L_0x7f3335c1f018;  1 drivers
L_0x7f3335c1f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1bdb470_0 .net/2u *"_ivl_4", 31 0, L_0x7f3335c1f060;  1 drivers
v0x1bdb730_0 .net *"_ivl_8", 31 0, L_0x1c3fb00;  1 drivers
v0x1bdbef0_0 .net "areset", 0 0, L_0x1bdb1c0;  alias, 1 drivers
v0x1c2c0a0_0 .net "bump_left", 0 0, v0x1c2d460_0;  alias, 1 drivers
v0x1c2c160_0 .net "bump_right", 0 0, v0x1c2d530_0;  alias, 1 drivers
v0x1c2c220_0 .net "clk", 0 0, v0x1c2f000_0;  1 drivers
v0x1c2c2e0_0 .var "next", 0 0;
v0x1c2c3a0_0 .var "state", 0 0;
v0x1c2c460_0 .net "walk_left", 0 0, L_0x1c3f970;  alias, 1 drivers
v0x1c2c520_0 .net "walk_right", 0 0, L_0x1c3fc40;  alias, 1 drivers
E_0x1bedd70 .event posedge, v0x1bdbef0_0, v0x1c2c220_0;
E_0x1beddb0 .event anyedge, v0x1c2c3a0_0, v0x1c2c0a0_0, v0x1c2c160_0;
L_0x1c2f800 .concat [ 1 31 0 0], v0x1c2c3a0_0, L_0x7f3335c1f018;
L_0x1c3f970 .cmp/eq 32, L_0x1c2f800, L_0x7f3335c1f060;
L_0x1c3fb00 .concat [ 1 31 0 0], v0x1c2c3a0_0, L_0x7f3335c1f0a8;
L_0x1c3fc40 .cmp/eq 32, L_0x1c3fb00, L_0x7f3335c1f0f0;
S_0x1c2c6a0 .scope module, "stim1" "stimulus_gen" 3 148, 3 35 0, S_0x1bd64a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
L_0x1bdb1c0 .functor BUFZ 1, v0x1c2d700_0, C4<0>, C4<0>, C4<0>;
v0x1c2d3c0_0 .net "areset", 0 0, L_0x1bdb1c0;  alias, 1 drivers
v0x1c2d460_0 .var "bump_left", 0 0;
v0x1c2d530_0 .var "bump_right", 0 0;
v0x1c2d630_0 .net "clk", 0 0, v0x1c2f000_0;  alias, 1 drivers
v0x1c2d700_0 .var "reset", 0 0;
v0x1c2d7f0_0 .net "tb_match", 0 0, L_0x1c40310;  alias, 1 drivers
v0x1c2d890_0 .var "wavedrom_enable", 0 0;
v0x1c2d930_0 .var "wavedrom_title", 511 0;
E_0x1c0e6b0/0 .event negedge, v0x1c2c220_0;
E_0x1c0e6b0/1 .event posedge, v0x1c2c220_0;
E_0x1c0e6b0 .event/or E_0x1c0e6b0/0, E_0x1c0e6b0/1;
S_0x1c2c960 .scope task, "reset_test" "reset_test" 3 47, 3 47 0, S_0x1c2c6a0;
 .timescale -12 -12;
v0x1c2cc00_0 .var/2u "arfail", 0 0;
v0x1c2cce0_0 .var "async", 0 0;
v0x1c2cda0_0 .var/2u "datafail", 0 0;
v0x1c2ce40_0 .var/2u "srfail", 0 0;
E_0x1c0e9d0 .event posedge, v0x1c2c220_0;
E_0x1c2cba0 .event negedge, v0x1c2c220_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1c0e9d0;
    %wait E_0x1c0e9d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c2d700_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c0e9d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1c2cba0;
    %load/vec4 v0x1c2d7f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1c2cda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c2d700_0, 0;
    %wait E_0x1c0e9d0;
    %load/vec4 v0x1c2d7f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1c2cc00_0, 0, 1;
    %wait E_0x1c0e9d0;
    %load/vec4 v0x1c2d7f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1c2ce40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c2d700_0, 0;
    %load/vec4 v0x1c2ce40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 61 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1c2cc00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1c2cce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1c2cda0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1c2cce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 63 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1c2cf00 .scope task, "wavedrom_start" "wavedrom_start" 3 74, 3 74 0, S_0x1c2c6a0;
 .timescale -12 -12;
v0x1c2d100_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c2d1e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 77, 3 77 0, S_0x1c2c6a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c2daf0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1bd64a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "walk_left";
    .port_info 5 /OUTPUT 1 "walk_right";
v0x1c2dcd0_0 .net "areset", 0 0, L_0x1bdb1c0;  alias, 1 drivers
v0x1c2ddc0_0 .net "bump_left", 0 0, v0x1c2d460_0;  alias, 1 drivers
v0x1c2ded0_0 .net "bump_right", 0 0, v0x1c2d530_0;  alias, 1 drivers
v0x1c2dfc0_0 .net "clk", 0 0, v0x1c2f000_0;  alias, 1 drivers
v0x1c2e0b0_0 .var "state", 1 0;
v0x1c2e1a0_0 .net "walk_left", 0 0, v0x1c2e260_0;  alias, 1 drivers
v0x1c2e260_0 .var "walk_left_reg", 0 0;
v0x1c2e320_0 .net "walk_right", 0 0, v0x1c2e3e0_0;  alias, 1 drivers
v0x1c2e3e0_0 .var "walk_right_reg", 0 0;
S_0x1c2e630 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 172, 3 172 0, S_0x1bd64a0;
 .timescale -12 -12;
E_0x1bedb50 .event anyedge, v0x1c2f180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c2f180_0;
    %nor/r;
    %assign/vec4 v0x1c2f180_0, 0;
    %wait E_0x1bedb50;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c2c6a0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c2d700_0, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c2d460_0, 0;
    %assign/vec4 v0x1c2d530_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c2cce0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1c2c960;
    %join;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c0e9d0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c2d460_0, 0;
    %assign/vec4 v0x1c2d530_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c0e9d0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c2d460_0, 0;
    %assign/vec4 v0x1c2d530_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c0e9d0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c2d1e0;
    %join;
    %wait E_0x1c0e9d0;
    %pushi/vec4 200, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c0e6b0;
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %vpi_func 3 98 "$random" 32 {0 0 0};
    %and;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1c2d460_0, 0;
    %assign/vec4 v0x1c2d530_0, 0;
    %vpi_func 3 99 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1c2d700_0, 0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 102 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1bf02a0;
T_5 ;
Ewait_0 .event/or E_0x1beddb0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1c2c3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x1c2c0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v0x1c2c2e0_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x1c2c160_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0x1c2c2e0_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1bf02a0;
T_6 ;
    %wait E_0x1bedd70;
    %load/vec4 v0x1bdbef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c2c3a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1c2c2e0_0;
    %assign/vec4 v0x1c2c3a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1c2daf0;
T_7 ;
    %wait E_0x1bedd70;
    %load/vec4 v0x1c2dcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1c2e0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c2e260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c2e3e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1c2e0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1c2e0b0_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c2e260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c2e3e0_0, 0;
    %load/vec4 v0x1c2ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1c2e0b0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1c2ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1c2e0b0_0, 0;
T_7.9 ;
T_7.8 ;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c2e260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c2e3e0_0, 0;
    %load/vec4 v0x1c2ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1c2e0b0_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x1c2ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1c2e0b0_0, 0;
T_7.13 ;
T_7.12 ;
    %load/vec4 v0x1c2ddc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.17, 9;
    %load/vec4 v0x1c2ded0_0;
    %nor/r;
    %and;
T_7.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1c2e0b0_0, 0;
T_7.15 ;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1c2e260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c2e3e0_0, 0;
    %load/vec4 v0x1c2ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1c2e0b0_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x1c2ded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1c2e0b0_0, 0;
T_7.20 ;
T_7.19 ;
    %load/vec4 v0x1c2ddc0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.24, 9;
    %load/vec4 v0x1c2ded0_0;
    %nor/r;
    %and;
T_7.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1c2e0b0_0, 0;
T_7.22 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1bd64a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2f000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c2f180_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1bd64a0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c2f000_0;
    %inv;
    %store/vec4 v0x1c2f000_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1bd64a0;
T_10 ;
    %vpi_call/w 3 140 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 141 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c2d630_0, v0x1c2f2e0_0, v0x1c2f000_0, v0x1c2ed90_0, v0x1c2ee30_0, v0x1c2eed0_0, v0x1c2f420_0, v0x1c2f380_0, v0x1c2f560_0, v0x1c2f4c0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1bd64a0;
T_11 ;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 181 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 182 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 183 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 184 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 186 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 187 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 188 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1bd64a0;
T_12 ;
    %wait E_0x1c0e6b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c2f0a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2f0a0_0, 4, 32;
    %load/vec4 v0x1c2f240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 199 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2f0a0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c2f0a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2f0a0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1c2f420_0;
    %load/vec4 v0x1c2f420_0;
    %load/vec4 v0x1c2f380_0;
    %xor;
    %load/vec4 v0x1c2f420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 203 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2f0a0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2f0a0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1c2f560_0;
    %load/vec4 v0x1c2f560_0;
    %load/vec4 v0x1c2f4c0_0;
    %xor;
    %load/vec4 v0x1c2f560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 206 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2f0a0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1c2f0a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c2f0a0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings1/lemmings1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/lemmings1/iter1/response2/top_module.sv";
