<profile>

<section name = "Vivado HLS Report for 'iq_mult'" level="0">
<item name = "Date">Tue Dec 22 13:01:29 2020
</item>
<item name = "Version">2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)</item>
<item name = "Project">up_conv</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045-ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.050, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 2, 0, 67, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 15, -</column>
<column name="Register">-, -, 94, -, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_i_fu_116_p2">*, 2, 0, 21, 8, 32</column>
<column name="y">+, 0, 0, 32, 32, 32</column>
<column name="tmp_q_fu_128_p2">and, 0, 0, 8, 8, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 1, 1, 1</column>
<column name="select_ln35_fu_121_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">3, 2, 1, 2</column>
<column name="i_tmp_blk_n">3, 2, 1, 2</column>
<column name="q_tmp_blk_n">3, 2, 1, 2</column>
<column name="ref_i_V_blk_n">3, 2, 1, 2</column>
<column name="ref_q_V_blk_n">3, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_tmp_read_reg_153">32, 0, 32, 0</column>
<column name="q_tmp_read_reg_158">1, 0, 1, 0</column>
<column name="q_tmp_read_reg_158_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ref_i_V_read_reg_143">8, 0, 8, 0</column>
<column name="ref_q_V_read_reg_148">8, 0, 8, 0</column>
<column name="ref_q_V_read_reg_148_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="tmp_i_reg_163">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, iq_mult, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, iq_mult, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, iq_mult, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, iq_mult, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, iq_mult, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, iq_mult, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, iq_mult, return value</column>
<column name="ref_i_V_dout">in, 8, ap_fifo, ref_i_V, pointer</column>
<column name="ref_i_V_empty_n">in, 1, ap_fifo, ref_i_V, pointer</column>
<column name="ref_i_V_read">out, 1, ap_fifo, ref_i_V, pointer</column>
<column name="ref_q_V_dout">in, 8, ap_fifo, ref_q_V, pointer</column>
<column name="ref_q_V_empty_n">in, 1, ap_fifo, ref_q_V, pointer</column>
<column name="ref_q_V_read">out, 1, ap_fifo, ref_q_V, pointer</column>
<column name="i_tmp_dout">in, 32, ap_fifo, i_tmp, pointer</column>
<column name="i_tmp_empty_n">in, 1, ap_fifo, i_tmp, pointer</column>
<column name="i_tmp_read">out, 1, ap_fifo, i_tmp, pointer</column>
<column name="q_tmp_dout">in, 1, ap_fifo, q_tmp, pointer</column>
<column name="q_tmp_empty_n">in, 1, ap_fifo, q_tmp, pointer</column>
<column name="q_tmp_read">out, 1, ap_fifo, q_tmp, pointer</column>
<column name="y">out, 32, ap_vld, y, pointer</column>
<column name="y_ap_vld">out, 1, ap_vld, y, pointer</column>
</table>
</item>
</section>
</profile>
