/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [17:0] _03_;
  reg [4:0] _04_;
  wire [6:0] _05_;
  wire [29:0] _06_;
  wire [10:0] _07_;
  wire [4:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [17:0] celloutsig_0_23z;
  wire [22:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [18:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [21:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire [9:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [12:0] celloutsig_0_47z;
  wire [16:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [2:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire [6:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_61z;
  wire celloutsig_0_66z;
  wire [2:0] celloutsig_0_69z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [2:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_83z;
  wire [8:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_96z;
  wire [5:0] celloutsig_0_97z;
  wire [10:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = ~celloutsig_0_39z[20];
  assign celloutsig_0_14z = ~celloutsig_0_5z[5];
  assign celloutsig_0_33z = ~((_00_ | celloutsig_0_15z) & celloutsig_0_5z[2]);
  assign celloutsig_0_70z = ~((celloutsig_0_55z | celloutsig_0_61z[0]) & celloutsig_0_0z[2]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_0_26z = ~((celloutsig_0_9z[2] | celloutsig_0_16z[3]) & celloutsig_0_11z[0]);
  assign celloutsig_0_42z = ~((celloutsig_0_40z[5] | celloutsig_0_31z[2]) & (celloutsig_0_22z | celloutsig_0_28z[9]));
  assign celloutsig_0_46z = ~((celloutsig_0_24z[3] | celloutsig_0_38z) & (celloutsig_0_40z[6] | celloutsig_0_33z));
  assign celloutsig_0_83z = ~((celloutsig_0_80z | celloutsig_0_70z) & (celloutsig_0_0z[2] | celloutsig_0_69z[2]));
  assign celloutsig_1_13z = ~((celloutsig_1_4z | in_data[110]) & (_01_ | celloutsig_1_8z[2]));
  assign celloutsig_0_66z = celloutsig_0_45z | ~(celloutsig_0_26z);
  assign celloutsig_0_7z = celloutsig_0_2z[3] | ~(celloutsig_0_2z[7]);
  assign celloutsig_1_1z = in_data[97] | ~(celloutsig_1_0z[4]);
  assign celloutsig_1_15z = _02_ | ~(celloutsig_1_1z);
  assign celloutsig_0_3z = in_data[57:52] + { celloutsig_0_0z[3], celloutsig_0_0z };
  assign celloutsig_0_35z = celloutsig_0_30z[5:0] + celloutsig_0_31z[9:4];
  assign celloutsig_1_0z = in_data[145:137] + in_data[113:105];
  assign celloutsig_0_19z = celloutsig_0_3z + { in_data[82], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[69:51] + celloutsig_0_1z[18:0];
  assign celloutsig_0_23z = celloutsig_0_2z[17:0] + { celloutsig_0_4z[10:7], celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_12z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 18'h00000;
    else _03_ <= { celloutsig_0_28z[6:3], celloutsig_0_8z, celloutsig_0_11z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 5'h00;
    else _04_ <= celloutsig_0_23z[4:0];
  reg [6:0] _30_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _30_ <= 7'h00;
    else _30_ <= { celloutsig_0_7z, celloutsig_0_3z };
  assign { _00_, _05_[5:0] } = _30_;
  reg [29:0] _31_;
  always_ff @(negedge clkin_data[96], negedge clkin_data[160])
    if (!clkin_data[160]) _31_ <= 30'h00000000;
    else _31_ <= { in_data[172:147], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z };
  assign { _06_[29:13], _01_, _06_[11:0] } = _31_;
  reg [10:0] _32_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[160])
    if (clkin_data[160]) _32_ <= 11'h000;
    else _32_ <= { celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_6z };
  assign { _07_[10:3], _02_, _07_[1:0] } = _32_;
  assign celloutsig_0_36z = { celloutsig_0_35z[4:2], celloutsig_0_35z } / { 1'h1, celloutsig_0_1z[5:3], celloutsig_0_0z };
  assign celloutsig_0_8z = in_data[51:43] / { 1'h1, celloutsig_0_3z[2], celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[105:102], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, in_data[146:142], in_data[96] };
  assign celloutsig_0_30z = { celloutsig_0_16z[12:4], celloutsig_0_14z } / { 1'h1, celloutsig_0_1z[12:7], celloutsig_0_18z };
  assign celloutsig_0_38z = { celloutsig_0_11z[4:1], celloutsig_0_22z } === celloutsig_0_0z;
  assign celloutsig_0_55z = celloutsig_0_28z[8:6] === celloutsig_0_28z[10:8];
  assign celloutsig_0_13z = { _00_, _05_[5:1] } === celloutsig_0_2z[13:8];
  assign celloutsig_0_27z = { celloutsig_0_16z[10:9], celloutsig_0_6z } === { celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_59z = celloutsig_0_2z[18:10] && { celloutsig_0_41z, celloutsig_0_19z, celloutsig_0_51z, celloutsig_0_53z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z } && { celloutsig_1_0z[6:5], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_29z = { celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_22z } && { _05_[2:1], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_21z };
  assign celloutsig_0_6z = celloutsig_0_3z[3:1] % { 1'h1, celloutsig_0_1z[8:7] };
  assign celloutsig_0_69z = _03_[9:7] % { 1'h1, celloutsig_0_3z[2], celloutsig_0_52z };
  assign celloutsig_0_96z = { celloutsig_0_39z[9:5], celloutsig_0_83z } % { 1'h1, _04_[3], celloutsig_0_66z, celloutsig_0_54z };
  assign celloutsig_0_17z = { celloutsig_0_1z[2:0], celloutsig_0_6z } % { 1'h1, _05_[5:1] };
  assign celloutsig_0_39z = { in_data[31:28], celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_34z } * { celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_79z = celloutsig_0_4z[9:7] * { celloutsig_0_22z, celloutsig_0_59z, celloutsig_0_46z };
  assign celloutsig_1_19z = { celloutsig_1_0z[6:1], celloutsig_1_12z } * { in_data[156:154], celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_0_21z = celloutsig_0_2z[7:5] * celloutsig_0_18z;
  assign celloutsig_0_0z = in_data[41:37] | in_data[44:40];
  assign celloutsig_0_54z = celloutsig_0_2z[8:6] | { celloutsig_0_5z[1:0], celloutsig_0_14z };
  assign celloutsig_0_1z = in_data[51:32] | { in_data[68:59], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z } | celloutsig_0_18z;
  assign celloutsig_0_28z = { _05_[5:0], celloutsig_0_0z, celloutsig_0_14z } | { celloutsig_0_9z[6:0], celloutsig_0_0z };
  assign celloutsig_0_51z = | { celloutsig_0_44z[6:1], celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_41z, celloutsig_0_6z };
  assign celloutsig_1_6z = | celloutsig_1_0z[8:4];
  assign celloutsig_0_22z = | celloutsig_0_9z[5:1];
  assign celloutsig_0_40z = { celloutsig_0_30z[3], celloutsig_0_3z, celloutsig_0_33z } >> { celloutsig_0_34z[3:2], celloutsig_0_35z };
  assign celloutsig_0_4z = { celloutsig_0_1z[17:7], celloutsig_0_3z } >> { celloutsig_0_1z[11:1], celloutsig_0_3z };
  assign celloutsig_0_43z = { celloutsig_0_5z[6], celloutsig_0_12z, celloutsig_0_38z } >> { celloutsig_0_1z[10], celloutsig_0_17z };
  assign celloutsig_0_44z = { celloutsig_0_12z[4:3], celloutsig_0_27z, celloutsig_0_43z } >> { _03_[8:5], celloutsig_0_35z };
  assign celloutsig_0_47z = { celloutsig_0_17z[3:0], celloutsig_0_40z, celloutsig_0_42z } >> { celloutsig_0_4z[10:1], celloutsig_0_18z };
  assign celloutsig_0_61z = { celloutsig_0_4z[13:3], celloutsig_0_29z, celloutsig_0_12z } >> { celloutsig_0_53z, celloutsig_0_54z, celloutsig_0_16z };
  assign celloutsig_0_97z = { celloutsig_0_7z, celloutsig_0_0z } >> { celloutsig_0_47z[11:9], celloutsig_0_79z };
  assign celloutsig_0_12z = { _00_, _05_[5:2] } >> celloutsig_0_9z[8:4];
  assign celloutsig_1_18z = { celloutsig_1_0z[8:6], celloutsig_1_15z, celloutsig_1_1z } >> { celloutsig_1_8z[1:0], celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_1z };
  assign celloutsig_0_18z = celloutsig_0_5z[2:0] >> { celloutsig_0_16z[10], celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_25z = celloutsig_0_11z[3:0] >> celloutsig_0_17z[3:0];
  assign celloutsig_0_34z = celloutsig_0_9z[4:0] << { celloutsig_0_16z[3:0], celloutsig_0_22z };
  assign celloutsig_0_5z = celloutsig_0_1z[14:8] << celloutsig_0_4z[11:5];
  assign celloutsig_0_9z = { celloutsig_0_4z[1:0], celloutsig_0_8z } << celloutsig_0_1z[16:6];
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z } << { celloutsig_1_0z[4:3], celloutsig_1_6z };
  assign celloutsig_0_11z = celloutsig_0_2z[16:12] << celloutsig_0_9z[8:4];
  assign celloutsig_0_16z = { in_data[94:93], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_13z } << in_data[69:57];
  assign celloutsig_0_31z = { celloutsig_0_24z[7:1], celloutsig_0_25z, celloutsig_0_13z } << { celloutsig_0_25z[3:1], celloutsig_0_21z, celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_20z[1:0], _00_, _05_[5:0], celloutsig_0_5z, celloutsig_0_5z } >> in_data[42:20];
  assign celloutsig_0_41z = ~((celloutsig_0_36z[5] & celloutsig_0_17z[0]) | (_05_[2] & celloutsig_0_35z[2]));
  assign celloutsig_0_45z = ~((celloutsig_0_23z[1] & celloutsig_0_0z[3]) | (celloutsig_0_9z[7] & celloutsig_0_1z[2]));
  assign celloutsig_0_52z = ~((celloutsig_0_26z & celloutsig_0_19z[1]) | (_03_[2] & celloutsig_0_9z[9]));
  assign celloutsig_0_80z = ~((celloutsig_0_4z[9] & celloutsig_0_38z) | (celloutsig_0_31z[9] & celloutsig_0_54z[0]));
  assign celloutsig_1_4z = ~((celloutsig_1_0z[4] & celloutsig_1_0z[1]) | (celloutsig_1_0z[5] & celloutsig_1_2z[3]));
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_2z[1]) | (celloutsig_1_1z & celloutsig_1_0z[7]));
  assign celloutsig_1_12z = ~((celloutsig_1_3z & celloutsig_1_7z) | (celloutsig_1_4z & celloutsig_1_1z));
  assign celloutsig_0_15z = ~((celloutsig_0_3z[1] & celloutsig_0_12z[4]) | (celloutsig_0_8z[4] & celloutsig_0_2z[4]));
  assign _05_[6] = _00_;
  assign _06_[12] = _01_;
  assign _07_[2] = _02_;
  assign { out_data[132:128], out_data[102:96], out_data[37:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
