TimeQuest Timing Analyzer report for CPUsystem
Sun Nov 23 22:44:36 2014
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops'
 14. Slow Model Hold: 'clock'
 15. Slow Model Recovery: 'clock'
 16. Slow Model Removal: 'clock'
 17. Slow Model Minimum Pulse Width: 'clock'
 18. Slow Model Minimum Pulse Width: 'fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops'
 29. Fast Model Setup: 'clock'
 30. Fast Model Hold: 'clock'
 31. Fast Model Hold: 'fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops'
 32. Fast Model Recovery: 'clock'
 33. Fast Model Removal: 'clock'
 34. Fast Model Minimum Pulse Width: 'clock'
 35. Fast Model Minimum Pulse Width: 'fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; CPUsystem                                                       ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------+
; Clock Name                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                  ;
+----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------+
; clock                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                                ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops } ;
+----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                       ;
+------------+-----------------+----------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                           ; Note                    ;
+------------+-----------------+----------------------------------------------------------------------+-------------------------+
; 187.55 MHz ; 187.55 MHz      ; clock                                                                ;                         ;
; 504.54 MHz ; 249.5 MHz       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; limit due to hold check ;
+------------+-----------------+----------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                      ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -9.985 ; -132.339      ;
; clock                                                                ; -4.332 ; -1830.021     ;
+----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                       ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -2.004 ; -19.467       ;
; clock                                                                ; -1.797 ; -1.797        ;
+----------------------------------------------------------------------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -0.441 ; -7.056        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.211 ; 0.000         ;
+-------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                        ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; clock                                                                ; -1.627 ; -1603.108     ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.303  ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops'                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                         ; Launch Clock ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; -9.985 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.005     ; 8.546      ;
; -9.738 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[7]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.000      ; 8.304      ;
; -9.567 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.002     ; 8.131      ;
; -9.478 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[4]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.005     ; 8.039      ;
; -9.451 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.007     ; 8.010      ;
; -9.435 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.000      ; 8.001      ;
; -9.431 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 7.999      ;
; -9.422 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][11]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.002     ; 7.986      ;
; -9.392 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_3   ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.004     ; 7.954      ;
; -9.385 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.005     ; 7.946      ;
; -9.379 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 7.947      ;
; -9.357 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_MOVE    ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.004     ; 7.919      ;
; -9.346 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.007     ; 7.905      ;
; -9.233 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.000      ; 7.799      ;
; -9.183 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][3]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.007     ; 7.742      ;
; -9.180 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_2   ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.004     ; 7.742      ;
; -9.173 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 7.741      ;
; -9.170 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_1 ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.004     ; 7.732      ;
; -9.156 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.001     ; 7.721      ;
; -9.127 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][4]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.005     ; 7.688      ;
; -9.084 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_ADDI    ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.004     ; 7.646      ;
; -9.082 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.007     ; 7.641      ;
; -9.074 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[10]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.007     ; 7.633      ;
; -9.057 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.002     ; 7.621      ;
; -9.000 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][8]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.010     ; 7.556      ;
; -8.996 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.005     ; 7.557      ;
; -8.992 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.004     ; 7.554      ;
; -8.972 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.001     ; 7.537      ;
; -8.965 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.002     ; 7.529      ;
; -8.927 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP    ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.004     ; 7.489      ;
; -8.926 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[9]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.005     ; 7.487      ;
; -8.917 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.005     ; 7.478      ;
; -8.888 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 7.456      ;
; -8.854 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][10]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.006     ; 7.414      ;
; -8.848 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.009     ; 7.405      ;
; -8.845 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1   ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.269     ; 7.142      ;
; -8.832 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.001     ; 7.397      ;
; -8.817 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.002     ; 7.381      ;
; -8.816 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.002     ; 7.380      ;
; -8.815 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][11]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.006     ; 7.375      ;
; -8.779 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[5]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.005     ; 7.340      ;
; -8.778 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][3]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.003     ; 7.341      ;
; -8.775 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.009     ; 7.332      ;
; -8.768 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][8]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.007     ; 7.327      ;
; -8.768 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 7.336      ;
; -8.764 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][3]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.006     ; 7.324      ;
; -8.753 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.007     ; 7.312      ;
; -8.734 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][7]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.002     ; 7.298      ;
; -8.733 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][11]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.002     ; 7.297      ;
; -8.712 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][7]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.007     ; 7.271      ;
; -8.707 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.007     ; 7.266      ;
; -8.690 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.006     ; 7.250      ;
; -8.689 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 7.257      ;
; -8.673 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.003     ; 7.236      ;
; -8.670 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 7.238      ;
; -8.658 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][10]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.002     ; 7.222      ;
; -8.656 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.002     ; 7.220      ;
; -8.618 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.009     ; 7.175      ;
; -8.604 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][11]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.003      ; 7.173      ;
; -8.563 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.003     ; 7.126      ;
; -8.557 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.009     ; 7.114      ;
; -8.551 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.010     ; 7.107      ;
; -8.541 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.009     ; 7.098      ;
; -8.503 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.009     ; 7.060      ;
; -8.468 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 7.036      ;
; -8.467 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][14]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 7.035      ;
; -8.456 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 7.024      ;
; -8.455 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.461     ; 6.560      ;
; -8.453 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 7.021      ;
; -8.439 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][10]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.006     ; 6.999      ;
; -8.429 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][4]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.009     ; 6.986      ;
; -8.420 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][9]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 6.988      ;
; -8.402 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][11]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.006     ; 6.962      ;
; -8.391 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.000      ; 6.957      ;
; -8.382 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.000      ; 6.948      ;
; -8.351 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14]  ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 1.000        ; 1.477      ; 9.875      ;
; -8.348 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][4]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.010     ; 6.904      ;
; -8.344 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][12]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.005      ; 6.915      ;
; -8.344 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][9]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.011     ; 6.899      ;
; -8.336 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 6.904      ;
; -8.324 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][10]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.002     ; 6.888      ;
; -8.313 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][7]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.001     ; 6.878      ;
; -8.309 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.001     ; 6.874      ;
; -8.293 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.006      ; 6.865      ;
; -8.276 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.081     ; 6.761      ;
; -8.274 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][9]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.006     ; 6.834      ;
; -8.274 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][9]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 6.842      ;
; -8.269 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]   ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 1.000        ; 1.548      ; 9.852      ;
; -8.259 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][15]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 6.827      ;
; -8.221 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 6.789      ;
; -8.196 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][7]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 6.764      ;
; -8.190 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][12]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 6.758      ;
; -8.189 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13]  ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 1.000        ; 1.359      ; 9.687      ;
; -8.188 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 6.756      ;
; -8.158 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][14]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.003      ; 6.727      ;
; -8.142 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][9]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.006     ; 6.702      ;
; -8.135 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12]  ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 1.000        ; 1.354      ; 9.655      ;
; -8.129 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[7]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14]  ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 1.000        ; 1.482      ; 9.658      ;
; -8.128 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][13]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; 0.002      ; 6.696      ;
; -8.120 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][8]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.010     ; 6.676      ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                        ; Launch Clock                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.332 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]      ; clock                                                                ; clock       ; 1.000        ; -0.102     ; 5.266      ;
; -4.332 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]      ; clock                                                                ; clock       ; 1.000        ; -0.102     ; 5.266      ;
; -4.332 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg2   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]      ; clock                                                                ; clock       ; 1.000        ; -0.102     ; 5.266      ;
; -4.332 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg3   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]      ; clock                                                                ; clock       ; 1.000        ; -0.102     ; 5.266      ;
; -4.332 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg4   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]      ; clock                                                                ; clock       ; 1.000        ; -0.102     ; 5.266      ;
; -4.332 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg5   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]      ; clock                                                                ; clock       ; 1.000        ; -0.102     ; 5.266      ;
; -4.332 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg6   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]      ; clock                                                                ; clock       ; 1.000        ; -0.102     ; 5.266      ;
; -4.332 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg7   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]      ; clock                                                                ; clock       ; 1.000        ; -0.102     ; 5.266      ;
; -4.332 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg8   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]      ; clock                                                                ; clock       ; 1.000        ; -0.102     ; 5.266      ;
; -4.332 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg9   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]      ; clock                                                                ; clock       ; 1.000        ; -0.102     ; 5.266      ;
; -4.332 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg10  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]      ; clock                                                                ; clock       ; 1.000        ; -0.102     ; 5.266      ;
; -4.332 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg11  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]      ; clock                                                                ; clock       ; 1.000        ; -0.102     ; 5.266      ;
; -4.311 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]      ; clock                                                                ; clock       ; 1.000        ; -0.092     ; 5.255      ;
; -4.311 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]      ; clock                                                                ; clock       ; 1.000        ; -0.092     ; 5.255      ;
; -4.311 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg2   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]      ; clock                                                                ; clock       ; 1.000        ; -0.092     ; 5.255      ;
; -4.311 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg3   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]      ; clock                                                                ; clock       ; 1.000        ; -0.092     ; 5.255      ;
; -4.311 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg4   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]      ; clock                                                                ; clock       ; 1.000        ; -0.092     ; 5.255      ;
; -4.311 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg5   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]      ; clock                                                                ; clock       ; 1.000        ; -0.092     ; 5.255      ;
; -4.311 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg6   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]      ; clock                                                                ; clock       ; 1.000        ; -0.092     ; 5.255      ;
; -4.311 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg7   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]      ; clock                                                                ; clock       ; 1.000        ; -0.092     ; 5.255      ;
; -4.311 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg8   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]      ; clock                                                                ; clock       ; 1.000        ; -0.092     ; 5.255      ;
; -4.311 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg9   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]      ; clock                                                                ; clock       ; 1.000        ; -0.092     ; 5.255      ;
; -4.311 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg10  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]      ; clock                                                                ; clock       ; 1.000        ; -0.092     ; 5.255      ;
; -4.311 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg11  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]      ; clock                                                                ; clock       ; 1.000        ; -0.092     ; 5.255      ;
; -4.205 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]   ; clock                                                                ; clock       ; 1.000        ; -0.111     ; 5.130      ;
; -4.205 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]   ; clock                                                                ; clock       ; 1.000        ; -0.111     ; 5.130      ;
; -4.205 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg2   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]   ; clock                                                                ; clock       ; 1.000        ; -0.111     ; 5.130      ;
; -4.205 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg3   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]   ; clock                                                                ; clock       ; 1.000        ; -0.111     ; 5.130      ;
; -4.205 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg4   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]   ; clock                                                                ; clock       ; 1.000        ; -0.111     ; 5.130      ;
; -4.205 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg5   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]   ; clock                                                                ; clock       ; 1.000        ; -0.111     ; 5.130      ;
; -4.205 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg6   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]   ; clock                                                                ; clock       ; 1.000        ; -0.111     ; 5.130      ;
; -4.205 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg7   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]   ; clock                                                                ; clock       ; 1.000        ; -0.111     ; 5.130      ;
; -4.205 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg8   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]   ; clock                                                                ; clock       ; 1.000        ; -0.111     ; 5.130      ;
; -4.205 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg9   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]   ; clock                                                                ; clock       ; 1.000        ; -0.111     ; 5.130      ;
; -4.205 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg10  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]   ; clock                                                                ; clock       ; 1.000        ; -0.111     ; 5.130      ;
; -4.205 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg11  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]   ; clock                                                                ; clock       ; 1.000        ; -0.111     ; 5.130      ;
; -4.167 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]   ; clock                                                                ; clock       ; 1.000        ; -0.106     ; 5.097      ;
; -4.167 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]   ; clock                                                                ; clock       ; 1.000        ; -0.106     ; 5.097      ;
; -4.167 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg2   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]   ; clock                                                                ; clock       ; 1.000        ; -0.106     ; 5.097      ;
; -4.167 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg3   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]   ; clock                                                                ; clock       ; 1.000        ; -0.106     ; 5.097      ;
; -4.167 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg4   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]   ; clock                                                                ; clock       ; 1.000        ; -0.106     ; 5.097      ;
; -4.167 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg5   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]   ; clock                                                                ; clock       ; 1.000        ; -0.106     ; 5.097      ;
; -4.167 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg6   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]   ; clock                                                                ; clock       ; 1.000        ; -0.106     ; 5.097      ;
; -4.167 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg7   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]   ; clock                                                                ; clock       ; 1.000        ; -0.106     ; 5.097      ;
; -4.167 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg8   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]   ; clock                                                                ; clock       ; 1.000        ; -0.106     ; 5.097      ;
; -4.167 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg9   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]   ; clock                                                                ; clock       ; 1.000        ; -0.106     ; 5.097      ;
; -4.167 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg10  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]   ; clock                                                                ; clock       ; 1.000        ; -0.106     ; 5.097      ;
; -4.167 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg11  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]   ; clock                                                                ; clock       ; 1.000        ; -0.106     ; 5.097      ;
; -4.146 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg0  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]  ; clock                                                                ; clock       ; 1.000        ; -0.090     ; 5.092      ;
; -4.146 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg1  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]  ; clock                                                                ; clock       ; 1.000        ; -0.090     ; 5.092      ;
; -4.146 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg2  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]  ; clock                                                                ; clock       ; 1.000        ; -0.090     ; 5.092      ;
; -4.146 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg3  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]  ; clock                                                                ; clock       ; 1.000        ; -0.090     ; 5.092      ;
; -4.146 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg4  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]  ; clock                                                                ; clock       ; 1.000        ; -0.090     ; 5.092      ;
; -4.146 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg5  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]  ; clock                                                                ; clock       ; 1.000        ; -0.090     ; 5.092      ;
; -4.146 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg6  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]  ; clock                                                                ; clock       ; 1.000        ; -0.090     ; 5.092      ;
; -4.146 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg7  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]  ; clock                                                                ; clock       ; 1.000        ; -0.090     ; 5.092      ;
; -4.146 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg8  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]  ; clock                                                                ; clock       ; 1.000        ; -0.090     ; 5.092      ;
; -4.146 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg9  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]  ; clock                                                                ; clock       ; 1.000        ; -0.090     ; 5.092      ;
; -4.146 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg10 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]  ; clock                                                                ; clock       ; 1.000        ; -0.090     ; 5.092      ;
; -4.146 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg11 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]  ; clock                                                                ; clock       ; 1.000        ; -0.090     ; 5.092      ;
; -4.143 ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]                                                      ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][6] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 1.000        ; -1.366     ; 3.813      ;
; -4.143 ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]                                                      ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][6] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 1.000        ; -1.366     ; 3.813      ;
; -4.140 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg0  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]  ; clock                                                                ; clock       ; 1.000        ; -0.079     ; 5.097      ;
; -4.140 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg1  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]  ; clock                                                                ; clock       ; 1.000        ; -0.079     ; 5.097      ;
; -4.140 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg2  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]  ; clock                                                                ; clock       ; 1.000        ; -0.079     ; 5.097      ;
; -4.140 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg3  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]  ; clock                                                                ; clock       ; 1.000        ; -0.079     ; 5.097      ;
; -4.140 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg4  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]  ; clock                                                                ; clock       ; 1.000        ; -0.079     ; 5.097      ;
; -4.140 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg5  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]  ; clock                                                                ; clock       ; 1.000        ; -0.079     ; 5.097      ;
; -4.140 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg6  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]  ; clock                                                                ; clock       ; 1.000        ; -0.079     ; 5.097      ;
; -4.140 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg7  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]  ; clock                                                                ; clock       ; 1.000        ; -0.079     ; 5.097      ;
; -4.140 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg8  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]  ; clock                                                                ; clock       ; 1.000        ; -0.079     ; 5.097      ;
; -4.140 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg9  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]  ; clock                                                                ; clock       ; 1.000        ; -0.079     ; 5.097      ;
; -4.140 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg10 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]  ; clock                                                                ; clock       ; 1.000        ; -0.079     ; 5.097      ;
; -4.140 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg11 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]  ; clock                                                                ; clock       ; 1.000        ; -0.079     ; 5.097      ;
; -4.108 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg0  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]     ; clock                                                                ; clock       ; 1.000        ; -0.061     ; 5.083      ;
; -4.108 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg1  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]     ; clock                                                                ; clock       ; 1.000        ; -0.061     ; 5.083      ;
; -4.108 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg2  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]     ; clock                                                                ; clock       ; 1.000        ; -0.061     ; 5.083      ;
; -4.108 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg3  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]     ; clock                                                                ; clock       ; 1.000        ; -0.061     ; 5.083      ;
; -4.108 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg4  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]     ; clock                                                                ; clock       ; 1.000        ; -0.061     ; 5.083      ;
; -4.108 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg5  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]     ; clock                                                                ; clock       ; 1.000        ; -0.061     ; 5.083      ;
; -4.108 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg6  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]     ; clock                                                                ; clock       ; 1.000        ; -0.061     ; 5.083      ;
; -4.108 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg7  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]     ; clock                                                                ; clock       ; 1.000        ; -0.061     ; 5.083      ;
; -4.108 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg8  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]     ; clock                                                                ; clock       ; 1.000        ; -0.061     ; 5.083      ;
; -4.108 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg9  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]     ; clock                                                                ; clock       ; 1.000        ; -0.061     ; 5.083      ;
; -4.108 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg10 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]     ; clock                                                                ; clock       ; 1.000        ; -0.061     ; 5.083      ;
; -4.108 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg11 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]     ; clock                                                                ; clock       ; 1.000        ; -0.061     ; 5.083      ;
; -4.098 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]      ; clock                                                                ; clock       ; 1.000        ; -0.112     ; 5.022      ;
; -4.098 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]      ; clock                                                                ; clock       ; 1.000        ; -0.112     ; 5.022      ;
; -4.098 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8~portb_address_reg2   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]      ; clock                                                                ; clock       ; 1.000        ; -0.112     ; 5.022      ;
; -4.098 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8~portb_address_reg3   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]      ; clock                                                                ; clock       ; 1.000        ; -0.112     ; 5.022      ;
; -4.098 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8~portb_address_reg4   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]      ; clock                                                                ; clock       ; 1.000        ; -0.112     ; 5.022      ;
; -4.098 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8~portb_address_reg5   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]      ; clock                                                                ; clock       ; 1.000        ; -0.112     ; 5.022      ;
; -4.098 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8~portb_address_reg6   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]      ; clock                                                                ; clock       ; 1.000        ; -0.112     ; 5.022      ;
; -4.098 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8~portb_address_reg7   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]      ; clock                                                                ; clock       ; 1.000        ; -0.112     ; 5.022      ;
; -4.098 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8~portb_address_reg8   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]      ; clock                                                                ; clock       ; 1.000        ; -0.112     ; 5.022      ;
; -4.098 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8~portb_address_reg9   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]      ; clock                                                                ; clock       ; 1.000        ; -0.112     ; 5.022      ;
; -4.098 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8~portb_address_reg10  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]      ; clock                                                                ; clock       ; 1.000        ; -0.112     ; 5.022      ;
; -4.098 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8~portb_address_reg11  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]      ; clock                                                                ; clock       ; 1.000        ; -0.112     ; 5.022      ;
; -4.095 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[3]   ; clock                                                                ; clock       ; 1.000        ; -0.109     ; 5.022      ;
; -4.095 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[3]   ; clock                                                                ; clock       ; 1.000        ; -0.109     ; 5.022      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops'                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                        ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -2.004 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 4.124      ; 2.370      ;
; -1.840 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 4.123      ; 2.533      ;
; -1.546 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 4.009      ; 2.713      ;
; -1.504 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 4.124      ; 2.370      ;
; -1.471 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 4.153      ; 2.932      ;
; -1.340 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 4.123      ; 2.533      ;
; -1.176 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 3.997      ; 3.071      ;
; -1.167 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 3.997      ; 3.080      ;
; -1.159 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 4.009      ; 3.100      ;
; -1.108 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 3.990      ; 3.132      ;
; -1.093 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 4.009      ; 3.166      ;
; -1.084 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 4.037      ; 3.203      ;
; -1.046 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 4.009      ; 2.713      ;
; -1.042 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 4.037      ; 3.245      ;
; -1.018 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 3.997      ; 3.229      ;
; -1.007 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 4.115      ; 3.358      ;
; -1.001 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 4.008      ; 3.257      ;
; -0.971 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 4.153      ; 2.932      ;
; -0.934 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 3.992      ; 3.308      ;
; -0.817 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 4.186      ; 3.619      ;
; -0.676 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 3.997      ; 3.071      ;
; -0.667 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 3.997      ; 3.080      ;
; -0.659 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 4.009      ; 3.100      ;
; -0.608 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 3.990      ; 3.132      ;
; -0.593 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 4.009      ; 3.166      ;
; -0.584 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 4.037      ; 3.203      ;
; -0.542 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 4.037      ; 3.245      ;
; -0.518 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 3.997      ; 3.229      ;
; -0.507 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 4.115      ; 3.358      ;
; -0.501 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 4.008      ; 3.257      ;
; -0.434 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 3.992      ; 3.308      ;
; -0.317 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 4.186      ; 3.619      ;
; 0.215  ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15]                      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 1.490      ; 1.205      ;
; 0.316  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.410      ; 1.726      ;
; 0.464  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.409      ; 1.873      ;
; 0.699  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.410      ; 2.109      ;
; 0.758  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.295      ; 2.053      ;
; 0.833  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.439      ; 2.272      ;
; 1.093  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.409      ; 2.502      ;
; 1.128  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.283      ; 2.411      ;
; 1.137  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.283      ; 2.420      ;
; 1.145  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.295      ; 2.440      ;
; 1.196  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.276      ; 2.472      ;
; 1.211  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.295      ; 2.506      ;
; 1.220  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.323      ; 2.543      ;
; 1.262  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.323      ; 2.585      ;
; 1.286  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.283      ; 2.569      ;
; 1.297  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.401      ; 2.698      ;
; 1.303  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.294      ; 2.597      ;
; 1.370  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.278      ; 2.648      ;
; 1.487  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.472      ; 2.959      ;
; 1.773  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.283      ; 3.056      ;
; 1.779  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.283      ; 3.062      ;
; 1.862  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.439      ; 3.301      ;
; 1.926  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.323      ; 3.249      ;
; 1.927  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.283      ; 3.210      ;
; 1.931  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.323      ; 3.254      ;
; 1.945  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.295      ; 3.240      ;
; 1.968  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.295      ; 3.263      ;
; 2.037  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.276      ; 3.313      ;
; 2.038  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.401      ; 3.439      ;
; 2.126  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.295      ; 3.421      ;
; 2.142  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][12]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.362      ; 3.504      ;
; 2.206  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.278      ; 3.484      ;
; 2.292  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.294      ; 3.586      ;
; 2.312  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.222      ; 3.534      ;
; 2.338  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.095      ; 3.433      ;
; 2.361  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.095      ; 3.456      ;
; 2.395  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.107      ; 3.502      ;
; 2.407  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.107      ; 3.514      ;
; 2.454  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.107      ; 3.561      ;
; 2.472  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.472      ; 3.944      ;
; 2.502  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.213      ; 3.715      ;
; 2.503  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.492      ; 3.995      ;
; 2.512  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.095      ; 3.607      ;
; 2.514  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][15]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.500      ; 4.014      ;
; 2.526  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][14]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.485      ; 4.011      ;
; 2.550  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.251      ; 3.801      ;
; 2.553  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.490      ; 4.043      ;
; 2.571  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.106      ; 3.677      ;
; 2.610  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.492      ; 4.102      ;
; 2.623  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.485      ; 4.108      ;
; 2.646  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[5]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.359      ; 4.005      ;
; 2.666  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][13]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.369      ; 4.035      ;
; 2.690  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.483      ; 4.173      ;
; 2.783  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][12]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.364      ; 4.147      ;
; 2.785  ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.352      ; 4.137      ;
; 2.804  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.135      ; 3.939      ;
; 2.804  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[11]           ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.485      ; 4.289      ;
; 2.821  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.135      ; 3.956      ;
; 2.828  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][12]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.355      ; 4.183      ;
; 2.832  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_ADDI   ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.360      ; 4.192      ;
; 2.849  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.221      ; 4.070      ;
; 2.875  ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]           ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.340      ; 4.215      ;
; 2.887  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.378      ; 4.265      ;
; 2.899  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][2]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.374      ; 4.273      ;
; 2.908  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][14]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.491      ; 4.399      ;
; 2.916  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.090      ; 4.006      ;
; 2.917  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.373      ; 4.290      ;
; 2.919  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][14]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 1.485      ; 4.404      ;
+--------+----------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                ; Launch Clock                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.797 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.buscar     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.637      ; 1.356      ;
; -1.297 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.buscar     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; -0.500       ; 2.637      ; 1.356      ;
; 0.179  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.638      ; 3.333      ;
; 0.179  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][1]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.638      ; 3.333      ;
; 0.315  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][11]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.639      ; 3.470      ;
; 0.315  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][9]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.639      ; 3.470      ;
; 0.315  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][10]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.639      ; 3.470      ;
; 0.321  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][0]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.634      ; 3.471      ;
; 0.321  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][1]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.634      ; 3.471      ;
; 0.321  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.634      ; 3.471      ;
; 0.321  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][7]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.634      ; 3.471      ;
; 0.391  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_2   ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_2  ; clock                                                                ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_2  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_2 ; clock                                                                ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_1   ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_1  ; clock                                                                ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_1  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_1 ; clock                                                                ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.531  ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]              ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]             ; clock                                                                ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.553  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.700      ;
; 0.554  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][0]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.633      ; 3.703      ;
; 0.564  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][0]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.711      ;
; 0.564  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][1]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.711      ;
; 0.564  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.711      ;
; 0.564  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][7]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.711      ;
; 0.573  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.720      ;
; 0.573  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.720      ;
; 0.573  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][7]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.720      ;
; 0.587  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][11]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.637      ; 3.740      ;
; 0.587  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][12]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.637      ; 3.740      ;
; 0.587  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][11]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.639      ; 3.742      ;
; 0.587  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][3]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.639      ; 3.742      ;
; 0.587  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][10]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.637      ; 3.740      ;
; 0.587  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][9]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.639      ; 3.742      ;
; 0.587  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][10]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.639      ; 3.742      ;
; 0.587  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][6]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.639      ; 3.742      ;
; 0.597  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][15]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.627      ; 3.740      ;
; 0.597  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][14]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.627      ; 3.740      ;
; 0.599  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][2]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.640      ; 3.755      ;
; 0.599  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][3]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.640      ; 3.755      ;
; 0.599  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][8]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.640      ; 3.755      ;
; 0.599  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.640      ; 3.755      ;
; 0.599  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][5]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.640      ; 3.755      ;
; 0.599  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][7]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.640      ; 3.755      ;
; 0.599  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][6]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.640      ; 3.755      ;
; 0.613  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][11]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.635      ; 3.764      ;
; 0.613  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][10]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.635      ; 3.764      ;
; 0.613  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][6]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.635      ; 3.764      ;
; 0.614  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.761      ;
; 0.614  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.761      ;
; 0.614  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][5]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.761      ;
; 0.614  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][9]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.761      ;
; 0.614  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][6]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.761      ;
; 0.619  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.777      ;
; 0.623  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.636      ; 3.775      ;
; 0.623  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][3]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.636      ; 3.775      ;
; 0.623  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][15]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.770      ;
; 0.623  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][14]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.770      ;
; 0.623  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][13]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.770      ;
; 0.623  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][12]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.770      ;
; 0.623  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][7]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.636      ; 3.775      ;
; 0.624  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.782      ;
; 0.624  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][4]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.782      ;
; 0.624  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][10]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.782      ;
; 0.624  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.782      ;
; 0.624  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][5]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.782      ;
; 0.625  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][9]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.783      ;
; 0.625  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][8]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.783      ;
; 0.625  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][4]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.783      ;
; 0.625  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][5]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.783      ;
; 0.629  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][11]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.637      ; 3.782      ;
; 0.629  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][12]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.637      ; 3.782      ;
; 0.629  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][10]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.637      ; 3.782      ;
; 0.635  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][11]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.635      ; 3.786      ;
; 0.635  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][5]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.635      ; 3.786      ;
; 0.635  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][10]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.635      ; 3.786      ;
; 0.635  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][6]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.635      ; 3.786      ;
; 0.638  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][15]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.627      ; 3.781      ;
; 0.638  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][15]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.785      ;
; 0.638  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.627      ; 3.781      ;
; 0.638  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][14]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.785      ;
; 0.638  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][13]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.785      ;
; 0.638  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][12]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.631      ; 3.785      ;
; 0.639  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][6]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.638      ; 3.793      ;
; 0.644  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][9]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.644      ; 3.804      ;
; 0.652  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][4]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.643      ; 3.811      ;
; 0.652  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][5]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.643      ; 3.811      ;
; 0.652  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][8]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.643      ; 3.811      ;
; 0.653  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][9]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.811      ;
; 0.653  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][4]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.811      ;
; 0.653  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][5]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.642      ; 3.811      ;
; 0.656  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][8]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.638      ; 3.810      ;
; 0.677  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_2     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_3    ; clock                                                                ; clock       ; 0.000        ; 0.000      ; 0.943      ;
; 0.679  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; -0.500       ; 2.638      ; 3.333      ;
; 0.679  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][1]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; -0.500       ; 2.638      ; 3.333      ;
; 0.683  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.638      ; 3.837      ;
; 0.683  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][8]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.638      ; 3.837      ;
; 0.683  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops    ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][4]         ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 2.638      ; 3.837      ;
; 0.736  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.decodificar ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP     ; clock                                                                ; clock       ; 0.000        ; 0.000      ; 1.002      ;
; 0.798  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_2    ; clock                                                                ; clock       ; 0.000        ; -0.265     ; 0.799      ;
; 0.803  ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]               ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]              ; clock                                                                ; clock       ; 0.000        ; 0.000      ; 1.069      ;
; 0.805  ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]               ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]              ; clock                                                                ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]               ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]              ; clock                                                                ; clock       ; 0.000        ; 0.000      ; 1.072      ;
+--------+-------------------------------------------------------------------------+------------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
; -0.441 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12] ; clock        ; clock       ; 1.000        ; 0.000      ; 1.477      ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
; 1.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.477      ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops'                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+-------------------------------------------------+
; 0.303 ; 0.303        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux5~8|combout                     ;
; 0.303 ; 0.303        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux5~8|combout                     ;
; 0.303 ; 0.303        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|comp_aux[15]|datac                 ;
; 0.303 ; 0.303        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|comp_aux[15]|datac                 ;
; 0.303 ; 0.303        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ;
; 0.303 ; 0.303        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|ctrl_blk|ctrler|Selector3~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|ctrl_blk|ctrler|Selector3~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|ctrl_blk|ctrler|Selector3~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|ctrl_blk|ctrler|Selector3~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|ctrl_blk|ctrler|atual.s_RO_ops|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|ctrl_blk|ctrler|atual.s_RO_ops|regout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|Mux18~0clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|Mux18~0clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|Mux18~0clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|Mux18~0clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|Mux18~0|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|Mux18~0|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux18~0|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux18~0|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux5~8|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux5~8|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux5~8|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux5~8|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[0]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[0]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[10]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[10]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[11]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[11]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[12]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[12]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[13]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[13]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[14]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[14]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[15]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[15]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[1]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[1]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[2]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[2]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[3]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[3]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[4]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[4]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[5]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[5]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[6]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[6]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[7]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[7]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[8]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[8]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[9]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[9]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; enter                 ; clock      ; 5.831 ; 5.831 ; Rise       ; clock           ;
; system_input_bus[*]   ; clock      ; 5.709 ; 5.709 ; Rise       ; clock           ;
;  system_input_bus[0]  ; clock      ; 2.444 ; 2.444 ; Rise       ; clock           ;
;  system_input_bus[1]  ; clock      ; 2.481 ; 2.481 ; Rise       ; clock           ;
;  system_input_bus[2]  ; clock      ; 1.498 ; 1.498 ; Rise       ; clock           ;
;  system_input_bus[3]  ; clock      ; 2.080 ; 2.080 ; Rise       ; clock           ;
;  system_input_bus[4]  ; clock      ; 1.468 ; 1.468 ; Rise       ; clock           ;
;  system_input_bus[5]  ; clock      ; 1.612 ; 1.612 ; Rise       ; clock           ;
;  system_input_bus[6]  ; clock      ; 1.830 ; 1.830 ; Rise       ; clock           ;
;  system_input_bus[7]  ; clock      ; 1.814 ; 1.814 ; Rise       ; clock           ;
;  system_input_bus[8]  ; clock      ; 1.571 ; 1.571 ; Rise       ; clock           ;
;  system_input_bus[9]  ; clock      ; 1.880 ; 1.880 ; Rise       ; clock           ;
;  system_input_bus[10] ; clock      ; 1.274 ; 1.274 ; Rise       ; clock           ;
;  system_input_bus[11] ; clock      ; 1.290 ; 1.290 ; Rise       ; clock           ;
;  system_input_bus[12] ; clock      ; 1.842 ; 1.842 ; Rise       ; clock           ;
;  system_input_bus[13] ; clock      ; 5.709 ; 5.709 ; Rise       ; clock           ;
;  system_input_bus[14] ; clock      ; 5.393 ; 5.393 ; Rise       ; clock           ;
;  system_input_bus[15] ; clock      ; 5.341 ; 5.341 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; enter                 ; clock      ; -3.872 ; -3.872 ; Rise       ; clock           ;
; system_input_bus[*]   ; clock      ; -0.006 ; -0.006 ; Rise       ; clock           ;
;  system_input_bus[0]  ; clock      ; -0.896 ; -0.896 ; Rise       ; clock           ;
;  system_input_bus[1]  ; clock      ; -0.878 ; -0.878 ; Rise       ; clock           ;
;  system_input_bus[2]  ; clock      ; -0.484 ; -0.484 ; Rise       ; clock           ;
;  system_input_bus[3]  ; clock      ; -0.792 ; -0.792 ; Rise       ; clock           ;
;  system_input_bus[4]  ; clock      ; -0.594 ; -0.594 ; Rise       ; clock           ;
;  system_input_bus[5]  ; clock      ; -0.623 ; -0.623 ; Rise       ; clock           ;
;  system_input_bus[6]  ; clock      ; -0.006 ; -0.006 ; Rise       ; clock           ;
;  system_input_bus[7]  ; clock      ; -0.724 ; -0.724 ; Rise       ; clock           ;
;  system_input_bus[8]  ; clock      ; -0.827 ; -0.827 ; Rise       ; clock           ;
;  system_input_bus[9]  ; clock      ; -0.341 ; -0.341 ; Rise       ; clock           ;
;  system_input_bus[10] ; clock      ; -0.378 ; -0.378 ; Rise       ; clock           ;
;  system_input_bus[11] ; clock      ; -0.740 ; -0.740 ; Rise       ; clock           ;
;  system_input_bus[12] ; clock      ; -0.903 ; -0.903 ; Rise       ; clock           ;
;  system_input_bus[13] ; clock      ; -4.726 ; -4.726 ; Rise       ; clock           ;
;  system_input_bus[14] ; clock      ; -4.518 ; -4.518 ; Rise       ; clock           ;
;  system_input_bus[15] ; clock      ; -4.479 ; -4.479 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                               ;
+------------------------+----------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port              ; Clock Port                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+------------------------+----------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------+
; input_indicator_sys    ; clock                                                                ; 10.259 ; 10.259 ; Rise       ; clock                                                                ;
; output_indicator_sys   ; clock                                                                ; 8.429  ; 8.429  ; Rise       ; clock                                                                ;
; show_addr_dm[*]        ; clock                                                                ; 11.252 ; 11.252 ; Rise       ; clock                                                                ;
;  show_addr_dm[0]       ; clock                                                                ; 10.759 ; 10.759 ; Rise       ; clock                                                                ;
;  show_addr_dm[1]       ; clock                                                                ; 9.879  ; 9.879  ; Rise       ; clock                                                                ;
;  show_addr_dm[2]       ; clock                                                                ; 10.076 ; 10.076 ; Rise       ; clock                                                                ;
;  show_addr_dm[3]       ; clock                                                                ; 10.011 ; 10.011 ; Rise       ; clock                                                                ;
;  show_addr_dm[4]       ; clock                                                                ; 9.973  ; 9.973  ; Rise       ; clock                                                                ;
;  show_addr_dm[5]       ; clock                                                                ; 10.191 ; 10.191 ; Rise       ; clock                                                                ;
;  show_addr_dm[6]       ; clock                                                                ; 10.400 ; 10.400 ; Rise       ; clock                                                                ;
;  show_addr_dm[7]       ; clock                                                                ; 10.803 ; 10.803 ; Rise       ; clock                                                                ;
;  show_addr_dm[8]       ; clock                                                                ; 9.843  ; 9.843  ; Rise       ; clock                                                                ;
;  show_addr_dm[9]       ; clock                                                                ; 10.221 ; 10.221 ; Rise       ; clock                                                                ;
;  show_addr_dm[10]      ; clock                                                                ; 10.210 ; 10.210 ; Rise       ; clock                                                                ;
;  show_addr_dm[11]      ; clock                                                                ; 9.646  ; 9.646  ; Rise       ; clock                                                                ;
;  show_addr_dm[12]      ; clock                                                                ; 10.068 ; 10.068 ; Rise       ; clock                                                                ;
;  show_addr_dm[13]      ; clock                                                                ; 11.252 ; 11.252 ; Rise       ; clock                                                                ;
;  show_addr_dm[14]      ; clock                                                                ; 10.138 ; 10.138 ; Rise       ; clock                                                                ;
;  show_addr_dm[15]      ; clock                                                                ; 9.325  ; 9.325  ; Rise       ; clock                                                                ;
; show_inst[*]           ; clock                                                                ; 11.361 ; 11.361 ; Rise       ; clock                                                                ;
;  show_inst[0]          ; clock                                                                ; 10.557 ; 10.557 ; Rise       ; clock                                                                ;
;  show_inst[1]          ; clock                                                                ; 11.361 ; 11.361 ; Rise       ; clock                                                                ;
;  show_inst[2]          ; clock                                                                ; 10.815 ; 10.815 ; Rise       ; clock                                                                ;
;  show_inst[3]          ; clock                                                                ; 10.848 ; 10.848 ; Rise       ; clock                                                                ;
;  show_inst[4]          ; clock                                                                ; 10.532 ; 10.532 ; Rise       ; clock                                                                ;
;  show_inst[5]          ; clock                                                                ; 10.810 ; 10.810 ; Rise       ; clock                                                                ;
;  show_inst[6]          ; clock                                                                ; 11.036 ; 11.036 ; Rise       ; clock                                                                ;
;  show_inst[7]          ; clock                                                                ; 10.661 ; 10.661 ; Rise       ; clock                                                                ;
;  show_inst[8]          ; clock                                                                ; 11.047 ; 11.047 ; Rise       ; clock                                                                ;
;  show_inst[9]          ; clock                                                                ; 10.363 ; 10.363 ; Rise       ; clock                                                                ;
;  show_inst[10]         ; clock                                                                ; 10.558 ; 10.558 ; Rise       ; clock                                                                ;
;  show_inst[11]         ; clock                                                                ; 10.829 ; 10.829 ; Rise       ; clock                                                                ;
;  show_inst[12]         ; clock                                                                ; 11.107 ; 11.107 ; Rise       ; clock                                                                ;
;  show_inst[13]         ; clock                                                                ; 9.899  ; 9.899  ; Rise       ; clock                                                                ;
;  show_inst[14]         ; clock                                                                ; 10.215 ; 10.215 ; Rise       ; clock                                                                ;
;  show_inst[15]         ; clock                                                                ; 10.150 ; 10.150 ; Rise       ; clock                                                                ;
; system_output_bus[*]   ; clock                                                                ; 9.369  ; 9.369  ; Rise       ; clock                                                                ;
;  system_output_bus[0]  ; clock                                                                ; 8.894  ; 8.894  ; Rise       ; clock                                                                ;
;  system_output_bus[1]  ; clock                                                                ; 9.177  ; 9.177  ; Rise       ; clock                                                                ;
;  system_output_bus[2]  ; clock                                                                ; 9.369  ; 9.369  ; Rise       ; clock                                                                ;
;  system_output_bus[3]  ; clock                                                                ; 9.258  ; 9.258  ; Rise       ; clock                                                                ;
;  system_output_bus[4]  ; clock                                                                ; 8.038  ; 8.038  ; Rise       ; clock                                                                ;
;  system_output_bus[5]  ; clock                                                                ; 9.334  ; 9.334  ; Rise       ; clock                                                                ;
;  system_output_bus[6]  ; clock                                                                ; 7.841  ; 7.841  ; Rise       ; clock                                                                ;
;  system_output_bus[7]  ; clock                                                                ; 7.316  ; 7.316  ; Rise       ; clock                                                                ;
;  system_output_bus[8]  ; clock                                                                ; 7.638  ; 7.638  ; Rise       ; clock                                                                ;
;  system_output_bus[9]  ; clock                                                                ; 7.394  ; 7.394  ; Rise       ; clock                                                                ;
;  system_output_bus[10] ; clock                                                                ; 7.323  ; 7.323  ; Rise       ; clock                                                                ;
;  system_output_bus[11] ; clock                                                                ; 7.289  ; 7.289  ; Rise       ; clock                                                                ;
;  system_output_bus[12] ; clock                                                                ; 7.271  ; 7.271  ; Rise       ; clock                                                                ;
;  system_output_bus[13] ; clock                                                                ; 7.351  ; 7.351  ; Rise       ; clock                                                                ;
;  system_output_bus[14] ; clock                                                                ; 7.459  ; 7.459  ; Rise       ; clock                                                                ;
;  system_output_bus[15] ; clock                                                                ; 7.506  ; 7.506  ; Rise       ; clock                                                                ;
; ula_a_s[*]             ; clock                                                                ; 12.388 ; 12.388 ; Rise       ; clock                                                                ;
;  ula_a_s[0]            ; clock                                                                ; 11.996 ; 11.996 ; Rise       ; clock                                                                ;
;  ula_a_s[1]            ; clock                                                                ; 11.150 ; 11.150 ; Rise       ; clock                                                                ;
;  ula_a_s[2]            ; clock                                                                ; 11.633 ; 11.633 ; Rise       ; clock                                                                ;
;  ula_a_s[3]            ; clock                                                                ; 11.951 ; 11.951 ; Rise       ; clock                                                                ;
;  ula_a_s[4]            ; clock                                                                ; 11.739 ; 11.739 ; Rise       ; clock                                                                ;
;  ula_a_s[5]            ; clock                                                                ; 11.851 ; 11.851 ; Rise       ; clock                                                                ;
;  ula_a_s[6]            ; clock                                                                ; 11.460 ; 11.460 ; Rise       ; clock                                                                ;
;  ula_a_s[7]            ; clock                                                                ; 12.231 ; 12.231 ; Rise       ; clock                                                                ;
;  ula_a_s[8]            ; clock                                                                ; 12.388 ; 12.388 ; Rise       ; clock                                                                ;
;  ula_a_s[9]            ; clock                                                                ; 12.136 ; 12.136 ; Rise       ; clock                                                                ;
;  ula_a_s[10]           ; clock                                                                ; 12.091 ; 12.091 ; Rise       ; clock                                                                ;
;  ula_a_s[11]           ; clock                                                                ; 12.152 ; 12.152 ; Rise       ; clock                                                                ;
;  ula_a_s[12]           ; clock                                                                ; 11.350 ; 11.350 ; Rise       ; clock                                                                ;
;  ula_a_s[13]           ; clock                                                                ; 12.069 ; 12.069 ; Rise       ; clock                                                                ;
;  ula_a_s[14]           ; clock                                                                ; 12.313 ; 12.313 ; Rise       ; clock                                                                ;
;  ula_a_s[15]           ; clock                                                                ; 11.663 ; 11.663 ; Rise       ; clock                                                                ;
; ula_b_s[*]             ; clock                                                                ; 13.374 ; 13.374 ; Rise       ; clock                                                                ;
;  ula_b_s[0]            ; clock                                                                ; 11.875 ; 11.875 ; Rise       ; clock                                                                ;
;  ula_b_s[1]            ; clock                                                                ; 12.085 ; 12.085 ; Rise       ; clock                                                                ;
;  ula_b_s[2]            ; clock                                                                ; 12.878 ; 12.878 ; Rise       ; clock                                                                ;
;  ula_b_s[3]            ; clock                                                                ; 11.857 ; 11.857 ; Rise       ; clock                                                                ;
;  ula_b_s[4]            ; clock                                                                ; 12.287 ; 12.287 ; Rise       ; clock                                                                ;
;  ula_b_s[5]            ; clock                                                                ; 13.374 ; 13.374 ; Rise       ; clock                                                                ;
;  ula_b_s[6]            ; clock                                                                ; 12.446 ; 12.446 ; Rise       ; clock                                                                ;
;  ula_b_s[7]            ; clock                                                                ; 12.679 ; 12.679 ; Rise       ; clock                                                                ;
;  ula_b_s[8]            ; clock                                                                ; 12.414 ; 12.414 ; Rise       ; clock                                                                ;
;  ula_b_s[9]            ; clock                                                                ; 12.029 ; 12.029 ; Rise       ; clock                                                                ;
;  ula_b_s[10]           ; clock                                                                ; 12.046 ; 12.046 ; Rise       ; clock                                                                ;
;  ula_b_s[11]           ; clock                                                                ; 12.546 ; 12.546 ; Rise       ; clock                                                                ;
;  ula_b_s[12]           ; clock                                                                ; 12.471 ; 12.471 ; Rise       ; clock                                                                ;
;  ula_b_s[13]           ; clock                                                                ; 11.869 ; 11.869 ; Rise       ; clock                                                                ;
;  ula_b_s[14]           ; clock                                                                ; 12.477 ; 12.477 ; Rise       ; clock                                                                ;
;  ula_b_s[15]           ; clock                                                                ; 12.276 ; 12.276 ; Rise       ; clock                                                                ;
; show_addr_dm[*]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 11.409 ; 11.409 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[0]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 11.042 ; 11.042 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[1]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.920  ; 9.920  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[2]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.423 ; 10.423 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[3]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.906  ; 9.906  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[4]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.885  ; 9.885  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[5]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.117 ; 10.117 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[6]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.336 ; 10.336 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[7]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.227 ; 10.227 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[8]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.642  ; 9.642  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[9]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.850  ; 9.850  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[10]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.555  ; 9.555  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[11]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.151  ; 9.151  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[12]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.756 ; 10.756 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[13]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 11.409 ; 11.409 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[14]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.691  ; 9.691  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[15]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 11.122 ; 11.122 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
+------------------------+----------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                       ;
+------------------------+----------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port              ; Clock Port                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+------------------------+----------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------+
; input_indicator_sys    ; clock                                                                ; 9.909  ; 9.909  ; Rise       ; clock                                                                ;
; output_indicator_sys   ; clock                                                                ; 7.719  ; 7.719  ; Rise       ; clock                                                                ;
; show_addr_dm[*]        ; clock                                                                ; 7.954  ; 7.954  ; Rise       ; clock                                                                ;
;  show_addr_dm[0]       ; clock                                                                ; 10.108 ; 10.108 ; Rise       ; clock                                                                ;
;  show_addr_dm[1]       ; clock                                                                ; 9.326  ; 9.326  ; Rise       ; clock                                                                ;
;  show_addr_dm[2]       ; clock                                                                ; 9.593  ; 9.593  ; Rise       ; clock                                                                ;
;  show_addr_dm[3]       ; clock                                                                ; 9.070  ; 9.070  ; Rise       ; clock                                                                ;
;  show_addr_dm[4]       ; clock                                                                ; 9.016  ; 9.016  ; Rise       ; clock                                                                ;
;  show_addr_dm[5]       ; clock                                                                ; 9.249  ; 9.249  ; Rise       ; clock                                                                ;
;  show_addr_dm[6]       ; clock                                                                ; 9.447  ; 9.447  ; Rise       ; clock                                                                ;
;  show_addr_dm[7]       ; clock                                                                ; 9.847  ; 9.847  ; Rise       ; clock                                                                ;
;  show_addr_dm[8]       ; clock                                                                ; 9.290  ; 9.290  ; Rise       ; clock                                                                ;
;  show_addr_dm[9]       ; clock                                                                ; 9.520  ; 9.520  ; Rise       ; clock                                                                ;
;  show_addr_dm[10]      ; clock                                                                ; 9.112  ; 9.112  ; Rise       ; clock                                                                ;
;  show_addr_dm[11]      ; clock                                                                ; 8.869  ; 8.869  ; Rise       ; clock                                                                ;
;  show_addr_dm[12]      ; clock                                                                ; 8.991  ; 8.991  ; Rise       ; clock                                                                ;
;  show_addr_dm[13]      ; clock                                                                ; 10.277 ; 10.277 ; Rise       ; clock                                                                ;
;  show_addr_dm[14]      ; clock                                                                ; 9.158  ; 9.158  ; Rise       ; clock                                                                ;
;  show_addr_dm[15]      ; clock                                                                ; 7.954  ; 7.954  ; Rise       ; clock                                                                ;
; show_inst[*]           ; clock                                                                ; 9.899  ; 9.899  ; Rise       ; clock                                                                ;
;  show_inst[0]          ; clock                                                                ; 10.557 ; 10.557 ; Rise       ; clock                                                                ;
;  show_inst[1]          ; clock                                                                ; 11.361 ; 11.361 ; Rise       ; clock                                                                ;
;  show_inst[2]          ; clock                                                                ; 10.815 ; 10.815 ; Rise       ; clock                                                                ;
;  show_inst[3]          ; clock                                                                ; 10.848 ; 10.848 ; Rise       ; clock                                                                ;
;  show_inst[4]          ; clock                                                                ; 10.532 ; 10.532 ; Rise       ; clock                                                                ;
;  show_inst[5]          ; clock                                                                ; 10.810 ; 10.810 ; Rise       ; clock                                                                ;
;  show_inst[6]          ; clock                                                                ; 11.036 ; 11.036 ; Rise       ; clock                                                                ;
;  show_inst[7]          ; clock                                                                ; 10.661 ; 10.661 ; Rise       ; clock                                                                ;
;  show_inst[8]          ; clock                                                                ; 11.047 ; 11.047 ; Rise       ; clock                                                                ;
;  show_inst[9]          ; clock                                                                ; 10.363 ; 10.363 ; Rise       ; clock                                                                ;
;  show_inst[10]         ; clock                                                                ; 10.558 ; 10.558 ; Rise       ; clock                                                                ;
;  show_inst[11]         ; clock                                                                ; 10.829 ; 10.829 ; Rise       ; clock                                                                ;
;  show_inst[12]         ; clock                                                                ; 11.107 ; 11.107 ; Rise       ; clock                                                                ;
;  show_inst[13]         ; clock                                                                ; 9.899  ; 9.899  ; Rise       ; clock                                                                ;
;  show_inst[14]         ; clock                                                                ; 10.215 ; 10.215 ; Rise       ; clock                                                                ;
;  show_inst[15]         ; clock                                                                ; 10.150 ; 10.150 ; Rise       ; clock                                                                ;
; system_output_bus[*]   ; clock                                                                ; 7.271  ; 7.271  ; Rise       ; clock                                                                ;
;  system_output_bus[0]  ; clock                                                                ; 8.894  ; 8.894  ; Rise       ; clock                                                                ;
;  system_output_bus[1]  ; clock                                                                ; 9.177  ; 9.177  ; Rise       ; clock                                                                ;
;  system_output_bus[2]  ; clock                                                                ; 9.369  ; 9.369  ; Rise       ; clock                                                                ;
;  system_output_bus[3]  ; clock                                                                ; 9.258  ; 9.258  ; Rise       ; clock                                                                ;
;  system_output_bus[4]  ; clock                                                                ; 8.038  ; 8.038  ; Rise       ; clock                                                                ;
;  system_output_bus[5]  ; clock                                                                ; 9.334  ; 9.334  ; Rise       ; clock                                                                ;
;  system_output_bus[6]  ; clock                                                                ; 7.841  ; 7.841  ; Rise       ; clock                                                                ;
;  system_output_bus[7]  ; clock                                                                ; 7.316  ; 7.316  ; Rise       ; clock                                                                ;
;  system_output_bus[8]  ; clock                                                                ; 7.638  ; 7.638  ; Rise       ; clock                                                                ;
;  system_output_bus[9]  ; clock                                                                ; 7.394  ; 7.394  ; Rise       ; clock                                                                ;
;  system_output_bus[10] ; clock                                                                ; 7.323  ; 7.323  ; Rise       ; clock                                                                ;
;  system_output_bus[11] ; clock                                                                ; 7.289  ; 7.289  ; Rise       ; clock                                                                ;
;  system_output_bus[12] ; clock                                                                ; 7.271  ; 7.271  ; Rise       ; clock                                                                ;
;  system_output_bus[13] ; clock                                                                ; 7.351  ; 7.351  ; Rise       ; clock                                                                ;
;  system_output_bus[14] ; clock                                                                ; 7.459  ; 7.459  ; Rise       ; clock                                                                ;
;  system_output_bus[15] ; clock                                                                ; 7.506  ; 7.506  ; Rise       ; clock                                                                ;
; ula_a_s[*]             ; clock                                                                ; 8.845  ; 8.845  ; Rise       ; clock                                                                ;
;  ula_a_s[0]            ; clock                                                                ; 9.225  ; 9.225  ; Rise       ; clock                                                                ;
;  ula_a_s[1]            ; clock                                                                ; 8.845  ; 8.845  ; Rise       ; clock                                                                ;
;  ula_a_s[2]            ; clock                                                                ; 9.365  ; 9.365  ; Rise       ; clock                                                                ;
;  ula_a_s[3]            ; clock                                                                ; 9.339  ; 9.339  ; Rise       ; clock                                                                ;
;  ula_a_s[4]            ; clock                                                                ; 9.326  ; 9.326  ; Rise       ; clock                                                                ;
;  ula_a_s[5]            ; clock                                                                ; 9.633  ; 9.633  ; Rise       ; clock                                                                ;
;  ula_a_s[6]            ; clock                                                                ; 8.999  ; 8.999  ; Rise       ; clock                                                                ;
;  ula_a_s[7]            ; clock                                                                ; 9.201  ; 9.201  ; Rise       ; clock                                                                ;
;  ula_a_s[8]            ; clock                                                                ; 10.129 ; 10.129 ; Rise       ; clock                                                                ;
;  ula_a_s[9]            ; clock                                                                ; 9.656  ; 9.656  ; Rise       ; clock                                                                ;
;  ula_a_s[10]           ; clock                                                                ; 9.659  ; 9.659  ; Rise       ; clock                                                                ;
;  ula_a_s[11]           ; clock                                                                ; 10.122 ; 10.122 ; Rise       ; clock                                                                ;
;  ula_a_s[12]           ; clock                                                                ; 8.892  ; 8.892  ; Rise       ; clock                                                                ;
;  ula_a_s[13]           ; clock                                                                ; 9.554  ; 9.554  ; Rise       ; clock                                                                ;
;  ula_a_s[14]           ; clock                                                                ; 9.483  ; 9.483  ; Rise       ; clock                                                                ;
;  ula_a_s[15]           ; clock                                                                ; 9.397  ; 9.397  ; Rise       ; clock                                                                ;
; ula_b_s[*]             ; clock                                                                ; 8.805  ; 8.805  ; Rise       ; clock                                                                ;
;  ula_b_s[0]            ; clock                                                                ; 9.054  ; 9.054  ; Rise       ; clock                                                                ;
;  ula_b_s[1]            ; clock                                                                ; 9.535  ; 9.535  ; Rise       ; clock                                                                ;
;  ula_b_s[2]            ; clock                                                                ; 9.401  ; 9.401  ; Rise       ; clock                                                                ;
;  ula_b_s[3]            ; clock                                                                ; 9.008  ; 9.008  ; Rise       ; clock                                                                ;
;  ula_b_s[4]            ; clock                                                                ; 9.432  ; 9.432  ; Rise       ; clock                                                                ;
;  ula_b_s[5]            ; clock                                                                ; 9.981  ; 9.981  ; Rise       ; clock                                                                ;
;  ula_b_s[6]            ; clock                                                                ; 9.462  ; 9.462  ; Rise       ; clock                                                                ;
;  ula_b_s[7]            ; clock                                                                ; 9.213  ; 9.213  ; Rise       ; clock                                                                ;
;  ula_b_s[8]            ; clock                                                                ; 9.408  ; 9.408  ; Rise       ; clock                                                                ;
;  ula_b_s[9]            ; clock                                                                ; 9.661  ; 9.661  ; Rise       ; clock                                                                ;
;  ula_b_s[10]           ; clock                                                                ; 9.396  ; 9.396  ; Rise       ; clock                                                                ;
;  ula_b_s[11]           ; clock                                                                ; 9.501  ; 9.501  ; Rise       ; clock                                                                ;
;  ula_b_s[12]           ; clock                                                                ; 8.805  ; 8.805  ; Rise       ; clock                                                                ;
;  ula_b_s[13]           ; clock                                                                ; 8.903  ; 8.903  ; Rise       ; clock                                                                ;
;  ula_b_s[14]           ; clock                                                                ; 9.412  ; 9.412  ; Rise       ; clock                                                                ;
;  ula_b_s[15]           ; clock                                                                ; 9.987  ; 9.987  ; Rise       ; clock                                                                ;
; show_addr_dm[*]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.151  ; 9.151  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[0]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 11.042 ; 11.042 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[1]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.920  ; 9.920  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[2]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.423 ; 10.423 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[3]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.906  ; 9.906  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[4]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.885  ; 9.885  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[5]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.117 ; 10.117 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[6]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.336 ; 10.336 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[7]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.227 ; 10.227 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[8]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.642  ; 9.642  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[9]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.850  ; 9.850  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[10]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.555  ; 9.555  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[11]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.151  ; 9.151  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[12]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.756 ; 10.756 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[13]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 11.409 ; 11.409 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[14]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.691  ; 9.691  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[15]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 11.122 ; 11.122 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
+------------------------+----------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                      ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -4.670 ; -51.194       ;
; clock                                                                ; -2.116 ; -528.411      ;
+----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                       ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; clock                                                                ; -1.281 ; -10.214       ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -1.253 ; -14.268       ;
+----------------------------------------------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.216 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.664 ; 0.000         ;
+-------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                        ;
+----------------------------------------------------------------------+--------+---------------+
; Clock                                                                ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------+--------+---------------+
; clock                                                                ; -1.627 ; -1603.108     ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.401  ; 0.000         ;
+----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops'                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                         ; Launch Clock ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+
; -4.670 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.877      ;
; -4.538 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[7]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.442     ; 3.748      ;
; -4.460 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.442     ; 3.670      ;
; -4.392 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.447     ; 3.597      ;
; -4.389 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[4]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.447     ; 3.594      ;
; -4.388 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.441     ; 3.599      ;
; -4.387 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.447     ; 3.592      ;
; -4.383 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_3   ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.590      ;
; -4.381 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.446     ; 3.587      ;
; -4.373 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.442     ; 3.583      ;
; -4.367 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_MOVE    ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.574      ;
; -4.326 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.440     ; 3.538      ;
; -4.298 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][11]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.442     ; 3.508      ;
; -4.291 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_1 ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.498      ;
; -4.291 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_2   ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.498      ;
; -4.271 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.442     ; 3.481      ;
; -4.255 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_ADDI    ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.462      ;
; -4.248 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.440     ; 3.460      ;
; -4.247 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][4]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.446     ; 3.453      ;
; -4.242 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.444     ; 3.450      ;
; -4.227 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.443     ; 3.436      ;
; -4.226 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[10]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.447     ; 3.431      ;
; -4.225 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][3]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.447     ; 3.430      ;
; -4.221 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.447     ; 3.426      ;
; -4.220 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.427      ;
; -4.210 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.444     ; 3.418      ;
; -4.195 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.443     ; 3.404      ;
; -4.187 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP    ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.394      ;
; -4.171 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[9]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.378      ;
; -4.170 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.377      ;
; -4.143 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[5]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.447     ; 3.348      ;
; -4.139 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.346      ;
; -4.136 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.448     ; 3.340      ;
; -4.135 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.440     ; 3.347      ;
; -4.130 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][8]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.449     ; 3.333      ;
; -4.110 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.443     ; 3.319      ;
; -4.108 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][3]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.315      ;
; -4.090 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.442     ; 3.300      ;
; -4.071 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.442     ; 3.281      ;
; -4.069 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.440     ; 3.281      ;
; -4.058 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.447     ; 3.263      ;
; -4.056 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.444     ; 3.264      ;
; -4.055 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.262      ;
; -4.051 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][10]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.446     ; 3.257      ;
; -4.050 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][3]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.446     ; 3.256      ;
; -4.040 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.441     ; 3.251      ;
; -4.036 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][11]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.446     ; 3.242      ;
; -4.032 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.440     ; 3.244      ;
; -4.032 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.448     ; 3.236      ;
; -4.031 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][7]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.444     ; 3.239      ;
; -4.030 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.447     ; 3.235      ;
; -4.026 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][7]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.447     ; 3.231      ;
; -4.022 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.448     ; 3.226      ;
; -4.016 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][8]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.447     ; 3.221      ;
; -4.015 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.446     ; 3.221      ;
; -4.005 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1   ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.398     ; 3.259      ;
; -4.004 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][11]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.442     ; 3.214      ;
; -4.001 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.448     ; 3.205      ;
; -3.999 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][2]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.206      ;
; -3.993 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.448     ; 3.197      ;
; -3.990 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][10]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.442     ; 3.200      ;
; -3.982 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.442     ; 3.192      ;
; -3.980 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][5]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.449     ; 3.183      ;
; -3.975 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.448     ; 3.179      ;
; -3.966 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][11]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.439     ; 3.179      ;
; -3.943 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.440     ; 3.155      ;
; -3.926 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.442     ; 3.136      ;
; -3.923 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.441     ; 3.134      ;
; -3.919 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][4]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.448     ; 3.123      ;
; -3.918 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.441     ; 3.129      ;
; -3.904 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.443     ; 3.113      ;
; -3.903 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][9]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.441     ; 3.114      ;
; -3.901 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][10]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.446     ; 3.107      ;
; -3.885 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][11]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.446     ; 3.091      ;
; -3.885 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][4]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.449     ; 3.088      ;
; -3.877 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][9]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.450     ; 3.079      ;
; -3.868 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.441     ; 3.079      ;
; -3.868 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][14]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.438     ; 3.082      ;
; -3.862 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.542     ; 2.972      ;
; -3.856 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][7]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.443     ; 3.065      ;
; -3.851 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.440     ; 3.063      ;
; -3.839 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][15]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.438     ; 3.053      ;
; -3.830 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][10]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.442     ; 3.040      ;
; -3.828 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[11]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.445     ; 3.035      ;
; -3.828 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][9]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.446     ; 3.034      ;
; -3.822 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][12]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.438     ; 3.036      ;
; -3.821 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.440     ; 3.033      ;
; -3.811 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][9]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.441     ; 3.022      ;
; -3.801 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][7]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.440     ; 3.013      ;
; -3.787 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.437     ; 3.002      ;
; -3.780 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]             ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.347     ; 3.085      ;
; -3.770 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][15]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.438     ; 2.984      ;
; -3.766 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][12]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.438     ; 2.980      ;
; -3.764 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][4]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.448     ; 2.968      ;
; -3.762 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][7]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.444     ; 2.970      ;
; -3.757 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][9]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.448     ; 2.961      ;
; -3.744 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][0]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.443     ; 2.953      ;
; -3.731 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][8]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.449     ; 2.934      ;
; -3.730 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][6]        ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.447     ; 2.935      ;
; -3.724 ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][14]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ; clock        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.500        ; -0.439     ; 2.937      ;
+--------+-----------------------------------------------------------------------+-------------------------------------------------+--------------+----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.116 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]     ; clock        ; clock       ; 1.000        ; -0.081     ; 3.067      ;
; -2.116 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]     ; clock        ; clock       ; 1.000        ; -0.081     ; 3.067      ;
; -2.116 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg2   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]     ; clock        ; clock       ; 1.000        ; -0.081     ; 3.067      ;
; -2.116 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg3   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]     ; clock        ; clock       ; 1.000        ; -0.081     ; 3.067      ;
; -2.116 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg4   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]     ; clock        ; clock       ; 1.000        ; -0.081     ; 3.067      ;
; -2.116 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg5   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]     ; clock        ; clock       ; 1.000        ; -0.081     ; 3.067      ;
; -2.116 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg6   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]     ; clock        ; clock       ; 1.000        ; -0.081     ; 3.067      ;
; -2.116 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg7   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]     ; clock        ; clock       ; 1.000        ; -0.081     ; 3.067      ;
; -2.116 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg8   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]     ; clock        ; clock       ; 1.000        ; -0.081     ; 3.067      ;
; -2.116 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg9   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]     ; clock        ; clock       ; 1.000        ; -0.081     ; 3.067      ;
; -2.116 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg10  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]     ; clock        ; clock       ; 1.000        ; -0.081     ; 3.067      ;
; -2.116 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3~portb_address_reg11  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]     ; clock        ; clock       ; 1.000        ; -0.081     ; 3.067      ;
; -2.054 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]     ; clock        ; clock       ; 1.000        ; -0.184     ; 2.902      ;
; -2.054 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]     ; clock        ; clock       ; 1.000        ; -0.184     ; 2.902      ;
; -2.054 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2~portb_address_reg2   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]     ; clock        ; clock       ; 1.000        ; -0.184     ; 2.902      ;
; -2.054 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2~portb_address_reg3   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]     ; clock        ; clock       ; 1.000        ; -0.184     ; 2.902      ;
; -2.054 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2~portb_address_reg4   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]     ; clock        ; clock       ; 1.000        ; -0.184     ; 2.902      ;
; -2.054 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2~portb_address_reg5   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]     ; clock        ; clock       ; 1.000        ; -0.184     ; 2.902      ;
; -2.054 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2~portb_address_reg6   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]     ; clock        ; clock       ; 1.000        ; -0.184     ; 2.902      ;
; -2.054 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2~portb_address_reg7   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]     ; clock        ; clock       ; 1.000        ; -0.184     ; 2.902      ;
; -2.054 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2~portb_address_reg8   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]     ; clock        ; clock       ; 1.000        ; -0.184     ; 2.902      ;
; -2.054 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2~portb_address_reg9   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]     ; clock        ; clock       ; 1.000        ; -0.184     ; 2.902      ;
; -2.054 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2~portb_address_reg10  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]     ; clock        ; clock       ; 1.000        ; -0.184     ; 2.902      ;
; -2.054 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2~portb_address_reg11  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]     ; clock        ; clock       ; 1.000        ; -0.184     ; 2.902      ;
; -2.040 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]     ; clock        ; clock       ; 1.000        ; -0.073     ; 2.999      ;
; -2.040 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]     ; clock        ; clock       ; 1.000        ; -0.073     ; 2.999      ;
; -2.040 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg2   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]     ; clock        ; clock       ; 1.000        ; -0.073     ; 2.999      ;
; -2.040 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg3   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]     ; clock        ; clock       ; 1.000        ; -0.073     ; 2.999      ;
; -2.040 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg4   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]     ; clock        ; clock       ; 1.000        ; -0.073     ; 2.999      ;
; -2.040 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg5   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]     ; clock        ; clock       ; 1.000        ; -0.073     ; 2.999      ;
; -2.040 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg6   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]     ; clock        ; clock       ; 1.000        ; -0.073     ; 2.999      ;
; -2.040 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg7   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]     ; clock        ; clock       ; 1.000        ; -0.073     ; 2.999      ;
; -2.040 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg8   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]     ; clock        ; clock       ; 1.000        ; -0.073     ; 2.999      ;
; -2.040 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg9   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]     ; clock        ; clock       ; 1.000        ; -0.073     ; 2.999      ;
; -2.040 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg10  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]     ; clock        ; clock       ; 1.000        ; -0.073     ; 2.999      ;
; -2.040 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6~portb_address_reg11  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]     ; clock        ; clock       ; 1.000        ; -0.073     ; 2.999      ;
; -2.016 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]  ; clock        ; clock       ; 1.000        ; -0.088     ; 2.960      ;
; -2.016 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]  ; clock        ; clock       ; 1.000        ; -0.088     ; 2.960      ;
; -2.016 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg2   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]  ; clock        ; clock       ; 1.000        ; -0.088     ; 2.960      ;
; -2.016 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg3   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]  ; clock        ; clock       ; 1.000        ; -0.088     ; 2.960      ;
; -2.016 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg4   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]  ; clock        ; clock       ; 1.000        ; -0.088     ; 2.960      ;
; -2.016 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg5   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]  ; clock        ; clock       ; 1.000        ; -0.088     ; 2.960      ;
; -2.016 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg6   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]  ; clock        ; clock       ; 1.000        ; -0.088     ; 2.960      ;
; -2.016 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg7   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]  ; clock        ; clock       ; 1.000        ; -0.088     ; 2.960      ;
; -2.016 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg8   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]  ; clock        ; clock       ; 1.000        ; -0.088     ; 2.960      ;
; -2.016 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg9   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]  ; clock        ; clock       ; 1.000        ; -0.088     ; 2.960      ;
; -2.016 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg10  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]  ; clock        ; clock       ; 1.000        ; -0.088     ; 2.960      ;
; -2.016 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1~portb_address_reg11  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]  ; clock        ; clock       ; 1.000        ; -0.088     ; 2.960      ;
; -1.989 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.937      ;
; -1.989 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.937      ;
; -1.989 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg2   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.937      ;
; -1.989 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg3   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.937      ;
; -1.989 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg4   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.937      ;
; -1.989 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg5   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.937      ;
; -1.989 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg6   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.937      ;
; -1.989 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg7   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.937      ;
; -1.989 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg8   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.937      ;
; -1.989 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg9   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.937      ;
; -1.989 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg10  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.937      ;
; -1.989 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4~portb_address_reg11  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]  ; clock        ; clock       ; 1.000        ; -0.084     ; 2.937      ;
; -1.987 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 2.941      ;
; -1.987 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 2.941      ;
; -1.987 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5~portb_address_reg2   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 2.941      ;
; -1.987 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5~portb_address_reg3   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 2.941      ;
; -1.987 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5~portb_address_reg4   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 2.941      ;
; -1.987 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5~portb_address_reg5   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 2.941      ;
; -1.987 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5~portb_address_reg6   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 2.941      ;
; -1.987 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5~portb_address_reg7   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 2.941      ;
; -1.987 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5~portb_address_reg8   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 2.941      ;
; -1.987 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5~portb_address_reg9   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 2.941      ;
; -1.987 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5~portb_address_reg10  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 2.941      ;
; -1.987 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5~portb_address_reg11  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]  ; clock        ; clock       ; 1.000        ; -0.078     ; 2.941      ;
; -1.974 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg0  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 2.938      ;
; -1.974 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg1  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 2.938      ;
; -1.974 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg2  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 2.938      ;
; -1.974 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg3  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 2.938      ;
; -1.974 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg4  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 2.938      ;
; -1.974 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg5  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 2.938      ;
; -1.974 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg6  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 2.938      ;
; -1.974 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg7  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 2.938      ;
; -1.974 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg8  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 2.938      ;
; -1.974 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg9  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 2.938      ;
; -1.974 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg10 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 2.938      ;
; -1.974 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15~portb_address_reg11 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15] ; clock        ; clock       ; 1.000        ; -0.068     ; 2.938      ;
; -1.965 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg0  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.939      ;
; -1.965 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg1  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.939      ;
; -1.965 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg2  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.939      ;
; -1.965 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg3  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.939      ;
; -1.965 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg4  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.939      ;
; -1.965 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg5  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.939      ;
; -1.965 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg6  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.939      ;
; -1.965 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg7  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.939      ;
; -1.965 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg8  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.939      ;
; -1.965 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg9  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.939      ;
; -1.965 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg10 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.939      ;
; -1.965 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13~portb_address_reg11 ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13] ; clock        ; clock       ; 1.000        ; -0.058     ; 2.939      ;
; -1.958 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a9~portb_address_reg0   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[9]  ; clock        ; clock       ; 1.000        ; -0.081     ; 2.909      ;
; -1.958 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a9~portb_address_reg1   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[9]  ; clock        ; clock       ; 1.000        ; -0.081     ; 2.909      ;
; -1.958 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a9~portb_address_reg2   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[9]  ; clock        ; clock       ; 1.000        ; -0.081     ; 2.909      ;
; -1.958 ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a9~portb_address_reg3   ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[9]  ; clock        ; clock       ; 1.000        ; -0.081     ; 2.909      ;
+--------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.281 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.buscar ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.619      ; 0.631      ;
; -0.781 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.buscar ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; -0.500       ; 1.619      ; 0.631      ;
; -0.284 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.619      ; 1.628      ;
; -0.284 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][1]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.619      ; 1.628      ;
; -0.229 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][11]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.620      ; 1.684      ;
; -0.229 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][9]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.620      ; 1.684      ;
; -0.229 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][10]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.620      ; 1.684      ;
; -0.228 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][0]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.617      ; 1.682      ;
; -0.228 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][1]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.617      ; 1.682      ;
; -0.228 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.617      ; 1.682      ;
; -0.228 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][7]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.617      ; 1.682      ;
; -0.125 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.614      ; 1.782      ;
; -0.119 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][0]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.616      ; 1.790      ;
; -0.116 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][0]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.614      ; 1.791      ;
; -0.116 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][1]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.614      ; 1.791      ;
; -0.116 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.614      ; 1.791      ;
; -0.116 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][7]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.614      ; 1.791      ;
; -0.114 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.614      ; 1.793      ;
; -0.114 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.614      ; 1.793      ;
; -0.114 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][7]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.614      ; 1.793      ;
; -0.106 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][11]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.620      ; 1.807      ;
; -0.106 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][3]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.620      ; 1.807      ;
; -0.106 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][9]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.620      ; 1.807      ;
; -0.106 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][10]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.620      ; 1.807      ;
; -0.106 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][6]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.620      ; 1.807      ;
; -0.105 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][2]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.621      ; 1.809      ;
; -0.105 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][3]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.621      ; 1.809      ;
; -0.105 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][8]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.621      ; 1.809      ;
; -0.105 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.621      ; 1.809      ;
; -0.105 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][5]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.621      ; 1.809      ;
; -0.105 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][7]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.621      ; 1.809      ;
; -0.105 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][6]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.621      ; 1.809      ;
; -0.098 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.615      ; 1.810      ;
; -0.098 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.615      ; 1.810      ;
; -0.098 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][5]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.615      ; 1.810      ;
; -0.098 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][9]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.615      ; 1.810      ;
; -0.098 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][6]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.615      ; 1.810      ;
; -0.096 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][11]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.616      ; 1.813      ;
; -0.096 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][11]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.618      ; 1.815      ;
; -0.096 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][12]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.618      ; 1.815      ;
; -0.096 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][10]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.618      ; 1.815      ;
; -0.096 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][10]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.616      ; 1.813      ;
; -0.096 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][6]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.616      ; 1.813      ;
; -0.091 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.619      ; 1.821      ;
; -0.091 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][15]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.611      ; 1.813      ;
; -0.091 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][14]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.611      ; 1.813      ;
; -0.091 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][3]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.619      ; 1.821      ;
; -0.091 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][7]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.619      ; 1.821      ;
; -0.090 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.825      ;
; -0.086 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.829      ;
; -0.086 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][4]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.829      ;
; -0.086 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][10]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.829      ;
; -0.086 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.829      ;
; -0.086 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][5]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.829      ;
; -0.084 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][11]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.618      ; 1.827      ;
; -0.084 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][12]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.618      ; 1.827      ;
; -0.084 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][10]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.618      ; 1.827      ;
; -0.083 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][15]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.612      ; 1.822      ;
; -0.083 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][14]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.612      ; 1.822      ;
; -0.083 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][13]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.612      ; 1.822      ;
; -0.083 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][12]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.612      ; 1.822      ;
; -0.082 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][11]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.616      ; 1.827      ;
; -0.082 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][5]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.616      ; 1.827      ;
; -0.082 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][10]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.616      ; 1.827      ;
; -0.082 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][6]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.616      ; 1.827      ;
; -0.077 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][15]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.612      ; 1.828      ;
; -0.077 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][14]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.612      ; 1.828      ;
; -0.077 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][13]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.612      ; 1.828      ;
; -0.077 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][12]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.612      ; 1.828      ;
; -0.077 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][6]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.621      ; 1.837      ;
; -0.076 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][15]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.611      ; 1.828      ;
; -0.076 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.611      ; 1.828      ;
; -0.076 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][9]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.624      ; 1.841      ;
; -0.068 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][9]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.847      ;
; -0.068 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][9]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.847      ;
; -0.068 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][8]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.847      ;
; -0.068 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][4]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.847      ;
; -0.068 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][4]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.847      ;
; -0.068 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][4]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.623      ; 1.848      ;
; -0.068 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][5]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.847      ;
; -0.068 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][5]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.622      ; 1.847      ;
; -0.068 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][5]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.623      ; 1.848      ;
; -0.068 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][8]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.623      ; 1.848      ;
; -0.066 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][8]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.620      ; 1.847      ;
; -0.045 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.620      ; 1.868      ;
; -0.045 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][8]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.620      ; 1.868      ;
; -0.045 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][4]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.620      ; 1.868      ;
; -0.002 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][13]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.612      ; 1.903      ;
; -0.002 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][12]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.612      ; 1.903      ;
; 0.001  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.618      ; 1.912      ;
; 0.001  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][2]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.618      ; 1.912      ;
; 0.001  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][2]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.619      ; 1.913      ;
; 0.001  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][3]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.619      ; 1.913      ;
; 0.001  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][3]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.618      ; 1.912      ;
; 0.001  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][7]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.618      ; 1.912      ;
; 0.002  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][0]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.616      ; 1.911      ;
; 0.002  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][1]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.616      ; 1.911      ;
; 0.003  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][9]     ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.624      ; 1.920      ;
; 0.009  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][14]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.613      ; 1.915      ;
; 0.009  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][11]    ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock       ; 0.000        ; 1.613      ; 1.915      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops'                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                        ; Launch Clock                                                         ; Latch Clock                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+
; -1.253 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.186      ; 1.074      ;
; -1.172 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.184      ; 1.153      ;
; -1.041 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.144      ; 1.244      ;
; -1.011 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.210      ; 1.340      ;
; -0.875 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.137      ; 1.403      ;
; -0.868 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.137      ; 1.410      ;
; -0.860 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.145      ; 1.426      ;
; -0.847 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.165      ; 1.459      ;
; -0.841 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.144      ; 1.444      ;
; -0.840 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.129      ; 1.430      ;
; -0.828 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.166      ; 1.479      ;
; -0.796 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.136      ; 1.481      ;
; -0.787 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.143      ; 1.497      ;
; -0.776 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.176      ; 1.541      ;
; -0.762 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.132      ; 1.511      ;
; -0.753 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.186      ; 1.074      ;
; -0.711 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 2.227      ; 1.657      ;
; -0.672 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.184      ; 1.153      ;
; -0.541 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.144      ; 1.244      ;
; -0.511 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.210      ; 1.340      ;
; -0.375 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.137      ; 1.403      ;
; -0.368 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.137      ; 1.410      ;
; -0.360 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.145      ; 1.426      ;
; -0.347 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.165      ; 1.459      ;
; -0.341 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.144      ; 1.444      ;
; -0.340 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.129      ; 1.430      ;
; -0.328 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.166      ; 1.479      ;
; -0.296 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.136      ; 1.481      ;
; -0.287 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.143      ; 1.497      ;
; -0.276 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.176      ; 1.541      ;
; -0.262 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.132      ; 1.511      ;
; -0.211 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 2.227      ; 1.657      ;
; -0.006 ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15]                      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -0.500       ; 1.010      ; 0.504      ;
; 0.147  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.665      ; 0.812      ;
; 0.221  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.663      ; 0.884      ;
; 0.297  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.665      ; 0.962      ;
; 0.352  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.623      ; 0.975      ;
; 0.382  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.689      ; 1.071      ;
; 0.459  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.663      ; 1.122      ;
; 0.518  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.616      ; 1.134      ;
; 0.525  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.616      ; 1.141      ;
; 0.533  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.624      ; 1.157      ;
; 0.546  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.644      ; 1.190      ;
; 0.552  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.623      ; 1.175      ;
; 0.553  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.608      ; 1.161      ;
; 0.565  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.645      ; 1.210      ;
; 0.597  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.615      ; 1.212      ;
; 0.606  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.622      ; 1.228      ;
; 0.617  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.655      ; 1.272      ;
; 0.631  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.611      ; 1.242      ;
; 0.682  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.706      ; 1.388      ;
; 0.783  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.616      ; 1.399      ;
; 0.787  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.616      ; 1.403      ;
; 0.822  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.689      ; 1.511      ;
; 0.831  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.645      ; 1.476      ;
; 0.836  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.644      ; 1.480      ;
; 0.846  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.624      ; 1.470      ;
; 0.855  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.623      ; 1.478      ;
; 0.860  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.615      ; 1.475      ;
; 0.923  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.655      ; 1.578      ;
; 0.928  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.608      ; 1.536      ;
; 0.939  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.623      ; 1.562      ;
; 0.985  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.611      ; 1.596      ;
; 0.994  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.572      ; 1.566      ;
; 0.995  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.614      ; 1.609      ;
; 0.995  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.565      ; 1.560      ;
; 0.997  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.565      ; 1.562      ;
; 1.007  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.573      ; 1.580      ;
; 1.016  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.622      ; 1.638      ;
; 1.033  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.572      ; 1.605      ;
; 1.043  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][12]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.519      ; 1.562      ;
; 1.069  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.564      ; 1.633      ;
; 1.088  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.706      ; 1.794      ;
; 1.091  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.571      ; 1.662      ;
; 1.092  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.604      ; 1.696      ;
; 1.094  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.638      ; 1.732      ;
; 1.191  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.594      ; 1.785      ;
; 1.195  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.593      ; 1.788      ;
; 1.225  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.612      ; 1.837      ;
; 1.243  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.570      ; 1.813      ;
; 1.244  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][15]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.578      ; 1.822      ;
; 1.248  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.568      ; 1.816      ;
; 1.250  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.560      ; 1.810      ;
; 1.252  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][13]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.525      ; 1.777      ;
; 1.256  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[5]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.516      ; 1.772      ;
; 1.256  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.565      ; 1.821      ;
; 1.260  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.570      ; 1.830      ;
; 1.280  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][14]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.563      ; 1.843      ;
; 1.299  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][12]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.520      ; 1.819      ;
; 1.310  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.563      ; 1.873      ;
; 1.324  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.557      ; 1.881      ;
; 1.329  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][12]      ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12] ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.514      ; 1.843      ;
; 1.339  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1  ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.655      ; 1.994      ;
; 1.344  ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]            ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.508      ; 1.852      ;
; 1.344  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_ADDI   ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.518      ; 1.862      ;
; 1.345  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][2]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.526      ; 1.871      ;
; 1.358  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.525      ; 1.883      ;
; 1.359  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.531      ; 1.890      ;
; 1.359  ; fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[11]           ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.565      ; 1.924      ;
; 1.366  ; fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]  ; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 0.000        ; 0.515      ; 1.881      ;
+--------+----------------------------------------------------------------------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]  ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]  ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]  ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]  ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]  ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]  ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]  ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]  ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]  ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10] ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11] ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15] ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14] ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13] ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.216 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12] ; clock        ; clock       ; 1.000        ; 0.000      ; 0.816      ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar ; fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.816      ;
+-------+---------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops'                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+-------------------------------------------------+
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux5~8|combout                     ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux5~8|combout                     ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|comp_aux[15]|datac                 ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|comp_aux[15]|datac                 ;
; 0.401 ; 0.401        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|ctrl_blk|ctrler|Selector3~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|ctrl_blk|ctrler|Selector3~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|ctrl_blk|ctrler|Selector3~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|ctrl_blk|ctrler|Selector3~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|ctrl_blk|ctrler|atual.s_RO_ops|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|ctrl_blk|ctrler|atual.s_RO_ops|regout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|Mux18~0clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|Mux18~0clkctrl|inclk[0]            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|Mux18~0clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|Mux18~0clkctrl|outclk              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|Mux18~0|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|Mux18~0|combout                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux18~0|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux18~0|datab                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux5~8|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux5~8|datac                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux5~8|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; CPU|dpth|alu|Mux5~8|datad                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[0]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[0]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[10]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[10]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[11]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[11]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[12]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[12]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[13]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[13]|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[14]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[14]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[15]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[15]|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[1]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[1]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[2]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[2]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[3]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[3]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[4]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[4]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[5]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[5]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[6]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[6]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[7]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[7]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[8]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[8]|datad                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[9]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Fall       ; CPU|dpth|alu|out_aux[9]|datac                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; Rise       ; fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]   ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; enter                 ; clock      ; 3.053 ; 3.053 ; Rise       ; clock           ;
; system_input_bus[*]   ; clock      ; 2.991 ; 2.991 ; Rise       ; clock           ;
;  system_input_bus[0]  ; clock      ; 0.878 ; 0.878 ; Rise       ; clock           ;
;  system_input_bus[1]  ; clock      ; 0.895 ; 0.895 ; Rise       ; clock           ;
;  system_input_bus[2]  ; clock      ; 0.403 ; 0.403 ; Rise       ; clock           ;
;  system_input_bus[3]  ; clock      ; 0.768 ; 0.768 ; Rise       ; clock           ;
;  system_input_bus[4]  ; clock      ; 0.435 ; 0.435 ; Rise       ; clock           ;
;  system_input_bus[5]  ; clock      ; 0.491 ; 0.491 ; Rise       ; clock           ;
;  system_input_bus[6]  ; clock      ; 0.574 ; 0.574 ; Rise       ; clock           ;
;  system_input_bus[7]  ; clock      ; 0.648 ; 0.648 ; Rise       ; clock           ;
;  system_input_bus[8]  ; clock      ; 0.459 ; 0.459 ; Rise       ; clock           ;
;  system_input_bus[9]  ; clock      ; 0.613 ; 0.613 ; Rise       ; clock           ;
;  system_input_bus[10] ; clock      ; 0.337 ; 0.337 ; Rise       ; clock           ;
;  system_input_bus[11] ; clock      ; 0.339 ; 0.339 ; Rise       ; clock           ;
;  system_input_bus[12] ; clock      ; 0.567 ; 0.567 ; Rise       ; clock           ;
;  system_input_bus[13] ; clock      ; 2.991 ; 2.991 ; Rise       ; clock           ;
;  system_input_bus[14] ; clock      ; 2.840 ; 2.840 ; Rise       ; clock           ;
;  system_input_bus[15] ; clock      ; 2.824 ; 2.824 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; enter                 ; clock      ; -2.136 ; -2.136 ; Rise       ; clock           ;
; system_input_bus[*]   ; clock      ; 0.291  ; 0.291  ; Rise       ; clock           ;
;  system_input_bus[0]  ; clock      ; -0.132 ; -0.132 ; Rise       ; clock           ;
;  system_input_bus[1]  ; clock      ; -0.128 ; -0.128 ; Rise       ; clock           ;
;  system_input_bus[2]  ; clock      ; 0.085  ; 0.085  ; Rise       ; clock           ;
;  system_input_bus[3]  ; clock      ; -0.151 ; -0.151 ; Rise       ; clock           ;
;  system_input_bus[4]  ; clock      ; -0.001 ; -0.001 ; Rise       ; clock           ;
;  system_input_bus[5]  ; clock      ; -0.017 ; -0.017 ; Rise       ; clock           ;
;  system_input_bus[6]  ; clock      ; 0.291  ; 0.291  ; Rise       ; clock           ;
;  system_input_bus[7]  ; clock      ; -0.116 ; -0.116 ; Rise       ; clock           ;
;  system_input_bus[8]  ; clock      ; -0.100 ; -0.100 ; Rise       ; clock           ;
;  system_input_bus[9]  ; clock      ; 0.122  ; 0.122  ; Rise       ; clock           ;
;  system_input_bus[10] ; clock      ; 0.108  ; 0.108  ; Rise       ; clock           ;
;  system_input_bus[11] ; clock      ; -0.084 ; -0.084 ; Rise       ; clock           ;
;  system_input_bus[12] ; clock      ; -0.132 ; -0.132 ; Rise       ; clock           ;
;  system_input_bus[13] ; clock      ; -2.527 ; -2.527 ; Rise       ; clock           ;
;  system_input_bus[14] ; clock      ; -2.405 ; -2.405 ; Rise       ; clock           ;
;  system_input_bus[15] ; clock      ; -2.374 ; -2.374 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                             ;
+------------------------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port              ; Clock Port                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+------------------------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; input_indicator_sys    ; clock                                                                ; 5.484 ; 5.484 ; Rise       ; clock                                                                ;
; output_indicator_sys   ; clock                                                                ; 4.561 ; 4.561 ; Rise       ; clock                                                                ;
; show_addr_dm[*]        ; clock                                                                ; 5.955 ; 5.955 ; Rise       ; clock                                                                ;
;  show_addr_dm[0]       ; clock                                                                ; 5.685 ; 5.685 ; Rise       ; clock                                                                ;
;  show_addr_dm[1]       ; clock                                                                ; 5.244 ; 5.244 ; Rise       ; clock                                                                ;
;  show_addr_dm[2]       ; clock                                                                ; 5.430 ; 5.430 ; Rise       ; clock                                                                ;
;  show_addr_dm[3]       ; clock                                                                ; 5.369 ; 5.369 ; Rise       ; clock                                                                ;
;  show_addr_dm[4]       ; clock                                                                ; 5.295 ; 5.295 ; Rise       ; clock                                                                ;
;  show_addr_dm[5]       ; clock                                                                ; 5.392 ; 5.392 ; Rise       ; clock                                                                ;
;  show_addr_dm[6]       ; clock                                                                ; 5.455 ; 5.455 ; Rise       ; clock                                                                ;
;  show_addr_dm[7]       ; clock                                                                ; 5.753 ; 5.753 ; Rise       ; clock                                                                ;
;  show_addr_dm[8]       ; clock                                                                ; 5.289 ; 5.289 ; Rise       ; clock                                                                ;
;  show_addr_dm[9]       ; clock                                                                ; 5.426 ; 5.426 ; Rise       ; clock                                                                ;
;  show_addr_dm[10]      ; clock                                                                ; 5.369 ; 5.369 ; Rise       ; clock                                                                ;
;  show_addr_dm[11]      ; clock                                                                ; 5.130 ; 5.130 ; Rise       ; clock                                                                ;
;  show_addr_dm[12]      ; clock                                                                ; 5.344 ; 5.344 ; Rise       ; clock                                                                ;
;  show_addr_dm[13]      ; clock                                                                ; 5.955 ; 5.955 ; Rise       ; clock                                                                ;
;  show_addr_dm[14]      ; clock                                                                ; 5.296 ; 5.296 ; Rise       ; clock                                                                ;
;  show_addr_dm[15]      ; clock                                                                ; 4.996 ; 4.996 ; Rise       ; clock                                                                ;
; show_inst[*]           ; clock                                                                ; 6.464 ; 6.464 ; Rise       ; clock                                                                ;
;  show_inst[0]          ; clock                                                                ; 6.143 ; 6.143 ; Rise       ; clock                                                                ;
;  show_inst[1]          ; clock                                                                ; 6.464 ; 6.464 ; Rise       ; clock                                                                ;
;  show_inst[2]          ; clock                                                                ; 6.258 ; 6.258 ; Rise       ; clock                                                                ;
;  show_inst[3]          ; clock                                                                ; 6.222 ; 6.222 ; Rise       ; clock                                                                ;
;  show_inst[4]          ; clock                                                                ; 6.154 ; 6.154 ; Rise       ; clock                                                                ;
;  show_inst[5]          ; clock                                                                ; 6.300 ; 6.300 ; Rise       ; clock                                                                ;
;  show_inst[6]          ; clock                                                                ; 6.355 ; 6.355 ; Rise       ; clock                                                                ;
;  show_inst[7]          ; clock                                                                ; 6.200 ; 6.200 ; Rise       ; clock                                                                ;
;  show_inst[8]          ; clock                                                                ; 6.381 ; 6.381 ; Rise       ; clock                                                                ;
;  show_inst[9]          ; clock                                                                ; 6.088 ; 6.088 ; Rise       ; clock                                                                ;
;  show_inst[10]         ; clock                                                                ; 6.200 ; 6.200 ; Rise       ; clock                                                                ;
;  show_inst[11]         ; clock                                                                ; 6.207 ; 6.207 ; Rise       ; clock                                                                ;
;  show_inst[12]         ; clock                                                                ; 6.401 ; 6.401 ; Rise       ; clock                                                                ;
;  show_inst[13]         ; clock                                                                ; 5.813 ; 5.813 ; Rise       ; clock                                                                ;
;  show_inst[14]         ; clock                                                                ; 5.980 ; 5.980 ; Rise       ; clock                                                                ;
;  show_inst[15]         ; clock                                                                ; 5.940 ; 5.940 ; Rise       ; clock                                                                ;
; system_output_bus[*]   ; clock                                                                ; 5.102 ; 5.102 ; Rise       ; clock                                                                ;
;  system_output_bus[0]  ; clock                                                                ; 4.840 ; 4.840 ; Rise       ; clock                                                                ;
;  system_output_bus[1]  ; clock                                                                ; 4.948 ; 4.948 ; Rise       ; clock                                                                ;
;  system_output_bus[2]  ; clock                                                                ; 5.016 ; 5.016 ; Rise       ; clock                                                                ;
;  system_output_bus[3]  ; clock                                                                ; 4.983 ; 4.983 ; Rise       ; clock                                                                ;
;  system_output_bus[4]  ; clock                                                                ; 4.488 ; 4.488 ; Rise       ; clock                                                                ;
;  system_output_bus[5]  ; clock                                                                ; 5.102 ; 5.102 ; Rise       ; clock                                                                ;
;  system_output_bus[6]  ; clock                                                                ; 4.400 ; 4.400 ; Rise       ; clock                                                                ;
;  system_output_bus[7]  ; clock                                                                ; 4.162 ; 4.162 ; Rise       ; clock                                                                ;
;  system_output_bus[8]  ; clock                                                                ; 4.230 ; 4.230 ; Rise       ; clock                                                                ;
;  system_output_bus[9]  ; clock                                                                ; 4.158 ; 4.158 ; Rise       ; clock                                                                ;
;  system_output_bus[10] ; clock                                                                ; 4.083 ; 4.083 ; Rise       ; clock                                                                ;
;  system_output_bus[11] ; clock                                                                ; 4.064 ; 4.064 ; Rise       ; clock                                                                ;
;  system_output_bus[12] ; clock                                                                ; 4.062 ; 4.062 ; Rise       ; clock                                                                ;
;  system_output_bus[13] ; clock                                                                ; 4.102 ; 4.102 ; Rise       ; clock                                                                ;
;  system_output_bus[14] ; clock                                                                ; 4.202 ; 4.202 ; Rise       ; clock                                                                ;
;  system_output_bus[15] ; clock                                                                ; 4.178 ; 4.178 ; Rise       ; clock                                                                ;
; ula_a_s[*]             ; clock                                                                ; 6.345 ; 6.345 ; Rise       ; clock                                                                ;
;  ula_a_s[0]            ; clock                                                                ; 6.136 ; 6.136 ; Rise       ; clock                                                                ;
;  ula_a_s[1]            ; clock                                                                ; 5.794 ; 5.794 ; Rise       ; clock                                                                ;
;  ula_a_s[2]            ; clock                                                                ; 6.001 ; 6.001 ; Rise       ; clock                                                                ;
;  ula_a_s[3]            ; clock                                                                ; 6.123 ; 6.123 ; Rise       ; clock                                                                ;
;  ula_a_s[4]            ; clock                                                                ; 6.064 ; 6.064 ; Rise       ; clock                                                                ;
;  ula_a_s[5]            ; clock                                                                ; 6.037 ; 6.037 ; Rise       ; clock                                                                ;
;  ula_a_s[6]            ; clock                                                                ; 5.869 ; 5.869 ; Rise       ; clock                                                                ;
;  ula_a_s[7]            ; clock                                                                ; 6.243 ; 6.243 ; Rise       ; clock                                                                ;
;  ula_a_s[8]            ; clock                                                                ; 6.345 ; 6.345 ; Rise       ; clock                                                                ;
;  ula_a_s[9]            ; clock                                                                ; 6.201 ; 6.201 ; Rise       ; clock                                                                ;
;  ula_a_s[10]           ; clock                                                                ; 6.177 ; 6.177 ; Rise       ; clock                                                                ;
;  ula_a_s[11]           ; clock                                                                ; 6.228 ; 6.228 ; Rise       ; clock                                                                ;
;  ula_a_s[12]           ; clock                                                                ; 5.786 ; 5.786 ; Rise       ; clock                                                                ;
;  ula_a_s[13]           ; clock                                                                ; 6.171 ; 6.171 ; Rise       ; clock                                                                ;
;  ula_a_s[14]           ; clock                                                                ; 6.183 ; 6.183 ; Rise       ; clock                                                                ;
;  ula_a_s[15]           ; clock                                                                ; 6.003 ; 6.003 ; Rise       ; clock                                                                ;
; ula_b_s[*]             ; clock                                                                ; 6.825 ; 6.825 ; Rise       ; clock                                                                ;
;  ula_b_s[0]            ; clock                                                                ; 6.052 ; 6.052 ; Rise       ; clock                                                                ;
;  ula_b_s[1]            ; clock                                                                ; 6.175 ; 6.175 ; Rise       ; clock                                                                ;
;  ula_b_s[2]            ; clock                                                                ; 6.557 ; 6.557 ; Rise       ; clock                                                                ;
;  ula_b_s[3]            ; clock                                                                ; 6.107 ; 6.107 ; Rise       ; clock                                                                ;
;  ula_b_s[4]            ; clock                                                                ; 6.301 ; 6.301 ; Rise       ; clock                                                                ;
;  ula_b_s[5]            ; clock                                                                ; 6.825 ; 6.825 ; Rise       ; clock                                                                ;
;  ula_b_s[6]            ; clock                                                                ; 6.362 ; 6.362 ; Rise       ; clock                                                                ;
;  ula_b_s[7]            ; clock                                                                ; 6.384 ; 6.384 ; Rise       ; clock                                                                ;
;  ula_b_s[8]            ; clock                                                                ; 6.306 ; 6.306 ; Rise       ; clock                                                                ;
;  ula_b_s[9]            ; clock                                                                ; 6.128 ; 6.128 ; Rise       ; clock                                                                ;
;  ula_b_s[10]           ; clock                                                                ; 6.163 ; 6.163 ; Rise       ; clock                                                                ;
;  ula_b_s[11]           ; clock                                                                ; 6.399 ; 6.399 ; Rise       ; clock                                                                ;
;  ula_b_s[12]           ; clock                                                                ; 6.317 ; 6.317 ; Rise       ; clock                                                                ;
;  ula_b_s[13]           ; clock                                                                ; 6.076 ; 6.076 ; Rise       ; clock                                                                ;
;  ula_b_s[14]           ; clock                                                                ; 6.343 ; 6.343 ; Rise       ; clock                                                                ;
;  ula_b_s[15]           ; clock                                                                ; 6.248 ; 6.248 ; Rise       ; clock                                                                ;
; show_addr_dm[*]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.868 ; 5.868 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[0]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.670 ; 5.670 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[1]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.115 ; 5.115 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[2]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.427 ; 5.427 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[3]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.155 ; 5.155 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[4]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.091 ; 5.091 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[5]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.193 ; 5.193 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[6]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.263 ; 5.263 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[7]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.330 ; 5.330 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[8]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.055 ; 5.055 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[9]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.098 ; 5.098 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[10]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 4.932 ; 4.932 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[11]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 4.739 ; 4.739 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[12]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.499 ; 5.499 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[13]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.868 ; 5.868 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[14]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 4.935 ; 4.935 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[15]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.701 ; 5.701 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
+------------------------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                     ;
+------------------------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port              ; Clock Port                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+------------------------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; input_indicator_sys    ; clock                                                                ; 5.306 ; 5.306 ; Rise       ; clock                                                                ;
; output_indicator_sys   ; clock                                                                ; 4.246 ; 4.246 ; Rise       ; clock                                                                ;
; show_addr_dm[*]        ; clock                                                                ; 4.388 ; 4.388 ; Rise       ; clock                                                                ;
;  show_addr_dm[0]       ; clock                                                                ; 5.386 ; 5.386 ; Rise       ; clock                                                                ;
;  show_addr_dm[1]       ; clock                                                                ; 4.984 ; 4.984 ; Rise       ; clock                                                                ;
;  show_addr_dm[2]       ; clock                                                                ; 5.205 ; 5.205 ; Rise       ; clock                                                                ;
;  show_addr_dm[3]       ; clock                                                                ; 4.934 ; 4.934 ; Rise       ; clock                                                                ;
;  show_addr_dm[4]       ; clock                                                                ; 4.849 ; 4.849 ; Rise       ; clock                                                                ;
;  show_addr_dm[5]       ; clock                                                                ; 4.956 ; 4.956 ; Rise       ; clock                                                                ;
;  show_addr_dm[6]       ; clock                                                                ; 5.011 ; 5.011 ; Rise       ; clock                                                                ;
;  show_addr_dm[7]       ; clock                                                                ; 5.306 ; 5.306 ; Rise       ; clock                                                                ;
;  show_addr_dm[8]       ; clock                                                                ; 5.031 ; 5.031 ; Rise       ; clock                                                                ;
;  show_addr_dm[9]       ; clock                                                                ; 5.091 ; 5.091 ; Rise       ; clock                                                                ;
;  show_addr_dm[10]      ; clock                                                                ; 4.873 ; 4.873 ; Rise       ; clock                                                                ;
;  show_addr_dm[11]      ; clock                                                                ; 4.758 ; 4.758 ; Rise       ; clock                                                                ;
;  show_addr_dm[12]      ; clock                                                                ; 4.863 ; 4.863 ; Rise       ; clock                                                                ;
;  show_addr_dm[13]      ; clock                                                                ; 5.510 ; 5.510 ; Rise       ; clock                                                                ;
;  show_addr_dm[14]      ; clock                                                                ; 4.858 ; 4.858 ; Rise       ; clock                                                                ;
;  show_addr_dm[15]      ; clock                                                                ; 4.388 ; 4.388 ; Rise       ; clock                                                                ;
; show_inst[*]           ; clock                                                                ; 5.813 ; 5.813 ; Rise       ; clock                                                                ;
;  show_inst[0]          ; clock                                                                ; 6.143 ; 6.143 ; Rise       ; clock                                                                ;
;  show_inst[1]          ; clock                                                                ; 6.464 ; 6.464 ; Rise       ; clock                                                                ;
;  show_inst[2]          ; clock                                                                ; 6.258 ; 6.258 ; Rise       ; clock                                                                ;
;  show_inst[3]          ; clock                                                                ; 6.222 ; 6.222 ; Rise       ; clock                                                                ;
;  show_inst[4]          ; clock                                                                ; 6.154 ; 6.154 ; Rise       ; clock                                                                ;
;  show_inst[5]          ; clock                                                                ; 6.300 ; 6.300 ; Rise       ; clock                                                                ;
;  show_inst[6]          ; clock                                                                ; 6.355 ; 6.355 ; Rise       ; clock                                                                ;
;  show_inst[7]          ; clock                                                                ; 6.200 ; 6.200 ; Rise       ; clock                                                                ;
;  show_inst[8]          ; clock                                                                ; 6.381 ; 6.381 ; Rise       ; clock                                                                ;
;  show_inst[9]          ; clock                                                                ; 6.088 ; 6.088 ; Rise       ; clock                                                                ;
;  show_inst[10]         ; clock                                                                ; 6.200 ; 6.200 ; Rise       ; clock                                                                ;
;  show_inst[11]         ; clock                                                                ; 6.207 ; 6.207 ; Rise       ; clock                                                                ;
;  show_inst[12]         ; clock                                                                ; 6.401 ; 6.401 ; Rise       ; clock                                                                ;
;  show_inst[13]         ; clock                                                                ; 5.813 ; 5.813 ; Rise       ; clock                                                                ;
;  show_inst[14]         ; clock                                                                ; 5.980 ; 5.980 ; Rise       ; clock                                                                ;
;  show_inst[15]         ; clock                                                                ; 5.940 ; 5.940 ; Rise       ; clock                                                                ;
; system_output_bus[*]   ; clock                                                                ; 4.062 ; 4.062 ; Rise       ; clock                                                                ;
;  system_output_bus[0]  ; clock                                                                ; 4.840 ; 4.840 ; Rise       ; clock                                                                ;
;  system_output_bus[1]  ; clock                                                                ; 4.948 ; 4.948 ; Rise       ; clock                                                                ;
;  system_output_bus[2]  ; clock                                                                ; 5.016 ; 5.016 ; Rise       ; clock                                                                ;
;  system_output_bus[3]  ; clock                                                                ; 4.983 ; 4.983 ; Rise       ; clock                                                                ;
;  system_output_bus[4]  ; clock                                                                ; 4.488 ; 4.488 ; Rise       ; clock                                                                ;
;  system_output_bus[5]  ; clock                                                                ; 5.102 ; 5.102 ; Rise       ; clock                                                                ;
;  system_output_bus[6]  ; clock                                                                ; 4.400 ; 4.400 ; Rise       ; clock                                                                ;
;  system_output_bus[7]  ; clock                                                                ; 4.162 ; 4.162 ; Rise       ; clock                                                                ;
;  system_output_bus[8]  ; clock                                                                ; 4.230 ; 4.230 ; Rise       ; clock                                                                ;
;  system_output_bus[9]  ; clock                                                                ; 4.158 ; 4.158 ; Rise       ; clock                                                                ;
;  system_output_bus[10] ; clock                                                                ; 4.083 ; 4.083 ; Rise       ; clock                                                                ;
;  system_output_bus[11] ; clock                                                                ; 4.064 ; 4.064 ; Rise       ; clock                                                                ;
;  system_output_bus[12] ; clock                                                                ; 4.062 ; 4.062 ; Rise       ; clock                                                                ;
;  system_output_bus[13] ; clock                                                                ; 4.102 ; 4.102 ; Rise       ; clock                                                                ;
;  system_output_bus[14] ; clock                                                                ; 4.202 ; 4.202 ; Rise       ; clock                                                                ;
;  system_output_bus[15] ; clock                                                                ; 4.178 ; 4.178 ; Rise       ; clock                                                                ;
; ula_a_s[*]             ; clock                                                                ; 4.591 ; 4.591 ; Rise       ; clock                                                                ;
;  ula_a_s[0]            ; clock                                                                ; 4.948 ; 4.948 ; Rise       ; clock                                                                ;
;  ula_a_s[1]            ; clock                                                                ; 4.770 ; 4.770 ; Rise       ; clock                                                                ;
;  ula_a_s[2]            ; clock                                                                ; 4.916 ; 4.916 ; Rise       ; clock                                                                ;
;  ula_a_s[3]            ; clock                                                                ; 4.948 ; 4.948 ; Rise       ; clock                                                                ;
;  ula_a_s[4]            ; clock                                                                ; 4.873 ; 4.873 ; Rise       ; clock                                                                ;
;  ula_a_s[5]            ; clock                                                                ; 4.972 ; 4.972 ; Rise       ; clock                                                                ;
;  ula_a_s[6]            ; clock                                                                ; 4.591 ; 4.591 ; Rise       ; clock                                                                ;
;  ula_a_s[7]            ; clock                                                                ; 4.881 ; 4.881 ; Rise       ; clock                                                                ;
;  ula_a_s[8]            ; clock                                                                ; 5.362 ; 5.362 ; Rise       ; clock                                                                ;
;  ula_a_s[9]            ; clock                                                                ; 5.111 ; 5.111 ; Rise       ; clock                                                                ;
;  ula_a_s[10]           ; clock                                                                ; 5.030 ; 5.030 ; Rise       ; clock                                                                ;
;  ula_a_s[11]           ; clock                                                                ; 5.308 ; 5.308 ; Rise       ; clock                                                                ;
;  ula_a_s[12]           ; clock                                                                ; 4.705 ; 4.705 ; Rise       ; clock                                                                ;
;  ula_a_s[13]           ; clock                                                                ; 5.088 ; 5.088 ; Rise       ; clock                                                                ;
;  ula_a_s[14]           ; clock                                                                ; 4.904 ; 4.904 ; Rise       ; clock                                                                ;
;  ula_a_s[15]           ; clock                                                                ; 5.009 ; 5.009 ; Rise       ; clock                                                                ;
; ula_b_s[*]             ; clock                                                                ; 4.721 ; 4.721 ; Rise       ; clock                                                                ;
;  ula_b_s[0]            ; clock                                                                ; 4.874 ; 4.874 ; Rise       ; clock                                                                ;
;  ula_b_s[1]            ; clock                                                                ; 5.130 ; 5.130 ; Rise       ; clock                                                                ;
;  ula_b_s[2]            ; clock                                                                ; 4.974 ; 4.974 ; Rise       ; clock                                                                ;
;  ula_b_s[3]            ; clock                                                                ; 4.808 ; 4.808 ; Rise       ; clock                                                                ;
;  ula_b_s[4]            ; clock                                                                ; 5.050 ; 5.050 ; Rise       ; clock                                                                ;
;  ula_b_s[5]            ; clock                                                                ; 5.302 ; 5.302 ; Rise       ; clock                                                                ;
;  ula_b_s[6]            ; clock                                                                ; 5.048 ; 5.048 ; Rise       ; clock                                                                ;
;  ula_b_s[7]            ; clock                                                                ; 4.829 ; 4.829 ; Rise       ; clock                                                                ;
;  ula_b_s[8]            ; clock                                                                ; 4.986 ; 4.986 ; Rise       ; clock                                                                ;
;  ula_b_s[9]            ; clock                                                                ; 5.104 ; 5.104 ; Rise       ; clock                                                                ;
;  ula_b_s[10]           ; clock                                                                ; 4.971 ; 4.971 ; Rise       ; clock                                                                ;
;  ula_b_s[11]           ; clock                                                                ; 5.087 ; 5.087 ; Rise       ; clock                                                                ;
;  ula_b_s[12]           ; clock                                                                ; 4.721 ; 4.721 ; Rise       ; clock                                                                ;
;  ula_b_s[13]           ; clock                                                                ; 4.767 ; 4.767 ; Rise       ; clock                                                                ;
;  ula_b_s[14]           ; clock                                                                ; 5.028 ; 5.028 ; Rise       ; clock                                                                ;
;  ula_b_s[15]           ; clock                                                                ; 5.222 ; 5.222 ; Rise       ; clock                                                                ;
; show_addr_dm[*]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 4.739 ; 4.739 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[0]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.670 ; 5.670 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[1]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.115 ; 5.115 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[2]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.427 ; 5.427 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[3]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.155 ; 5.155 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[4]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.091 ; 5.091 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[5]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.193 ; 5.193 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[6]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.263 ; 5.263 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[7]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.330 ; 5.330 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[8]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.055 ; 5.055 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[9]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.098 ; 5.098 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[10]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 4.932 ; 4.932 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[11]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 4.739 ; 4.739 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[12]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.499 ; 5.499 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[13]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.868 ; 5.868 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[14]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 4.935 ; 4.935 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[15]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.701 ; 5.701 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
+------------------------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                    ;
+-----------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                 ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                      ; -9.985    ; -2.004  ; -0.441   ; 0.664   ; -1.627              ;
;  clock                                                                ; -4.332    ; -1.797  ; -0.441   ; 0.664   ; -1.627              ;
;  fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -9.985    ; -2.004  ; N/A      ; N/A     ; 0.303               ;
; Design-wide TNS                                                       ; -1962.36  ; -24.482 ; -7.056   ; 0.0     ; -1603.108           ;
;  clock                                                                ; -1830.021 ; -10.214 ; -7.056   ; 0.000   ; -1603.108           ;
;  fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; -132.339  ; -19.467 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; enter                 ; clock      ; 5.831 ; 5.831 ; Rise       ; clock           ;
; system_input_bus[*]   ; clock      ; 5.709 ; 5.709 ; Rise       ; clock           ;
;  system_input_bus[0]  ; clock      ; 2.444 ; 2.444 ; Rise       ; clock           ;
;  system_input_bus[1]  ; clock      ; 2.481 ; 2.481 ; Rise       ; clock           ;
;  system_input_bus[2]  ; clock      ; 1.498 ; 1.498 ; Rise       ; clock           ;
;  system_input_bus[3]  ; clock      ; 2.080 ; 2.080 ; Rise       ; clock           ;
;  system_input_bus[4]  ; clock      ; 1.468 ; 1.468 ; Rise       ; clock           ;
;  system_input_bus[5]  ; clock      ; 1.612 ; 1.612 ; Rise       ; clock           ;
;  system_input_bus[6]  ; clock      ; 1.830 ; 1.830 ; Rise       ; clock           ;
;  system_input_bus[7]  ; clock      ; 1.814 ; 1.814 ; Rise       ; clock           ;
;  system_input_bus[8]  ; clock      ; 1.571 ; 1.571 ; Rise       ; clock           ;
;  system_input_bus[9]  ; clock      ; 1.880 ; 1.880 ; Rise       ; clock           ;
;  system_input_bus[10] ; clock      ; 1.274 ; 1.274 ; Rise       ; clock           ;
;  system_input_bus[11] ; clock      ; 1.290 ; 1.290 ; Rise       ; clock           ;
;  system_input_bus[12] ; clock      ; 1.842 ; 1.842 ; Rise       ; clock           ;
;  system_input_bus[13] ; clock      ; 5.709 ; 5.709 ; Rise       ; clock           ;
;  system_input_bus[14] ; clock      ; 5.393 ; 5.393 ; Rise       ; clock           ;
;  system_input_bus[15] ; clock      ; 5.341 ; 5.341 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Hold Times                                                                          ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; enter                 ; clock      ; -2.136 ; -2.136 ; Rise       ; clock           ;
; system_input_bus[*]   ; clock      ; 0.291  ; 0.291  ; Rise       ; clock           ;
;  system_input_bus[0]  ; clock      ; -0.132 ; -0.132 ; Rise       ; clock           ;
;  system_input_bus[1]  ; clock      ; -0.128 ; -0.128 ; Rise       ; clock           ;
;  system_input_bus[2]  ; clock      ; 0.085  ; 0.085  ; Rise       ; clock           ;
;  system_input_bus[3]  ; clock      ; -0.151 ; -0.151 ; Rise       ; clock           ;
;  system_input_bus[4]  ; clock      ; -0.001 ; -0.001 ; Rise       ; clock           ;
;  system_input_bus[5]  ; clock      ; -0.017 ; -0.017 ; Rise       ; clock           ;
;  system_input_bus[6]  ; clock      ; 0.291  ; 0.291  ; Rise       ; clock           ;
;  system_input_bus[7]  ; clock      ; -0.116 ; -0.116 ; Rise       ; clock           ;
;  system_input_bus[8]  ; clock      ; -0.100 ; -0.100 ; Rise       ; clock           ;
;  system_input_bus[9]  ; clock      ; 0.122  ; 0.122  ; Rise       ; clock           ;
;  system_input_bus[10] ; clock      ; 0.108  ; 0.108  ; Rise       ; clock           ;
;  system_input_bus[11] ; clock      ; -0.084 ; -0.084 ; Rise       ; clock           ;
;  system_input_bus[12] ; clock      ; -0.132 ; -0.132 ; Rise       ; clock           ;
;  system_input_bus[13] ; clock      ; -2.527 ; -2.527 ; Rise       ; clock           ;
;  system_input_bus[14] ; clock      ; -2.405 ; -2.405 ; Rise       ; clock           ;
;  system_input_bus[15] ; clock      ; -2.374 ; -2.374 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                               ;
+------------------------+----------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------+
; Data Port              ; Clock Port                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                      ;
+------------------------+----------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------+
; input_indicator_sys    ; clock                                                                ; 10.259 ; 10.259 ; Rise       ; clock                                                                ;
; output_indicator_sys   ; clock                                                                ; 8.429  ; 8.429  ; Rise       ; clock                                                                ;
; show_addr_dm[*]        ; clock                                                                ; 11.252 ; 11.252 ; Rise       ; clock                                                                ;
;  show_addr_dm[0]       ; clock                                                                ; 10.759 ; 10.759 ; Rise       ; clock                                                                ;
;  show_addr_dm[1]       ; clock                                                                ; 9.879  ; 9.879  ; Rise       ; clock                                                                ;
;  show_addr_dm[2]       ; clock                                                                ; 10.076 ; 10.076 ; Rise       ; clock                                                                ;
;  show_addr_dm[3]       ; clock                                                                ; 10.011 ; 10.011 ; Rise       ; clock                                                                ;
;  show_addr_dm[4]       ; clock                                                                ; 9.973  ; 9.973  ; Rise       ; clock                                                                ;
;  show_addr_dm[5]       ; clock                                                                ; 10.191 ; 10.191 ; Rise       ; clock                                                                ;
;  show_addr_dm[6]       ; clock                                                                ; 10.400 ; 10.400 ; Rise       ; clock                                                                ;
;  show_addr_dm[7]       ; clock                                                                ; 10.803 ; 10.803 ; Rise       ; clock                                                                ;
;  show_addr_dm[8]       ; clock                                                                ; 9.843  ; 9.843  ; Rise       ; clock                                                                ;
;  show_addr_dm[9]       ; clock                                                                ; 10.221 ; 10.221 ; Rise       ; clock                                                                ;
;  show_addr_dm[10]      ; clock                                                                ; 10.210 ; 10.210 ; Rise       ; clock                                                                ;
;  show_addr_dm[11]      ; clock                                                                ; 9.646  ; 9.646  ; Rise       ; clock                                                                ;
;  show_addr_dm[12]      ; clock                                                                ; 10.068 ; 10.068 ; Rise       ; clock                                                                ;
;  show_addr_dm[13]      ; clock                                                                ; 11.252 ; 11.252 ; Rise       ; clock                                                                ;
;  show_addr_dm[14]      ; clock                                                                ; 10.138 ; 10.138 ; Rise       ; clock                                                                ;
;  show_addr_dm[15]      ; clock                                                                ; 9.325  ; 9.325  ; Rise       ; clock                                                                ;
; show_inst[*]           ; clock                                                                ; 11.361 ; 11.361 ; Rise       ; clock                                                                ;
;  show_inst[0]          ; clock                                                                ; 10.557 ; 10.557 ; Rise       ; clock                                                                ;
;  show_inst[1]          ; clock                                                                ; 11.361 ; 11.361 ; Rise       ; clock                                                                ;
;  show_inst[2]          ; clock                                                                ; 10.815 ; 10.815 ; Rise       ; clock                                                                ;
;  show_inst[3]          ; clock                                                                ; 10.848 ; 10.848 ; Rise       ; clock                                                                ;
;  show_inst[4]          ; clock                                                                ; 10.532 ; 10.532 ; Rise       ; clock                                                                ;
;  show_inst[5]          ; clock                                                                ; 10.810 ; 10.810 ; Rise       ; clock                                                                ;
;  show_inst[6]          ; clock                                                                ; 11.036 ; 11.036 ; Rise       ; clock                                                                ;
;  show_inst[7]          ; clock                                                                ; 10.661 ; 10.661 ; Rise       ; clock                                                                ;
;  show_inst[8]          ; clock                                                                ; 11.047 ; 11.047 ; Rise       ; clock                                                                ;
;  show_inst[9]          ; clock                                                                ; 10.363 ; 10.363 ; Rise       ; clock                                                                ;
;  show_inst[10]         ; clock                                                                ; 10.558 ; 10.558 ; Rise       ; clock                                                                ;
;  show_inst[11]         ; clock                                                                ; 10.829 ; 10.829 ; Rise       ; clock                                                                ;
;  show_inst[12]         ; clock                                                                ; 11.107 ; 11.107 ; Rise       ; clock                                                                ;
;  show_inst[13]         ; clock                                                                ; 9.899  ; 9.899  ; Rise       ; clock                                                                ;
;  show_inst[14]         ; clock                                                                ; 10.215 ; 10.215 ; Rise       ; clock                                                                ;
;  show_inst[15]         ; clock                                                                ; 10.150 ; 10.150 ; Rise       ; clock                                                                ;
; system_output_bus[*]   ; clock                                                                ; 9.369  ; 9.369  ; Rise       ; clock                                                                ;
;  system_output_bus[0]  ; clock                                                                ; 8.894  ; 8.894  ; Rise       ; clock                                                                ;
;  system_output_bus[1]  ; clock                                                                ; 9.177  ; 9.177  ; Rise       ; clock                                                                ;
;  system_output_bus[2]  ; clock                                                                ; 9.369  ; 9.369  ; Rise       ; clock                                                                ;
;  system_output_bus[3]  ; clock                                                                ; 9.258  ; 9.258  ; Rise       ; clock                                                                ;
;  system_output_bus[4]  ; clock                                                                ; 8.038  ; 8.038  ; Rise       ; clock                                                                ;
;  system_output_bus[5]  ; clock                                                                ; 9.334  ; 9.334  ; Rise       ; clock                                                                ;
;  system_output_bus[6]  ; clock                                                                ; 7.841  ; 7.841  ; Rise       ; clock                                                                ;
;  system_output_bus[7]  ; clock                                                                ; 7.316  ; 7.316  ; Rise       ; clock                                                                ;
;  system_output_bus[8]  ; clock                                                                ; 7.638  ; 7.638  ; Rise       ; clock                                                                ;
;  system_output_bus[9]  ; clock                                                                ; 7.394  ; 7.394  ; Rise       ; clock                                                                ;
;  system_output_bus[10] ; clock                                                                ; 7.323  ; 7.323  ; Rise       ; clock                                                                ;
;  system_output_bus[11] ; clock                                                                ; 7.289  ; 7.289  ; Rise       ; clock                                                                ;
;  system_output_bus[12] ; clock                                                                ; 7.271  ; 7.271  ; Rise       ; clock                                                                ;
;  system_output_bus[13] ; clock                                                                ; 7.351  ; 7.351  ; Rise       ; clock                                                                ;
;  system_output_bus[14] ; clock                                                                ; 7.459  ; 7.459  ; Rise       ; clock                                                                ;
;  system_output_bus[15] ; clock                                                                ; 7.506  ; 7.506  ; Rise       ; clock                                                                ;
; ula_a_s[*]             ; clock                                                                ; 12.388 ; 12.388 ; Rise       ; clock                                                                ;
;  ula_a_s[0]            ; clock                                                                ; 11.996 ; 11.996 ; Rise       ; clock                                                                ;
;  ula_a_s[1]            ; clock                                                                ; 11.150 ; 11.150 ; Rise       ; clock                                                                ;
;  ula_a_s[2]            ; clock                                                                ; 11.633 ; 11.633 ; Rise       ; clock                                                                ;
;  ula_a_s[3]            ; clock                                                                ; 11.951 ; 11.951 ; Rise       ; clock                                                                ;
;  ula_a_s[4]            ; clock                                                                ; 11.739 ; 11.739 ; Rise       ; clock                                                                ;
;  ula_a_s[5]            ; clock                                                                ; 11.851 ; 11.851 ; Rise       ; clock                                                                ;
;  ula_a_s[6]            ; clock                                                                ; 11.460 ; 11.460 ; Rise       ; clock                                                                ;
;  ula_a_s[7]            ; clock                                                                ; 12.231 ; 12.231 ; Rise       ; clock                                                                ;
;  ula_a_s[8]            ; clock                                                                ; 12.388 ; 12.388 ; Rise       ; clock                                                                ;
;  ula_a_s[9]            ; clock                                                                ; 12.136 ; 12.136 ; Rise       ; clock                                                                ;
;  ula_a_s[10]           ; clock                                                                ; 12.091 ; 12.091 ; Rise       ; clock                                                                ;
;  ula_a_s[11]           ; clock                                                                ; 12.152 ; 12.152 ; Rise       ; clock                                                                ;
;  ula_a_s[12]           ; clock                                                                ; 11.350 ; 11.350 ; Rise       ; clock                                                                ;
;  ula_a_s[13]           ; clock                                                                ; 12.069 ; 12.069 ; Rise       ; clock                                                                ;
;  ula_a_s[14]           ; clock                                                                ; 12.313 ; 12.313 ; Rise       ; clock                                                                ;
;  ula_a_s[15]           ; clock                                                                ; 11.663 ; 11.663 ; Rise       ; clock                                                                ;
; ula_b_s[*]             ; clock                                                                ; 13.374 ; 13.374 ; Rise       ; clock                                                                ;
;  ula_b_s[0]            ; clock                                                                ; 11.875 ; 11.875 ; Rise       ; clock                                                                ;
;  ula_b_s[1]            ; clock                                                                ; 12.085 ; 12.085 ; Rise       ; clock                                                                ;
;  ula_b_s[2]            ; clock                                                                ; 12.878 ; 12.878 ; Rise       ; clock                                                                ;
;  ula_b_s[3]            ; clock                                                                ; 11.857 ; 11.857 ; Rise       ; clock                                                                ;
;  ula_b_s[4]            ; clock                                                                ; 12.287 ; 12.287 ; Rise       ; clock                                                                ;
;  ula_b_s[5]            ; clock                                                                ; 13.374 ; 13.374 ; Rise       ; clock                                                                ;
;  ula_b_s[6]            ; clock                                                                ; 12.446 ; 12.446 ; Rise       ; clock                                                                ;
;  ula_b_s[7]            ; clock                                                                ; 12.679 ; 12.679 ; Rise       ; clock                                                                ;
;  ula_b_s[8]            ; clock                                                                ; 12.414 ; 12.414 ; Rise       ; clock                                                                ;
;  ula_b_s[9]            ; clock                                                                ; 12.029 ; 12.029 ; Rise       ; clock                                                                ;
;  ula_b_s[10]           ; clock                                                                ; 12.046 ; 12.046 ; Rise       ; clock                                                                ;
;  ula_b_s[11]           ; clock                                                                ; 12.546 ; 12.546 ; Rise       ; clock                                                                ;
;  ula_b_s[12]           ; clock                                                                ; 12.471 ; 12.471 ; Rise       ; clock                                                                ;
;  ula_b_s[13]           ; clock                                                                ; 11.869 ; 11.869 ; Rise       ; clock                                                                ;
;  ula_b_s[14]           ; clock                                                                ; 12.477 ; 12.477 ; Rise       ; clock                                                                ;
;  ula_b_s[15]           ; clock                                                                ; 12.276 ; 12.276 ; Rise       ; clock                                                                ;
; show_addr_dm[*]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 11.409 ; 11.409 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[0]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 11.042 ; 11.042 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[1]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.920  ; 9.920  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[2]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.423 ; 10.423 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[3]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.906  ; 9.906  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[4]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.885  ; 9.885  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[5]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.117 ; 10.117 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[6]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.336 ; 10.336 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[7]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.227 ; 10.227 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[8]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.642  ; 9.642  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[9]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.850  ; 9.850  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[10]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.555  ; 9.555  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[11]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.151  ; 9.151  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[12]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 10.756 ; 10.756 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[13]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 11.409 ; 11.409 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[14]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 9.691  ; 9.691  ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[15]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 11.122 ; 11.122 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
+------------------------+----------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                     ;
+------------------------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; Data Port              ; Clock Port                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                      ;
+------------------------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+
; input_indicator_sys    ; clock                                                                ; 5.306 ; 5.306 ; Rise       ; clock                                                                ;
; output_indicator_sys   ; clock                                                                ; 4.246 ; 4.246 ; Rise       ; clock                                                                ;
; show_addr_dm[*]        ; clock                                                                ; 4.388 ; 4.388 ; Rise       ; clock                                                                ;
;  show_addr_dm[0]       ; clock                                                                ; 5.386 ; 5.386 ; Rise       ; clock                                                                ;
;  show_addr_dm[1]       ; clock                                                                ; 4.984 ; 4.984 ; Rise       ; clock                                                                ;
;  show_addr_dm[2]       ; clock                                                                ; 5.205 ; 5.205 ; Rise       ; clock                                                                ;
;  show_addr_dm[3]       ; clock                                                                ; 4.934 ; 4.934 ; Rise       ; clock                                                                ;
;  show_addr_dm[4]       ; clock                                                                ; 4.849 ; 4.849 ; Rise       ; clock                                                                ;
;  show_addr_dm[5]       ; clock                                                                ; 4.956 ; 4.956 ; Rise       ; clock                                                                ;
;  show_addr_dm[6]       ; clock                                                                ; 5.011 ; 5.011 ; Rise       ; clock                                                                ;
;  show_addr_dm[7]       ; clock                                                                ; 5.306 ; 5.306 ; Rise       ; clock                                                                ;
;  show_addr_dm[8]       ; clock                                                                ; 5.031 ; 5.031 ; Rise       ; clock                                                                ;
;  show_addr_dm[9]       ; clock                                                                ; 5.091 ; 5.091 ; Rise       ; clock                                                                ;
;  show_addr_dm[10]      ; clock                                                                ; 4.873 ; 4.873 ; Rise       ; clock                                                                ;
;  show_addr_dm[11]      ; clock                                                                ; 4.758 ; 4.758 ; Rise       ; clock                                                                ;
;  show_addr_dm[12]      ; clock                                                                ; 4.863 ; 4.863 ; Rise       ; clock                                                                ;
;  show_addr_dm[13]      ; clock                                                                ; 5.510 ; 5.510 ; Rise       ; clock                                                                ;
;  show_addr_dm[14]      ; clock                                                                ; 4.858 ; 4.858 ; Rise       ; clock                                                                ;
;  show_addr_dm[15]      ; clock                                                                ; 4.388 ; 4.388 ; Rise       ; clock                                                                ;
; show_inst[*]           ; clock                                                                ; 5.813 ; 5.813 ; Rise       ; clock                                                                ;
;  show_inst[0]          ; clock                                                                ; 6.143 ; 6.143 ; Rise       ; clock                                                                ;
;  show_inst[1]          ; clock                                                                ; 6.464 ; 6.464 ; Rise       ; clock                                                                ;
;  show_inst[2]          ; clock                                                                ; 6.258 ; 6.258 ; Rise       ; clock                                                                ;
;  show_inst[3]          ; clock                                                                ; 6.222 ; 6.222 ; Rise       ; clock                                                                ;
;  show_inst[4]          ; clock                                                                ; 6.154 ; 6.154 ; Rise       ; clock                                                                ;
;  show_inst[5]          ; clock                                                                ; 6.300 ; 6.300 ; Rise       ; clock                                                                ;
;  show_inst[6]          ; clock                                                                ; 6.355 ; 6.355 ; Rise       ; clock                                                                ;
;  show_inst[7]          ; clock                                                                ; 6.200 ; 6.200 ; Rise       ; clock                                                                ;
;  show_inst[8]          ; clock                                                                ; 6.381 ; 6.381 ; Rise       ; clock                                                                ;
;  show_inst[9]          ; clock                                                                ; 6.088 ; 6.088 ; Rise       ; clock                                                                ;
;  show_inst[10]         ; clock                                                                ; 6.200 ; 6.200 ; Rise       ; clock                                                                ;
;  show_inst[11]         ; clock                                                                ; 6.207 ; 6.207 ; Rise       ; clock                                                                ;
;  show_inst[12]         ; clock                                                                ; 6.401 ; 6.401 ; Rise       ; clock                                                                ;
;  show_inst[13]         ; clock                                                                ; 5.813 ; 5.813 ; Rise       ; clock                                                                ;
;  show_inst[14]         ; clock                                                                ; 5.980 ; 5.980 ; Rise       ; clock                                                                ;
;  show_inst[15]         ; clock                                                                ; 5.940 ; 5.940 ; Rise       ; clock                                                                ;
; system_output_bus[*]   ; clock                                                                ; 4.062 ; 4.062 ; Rise       ; clock                                                                ;
;  system_output_bus[0]  ; clock                                                                ; 4.840 ; 4.840 ; Rise       ; clock                                                                ;
;  system_output_bus[1]  ; clock                                                                ; 4.948 ; 4.948 ; Rise       ; clock                                                                ;
;  system_output_bus[2]  ; clock                                                                ; 5.016 ; 5.016 ; Rise       ; clock                                                                ;
;  system_output_bus[3]  ; clock                                                                ; 4.983 ; 4.983 ; Rise       ; clock                                                                ;
;  system_output_bus[4]  ; clock                                                                ; 4.488 ; 4.488 ; Rise       ; clock                                                                ;
;  system_output_bus[5]  ; clock                                                                ; 5.102 ; 5.102 ; Rise       ; clock                                                                ;
;  system_output_bus[6]  ; clock                                                                ; 4.400 ; 4.400 ; Rise       ; clock                                                                ;
;  system_output_bus[7]  ; clock                                                                ; 4.162 ; 4.162 ; Rise       ; clock                                                                ;
;  system_output_bus[8]  ; clock                                                                ; 4.230 ; 4.230 ; Rise       ; clock                                                                ;
;  system_output_bus[9]  ; clock                                                                ; 4.158 ; 4.158 ; Rise       ; clock                                                                ;
;  system_output_bus[10] ; clock                                                                ; 4.083 ; 4.083 ; Rise       ; clock                                                                ;
;  system_output_bus[11] ; clock                                                                ; 4.064 ; 4.064 ; Rise       ; clock                                                                ;
;  system_output_bus[12] ; clock                                                                ; 4.062 ; 4.062 ; Rise       ; clock                                                                ;
;  system_output_bus[13] ; clock                                                                ; 4.102 ; 4.102 ; Rise       ; clock                                                                ;
;  system_output_bus[14] ; clock                                                                ; 4.202 ; 4.202 ; Rise       ; clock                                                                ;
;  system_output_bus[15] ; clock                                                                ; 4.178 ; 4.178 ; Rise       ; clock                                                                ;
; ula_a_s[*]             ; clock                                                                ; 4.591 ; 4.591 ; Rise       ; clock                                                                ;
;  ula_a_s[0]            ; clock                                                                ; 4.948 ; 4.948 ; Rise       ; clock                                                                ;
;  ula_a_s[1]            ; clock                                                                ; 4.770 ; 4.770 ; Rise       ; clock                                                                ;
;  ula_a_s[2]            ; clock                                                                ; 4.916 ; 4.916 ; Rise       ; clock                                                                ;
;  ula_a_s[3]            ; clock                                                                ; 4.948 ; 4.948 ; Rise       ; clock                                                                ;
;  ula_a_s[4]            ; clock                                                                ; 4.873 ; 4.873 ; Rise       ; clock                                                                ;
;  ula_a_s[5]            ; clock                                                                ; 4.972 ; 4.972 ; Rise       ; clock                                                                ;
;  ula_a_s[6]            ; clock                                                                ; 4.591 ; 4.591 ; Rise       ; clock                                                                ;
;  ula_a_s[7]            ; clock                                                                ; 4.881 ; 4.881 ; Rise       ; clock                                                                ;
;  ula_a_s[8]            ; clock                                                                ; 5.362 ; 5.362 ; Rise       ; clock                                                                ;
;  ula_a_s[9]            ; clock                                                                ; 5.111 ; 5.111 ; Rise       ; clock                                                                ;
;  ula_a_s[10]           ; clock                                                                ; 5.030 ; 5.030 ; Rise       ; clock                                                                ;
;  ula_a_s[11]           ; clock                                                                ; 5.308 ; 5.308 ; Rise       ; clock                                                                ;
;  ula_a_s[12]           ; clock                                                                ; 4.705 ; 4.705 ; Rise       ; clock                                                                ;
;  ula_a_s[13]           ; clock                                                                ; 5.088 ; 5.088 ; Rise       ; clock                                                                ;
;  ula_a_s[14]           ; clock                                                                ; 4.904 ; 4.904 ; Rise       ; clock                                                                ;
;  ula_a_s[15]           ; clock                                                                ; 5.009 ; 5.009 ; Rise       ; clock                                                                ;
; ula_b_s[*]             ; clock                                                                ; 4.721 ; 4.721 ; Rise       ; clock                                                                ;
;  ula_b_s[0]            ; clock                                                                ; 4.874 ; 4.874 ; Rise       ; clock                                                                ;
;  ula_b_s[1]            ; clock                                                                ; 5.130 ; 5.130 ; Rise       ; clock                                                                ;
;  ula_b_s[2]            ; clock                                                                ; 4.974 ; 4.974 ; Rise       ; clock                                                                ;
;  ula_b_s[3]            ; clock                                                                ; 4.808 ; 4.808 ; Rise       ; clock                                                                ;
;  ula_b_s[4]            ; clock                                                                ; 5.050 ; 5.050 ; Rise       ; clock                                                                ;
;  ula_b_s[5]            ; clock                                                                ; 5.302 ; 5.302 ; Rise       ; clock                                                                ;
;  ula_b_s[6]            ; clock                                                                ; 5.048 ; 5.048 ; Rise       ; clock                                                                ;
;  ula_b_s[7]            ; clock                                                                ; 4.829 ; 4.829 ; Rise       ; clock                                                                ;
;  ula_b_s[8]            ; clock                                                                ; 4.986 ; 4.986 ; Rise       ; clock                                                                ;
;  ula_b_s[9]            ; clock                                                                ; 5.104 ; 5.104 ; Rise       ; clock                                                                ;
;  ula_b_s[10]           ; clock                                                                ; 4.971 ; 4.971 ; Rise       ; clock                                                                ;
;  ula_b_s[11]           ; clock                                                                ; 5.087 ; 5.087 ; Rise       ; clock                                                                ;
;  ula_b_s[12]           ; clock                                                                ; 4.721 ; 4.721 ; Rise       ; clock                                                                ;
;  ula_b_s[13]           ; clock                                                                ; 4.767 ; 4.767 ; Rise       ; clock                                                                ;
;  ula_b_s[14]           ; clock                                                                ; 5.028 ; 5.028 ; Rise       ; clock                                                                ;
;  ula_b_s[15]           ; clock                                                                ; 5.222 ; 5.222 ; Rise       ; clock                                                                ;
; show_addr_dm[*]        ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 4.739 ; 4.739 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[0]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.670 ; 5.670 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[1]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.115 ; 5.115 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[2]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.427 ; 5.427 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[3]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.155 ; 5.155 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[4]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.091 ; 5.091 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[5]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.193 ; 5.193 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[6]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.263 ; 5.263 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[7]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.330 ; 5.330 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[8]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.055 ; 5.055 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[9]       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.098 ; 5.098 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[10]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 4.932 ; 4.932 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[11]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 4.739 ; 4.739 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[12]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.499 ; 5.499 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[13]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.868 ; 5.868 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[14]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 4.935 ; 4.935 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
;  show_addr_dm[15]      ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 5.701 ; 5.701 ; Rise       ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ;
+------------------------+----------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                         ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                ; clock                                                                ; 3521     ; 0        ; 0        ; 0        ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock                                                                ; 657      ; 129      ; 0        ; 0        ;
; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 29855    ; 0        ; 1674     ; 0        ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 80       ; 81       ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                          ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                           ; To Clock                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                                ; clock                                                                ; 3521     ; 0        ; 0        ; 0        ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; clock                                                                ; 657      ; 129      ; 0        ; 0        ;
; clock                                                                ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 29855    ; 0        ; 1674     ; 0        ;
; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops ; 80       ; 81       ; 0        ; 0        ;
+----------------------------------------------------------------------+----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 16       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 313   ; 313  ;
; Unconstrained Output Ports      ; 83    ; 83   ;
; Unconstrained Output Port Paths ; 943   ; 943  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 23 22:44:34 2014
Info: Command: quartus_sta CPUsystem -c CPUsystem
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "CPU|dpth|alu|out_aux[0]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|comp_aux[15]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|ALUout_zero|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[1]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[2]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[3]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[4]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[5]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[6]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[7]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[8]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[9]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[10]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[11]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[15]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[12]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[14]|combout" is a latch
    Warning (335094): Node "CPU|dpth|alu|out_aux[13]|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPUsystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.985
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.985      -132.339 fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops 
    Info (332119):    -4.332     -1830.021 clock 
Info (332146): Worst-case hold slack is -2.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.004       -19.467 fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops 
    Info (332119):    -1.797        -1.797 clock 
Info (332146): Worst-case recovery slack is -0.441
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.441        -7.056 clock 
Info (332146): Worst-case removal slack is 1.211
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.211         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1603.108 clock 
    Info (332119):     0.303         0.000 fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 83 output pins without output pin load capacitance assignment
    Info (306007): Pin "input_indicator_sys" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "output_indicator_sys" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "system_output_bus[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_addr_dm[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "show_inst[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "zero_ot" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_a_s[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "ula_b_s[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.670
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.670       -51.194 fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops 
    Info (332119):    -2.116      -528.411 clock 
Info (332146): Worst-case hold slack is -1.281
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.281       -10.214 clock 
    Info (332119):    -1.253       -14.268 fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops 
Info (332146): Worst-case recovery slack is 0.216
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.216         0.000 clock 
Info (332146): Worst-case removal slack is 0.664
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.664         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1603.108 clock 
    Info (332119):     0.401         0.000 fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 370 megabytes
    Info: Processing ended: Sun Nov 23 22:44:36 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


