{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 02:46:50 2024 " "Info: Processing started: Sat Jun 08 02:46:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "passwd_out1 SixDigit_Electronic_Lock_Controller.v(51) " "Warning (10236): Verilog HDL net warning at SixDigit_Electronic_Lock_Controller.v(51): created undeclared net \"passwd_out1\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "passwd_out2 SixDigit_Electronic_Lock_Controller.v(51) " "Warning (10236): Verilog HDL net warning at SixDigit_Electronic_Lock_Controller.v(51): created undeclared net \"passwd_out2\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "passwd_out3 SixDigit_Electronic_Lock_Controller.v(51) " "Warning (10236): Verilog HDL net warning at SixDigit_Electronic_Lock_Controller.v(51): created undeclared net \"passwd_out3\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "passwd_out4 SixDigit_Electronic_Lock_Controller.v(51) " "Warning (10236): Verilog HDL net warning at SixDigit_Electronic_Lock_Controller.v(51): created undeclared net \"passwd_out4\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "passwd_out5 SixDigit_Electronic_Lock_Controller.v(51) " "Warning (10236): Verilog HDL net warning at SixDigit_Electronic_Lock_Controller.v(51): created undeclared net \"passwd_out5\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "passwd_out6 SixDigit_Electronic_Lock_Controller.v(51) " "Warning (10236): Verilog HDL net warning at SixDigit_Electronic_Lock_Controller.v(51): created undeclared net \"passwd_out6\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 0 0 } }  } 0 10236 "Verilog HDL net warning at %2!s!: created undeclared net \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SixDigit_Electronic_Lock_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SixDigit_Electronic_Lock_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SixDigit_Electronic_Lock_Controller " "Info: Found entity 1: SixDigit_Electronic_Lock_Controller" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/register.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "passwd_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file passwd_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 passwd_register " "Info: Found entity 1: passwd_register" {  } { { "passwd_register.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/passwd_register.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/reset.v " "Warning: Can't analyze file -- file F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/reset.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/4to1.v " "Warning: Can't analyze file -- file F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/4to1.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/2to4.v " "Warning: Can't analyze file -- file F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/2to4.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yima2to4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file yima2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 yima2to4 " "Info: Found entity 1: yima2to4" {  } { { "yima2to4.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/mux4to1.v " "Warning: Can't analyze file -- file F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/mux4to1.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "SixDigit_Electronic_Lock_Controller " "Info: Elaborating entity \"SixDigit_Electronic_Lock_Controller\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yima2to4 yima2to4:yima " "Info: Elaborating entity \"yima2to4\" for hierarchy \"yima2to4:yima\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "yima" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 34 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "passwd_register passwd_register:set_password " "Info: Elaborating entity \"passwd_register\" for hierarchy \"passwd_register:set_password\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "set_password" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 41 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register passwd_register:set_password\|register:r1 " "Info: Elaborating entity \"register\" for hierarchy \"passwd_register:set_password\|register:r1\"" {  } { { "passwd_register.v" "r1" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/passwd_register.v" 10 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "judge.v 1 1 " "Warning: Using design file judge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 judge " "Info: Found entity 1: judge" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge judge:judge_1 " "Info: Elaborating entity \"judge\" for hierarchy \"judge:judge_1\"" {  } { { "SixDigit_Electronic_Lock_Controller.v" "judge_1" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a1 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"a1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 judge.v(11) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(11): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a2 judge.v(13) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(13): variable \"a2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b2 judge.v(13) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(13): variable \"b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a3 judge.v(15) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(15): variable \"a3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b3 judge.v(15) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(15): variable \"b3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a4 judge.v(17) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(17): variable \"a4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b4 judge.v(17) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(17): variable \"b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a5 judge.v(19) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(19): variable \"a5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b5 judge.v(19) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(19): variable \"b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a6 judge.v(21) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(21): variable \"a6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b6 judge.v(21) " "Warning (10235): Verilog HDL Always Construct warning at judge.v(21): variable \"b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "judge.v" "" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/judge.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#7 judge_1 1 4 " "Warning: Port \"#7\" on the entity instantiation of \"judge_1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  Extra bits will be driven by GND." {  } { { "SixDigit_Electronic_Lock_Controller.v" "judge_1" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#8 judge_1 1 4 " "Warning: Port \"#8\" on the entity instantiation of \"judge_1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  Extra bits will be driven by GND." {  } { { "SixDigit_Electronic_Lock_Controller.v" "judge_1" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#9 judge_1 1 4 " "Warning: Port \"#9\" on the entity instantiation of \"judge_1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  Extra bits will be driven by GND." {  } { { "SixDigit_Electronic_Lock_Controller.v" "judge_1" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#10 judge_1 1 4 " "Warning: Port \"#10\" on the entity instantiation of \"judge_1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  Extra bits will be driven by GND." {  } { { "SixDigit_Electronic_Lock_Controller.v" "judge_1" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#11 judge_1 1 4 " "Warning: Port \"#11\" on the entity instantiation of \"judge_1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  Extra bits will be driven by GND." {  } { { "SixDigit_Electronic_Lock_Controller.v" "judge_1" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#12 judge_1 1 4 " "Warning: Port \"#12\" on the entity instantiation of \"judge_1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  Extra bits will be driven by GND." {  } { { "SixDigit_Electronic_Lock_Controller.v" "judge_1" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 51 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#2 yima 32 1 " "Warning: Port \"#2\" on the entity instantiation of \"yima\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  Extra bits will be driven by GND." {  } { { "SixDigit_Electronic_Lock_Controller.v" "yima" { Text "F:/ÏÄ¼¾Ó²¼þ/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 34 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "151 " "Info: Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "89 " "Info: Implemented 89 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 02:46:50 2024 " "Info: Processing ended: Sat Jun 08 02:46:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
