// Seed: 4156527843
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    output tri id_5,
    input wand id_6,
    output wor id_7,
    output wire id_8,
    input wand id_9,
    input tri0 id_10
);
endmodule
module module_1 #(
    parameter id_5 = 32'd63
) (
    input supply0 id_0,
    input wor id_1,
    output wire id_2,
    output wand id_3
);
  wire _id_5;
  logic [1 : {  -1  {  1  }  }] id_6;
  logic [id_5  ==  1 'b0 : 1] id_7;
  always @(id_5, 1'b0 != id_5) begin : LABEL_0
    if (-1'b0) begin : LABEL_1
      id_7 = #id_8 -1'b0;
      id_7 <= 1;
    end
  end
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1
  );
endmodule
