library verilog;
use verilog.vl_types.all;
entity calc_abs7rtan_00_75_15 is
    port(
        r               : in     vl_logic_vector(7 downto 0);
        abs7rtan_15     : out    vl_logic_vector(7 downto 0);
        abs7rtan_30     : out    vl_logic_vector(7 downto 0);
        abs7rtan_45     : out    vl_logic_vector(7 downto 0);
        abs7rtan_60     : out    vl_logic_vector(9 downto 0);
        abs7rtan_75     : out    vl_logic_vector(9 downto 0)
    );
end calc_abs7rtan_00_75_15;
