// Seed: 2851324520
`timescale 1ps / 1 ps
`define pp_1 0
module module_0;
  type_6(
      id_1
  );
  always begin
    id_1 <= id_1;
    if (1'b0) id_1 <= 1;
    id_1 <= 1'h0;
  end
  logic [1 : 1 'b0] id_2;
  logic id_3;
  logic id_4;
  assign id_4 = id_2;
  logic id_5 = id_3;
  assign id_4 = 1;
endmodule
`define pp_2 0
