// Seed: 543859809
`include ""
module module_0 (
    output id_0,
    input reg id_1,
    output id_2,
    output logic id_3
);
  initial begin
    id_2 <= id_1;
    if (1'd0)
      if (1'd0) id_2 <= 1'b0;
      else begin
        id_2 <= 1;
      end
  end
endmodule
