
*** Running vivado
    with args -log config_mpsoc_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source config_mpsoc_wrapper.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source config_mpsoc_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.ipdefs/uark.edu_user_mySPAR_v1_1.0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2022/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.cache/ip 
Command: synth_design -top config_mpsoc_wrapper -part xcu55c-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5776
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2908.008 ; gain = 401.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_wrapper' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.srcs/sources_1/imports/config_mpsoc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:12]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_axi_uartlite_0_0' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_axi_uartlite_0_0' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_clk_wiz_1_1' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_clk_wiz_1_1' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_mdm_1_1' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_mdm_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_mdm_1_1' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_mdm_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_microblaze_0_1' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_microblaze_0_1' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_microblaze_0_axi_intc_0' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_microblaze_0_axi_intc_0' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_microblaze_0_axi_periph_4' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:409]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1F13YGX' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1005]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1F13YGX' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1005]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_18LTM69' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1137]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_18LTM69' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1137]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_16NLQDD' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1269]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_16NLQDD' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1269]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1BCYA36' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1649]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1BCYA36' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1649]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_xbar_7' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_xbar_7_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_xbar_7' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_xbar_7_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_microblaze_0_axi_periph_4' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:409]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_JNWYZY' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1415]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_dlmb_bram_if_cntlr_1' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_dlmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_dlmb_bram_if_cntlr_1' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_dlmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_dlmb_v10_1' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_dlmb_v10_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_dlmb_v10_1' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_dlmb_v10_1_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'config_mpsoc_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1561]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'config_mpsoc_dlmb_v10_1' has 25 connections declared, but only 24 given [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1561]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_ilmb_bram_if_cntlr_1' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_ilmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_ilmb_bram_if_cntlr_1' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_ilmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_ilmb_v10_1' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_ilmb_v10_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_ilmb_v10_1' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_ilmb_v10_1_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'config_mpsoc_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1607]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'config_mpsoc_ilmb_v10_1' has 25 connections declared, but only 24 given [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1607]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_lmb_bram_1' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_lmb_bram_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_lmb_bram_1' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_lmb_bram_1_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'config_mpsoc_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1632]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'config_mpsoc_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1632]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'config_mpsoc_lmb_bram_1' has 16 connections declared, but only 14 given [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1632]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_JNWYZY' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:1415]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_microblaze_0_xlconcat_0' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_xlconcat_0/synth/config_mpsoc_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_microblaze_0_xlconcat_0' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_xlconcat_0/synth/config_mpsoc_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_mySPAR_v1_0_0' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_mySPAR_v1_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_mySPAR_v1_0_0' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_mySPAR_v1_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'config_mpsoc_rst_clk_wiz_1_100M_1' [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_rst_clk_wiz_1_100M_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_rst_clk_wiz_1_100M_1' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/.Xil/Vivado-18028-Nathan_Macbook/realtime/config_mpsoc_rst_clk_wiz_1_100M_1_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'config_mpsoc_rst_clk_wiz_1_100M_1' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:398]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'config_mpsoc_rst_clk_wiz_1_100M_1' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:398]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'config_mpsoc_rst_clk_wiz_1_100M_1' has 10 connections declared, but only 8 given [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:398]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc' (0#1) [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/synth/config_mpsoc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'config_mpsoc_wrapper' (0#1) [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.srcs/sources_1/imports/config_mpsoc_wrapper.v:12]
WARNING: [Synth 8-7129] Port In1[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3007.285 ; gain = 500.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3025.188 ; gain = 518.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3025.188 ; gain = 518.340
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3025.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_mySPAR_v1_0_0/config_mpsoc_mySPAR_v1_0_0/config_mpsoc_mySPAR_v1_0_0_in_context.xdc] for cell 'config_mpsoc_i/mySPAR_v1_0'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_mySPAR_v1_0_0/config_mpsoc_mySPAR_v1_0_0/config_mpsoc_mySPAR_v1_0_0_in_context.xdc] for cell 'config_mpsoc_i/mySPAR_v1_0'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_1/config_mpsoc_microblaze_0_1/config_mpsoc_microblaze_0_1_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_1/config_mpsoc_microblaze_0_1/config_mpsoc_microblaze_0_1_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_dlmb_v10_1/config_mpsoc_dlmb_v10_1/config_mpsoc_dlmb_v10_1_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_dlmb_v10_1/config_mpsoc_dlmb_v10_1/config_mpsoc_dlmb_v10_1_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_ilmb_v10_1/config_mpsoc_ilmb_v10_1/config_mpsoc_dlmb_v10_1_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_ilmb_v10_1/config_mpsoc_ilmb_v10_1/config_mpsoc_dlmb_v10_1_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_dlmb_bram_if_cntlr_1/config_mpsoc_dlmb_bram_if_cntlr_1/config_mpsoc_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
create_clock: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3080.590 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_dlmb_bram_if_cntlr_1/config_mpsoc_dlmb_bram_if_cntlr_1/config_mpsoc_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_ilmb_bram_if_cntlr_1/config_mpsoc_ilmb_bram_if_cntlr_1/config_mpsoc_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_ilmb_bram_if_cntlr_1/config_mpsoc_ilmb_bram_if_cntlr_1/config_mpsoc_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_lmb_bram_1/config_mpsoc_lmb_bram_1/config_mpsoc_lmb_bram_1_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_lmb_bram_1/config_mpsoc_lmb_bram_1/config_mpsoc_lmb_bram_1_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_xbar_7/config_mpsoc_xbar_7/config_mpsoc_xbar_7_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_xbar_7/config_mpsoc_xbar_7/config_mpsoc_xbar_7_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_axi_intc_0/config_mpsoc_microblaze_0_axi_intc_0/config_mpsoc_microblaze_0_axi_intc_0_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_microblaze_0_axi_intc_0/config_mpsoc_microblaze_0_axi_intc_0/config_mpsoc_microblaze_0_axi_intc_0_in_context.xdc] for cell 'config_mpsoc_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_mdm_1_1/config_mpsoc_mdm_1_1/config_mpsoc_mdm_1_1_in_context.xdc] for cell 'config_mpsoc_i/mdm_1'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_mdm_1_1/config_mpsoc_mdm_1_1/config_mpsoc_mdm_1_1_in_context.xdc] for cell 'config_mpsoc_i/mdm_1'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_axi_uartlite_0_0/config_mpsoc_axi_uartlite_0_0/config_mpsoc_axi_uartlite_0_0_in_context.xdc] for cell 'config_mpsoc_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_axi_uartlite_0_0/config_mpsoc_axi_uartlite_0_0/config_mpsoc_axi_uartlite_0_0_in_context.xdc] for cell 'config_mpsoc_i/axi_uartlite_0'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1_in_context.xdc] for cell 'config_mpsoc_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1_in_context.xdc] for cell 'config_mpsoc_i/clk_wiz_1'
Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_rst_clk_wiz_1_100M_1/config_mpsoc_rst_clk_wiz_1_100M_1/config_mpsoc_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'config_mpsoc_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_rst_clk_wiz_1_100M_1/config_mpsoc_rst_clk_wiz_1_100M_1/config_mpsoc_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'config_mpsoc_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.srcs/constrs_1/imports/Documents/U55C_xdc_1v00.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart2_pl_txd'. [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.srcs/constrs_1/imports/Documents/U55C_xdc_1v00.xdc:13]
Finished Parsing XDC File [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.srcs/constrs_1/imports/Documents/U55C_xdc_1v00.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.srcs/constrs_1/imports/Documents/U55C_xdc_1v00.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/config_mpsoc_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.srcs/constrs_1/imports/Documents/U55C_xdc_1v00.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/config_mpsoc_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/config_mpsoc_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3080.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3080.590 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'config_mpsoc_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx2022/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3080.590 ; gain = 573.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3080.590 ; gain = 573.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for refclk_clk_n. (constraint file  c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk_clk_n. (constraint file  c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for refclk_clk_p. (constraint file  c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk_clk_p. (constraint file  c:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.gen/sources_1/bd/config_mpsoc/ip/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1/config_mpsoc_clk_wiz_1_1_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/mySPAR_v1_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for config_mpsoc_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3080.590 ; gain = 573.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 3080.590 ; gain = 573.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 3080.590 ; gain = 573.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 3494.043 ; gain = 987.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 3494.340 ; gain = 987.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 3513.816 ; gain = 1006.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3520.965 ; gain = 1014.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3520.965 ; gain = 1014.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3520.965 ; gain = 1014.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3520.965 ; gain = 1014.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3520.965 ; gain = 1014.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3520.965 ; gain = 1014.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |config_mpsoc_xbar_7                  |         1|
|2     |config_mpsoc_axi_uartlite_0_0        |         1|
|3     |config_mpsoc_clk_wiz_1_1             |         1|
|4     |config_mpsoc_mdm_1_1                 |         1|
|5     |config_mpsoc_microblaze_0_1          |         1|
|6     |config_mpsoc_microblaze_0_axi_intc_0 |         1|
|7     |config_mpsoc_mySPAR_v1_0_0           |         1|
|8     |config_mpsoc_rst_clk_wiz_1_100M_1    |         1|
|9     |config_mpsoc_dlmb_bram_if_cntlr_1    |         1|
|10    |config_mpsoc_dlmb_v10_1              |         1|
|11    |config_mpsoc_ilmb_bram_if_cntlr_1    |         1|
|12    |config_mpsoc_ilmb_v10_1              |         1|
|13    |config_mpsoc_lmb_bram_1              |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |config_mpsoc_axi_uartlite_0        |     1|
|2     |config_mpsoc_clk_wiz_1             |     1|
|3     |config_mpsoc_dlmb_bram_if_cntlr    |     1|
|4     |config_mpsoc_dlmb_v10              |     1|
|5     |config_mpsoc_ilmb_bram_if_cntlr    |     1|
|6     |config_mpsoc_ilmb_v10              |     1|
|7     |config_mpsoc_lmb_bram              |     1|
|8     |config_mpsoc_mdm_1                 |     1|
|9     |config_mpsoc_microblaze_0          |     1|
|10    |config_mpsoc_microblaze_0_axi_intc |     1|
|11    |config_mpsoc_mySPAR_v1_0           |     1|
|12    |config_mpsoc_rst_clk_wiz_1_100M    |     1|
|13    |config_mpsoc_xbar                  |     1|
|14    |IBUF                               |     2|
|15    |OBUF                               |     1|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3520.965 ; gain = 1014.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 3520.965 ; gain = 958.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 3520.965 ; gain = 1014.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3533.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3618.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

Synth Design complete, checksum: 3d399a99
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:53 . Memory (MB): peak = 3618.004 ; gain = 2543.523
INFO: [Common 17-1381] The checkpoint 'C:/Users/Njfre/Downloads/U55C_SPAR.xpr/U55C_SPAR_Ready/ZCU_104_SPAR/ZCU_104_SPAR.runs/synth_1/config_mpsoc_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file config_mpsoc_wrapper_utilization_synth.rpt -pb config_mpsoc_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 24 14:26:07 2023...
