<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Daniel Ng | Electrical Engineering</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <div class="scroll-progress"></div>
    <nav class="navbar">
        <div class="nav-container">
            <a href="#" class="logo">DANIEL NG</a>
            <ul class="nav-links">
                <li><a href="#projects">Projects</a></li>
                <li><a href="#skills">Skills</a></li>
                <li><a href="#contact">Contact</a></li>
                <li><a href="Daniel_Ng_Resume.pdf" class="resume-btn" target="_blank">Resume</a></li>
            </ul>
        </div>
    </nav>

    <header class="hero-center">
        <div class="carousel-box">
            <h1 class="main-title"><span id="name-text"></span><span class="cursor">|</span></h1>
            <p class="hook-text"><span id="hook-text"></span><span class="cursor">|</span></p>
            <a href="Daniel_Ng_Resume.pdf" download="Daniel_Ng_Resume.pdf" class="resume-download-btn">View Resume</a>
            <div class="word-wrapper">
                <div class="skills-carousel">
                    <div class="skills-track">
                        <span class="skill-pill">SystemVerilog</span>
                        <span class="skill-pill">Altera FPGA</span>
                        <span class="skill-pill">Embedded C</span>
                        <span class="skill-pill">Schematic Capture</span>
                        <span class="skill-pill">RF Characterization</span>
                        <span class="skill-pill">Quartus Prime</span>
                        <span class="skill-pill">VNA</span>
                        <span class="skill-pill">Altium Designer</span>

                        <!-- duplicate for seamless carousel -->
                        <span class="skill-pill">SystemVerilog</span>
                        <span class="skill-pill">Altera FPGA</span>
                        <span class="skill-pill">Embedded C</span>
                        <span class="skill-pill">Schematic Capture</span>
                        <span class="skill-pill">RF Characterization</span>
                        <span class="skill-pill">Quartus Prime</span>
                        <span class="skill-pill">VNA</span>
                        <span class="skill-pill">Altium Designer</span>
                    </div>
                </div>
            </div>
        </div>
    </header>

    <section id="projects" class="container tight">
        <h2 class="section-title">Experience &amp; Projects</h2>
        <div class="cards-grid">
            <details class="experience-card">
                <summary>
                    <div class="card-header">
                        <h3>Hardware Intern</h3>
                        <span class="card-badge">Norsat International</span>
                    </div>
                    <p class="card-summary">Hardware Intern | June 2025 – August 2025 | RF characterization and hardware development for satellite communication systems.</p>
                    <div class="tech-tags">
                        <span class="tech-tag">VNA</span>
                        <span class="tech-tag">RF Characterization</span>
                        <span class="tech-tag">SMT/THT</span>
                        <span class="tech-tag">PCB Rework</span>
                    </div>
                    <span class="card-link">Click to view details</span>
                </summary>
                <div class="card-details">
                    <div class="project-images">
                        <h4>Project Images</h4>
                        <div class="image-gallery">
                            <div class="image-placeholder">
                                <p>Add your project images here</p>
                                <small>Recommended: 800x600px or similar aspect ratio</small>
                            </div>
                            <!-- Add your images like this:
                            <img src="images/norsat-1.jpg" alt="RF Hardware Project">
                            <img src="images/norsat-2.jpg" alt="RF Testing Setup">
                            -->
                        </div>
                    </div>
                    <ul>
                        <li>Performed gain, power saturation, 1-dB compression point, spurious emissions, third-order intermodulation distortion, and noise figure characterization on 20+ 40W, 50W, and 80W Ku-Band Block-Up Converters using Keysight PNA-X Vector Network Analyzers, Signal Analyzers, RF jigs, and multimeters to verify hardware parameters.</li>
                        <li>Performed RF power calibration by sweeping DAC codes controlling voltage-variable attenuation and PA bias while monitoring output power and stability.</li>
                        <li>Assembled and reworked BUCs and LNBs at the PCB and PCBA levels, performing fine-pitch SMT and THT soldering and microscopic inspection on MMIC chips to meet production quality standards.</li>
                        <li>Verified and troubleshooted SSPA boards by conducting continuity tests and cross-referencing schematics to identify and rectify DC bias instability and RF path discontinuities, ensuring 100% yield for high-power MMIC stages.</li>
                    </ul>
                </div>
            </details>
            
            <details class="experience-card" id="formula-ubc-project">
                <summary>
                    <div class="card-header">
                        <h3>Laser Timing Gates</h3>
                        <span class="card-badge">Formula UBC Racing</span>
                    </div>
                    <p class="card-summary">Project Lead - Timing Gates | September 2025 – Present | Leading full design cycle of 650 nm laser gate receiver with ESP32-S3 MCUs.</p>
                    <div class="tech-tags">
                        <span class="tech-tag">Altium Designer</span>
                        <span class="tech-tag">Embedded C</span>
                        <span class="tech-tag">ESP32-S3</span>
                        <span class="tech-tag">Schematic Capture</span>
                    </div>
                    <span class="card-link">Click to view details</span>
                </summary>
                <div class="card-details">
                    <div class="project-images">
                        <h4>Project Images</h4>
                        <div class="image-gallery">
                            <div class="image-placeholder">
                                <p>Add your project images here</p>
                                <small>Recommended: 800x600px or similar aspect ratio</small>
                            </div>
                            <!-- Add your images like this:
                            <img src="images/formula-ubc-1.jpg" alt="Laser Timing Gate System">
                            <img src="images/formula-ubc-2.jpg" alt="PCB Design">
                            <img src="images/formula-ubc-3.jpg" alt="Track Deployment">
                            -->
                        </div>
                    </div>
                    <ul>
                        <li>Leading the full design cycle of a 650 nm laser gate receiver in Altium, mentoring two MechE students to develop optomechanical shrouding coupled with a custom analog front end (photodiode+transimpedance amplifier (TIA)+Schmitt trigger) to maintain 3.3V CMOS logic and 2.4GHz communication between master-slave ESP32-S3 MCUs.</li>
                        <li>Characterizing baseline photodiode thermal dark current and TIA voltage noise to calibrate an adjustable hysteresis threshold via potentiometer, targeting a 20dB Signal-to-Noise Ratio (SNR) and a Bit Error Rate (BER) of &lt; 10⁻⁷ to ensure reliable high-speed data integrity between MCUs.</li>
                    </ul>
                </div>
            </details>
            
            <details class="experience-card">
                <summary>
                    <div class="card-header">
                        <h3>RISC-V Single Cycle CPU</h3>
                        <span class="card-badge">Academic Project</span>
                    </div>
                    <p class="card-summary">December 2025 | Single-cycle RISC-V processor implemented on Altera DE10-Lite FPGA with assertion-based verification.</p>
                    <div class="tech-tags">
                        <span class="tech-tag">SystemVerilog</span>
                        <span class="tech-tag">Altera FPGA</span>
                        <span class="tech-tag">Quartus Prime</span>
                        <span class="tech-tag">Questa</span>
                    </div>
                    <span class="card-link">Click to view details</span>
                </summary>
                <div class="card-details">
                    <div class="project-images">
                        <h4>Project Images</h4>
                        <div class="image-gallery">
                            <div class="image-placeholder">
                                <p>Add your project images here</p>
                                <small>Recommended: 800x600px or similar aspect ratio</small>
                            </div>
                            <!-- Add your images like this:
                            <img src="images/risc-v-1.jpg" alt="RISC-V CPU Architecture">
                            <img src="images/risc-v-2.jpg" alt="SystemVerilog Code">
                            <img src="images/risc-v-3.jpg" alt="Simulation Results">
                            -->
                        </div>
                    </div>
                    <ul>
                        <li>Architected and implemented a Single-cycle RISC-V processor in SystemVerilog with memory-mapped I/O onto Altera's DE10-Lite with functioning register file, ALU, and control unit, supporting a 10-instruction subset of the RISC-V ISA.</li>
                        <li>Wrote a self-checking non-synthesizable testbench with assertion-based verification to verify instruction-level correctness and used Questa to trace signals through the synchronous timing datapath.</li>
                    </ul>
                </div>
            </details>
        </div>
    </section>

    <section id="skills" class="container tight">
        <h2 class="section-title">Technical Expertise</h2>
        <div class="skills-breakdown">
            <div class="skill-category">
                <h3>Digital Design & HDL</h3>
                <div class="skill-items">
                    <span class="skill-item">SystemVerilog</span>
                    <span class="skill-item">RISC-V Assembly</span>
                    <span class="skill-item">FSM Implementation</span>
                    <span class="skill-item">CPU Architecture</span>
                </div>
            </div>
            <div class="skill-category">
                <h3>Embedded Systems</h3>
                <div class="skill-items">
                    <span class="skill-item">ESP32-S3</span>
                    <span class="skill-item">8051 MCUs</span>
                    <span class="skill-item">Embedded C</span>
                    <span class="skill-item">Bare Metal Programming</span>
                </div>
            </div>
            <div class="skill-category">
                <h3>Design Tools</h3>
                <div class="skill-items">
                    <span class="skill-item">Quartus Prime</span>
                    <span class="skill-item">Questa/ModelSim</span>
                    <span class="skill-item">Altium Designer</span>
                    <span class="skill-item">CPUlator</span>
                </div>
            </div>
            <div class="skill-category">
                <h3>Hardware & Lab</h3>
                <div class="skill-items">
                    <span class="skill-item">VNA</span>
                    <span class="skill-item">Signal Analyzer</span>
                    <span class="skill-item">PCB Design & Rework</span>
                    <span class="skill-item">SMT/THT Soldering</span>
                </div>
            </div>
        </div>
    </section>

    <section id="contact" class="container tight">
        <h2 class="section-title">Let's Connect</h2>
        <div class="contact-card">
            <p>Open to co-op opportunities starting May 2026. Always interested in discussing digital design, embedded systems, and hardware engineering projects.</p>
<div class="contact-links">
    <a href="https://www.linkedin.com/in/YOUR-LINKEDIN-USERNAME"
       target="_blank"
       class="contact-btn linkedin-btn">
        <svg class="linkedin-icon" viewBox="0 0 24 24" aria-hidden="true">
            <path d="M4.98 3.5C4.98 4.88 3.87 6 2.5 6S0 4.88 0 3.5 1.11 1 2.48 1c1.37 0 2.5 1.12 2.5 2.5zM.2 8h4.6v16H.2V8zM8.2 8h4.4v2.2h.1c.6-1.1 2.1-2.2 4.3-2.2 4.6 0 5.5 3 5.5 6.9V24h-4.6v-7.8c0-1.9 0-4.3-2.6-4.3-2.6 0-3 2-3 4.1V24H8.2V8z"/>
        </svg>
        <span>LinkedIn</span>
    </a>

    <a href="mailto:daniel.whn25@gmail.com" class="contact-btn secondary">
        <span>Email Me</span>
    </a>
</div>


        </div>
    </section>

    <footer>
        <p>&copy; 2026 Daniel Ng | Vancouver, BC</p>
    </footer>

    <script>
        // Typing animation function
        function typeText(element, text, speed, callback) {
            let i = 0;
            element.textContent = '';
            
            function type() {
                if (i < text.length) {
                    element.textContent += text.charAt(i);
                    i++;
                    setTimeout(type, speed);
                } else {
                    if (callback) callback();
                }
            }
            
            type();
        }

        // Typing function that supports HTML
        function typeTextHTML(element, text, speed, callback) {
            let i = 0;
            element.innerHTML = '';
            
            function type() {
                if (i < text.length) {
                    const char = text.charAt(i);
                    const nextChars = text.substring(i, i+3);
                    
                    // Handle "2nd" with superscript
                    if (nextChars === '2nd') {
                        element.innerHTML += '2<sup>nd</sup>';
                        i += 3;
                    } else {
                        element.innerHTML += char;
                        i++;
                    }
                    setTimeout(type, speed);
                } else {
                    if (callback) callback();
                }
            }
            
            type();
        }

        // Wait for page load
        window.addEventListener('DOMContentLoaded', function() {
            const nameElement = document.getElementById('name-text');
            const hookElement = document.getElementById('hook-text');
            const nameCursor = document.querySelector('.main-title .cursor');
            const hookCursor = document.querySelector('.hook-text .cursor');
            
            const name = 'Daniel Ng';
            const hookBeforeLink = '2nd Year EE @UBC specializing in digital and embedded systems. ';
            const hookLinkText = 'See my latest work →';
            
            // Hide cursors initially
            nameCursor.style.opacity = '0';
            hookCursor.style.opacity = '0';
            
            // Small delay before starting
            setTimeout(() => {
                // Show cursor and type name
                nameCursor.style.opacity = '1';
                typeText(nameElement, name, 100, function() {
                    // Hide name cursor, wait a bit, then start hook
                    setTimeout(() => {
                        nameCursor.style.opacity = '0';
                        setTimeout(() => {
                            hookCursor.style.opacity = '1';
                            // Type hook text with superscript support
                            typeTextHTML(hookElement, hookBeforeLink, 50, function() {
                                // Add the clickable link after typing
                                hookElement.innerHTML += '<a href="#formula-ubc-project" class="hook-link">' + hookLinkText + '</a>';
                                // Hide hook cursor after completion
                                setTimeout(() => {
                                    hookCursor.style.opacity = '0';
                                }, 1000);
                            });
                        }, 400);
                    }, 600);
                });
            }, 500);
        });

        // Handle smooth scroll to Formula UBC project and open it
        document.addEventListener('DOMContentLoaded', function() {
            const hookLinks = document.querySelectorAll('.hook-link');
            const formulaCard = document.getElementById('formula-ubc-project');
            
            hookLinks.forEach(link => {
                link.addEventListener('click', function(e) {
                    e.preventDefault();
                    if (formulaCard) {
                        // Open the details element
                        formulaCard.setAttribute('open', '');
                        // Smooth scroll to it
                        formulaCard.scrollIntoView({ behavior: 'smooth', block: 'start' });
                    }
                });
            });

            // Scroll progress indicator
            const scrollProgress = document.querySelector('.scroll-progress');
            window.addEventListener('scroll', function() {
                const windowHeight = document.documentElement.scrollHeight - document.documentElement.clientHeight;
                const scrolled = (window.scrollY / windowHeight) * 100;
                scrollProgress.style.width = scrolled + '%';
            });

            // Animate cards on scroll
            const observerOptions = {
                threshold: 0.1,
                rootMargin: '0px 0px -50px 0px'
            };

            const observer = new IntersectionObserver(function(entries) {
                entries.forEach((entry, index) => {
                    if (entry.isIntersecting) {
                        setTimeout(() => {
                            entry.target.style.opacity = '1';
                            entry.target.style.transform = 'translateY(0)';
                        }, index * 100);
                        observer.unobserve(entry.target);
                    }
                });
            }, observerOptions);

            document.querySelectorAll('.experience-card').forEach(card => {
                card.style.opacity = '0';
                card.style.transform = 'translateY(20px)';
                card.style.transition = 'opacity 0.6s ease, transform 0.6s ease';
                observer.observe(card);
            });

            document.querySelectorAll('.skill-category').forEach(category => {
                category.style.opacity = '0';
                category.style.transform = 'translateY(20px)';
                category.style.transition = 'opacity 0.6s ease, transform 0.6s ease';
                observer.observe(category);
            });
        });
    </script>
</body>
</html>
