
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.80000000000000000000;
1.80000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_16_1";
mvm_20_20_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_16_1' with
	the parameters "20,20,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b16_g1' with
	the parameters "1,20,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "16,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 816 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b16_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b16_g1'
  Processing 'mvm_20_20_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:41  193569.5      1.02     374.6   12420.7                          
    0:00:41  193569.5      1.02     374.6   12420.7                          
    0:00:41  193904.7      1.02     374.6   12420.7                          
    0:00:41  194231.9      1.02     374.6   12420.7                          
    0:00:41  194559.0      1.02     374.6   12420.7                          
    0:00:41  194886.2      1.02     374.6   12420.7                          
    0:00:41  195213.4      1.02     374.6   12420.7                          
    0:01:02  189195.4      0.45      98.0    2947.3                          
    0:01:02  189195.4      0.45      98.0    2947.3                          
    0:01:02  189195.4      0.45      98.0    2947.3                          
    0:01:03  189195.7      0.45      98.0    2947.3                          
    0:01:04  189195.7      0.45      98.0    2947.3                          
    0:01:24  152349.6      0.49      68.9       0.0                          
    0:01:26  152256.8      0.47      68.2       0.0                          
    0:01:31  152257.6      0.46      67.8       0.0                          
    0:01:31  152257.3      0.45      66.8       0.0                          
    0:01:35  152278.6      0.43      65.4       0.0                          
    0:01:36  152287.9      0.42      64.7       0.0                          
    0:01:37  152297.5      0.42      64.0       0.0                          
    0:01:38  152315.6      0.41      62.4       0.0                          
    0:01:39  152320.6      0.41      61.5       0.0                          
    0:01:40  152331.8      0.39      60.2       0.0                          
    0:01:40  152345.6      0.38      58.8       0.0                          
    0:01:41  152361.6      0.37      58.0       0.0                          
    0:01:41  152379.4      0.36      57.4       0.0                          
    0:01:42  152394.9      0.35      56.6       0.0                          
    0:01:42  152416.1      0.34      56.0       0.0                          
    0:01:43  152245.6      0.34      56.0       0.0                          
    0:01:43  152245.6      0.34      56.0       0.0                          
    0:01:43  152245.6      0.34      56.0       0.0                          
    0:01:43  152245.6      0.34      56.0       0.0                          
    0:01:43  152245.6      0.34      56.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:43  152245.6      0.34      56.0       0.0                          
    0:01:43  152260.0      0.33      55.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152284.2      0.32      54.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152309.7      0.31      53.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152330.5      0.31      52.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152354.2      0.31      50.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152374.4      0.31      49.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152398.0      0.31      47.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152418.3      0.31      46.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152440.9      0.31      45.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  152444.9      0.30      45.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152450.7      0.30      45.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:44  152466.1      0.30      44.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152482.4      0.30      44.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152511.9      0.29      43.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152540.1      0.29      42.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152552.3      0.28      42.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152560.8      0.28      42.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152581.9      0.28      42.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:45  152594.4      0.28      41.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:45  152604.2      0.27      41.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:45  152623.3      0.27      41.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152627.9      0.27      41.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152647.6      0.27      40.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152663.0      0.26      40.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:46  152680.0      0.26      39.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152688.5      0.26      39.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152701.3      0.26      38.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:46  152713.8      0.26      38.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152729.5      0.26      38.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:46  152739.9      0.26      37.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  152767.8      0.26      36.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  152792.0      0.25      36.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152808.8      0.25      35.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  152826.8      0.25      35.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:47  152835.1      0.25      34.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:47  152841.2      0.25      34.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152859.8      0.24      34.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:47  152876.0      0.24      34.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:47  152897.3      0.24      33.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:47  152908.5      0.24      33.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  152922.3      0.23      33.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:48  152931.1      0.23      33.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:48  152948.4      0.23      32.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  152960.1      0.23      32.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152966.2      0.23      32.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:48  152970.2      0.23      32.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:48  152987.5      0.22      31.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  152996.3      0.22      31.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:48  153011.4      0.22      30.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153027.7      0.22      30.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:48  153043.6      0.22      29.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  153048.2      0.22      29.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  153062.8      0.22      28.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153070.5      0.22      28.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153076.9      0.22      28.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153089.6      0.22      28.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153105.1      0.22      27.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153118.4      0.22      27.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  153130.9      0.21      27.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153146.6      0.21      27.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153153.5      0.21      26.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:49  153163.6      0.21      26.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:49  153176.4      0.21      26.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153186.2      0.21      26.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153188.6      0.21      26.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  153193.9      0.21      26.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:50  153200.6      0.20      26.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153208.3      0.20      25.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  153221.8      0.20      25.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153230.9      0.20      25.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153238.3      0.20      25.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  153244.7      0.20      24.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  153253.2      0.20      24.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:50  153263.1      0.20      24.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153264.4      0.20      24.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153273.7      0.19      24.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153280.9      0.19      24.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153290.7      0.19      24.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153302.7      0.19      23.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153313.6      0.19      23.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153325.6      0.19      23.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:51  153333.6      0.19      23.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153346.9      0.19      23.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153353.5      0.19      22.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:51  153359.6      0.19      22.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:51  153365.5      0.19      22.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153371.3      0.19      22.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153383.8      0.19      21.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153394.2      0.19      21.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153403.5      0.18      21.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153409.6      0.18      21.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153417.9      0.18      21.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153432.5      0.18      21.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:52  153435.7      0.18      21.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:52  153449.8      0.18      21.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  153454.9      0.18      21.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153463.4      0.18      21.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153471.1      0.18      20.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153475.1      0.18      20.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153477.7      0.17      20.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153480.9      0.17      20.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153500.1      0.17      20.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153505.1      0.17      20.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153513.7      0.17      19.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:53  153526.4      0.17      19.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  153534.9      0.17      19.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153534.7      0.17      19.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:53  153538.4      0.17      19.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:54  153542.9      0.17      19.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153549.6      0.17      19.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153558.9      0.17      19.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:54  153563.7      0.17      18.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153573.0      0.17      18.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153588.7      0.16      18.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:54  153598.0      0.16      18.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153611.3      0.16      18.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:54  153614.7      0.16      18.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:54  153617.7      0.16      18.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153628.3      0.16      18.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153636.0      0.16      17.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153642.7      0.16      17.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  153644.8      0.16      17.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153649.8      0.16      17.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153656.0      0.16      17.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153667.7      0.16      17.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:55  153679.4      0.16      17.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153690.5      0.16      17.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  153694.5      0.15      17.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:55  153704.1      0.15      16.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  153706.5      0.15      16.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:56  153722.2      0.15      16.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:56  153725.4      0.15      16.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153729.9      0.15      16.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:56  153733.4      0.15      16.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153736.0      0.15      16.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153740.5      0.15      16.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:56  153745.3      0.15      16.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153753.6      0.15      16.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153756.2      0.15      16.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:56  153764.5      0.15      15.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:56  153769.5      0.15      15.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153782.0      0.15      15.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153785.5      0.15      15.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153794.3      0.15      15.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153799.9      0.15      14.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:57  153812.4      0.14      14.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153814.2      0.14      14.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153817.7      0.14      14.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153824.6      0.14      14.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153831.5      0.14      14.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:57  153833.4      0.14      14.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:57  153839.0      0.14      14.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153844.0      0.14      14.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153849.9      0.14      14.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153855.5      0.13      14.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153858.9      0.13      13.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153866.9      0.13      13.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:58  153874.3      0.13      13.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153878.9      0.13      13.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:01:58  153883.4      0.13      13.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:58  153887.6      0.13      13.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153893.2      0.13      13.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:01:58  153897.5      0.13      13.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153904.1      0.13      13.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153909.7      0.13      13.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153916.4      0.13      13.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153920.1      0.13      13.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:59  153923.0      0.13      13.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153931.5      0.13      13.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153936.3      0.12      12.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153947.5      0.12      12.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153951.8      0.12      12.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153953.3      0.12      12.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153954.4      0.12      12.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:59  153961.1      0.12      12.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:01:59  153965.3      0.12      12.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153969.6      0.12      12.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153973.6      0.12      12.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153976.0      0.12      12.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153979.4      0.12      12.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153987.4      0.12      12.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:00  153992.2      0.12      12.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:00  153996.4      0.12      12.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:00  154004.4      0.12      12.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:00  154007.6      0.12      12.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:00  154011.3      0.12      12.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:00  154015.1      0.12      12.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:00  154018.5      0.12      11.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154025.4      0.12      11.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154035.0      0.12      11.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154040.1      0.11      11.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154046.2      0.11      11.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154050.4      0.11      11.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154053.6      0.11      11.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154056.6      0.11      11.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154061.1      0.11      11.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154067.7      0.11      11.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:01  154069.9      0.11      11.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154077.3      0.11      11.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154082.6      0.11      11.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:01  154087.7      0.11      11.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:02:02  154092.2      0.11      10.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  154095.4      0.11      10.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154099.4      0.11      10.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:02  154101.5      0.11      10.8       0.0                          
    0:02:12  149994.7      0.11      10.8       0.0                          
    0:02:13  149994.7      0.11      10.8       0.0                          
    0:02:13  149999.3      0.11      10.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:13  150001.9      0.11      10.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:13  150009.1      0.11      10.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:13  150013.6      0.11      10.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:13  150015.2      0.11      10.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:13  150015.5      0.11      10.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:13  150023.5      0.11      10.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:13  150031.4      0.11      10.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150033.0      0.10      10.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150036.8      0.10      10.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:14  150038.1      0.10      10.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150042.9      0.10      10.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150045.3      0.10      10.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150047.4      0.10      10.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  150053.0      0.10      10.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150058.0      0.10       9.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150060.7      0.10       9.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150068.2      0.10       9.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150075.6      0.10       9.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150082.5      0.10       9.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:14  150085.2      0.10       9.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150094.8      0.10       9.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150095.0      0.10       9.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150096.6      0.10       9.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150103.3      0.10       9.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150104.6      0.10       9.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150109.6      0.10       9.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150110.2      0.10       9.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150114.7      0.10       9.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:15  150118.7      0.10       9.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:15  150121.1      0.10       9.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150125.9      0.10       9.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:16  150127.7      0.10       9.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:16  150136.5      0.10       9.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:16  150139.4      0.10       9.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150144.5      0.10       9.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150148.0      0.10       9.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150150.1      0.10       9.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150158.9      0.10       9.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:16  150160.5      0.10       9.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150161.3      0.10       9.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150165.5      0.10       9.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150167.1      0.10       9.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:16  150171.1      0.10       9.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:02:17  150172.4      0.10       8.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150173.5      0.09       8.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150180.4      0.09       8.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:17  150186.0      0.09       8.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150187.6      0.09       8.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150191.8      0.09       8.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:17  150195.8      0.09       8.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150198.5      0.09       8.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150202.7      0.09       8.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:02:17  150204.3      0.09       8.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:17  150208.6      0.09       8.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:17  150215.0      0.09       8.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:17  150217.9      0.09       8.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150221.4      0.09       8.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150223.5      0.09       8.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:18  150227.8      0.09       8.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:18  150234.9      0.09       8.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150241.3      0.09       8.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150248.0      0.09       8.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:18  150248.8      0.09       8.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150254.4      0.09       8.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150256.7      0.09       8.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150262.6      0.09       8.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150269.0      0.09       8.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:18  150271.6      0.09       7.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  150276.7      0.09       7.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:19  150278.8      0.08       7.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:19  150282.5      0.08       7.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:19  150286.8      0.08       7.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:19  150286.8      0.08       7.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:19  150287.9      0.08       7.7       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:19  150287.9      0.08       7.7       0.0                          
    0:02:19  150287.9      0.08       7.7       0.0                          
    0:02:24  148528.5      0.09       7.6       0.0                          
    0:02:26  147091.3      0.09       7.6       0.0                          
    0:02:27  147062.1      0.09       7.6       0.0                          
    0:02:27  147060.5      0.09       7.6       0.0                          
    0:02:27  147058.9      0.09       7.6       0.0                          
    0:02:27  147058.9      0.09       7.6       0.0                          
    0:02:28  147058.9      0.09       7.6       0.0                          
    0:02:29  146788.4      0.09       7.9       0.0                          
    0:02:30  146779.3      0.09       7.9       0.0                          
    0:02:30  146779.3      0.09       7.9       0.0                          
    0:02:30  146779.3      0.09       7.9       0.0                          
    0:02:30  146779.3      0.09       7.9       0.0                          
    0:02:30  146779.3      0.09       7.9       0.0                          
    0:02:30  146779.3      0.09       7.9       0.0                          
    0:02:30  146781.2      0.09       7.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:30  146783.6      0.09       7.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  146825.1      0.08       7.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  146851.1      0.08       7.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  146898.8      0.08       6.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:31  146909.7      0.08       6.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:32  146915.5      0.08       6.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:32  146925.1      0.08       6.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:32  146932.8      0.08       6.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  146935.7      0.08       6.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  146942.1      0.08       6.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  146945.6      0.08       6.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:32  146952.8      0.07       6.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  146959.9      0.07       6.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:32  146966.9      0.07       6.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:32  146966.9      0.07       6.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:02:32  146973.2      0.07       5.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:32  146981.2      0.07       5.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:32  146982.6      0.07       5.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:33  146985.2      0.07       5.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:02:33  146990.5      0.07       5.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  146995.3      0.07       5.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:33  146997.7      0.07       5.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147003.8      0.07       5.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  147018.5      0.07       5.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  147020.3      0.07       5.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147032.3      0.07       5.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147035.0      0.07       5.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147040.3      0.07       5.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147055.4      0.07       5.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147062.4      0.07       5.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:33  147063.7      0.07       5.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:33  147065.5      0.07       5.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147069.5      0.07       5.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147072.5      0.07       5.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147079.9      0.07       4.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:34  147080.2      0.07       4.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147086.8      0.07       4.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147091.3      0.07       4.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147098.3      0.07       4.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147107.0      0.07       4.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:34  147109.2      0.07       4.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147110.2      0.07       4.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:34  147115.6      0.07       4.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:34  147120.6      0.07       4.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147120.1      0.07       4.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147128.1      0.07       4.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:35  147128.3      0.07       4.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147131.0      0.07       4.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:35  147128.3      0.07       4.3       0.0                          
    0:02:39  147066.1      0.07       4.3       0.0                          
    0:02:39  147056.8      0.07       4.4       0.0                          
    0:02:39  147046.4      0.07       4.4       0.0                          
    0:02:40  147037.1      0.07       4.4       0.0                          
    0:02:40  147029.9      0.07       4.4       0.0                          
    0:02:40  147023.3      0.07       4.4       0.0                          
    0:02:40  147017.9      0.07       4.4       0.0                          
    0:02:40  147013.7      0.07       4.4       0.0                          
    0:02:40  146951.2      0.07       4.4       0.0                          
    0:02:41  146797.9      0.07       4.4       0.0                          
    0:02:41  146645.5      0.07       4.4       0.0                          
    0:02:42  146493.1      0.07       4.4       0.0                          
    0:02:42  146339.9      0.07       4.4       0.0                          
    0:02:42  146187.5      0.07       4.4       0.0                          
    0:02:43  146035.1      0.07       4.4       0.0                          
    0:02:43  145908.2      0.07       4.4       0.0                          
    0:02:43  145886.6      0.07       4.4       0.0                          
    0:02:43  145776.2      0.07       4.4       0.0                          
    0:02:44  145675.2      0.07       4.4       0.0                          
    0:02:45  145666.7      0.07       4.4       0.0                          
    0:02:45  145644.6      0.07       4.4       0.0                          
    0:02:45  145642.7      0.07       4.4       0.0                          
    0:02:45  145638.2      0.07       4.4       0.0                          
    0:02:46  145636.1      0.07       4.4       0.0                          
    0:02:46  145632.1      0.07       4.4       0.0                          
    0:02:46  145629.4      0.07       4.4       0.0                          
    0:02:49  145628.3      0.07       4.4       0.0                          
    0:02:49  145602.0      0.07       4.5       0.0                          
    0:02:49  145600.7      0.07       4.5       0.0                          
    0:02:49  145600.7      0.07       4.5       0.0                          
    0:02:49  145600.7      0.07       4.5       0.0                          
    0:02:49  145600.7      0.07       4.5       0.0                          
    0:02:49  145600.7      0.07       4.5       0.0                          
    0:02:49  145600.7      0.07       4.5       0.0                          
    0:02:50  145606.3      0.07       4.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:50  145606.5      0.07       4.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:50  145611.3      0.07       4.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145653.4      0.06       4.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145654.4      0.06       4.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145656.8      0.06       4.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145664.5      0.06       4.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:51  145665.1      0.06       4.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145666.1      0.06       4.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145670.9      0.06       4.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145675.4      0.06       4.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145678.1      0.06       4.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:51  145692.7      0.06       4.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:51  145695.6      0.06       4.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:52  145710.3      0.06       4.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145717.2      0.06       4.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145722.2      0.06       4.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145733.4      0.06       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145738.7      0.06       4.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145744.9      0.06       3.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145748.6      0.06       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145753.1      0.06       3.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145759.2      0.06       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145761.9      0.06       3.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:52  145766.1      0.06       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:52  145772.8      0.06       3.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145777.8      0.06       3.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145778.6      0.06       3.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:53  145781.3      0.06       3.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145791.1      0.06       3.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:53  145799.1      0.06       3.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145807.6      0.06       3.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145809.8      0.06       3.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145819.1      0.06       3.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:02:53  145822.3      0.05       3.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145831.0      0.05       3.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145837.7      0.05       3.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145842.5      0.05       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:53  145847.0      0.05       3.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145849.7      0.05       3.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145860.6      0.05       3.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145866.9      0.05       3.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145867.5      0.05       3.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:54  145873.1      0.05       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:54  145875.2      0.05       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145879.5      0.05       3.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145882.6      0.05       3.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145883.4      0.05       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:54  145885.0      0.05       3.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:54  145890.4      0.05       3.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:55  145891.4      0.05       3.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:55  145892.2      0.05       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:02:55  145896.7      0.05       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:55  145906.1      0.05       3.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:55  145909.5      0.05       3.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:55  145909.5      0.05       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:55  145911.4      0.05       3.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:55  145913.5      0.05       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:55  145917.5      0.05       3.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:55  145918.3      0.05       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:55  145920.7      0.05       3.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:55  145925.7      0.05       3.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:55  145925.7      0.05       3.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:56  145928.9      0.05       3.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:56  145929.7      0.05       3.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:56  145930.5      0.05       3.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:56  145931.3      0.05       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:56  145931.1      0.05       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:56  145936.1      0.05       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:56  145938.0      0.05       3.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:56  145938.5      0.05       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:56  145939.0      0.05       3.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:56  145947.5      0.05       3.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:56  145951.8      0.05       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:57  145957.7      0.05       2.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:57  145960.8      0.05       2.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:57  145964.3      0.05       2.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:57  145965.9      0.04       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:57  145969.1      0.04       2.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:57  145970.2      0.04       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:57  145971.8      0.04       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:57  145976.5      0.04       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:57  145976.5      0.04       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:02:57  145976.5      0.04       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:57  145975.2      0.04       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:57  145979.5      0.04       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:58  145979.2      0.04       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:58  145977.9      0.04       2.8       0.0                          
    0:02:58  145979.2      0.04       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:58  145984.3      0.04       2.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:58  145986.4      0.04       2.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:58  145989.8      0.04       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:58  145990.4      0.04       2.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:58  145995.2      0.04       2.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:02:58  145999.2      0.04       2.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:58  146004.7      0.04       2.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146007.1      0.04       2.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146012.7      0.04       2.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:59  146020.4      0.04       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146023.6      0.04       2.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146027.3      0.04       2.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:59  146032.7      0.04       2.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146036.9      0.04       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146040.9      0.04       2.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146043.8      0.04       2.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146044.9      0.04       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146049.4      0.04       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146053.9      0.04       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:59  146058.2      0.04       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146065.1      0.04       2.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:00  146068.8      0.04       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:01  146070.2      0.04       2.5       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/reset': 1503 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 17768 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:47:50 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              62921.236485
Buf/Inv area:                     3852.212011
Noncombinational area:           83148.937127
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                146070.173612
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:47:58 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  53.5252 mW   (93%)
  Net Switching Power  =   4.1073 mW    (7%)
                         ---------
Total Dynamic Power    =  57.6324 mW  (100%)

Cell Leakage Power     =   3.0842 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.1895e+04          615.9215        1.4022e+06        5.3910e+04  (  88.79%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.6348e+03        3.4914e+03        1.6820e+06        6.8081e+03  (  11.21%)
--------------------------------------------------------------------------------------------------
Total          5.3529e+04 uW     4.1073e+03 uW     3.0842e+06 nW     6.0719e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_16_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 00:47:58 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[9].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[12]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[9].path/Mat_a_Mem/Mem/U560/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[9].path/Mat_a_Mem/Mem/data_out[12] (memory_b16_SIZE20_LOGSIZE5_22)
                                                          0.00       0.23 f
  path/genblk1[9].path/Mat_a_Mem/data_out[12] (seqMemory_b16_SIZE20_22)
                                                          0.00       0.23 f
  path/genblk1[9].path/path/in0[12] (mac_b16_g1_11)       0.00       0.23 f
  path/genblk1[9].path/path/mult_21/a[12] (mac_b16_g1_11_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[9].path/path/mult_21/U1080/Z (XOR2_X1)     0.08       0.31 f
  path/genblk1[9].path/path/mult_21/U720/ZN (AND2_X1)     0.04       0.35 f
  path/genblk1[9].path/path/mult_21/U1101/ZN (INV_X1)     0.03       0.38 r
  path/genblk1[9].path/path/mult_21/U1239/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[9].path/path/mult_21/U320/CO (HA_X1)       0.06       0.48 f
  path/genblk1[9].path/path/mult_21/U312/CO (FA_X1)       0.09       0.57 f
  path/genblk1[9].path/path/mult_21/U860/ZN (NAND2_X1)
                                                          0.03       0.61 r
  path/genblk1[9].path/path/mult_21/U863/ZN (NAND3_X1)
                                                          0.04       0.64 f
  path/genblk1[9].path/path/mult_21/U295/S (FA_X1)        0.14       0.79 r
  path/genblk1[9].path/path/mult_21/U294/S (FA_X1)        0.12       0.91 f
  path/genblk1[9].path/path/mult_21/U926/ZN (NOR2_X1)     0.04       0.95 r
  path/genblk1[9].path/path/mult_21/U1224/ZN (OAI21_X1)
                                                          0.03       0.98 f
  path/genblk1[9].path/path/mult_21/U1222/ZN (AOI21_X1)
                                                          0.04       1.02 r
  path/genblk1[9].path/path/mult_21/U1268/ZN (OAI21_X1)
                                                          0.04       1.06 f
  path/genblk1[9].path/path/mult_21/U899/ZN (AOI21_X1)
                                                          0.04       1.10 r
  path/genblk1[9].path/path/mult_21/U1349/ZN (OAI21_X1)
                                                          0.03       1.13 f
  path/genblk1[9].path/path/mult_21/U903/ZN (AOI21_X1)
                                                          0.04       1.17 r
  path/genblk1[9].path/path/mult_21/U1348/ZN (OAI21_X1)
                                                          0.03       1.21 f
  path/genblk1[9].path/path/mult_21/U898/ZN (AOI21_X1)
                                                          0.04       1.25 r
  path/genblk1[9].path/path/mult_21/U1304/ZN (OAI21_X1)
                                                          0.03       1.28 f
  path/genblk1[9].path/path/mult_21/U1347/ZN (AOI21_X1)
                                                          0.04       1.32 r
  path/genblk1[9].path/path/mult_21/U1346/ZN (INV_X1)     0.03       1.35 f
  path/genblk1[9].path/path/mult_21/U738/ZN (NAND2_X1)
                                                          0.04       1.39 r
  path/genblk1[9].path/path/mult_21/U726/ZN (NAND3_X1)
                                                          0.05       1.43 f
  path/genblk1[9].path/path/mult_21/U706/ZN (NAND2_X1)
                                                          0.04       1.47 r
  path/genblk1[9].path/path/mult_21/U876/ZN (NAND3_X1)
                                                          0.04       1.51 f
  path/genblk1[9].path/path/mult_21/U707/ZN (NAND2_X1)
                                                          0.03       1.54 r
  path/genblk1[9].path/path/mult_21/U887/ZN (NAND3_X1)
                                                          0.03       1.58 f
  path/genblk1[9].path/path/mult_21/U892/ZN (NAND2_X1)
                                                          0.04       1.61 r
  path/genblk1[9].path/path/mult_21/U779/ZN (NAND3_X1)
                                                          0.04       1.65 f
  path/genblk1[9].path/path/mult_21/U751/ZN (NAND2_X1)
                                                          0.04       1.69 r
  path/genblk1[9].path/path/mult_21/U781/ZN (NAND3_X1)
                                                          0.03       1.73 f
  path/genblk1[9].path/path/mult_21/U793/ZN (NAND2_X1)
                                                          0.03       1.75 r
  path/genblk1[9].path/path/mult_21/U747/ZN (AND3_X1)     0.05       1.80 r
  path/genblk1[9].path/path/mult_21/product[31] (mac_b16_g1_11_DW_mult_tc_1)
                                                          0.00       1.80 r
  path/genblk1[9].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   1.80       1.80
  clock network delay (ideal)                             0.00       1.80
  path/genblk1[9].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       1.80 r
  library setup time                                     -0.03       1.77
  data required time                                                 1.77
  --------------------------------------------------------------------------
  data required time                                                 1.77
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
