--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml MCS.twx MCS.ncd -o MCS.twr MCS.pcf -ucf ports.ucf

Design file:              MCS.ncd
Physical constraint file: MCS.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
Hall_sensors<0>|    5.313(R)|    0.377(R)|Clk_BUFGP         |   0.000|
Hall_sensors<1>|    5.485(R)|   -0.040(R)|Clk_BUFGP         |   0.000|
Hall_sensors<2>|    4.577(R)|   -0.723(R)|Clk_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock Clk to Pad
----------------------+------------+------------------+--------+
                      | clk (edge) |                  | Clock  |
Destination           |   to PAD   |Internal Clock(s) | Phase  |
----------------------+------------+------------------+--------+
Motor_Direction_out<0>|   12.442(R)|Clk_BUFGP         |   0.000|
Motor_Direction_out<1>|   12.782(R)|Clk_BUFGP         |   0.000|
Position<0>           |    8.547(R)|Clk_BUFGP         |   0.000|
Position<1>           |    8.540(R)|Clk_BUFGP         |   0.000|
Position<2>           |    8.092(R)|Clk_BUFGP         |   0.000|
Position<3>           |    8.911(R)|Clk_BUFGP         |   0.000|
Position<4>           |    8.526(R)|Clk_BUFGP         |   0.000|
Position<5>           |    8.548(R)|Clk_BUFGP         |   0.000|
Position<6>           |    8.701(R)|Clk_BUFGP         |   0.000|
Position<7>           |    9.512(R)|Clk_BUFGP         |   0.000|
Position<8>           |   10.973(R)|Clk_BUFGP         |   0.000|
Position<9>           |    9.150(R)|Clk_BUFGP         |   0.000|
Position<10>          |    9.522(R)|Clk_BUFGP         |   0.000|
----------------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.377|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------------+----------------------+---------+
Source Pad           |Destination Pad       |  Delay  |
---------------------+----------------------+---------+
Motor_Direction_in<0>|Motor_Direction_out<0>|    7.590|
Motor_Direction_in<0>|Motor_Direction_out<1>|    7.872|
Motor_Direction_in<0>|Motor_Direction_out<2>|    7.412|
Motor_Direction_in<1>|Motor_Direction_out<0>|    7.806|
Motor_Direction_in<1>|Motor_Direction_out<1>|    8.081|
Motor_Direction_in<1>|Motor_Direction_out<2>|    7.752|
PWM_duty<0>          |Motor_Direction_out<0>|   10.342|
PWM_duty<0>          |Motor_Direction_out<1>|   10.682|
PWM_duty<1>          |Motor_Direction_out<0>|   10.711|
PWM_duty<1>          |Motor_Direction_out<1>|   11.051|
PWM_duty<2>          |Motor_Direction_out<0>|    9.860|
PWM_duty<2>          |Motor_Direction_out<1>|   10.200|
PWM_duty<3>          |Motor_Direction_out<0>|    9.691|
PWM_duty<3>          |Motor_Direction_out<1>|   10.031|
PWM_duty<4>          |Motor_Direction_out<0>|    9.995|
PWM_duty<4>          |Motor_Direction_out<1>|   10.335|
PWM_duty<5>          |Motor_Direction_out<0>|   10.188|
PWM_duty<5>          |Motor_Direction_out<1>|   10.528|
PWM_duty<6>          |Motor_Direction_out<0>|   10.400|
PWM_duty<6>          |Motor_Direction_out<1>|   10.740|
PWM_duty<7>          |Motor_Direction_out<0>|   10.097|
PWM_duty<7>          |Motor_Direction_out<1>|   10.437|
---------------------+----------------------+---------+


Analysis completed Fri Mar 28 15:29:49 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 155 MB



