Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: mcs_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mcs_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mcs_top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : mcs_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/fel/Desktop/mcs/rtl/hdmi/DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/serdes_1_to_5_diff_data.v" into library work
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" into library work
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/chnlbond.v" into library work
Parsing module <chnlbond>.
Analyzing Verilog file "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "/home/fel/Desktop/mcs/rtl/hdmi/i2c/serialInterface.v" into library work
Parsing verilog file "/home/fel/Desktop/mcs/rtl/hdmi/i2c/timescale.v" included at line 55.
Parsing verilog file "/home/fel/Desktop/mcs/rtl/hdmi/i2c/i2cSlave_define.v" included at line 56.
Parsing module <serialInterface>.
Analyzing Verilog file "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" into library work
Parsing module <dvi_decoder>.
Analyzing Verilog file "/home/fel/Desktop/mcs/rtl/hdmi/i2c/i2cSlave.v" into library work
Parsing verilog file "/home/fel/Desktop/mcs/rtl/hdmi/i2c/i2cSlave_define.v" included at line 46.
Parsing module <i2cSlave>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/fadd.vhd" into library work
Parsing entity <fadd>.
Parsing architecture <fadd_a> of entity <fadd>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/fsub.vhd" into library work
Parsing entity <fsub>.
Parsing architecture <fsub_a> of entity <fsub>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/fmul.vhd" into library work
Parsing entity <fmul>.
Parsing architecture <fmul_a> of entity <fmul>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/fcmpless.vhd" into library work
Parsing entity <fcmpless>.
Parsing architecture <fcmpless_a> of entity <fcmpless>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/hdmiClkXga.vhd" into library work
Parsing entity <hdmiClkXga>.
Parsing architecture <xilinx> of entity <hdmiclkxga>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/hdmiClk720p.vhd" into library work
Parsing entity <hdmiClk720p>.
Parsing architecture <xilinx> of entity <hdmiclk720p>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/fadd_l3.vhd" into library work
Parsing entity <fadd_l3>.
Parsing architecture <fadd_l3_a> of entity <fadd_l3>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/fmul_l3.vhd" into library work
Parsing entity <fmul_l3>.
Parsing architecture <fmul_l3_a> of entity <fmul_l3>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/fsub_l3.vhd" into library work
Parsing entity <fsub_l3>.
Parsing architecture <fsub_l3_a> of entity <fsub_l3>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/itof_l3.vhd" into library work
Parsing entity <itof_l3>.
Parsing architecture <itof_l3_a> of entity <itof_l3>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/fmul_nd_l3.vhd" into library work
Parsing entity <fmul_nd_l3>.
Parsing architecture <fmul_nd_l3_a> of entity <fmul_nd_l3>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/mcsPll_600_125_100_50.vhd" into library work
Parsing entity <mcsPll_600_125_100_50>.
Parsing architecture <xilinx> of entity <mcspll_600_125_100_50>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/cx_shift_3.vhd" into library work
Parsing entity <cx_shift_3>.
Parsing architecture <cx_shift_3_a> of entity <cx_shift_3>.
Parsing VHDL file "/home/fel/Desktop/mcs/ipcore_dir/cx_shift_6.vhd" into library work
Parsing entity <cx_shift_6>.
Parsing architecture <cx_shift_6_a> of entity <cx_shift_6>.
Parsing VHDL file "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/addShift.vhd" into library work
Parsing entity <addShift>.
Parsing architecture <imp> of entity <addshift>.
Parsing VHDL file "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/shiftStage.vhd" into library work
Parsing entity <shiftStage>.
Parsing architecture <imp> of entity <shiftstage>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/mbrot_pipe_element.vhd" into library work
Parsing entity <mbrot_pipe_element>.
Parsing architecture <Behavioral> of entity <mbrot_pipe_element>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/image/ramReader/work/hdl/reader_fsm.vhd" into library work
Parsing entity <reader>.
Parsing architecture <fsm> of entity <reader>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/hdmi/tmdsEncoder_ps.vhd" into library work
Parsing entity <tmdsEncoder>.
Parsing architecture <Behavioral> of entity <tmdsencoder>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/hdmi/timing_xga.vhd" into library work
Parsing entity <timing_xga>.
Parsing architecture <Behavioral> of entity <timing_xga>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/hdmi/timing_720p.vhd" into library work
Parsing entity <timing_720p>.
Parsing architecture <Behavioral> of entity <timing_720p>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/hdmi/i2c/memIf.vhd" into library work
Parsing entity <memIf>.
Parsing architecture <Behavioral> of entity <memif>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/hdmi/hdmiOserdes.vhd" into library work
Parsing entity <hdmiOserdes>.
Parsing architecture <Behavioral> of entity <hdmioserdes>.
Parsing VHDL file "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/shiftPipe.vhd" into library work
Parsing entity <shiftPipe>.
Parsing architecture <imp> of entity <shiftpipe>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/mbrot_pipe.vhd" into library work
Parsing entity <mbrot_pipe>.
Parsing architecture <Behavioral> of entity <mbrot_pipe>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/image/dram_reader.vhd" into library work
Parsing entity <dram_reader>.
Parsing architecture <arch> of entity <dram_reader>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/hdmi/hdmiRx.vhd" into library work
Parsing entity <hdmiRx>.
Parsing architecture <Behavioral> of entity <hdmirx>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/hdmi/hdmiOutIF.vhd" into library work
Parsing entity <hdmiOutIF>.
Parsing architecture <Behavioral> of entity <hdmioutif>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/float/mbrot.vhd" into library work
Parsing entity <mbrot>.
Parsing architecture <behavior> of entity <mbrot>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/dram/dp_mem_wrapper300.vhd" into library work
Parsing entity <dp_mem_wrapper300>.
Parsing architecture <arc> of entity <dp_mem_wrapper300>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/dram/dp_mem_infratructure.vhd" into library work
Parsing entity <dp_mem_infrastructure>.
Parsing architecture <syn> of entity <dp_mem_infrastructure>.
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/cxgen.vhd" into library work
Parsing entity <cxgen>.
Parsing architecture <Behavioral> of entity <cxgen>.
Parsing VHDL file "/home/fel/Desktop/mcs/mblaze.vhd" into library work
Parsing VHDL file "/home/fel/Desktop/mcs/rtl/mcs_top.vhd" into library work
Parsing entity <mcs_top>.
Parsing architecture <rtl> of entity <mcs_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mcs_top> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/fel/Desktop/mcs/rtl/mcs_top.vhd" Line 624: Using initial value 1024 for line_length since it is never assigned

Elaborating entity <cxgen> (architecture <Behavioral>) from library <work>.

Elaborating entity <fadd> (architecture <fadd_a>) from library <work>.

Elaborating entity <fsub> (architecture <fsub_a>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/fel/Desktop/mcs/rtl/cxgen.vhd" Line 84: Assignment to cx_0 ignored, since the identifier is never used

Elaborating entity <mbrot_pipe> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mbrot_pipe_element> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <cx_shift_6> (architecture <cx_shift_6_a>) from library <work>.

Elaborating entity <cx_shift_3> (architecture <cx_shift_3_a>) from library <work>.

Elaborating entity <fmul_l3> (architecture <fmul_l3_a>) from library <work>.

Elaborating entity <fsub_l3> (architecture <fsub_l3_a>) from library <work>.

Elaborating entity <fadd_l3> (architecture <fadd_l3_a>) from library <work>.

Elaborating entity <fcmpless> (architecture <fcmpless_a>) from library <work>.

Elaborating entity <shiftPipe> (architecture <imp>) with generics from library <work>.

Elaborating entity <shiftStage> (architecture <imp>) with generics from library <work>.

Elaborating entity <addShift> (architecture <imp>) with generics from library <work>.

Elaborating entity <dp_mem_infrastructure> (architecture <syn>) with generics from library <work>.

Elaborating entity <mcsPll_600_125_100_50> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:89 - "/home/fel/Desktop/mcs/rtl/mcs_top.vhd" Line 85: <mblaze> remains a black-box since it has no binding entity.

Elaborating entity <dp_mem_wrapper300> (architecture <arc>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 582: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 586: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 3207: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 3495: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 3757: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 3964: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 559: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 561: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/iodrp_mcb_controller.vhd" Line 496. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 623: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 911: Assignment to state_start_dyncal_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 968: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration.vhd" Line 1012: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_soft_calibration_top.vhd" Line 395: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 6993: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7024: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7025: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7050: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7051: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7075: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7086: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7087: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7091: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/fel/Desktop/mcs/dp_dram250mhz/example_design/rtl/mcb_raw_wrapper.vhd" Line 7092: Comparison between arrays of unequal length always returns FALSE.
Going to verilog side to elaborate module i2cSlave

Elaborating module <i2cSlave>.
Going to vhdl side to elaborate module memIf

Elaborating entity <memIf> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <serialInterface>.
Back to vhdl to continue elaboration

Elaborating entity <hdmiOutIF> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <hdmiClkXga> (architecture <xilinx>) from library <work>.

Elaborating entity <timing_xga> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <tmdsEncoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <hdmiOserdes> (architecture <Behavioral>) from library <work>.

Elaborating entity <dram_reader> (architecture <arch>) with generics from library <work>.

Elaborating entity <reader> (architecture <fsm>) from library <work>.
INFO:HDLCompiler:679 - "/home/fel/Desktop/mcs/rtl/image/ramReader/work/hdl/reader_fsm.vhd" Line 155. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/fel/Desktop/mcs/rtl/image/ramReader/work/hdl/reader_fsm.vhd" Line 216. Case statement is complete. others clause is never selected

Elaborating entity <mbrot> (architecture <behavior>) with generics from library <work>.

Elaborating entity <itof_l3> (architecture <itof_l3_a>) from library <work>.

Elaborating entity <fmul_nd_l3> (architecture <fmul_nd_l3_a>) from library <work>.

Elaborating entity <hdmiRx> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module dvi_decoder

Elaborating module <dvi_decoder>.
WARNING:HDLCompiler:1127 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" Line 120: Assignment to sdout ignored, since the identifier is never used

Elaborating module <IBUFDS(IOSTANDARD="TMDS_33",DIFF_TERM="FALSE")>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="TRUE",DIVIDE=1)>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" Line 145: Assignment to tmdsclk ignored, since the identifier is never used

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <decode>.

Elaborating module <serdes_1_to_5_diff_data(DIFF_TERM="FALSE",BITSLIP_ENABLE="TRUE")>.
WARNING:HDLCompiler:413 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/serdes_1_to_5_diff_data.v" Line 248: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/serdes_1_to_5_diff_data.v" Line 250: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/serdes_1_to_5_diff_data.v" Line 251: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="FALSE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <phsaligner>.
WARNING:HDLCompiler:1308 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 174: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/phsaligner.v" Line 221: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <chnlbond>.

Elaborating module <DRAM16XN(data_width=10)>.

Elaborating module <RAM16X1D>.
WARNING:HDLCompiler:1127 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" Line 235: Assignment to de_g ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" Line 257: Assignment to de_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiInput/dvi_decoder.v" Line 263: Assignment to psalgnerr ignored, since the identifier is never used
Back to vhdl to continue elaboration
INFO:HDLCompiler:679 - "/home/fel/Desktop/mcs/rtl/hdmi/hdmiRx.vhd" Line 191. Case statement is complete. others clause is never selected
ERROR:HDLCompiler:410 - "/home/fel/Desktop/mcs/rtl/mcs_top.vhd" Line 1436: Expression has 4 elements ; expected 30
Netlist mcs_top(1,1,1,1,1,0,1,800,16)(rtl) remains a blackbox, due to errors in its contents
--> 


Total memory usage is 129808 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    0 (   0 filtered)

