# 100 Days of RTL Design & Verification

This Repository documents my 100-day journey mastering:
- Verilog
- SystemVerilog
- UVM
- RTL Design
- Verification

## Goal
Become Industry-ready for VLSI Design & Verification Roles.

## Progress 
- [x] Day 01 - Basic Logic Gates
- [] Day 02 - NAND, NOR, XOR, XNOR
