

================================================================
== Vitis HLS Report for 'add3_Sqrt'
================================================================
* Date:           Fri Jan  9 14:31:22 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.190 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.230 us|  0.230 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|      536|      820|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      552|     -|
|Register             |        -|      -|      264|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      800|     1374|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_7_no_dsp_1_U806    |dadd_64ns_64ns_64_7_no_dsp_1    |        0|   0|  536|  820|    0|
    |dsqrt_64ns_64ns_64_56_no_dsp_1_U807  |dsqrt_64ns_64ns_64_56_no_dsp_1  |        0|   0|    0|    0|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   0|  536|  820|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  344|         71|    1|         71|
    |ap_done               |    8|          2|    1|          2|
    |dDualInfeasRes_blk_n  |    8|          2|    1|          2|
    |grp_fu_49_p0          |   64|          2|   64|        128|
    |grp_fu_49_p1          |   64|          2|   64|        128|
    |grp_fu_49_p2          |   64|          2|   64|        128|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  552|         81|  195|        459|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  70|   0|   70|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |grp_fu_49_ce          |   1|   0|    1|          0|
    |grp_fu_49_p0          |  64|   0|   64|          0|
    |grp_fu_49_p1          |  64|   0|   64|          0|
    |pre_grp_fu_49_p2_reg  |  64|   0|   64|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 264|   0|  264|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|       add3_Sqrt|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|       add3_Sqrt|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|       add3_Sqrt|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|       add3_Sqrt|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|       add3_Sqrt|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|       add3_Sqrt|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|       add3_Sqrt|  return value|
|data0                          |   in|   64|     ap_none|           data0|       pointer|
|data1                          |   in|   64|     ap_none|           data1|       pointer|
|data2                          |   in|   64|     ap_none|           data2|       pointer|
|dDualInfeasRes_din             |  out|   64|     ap_fifo|  dDualInfeasRes|       pointer|
|dDualInfeasRes_num_data_valid  |   in|    3|     ap_fifo|  dDualInfeasRes|       pointer|
|dDualInfeasRes_fifo_cap        |   in|    3|     ap_fifo|  dDualInfeasRes|       pointer|
|dDualInfeasRes_full_n          |   in|    1|     ap_fifo|  dDualInfeasRes|       pointer|
|dDualInfeasRes_write           |  out|    1|     ap_fifo|  dDualInfeasRes|       pointer|
+-------------------------------+-----+-----+------------+----------------+--------------+

