INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/glbl_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/local_ctrl_layer5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module local_ctrl_layer5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/pu_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pu_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/temp_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module temp_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/DSD_Streamline_try/dsd_mlp.srcs/sim_1/new/tb_top_mlp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_mlp
