Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 26 18:21:45 2019
| Host         : LAPTOP-NVHH3IQN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16384 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: dut_25Hz/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 127124 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.463        0.000                      0                   56        0.223        0.000                      0                   56        3.000        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
d1/inst/clk_in1           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
dut_25Hz/d2/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_4    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_4    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
d1/inst/clk_in1                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           13.463        0.000                      0                   35        0.223        0.000                      0                   35        9.500        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
dut_25Hz/d2/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_4         15.801        0.000                      0                   21        0.240        0.000                      0                   21        9.500        0.000                       0                    23  
  clkfbout_clk_wiz_0_4                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  d1/inst/clk_in1
  To Clock:  d1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         d1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  d1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  d1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  d1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  d1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  d1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  d1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.463ns  (required time - arrival time)
  Source:                 d3/vcnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.410ns  (logic 0.704ns (10.982%)  route 5.706ns (89.018%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 21.596 - 20.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.636     1.636    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.712     1.714    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDPE (Prop_fdpe_C_Q)         0.456     2.170 f  d3/vcnt_reg[0]/Q
                         net (fo=12305, routed)       3.614     5.784    d3/vcnt_reg[9]_0[0]
    SLICE_X5Y144         LUT6 (Prop_lut6_I1_O)        0.124     5.908 r  d3/vcnt[9]_i_4/O
                         net (fo=3, routed)           1.482     7.389    d3/vcnt[9]_i_4_n_0
    SLICE_X3Y147         LUT5 (Prop_lut5_I4_O)        0.124     7.513 r  d3/vcnt[7]_i_1/O
                         net (fo=1, routed)           0.611     8.124    d3/vcnt[7]
    SLICE_X3Y147         FDCE                                         r  d3/vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.516    21.516    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.593    21.596    d3/CLK
    SLICE_X3Y147         FDCE                                         r  d3/vcnt_reg[7]/C
                         clock pessimism              0.118    21.714    
                         clock uncertainty           -0.084    21.630    
    SLICE_X3Y147         FDCE (Setup_fdce_C_D)       -0.043    21.587    d3/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.587    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                 13.463    

Slack (MET) :             14.290ns  (required time - arrival time)
  Source:                 d3/vcnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vcnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.608ns (11.378%)  route 4.736ns (88.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 21.596 - 20.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.636     1.636    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.712     1.714    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDPE (Prop_fdpe_C_Q)         0.456     2.170 f  d3/vcnt_reg[0]/Q
                         net (fo=12305, routed)       3.804     5.974    d3/vcnt_reg[9]_0[0]
    SLICE_X3Y148         LUT1 (Prop_lut1_I0_O)        0.152     6.126 r  d3/vcnt[0]_i_1/O
                         net (fo=1, routed)           0.932     7.058    d3/vcnt[0]
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.516    21.516    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.593    21.596    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[0]/C
                         clock pessimism              0.118    21.714    
                         clock uncertainty           -0.084    21.630    
    SLICE_X3Y147         FDPE (Setup_fdpe_C_D)       -0.283    21.347    d3/vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.347    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             14.510ns  (required time - arrival time)
  Source:                 d3/vcnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vcnt_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.732ns (13.355%)  route 4.749ns (86.645%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 21.596 - 20.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.636     1.636    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.712     1.714    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDPE (Prop_fdpe_C_Q)         0.456     2.170 f  d3/vcnt_reg[0]/Q
                         net (fo=12305, routed)       3.804     5.974    d3/vcnt_reg[9]_0[0]
    SLICE_X3Y148         LUT5 (Prop_lut5_I4_O)        0.124     6.098 r  d3/vcnt[4]_i_2/O
                         net (fo=2, routed)           0.945     7.043    d3/vcnt[4]_i_2_n_0
    SLICE_X3Y147         LUT5 (Prop_lut5_I0_O)        0.152     7.195 r  d3/vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     7.195    d3/vcnt[3]
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.516    21.516    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.593    21.596    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[3]/C
                         clock pessimism              0.118    21.714    
                         clock uncertainty           -0.084    21.630    
    SLICE_X3Y147         FDPE (Setup_fdpe_C_D)        0.075    21.705    d3/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.705    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                 14.510    

Slack (MET) :             14.644ns  (required time - arrival time)
  Source:                 d3/vcnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vcnt_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 0.704ns (13.273%)  route 4.600ns (86.727%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 21.596 - 20.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.636     1.636    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.712     1.714    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDPE (Prop_fdpe_C_Q)         0.456     2.170 f  d3/vcnt_reg[0]/Q
                         net (fo=12305, routed)       3.614     5.784    d3/vcnt_reg[9]_0[0]
    SLICE_X5Y144         LUT6 (Prop_lut6_I1_O)        0.124     5.908 r  d3/vcnt[9]_i_4/O
                         net (fo=3, routed)           0.986     6.894    d3/vcnt[9]_i_4_n_0
    SLICE_X3Y147         LUT6 (Prop_lut6_I3_O)        0.124     7.018 r  d3/vcnt[9]_i_2/O
                         net (fo=1, routed)           0.000     7.018    d3/vcnt[9]
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.516    21.516    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.593    21.596    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[9]/C
                         clock pessimism              0.118    21.714    
                         clock uncertainty           -0.084    21.630    
    SLICE_X3Y147         FDPE (Setup_fdpe_C_D)        0.031    21.661    d3/vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.661    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                 14.644    

Slack (MET) :             14.922ns  (required time - arrival time)
  Source:                 d3/vcnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vcnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 0.580ns (11.875%)  route 4.304ns (88.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.594 - 20.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.636     1.636    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.712     1.714    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDPE (Prop_fdpe_C_Q)         0.456     2.170 r  d3/vcnt_reg[0]/Q
                         net (fo=12305, routed)       3.783     5.953    d3/vcnt_reg[9]_0[0]
    SLICE_X5Y147         LUT6 (Prop_lut6_I5_O)        0.124     6.077 r  d3/vcnt[1]_i_1/O
                         net (fo=1, routed)           0.521     6.598    d3/vcnt[1]
    SLICE_X5Y147         FDCE                                         r  d3/vcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.516    21.516    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.591    21.594    d3/CLK
    SLICE_X5Y147         FDCE                                         r  d3/vcnt_reg[1]/C
                         clock pessimism              0.077    21.671    
                         clock uncertainty           -0.084    21.587    
    SLICE_X5Y147         FDCE (Setup_fdce_C_D)       -0.067    21.520    d3/vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.520    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                 14.922    

Slack (MET) :             14.997ns  (required time - arrival time)
  Source:                 d3/vcnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vcnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.704ns (14.219%)  route 4.247ns (85.781%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 21.596 - 20.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.636     1.636    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.712     1.714    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDPE (Prop_fdpe_C_Q)         0.456     2.170 f  d3/vcnt_reg[0]/Q
                         net (fo=12305, routed)       3.804     5.974    d3/vcnt_reg[9]_0[0]
    SLICE_X3Y148         LUT5 (Prop_lut5_I4_O)        0.124     6.098 r  d3/vcnt[4]_i_2/O
                         net (fo=2, routed)           0.443     6.541    d3/vcnt[4]_i_2_n_0
    SLICE_X3Y147         LUT6 (Prop_lut6_I0_O)        0.124     6.665 r  d3/vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     6.665    d3/vcnt[4]
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.516    21.516    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.593    21.596    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[4]/C
                         clock pessimism              0.118    21.714    
                         clock uncertainty           -0.084    21.630    
    SLICE_X3Y147         FDPE (Setup_fdpe_C_D)        0.032    21.662    d3/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.662    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                 14.997    

Slack (MET) :             15.100ns  (required time - arrival time)
  Source:                 d3/vcnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.704ns (14.661%)  route 4.098ns (85.339%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 21.593 - 20.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.636     1.636    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.712     1.714    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDPE (Prop_fdpe_C_Q)         0.456     2.170 f  d3/vcnt_reg[0]/Q
                         net (fo=12305, routed)       3.614     5.784    d3/vcnt_reg[9]_0[0]
    SLICE_X5Y144         LUT6 (Prop_lut6_I1_O)        0.124     5.908 r  d3/vcnt[9]_i_4/O
                         net (fo=3, routed)           0.484     6.392    d3/vcnt[9]_i_4_n_0
    SLICE_X5Y144         LUT4 (Prop_lut4_I1_O)        0.124     6.516 r  d3/vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     6.516    d3/vcnt[8]
    SLICE_X5Y144         FDCE                                         r  d3/vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.516    21.516    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.590    21.593    d3/CLK
    SLICE_X5Y144         FDCE                                         r  d3/vcnt_reg[8]/C
                         clock pessimism              0.077    21.670    
                         clock uncertainty           -0.084    21.586    
    SLICE_X5Y144         FDCE (Setup_fdce_C_D)        0.029    21.615    d3/vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.615    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 15.100    

Slack (MET) :             15.400ns  (required time - arrival time)
  Source:                 d3/hcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/hcnt_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.084ns (26.292%)  route 3.039ns (73.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 21.516 - 20.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.636     1.636    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.709     1.711    d3/CLK
    SLICE_X5Y141         FDCE                                         r  d3/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDCE (Prop_fdce_C_Q)         0.456     2.167 r  d3/hcnt_reg[0]/Q
                         net (fo=20, routed)          1.222     3.389    d3/Q[0]
    SLICE_X9Y142         LUT3 (Prop_lut3_I1_O)        0.152     3.541 f  d3/hcnt[7]_i_2/O
                         net (fo=3, routed)           0.710     4.251    d3/hcnt[7]_i_2_n_0
    SLICE_X9Y141         LUT5 (Prop_lut5_I3_O)        0.326     4.577 r  d3/hcnt[10]_i_3/O
                         net (fo=3, routed)           0.601     5.178    d3/hcnt[10]_i_3_n_0
    SLICE_X11Y141        LUT4 (Prop_lut4_I3_O)        0.150     5.328 r  d3/hcnt[9]_i_1/O
                         net (fo=1, routed)           0.506     5.834    d3/hcnt[9]
    SLICE_X11Y141        FDPE                                         r  d3/hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.516    21.516    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.513    21.516    d3/CLK
    SLICE_X11Y141        FDPE                                         r  d3/hcnt_reg[9]/C
                         clock pessimism              0.077    21.593    
                         clock uncertainty           -0.084    21.509    
    SLICE_X11Y141        FDPE (Setup_fdpe_C_D)       -0.275    21.234    d3/hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                 15.400    

Slack (MET) :             15.901ns  (required time - arrival time)
  Source:                 d3/hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/hs_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.704ns (18.680%)  route 3.065ns (81.320%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 21.514 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.636     1.636    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.631     1.633    d3/CLK
    SLICE_X11Y140        FDCE                                         r  d3/hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDCE (Prop_fdce_C_Q)         0.456     2.089 r  d3/hcnt_reg[2]/Q
                         net (fo=18, routed)          1.796     3.885    d3/Q[2]
    SLICE_X9Y143         LUT6 (Prop_lut6_I3_O)        0.124     4.009 r  d3/vcnt[9]_i_3/O
                         net (fo=2, routed)           0.678     4.687    d3/vcnt[9]_i_3_n_0
    SLICE_X9Y143         LUT6 (Prop_lut6_I5_O)        0.124     4.811 r  d3/hs_i_1/O
                         net (fo=1, routed)           0.591     5.402    d3/hs_i_1_n_0
    SLICE_X9Y143         FDCE                                         r  d3/hs_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.516    21.516    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.511    21.514    d3/CLK
    SLICE_X9Y143         FDCE                                         r  d3/hs_reg/C
                         clock pessimism              0.077    21.591    
                         clock uncertainty           -0.084    21.507    
    SLICE_X9Y143         FDCE (Setup_fdce_C_CE)      -0.205    21.302    d3/hs_reg
  -------------------------------------------------------------------
                         required time                         21.302    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                 15.901    

Slack (MET) :             15.912ns  (required time - arrival time)
  Source:                 d3/hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vcnt_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.704ns (18.349%)  route 3.133ns (81.651%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 21.593 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.636     1.636    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.631     1.633    d3/CLK
    SLICE_X11Y140        FDCE                                         r  d3/hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDCE (Prop_fdce_C_Q)         0.456     2.089 r  d3/hcnt_reg[2]/Q
                         net (fo=18, routed)          1.796     3.885    d3/Q[2]
    SLICE_X9Y143         LUT6 (Prop_lut6_I3_O)        0.124     4.009 r  d3/vcnt[9]_i_3/O
                         net (fo=2, routed)           0.274     4.283    d3/vcnt[9]_i_3_n_0
    SLICE_X9Y143         LUT6 (Prop_lut6_I0_O)        0.124     4.407 r  d3/vcnt[9]_i_1/O
                         net (fo=10, routed)          1.063     5.470    d3/hs
    SLICE_X4Y145         FDPE                                         r  d3/vcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       1.516    21.516    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.590    21.593    d3/CLK
    SLICE_X4Y145         FDPE                                         r  d3/vcnt_reg[6]/C
                         clock pessimism              0.077    21.670    
                         clock uncertainty           -0.084    21.586    
    SLICE_X4Y145         FDPE (Setup_fdpe_C_CE)      -0.205    21.381    d3/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.381    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                 15.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 d3/vcnt_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vcnt_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.062%)  route 0.165ns (46.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.558     0.558    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600     0.602    d3/CLK
    SLICE_X3Y145         FDPE                                         r  d3/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDPE (Prop_fdpe_C_Q)         0.141     0.743 r  d3/vcnt_reg[5]/Q
                         net (fo=17, routed)          0.165     0.907    d3/vcnt_reg[9]_0[5]
    SLICE_X4Y145         LUT6 (Prop_lut6_I1_O)        0.045     0.952 r  d3/vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.952    d3/vcnt[6]_i_1_n_0
    SLICE_X4Y145         FDPE                                         r  d3/vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.828     0.828    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.869     0.871    d3/CLK
    SLICE_X4Y145         FDPE                                         r  d3/vcnt_reg[6]/C
                         clock pessimism             -0.234     0.638    
    SLICE_X4Y145         FDPE (Hold_fdpe_C_D)         0.092     0.730    d3/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 d3/hcnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/hcnt_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.558     0.558    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.570     0.572    d3/CLK
    SLICE_X9Y141         FDPE                                         r  d3/hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDPE (Prop_fdpe_C_Q)         0.141     0.713 r  d3/hcnt_reg[6]/Q
                         net (fo=12, routed)          0.179     0.892    d3/Q[6]
    SLICE_X9Y141         LUT5 (Prop_lut5_I0_O)        0.042     0.934 r  d3/hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.934    d3/hcnt[6]_i_1_n_0
    SLICE_X9Y141         FDPE                                         r  d3/hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.828     0.828    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.840     0.842    d3/CLK
    SLICE_X9Y141         FDPE                                         r  d3/hcnt_reg[6]/C
                         clock pessimism             -0.271     0.572    
    SLICE_X9Y141         FDPE (Hold_fdpe_C_D)         0.105     0.677    d3/hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 d3/hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/hcnt_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (49.938%)  route 0.190ns (50.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.558     0.558    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.569     0.571    d3/CLK
    SLICE_X11Y139        FDCE                                         r  d3/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y139        FDCE (Prop_fdce_C_Q)         0.141     0.712 r  d3/hcnt_reg[1]/Q
                         net (fo=19, routed)          0.190     0.902    d3/Q[1]
    SLICE_X11Y140        LUT4 (Prop_lut4_I3_O)        0.049     0.951 r  d3/hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.951    d3/hcnt[3]_i_1_n_0
    SLICE_X11Y140        FDPE                                         r  d3/hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.828     0.828    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.840     0.842    d3/CLK
    SLICE_X11Y140        FDPE                                         r  d3/hcnt_reg[3]/C
                         clock pessimism             -0.255     0.588    
    SLICE_X11Y140        FDPE (Hold_fdpe_C_D)         0.104     0.692    d3/hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d3/vcnt_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vcnt_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.878%)  route 0.191ns (51.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.558     0.558    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.601     0.603    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDPE (Prop_fdpe_C_Q)         0.141     0.744 r  d3/vcnt_reg[2]/Q
                         net (fo=21, routed)          0.191     0.935    d3/vcnt_reg[9]_0[2]
    SLICE_X3Y147         LUT5 (Prop_lut5_I3_O)        0.042     0.977 r  d3/vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.977    d3/vcnt[3]
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.828     0.828    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873     0.875    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[3]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X3Y147         FDPE (Hold_fdpe_C_D)         0.107     0.710    d3/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 d3/vcnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vs_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.778%)  route 0.203ns (52.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.558     0.558    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.601     0.603    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDPE (Prop_fdpe_C_Q)         0.141     0.744 f  d3/vcnt_reg[0]/Q
                         net (fo=12305, routed)       0.203     0.947    d3/vcnt_reg[9]_0[0]
    SLICE_X3Y146         LUT6 (Prop_lut6_I3_O)        0.045     0.992 r  d3/vs_i_2/O
                         net (fo=1, routed)           0.000     0.992    d3/vs
    SLICE_X3Y146         FDCE                                         r  d3/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.828     0.828    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872     0.874    d3/CLK
    SLICE_X3Y146         FDCE                                         r  d3/vs_reg/C
                         clock pessimism             -0.257     0.618    
    SLICE_X3Y146         FDCE (Hold_fdce_C_D)         0.091     0.709    d3/vs_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 d3/vcnt_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vcnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.285%)  route 0.191ns (50.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.558     0.558    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.601     0.603    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDPE (Prop_fdpe_C_Q)         0.141     0.744 r  d3/vcnt_reg[2]/Q
                         net (fo=21, routed)          0.191     0.935    d3/vcnt_reg[9]_0[2]
    SLICE_X3Y147         LUT3 (Prop_lut3_I0_O)        0.045     0.980 r  d3/vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.980    d3/vcnt[2]_i_1_n_0
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.828     0.828    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.873     0.875    d3/CLK
    SLICE_X3Y147         FDPE                                         r  d3/vcnt_reg[2]/C
                         clock pessimism             -0.273     0.603    
    SLICE_X3Y147         FDPE (Hold_fdpe_C_D)         0.091     0.694    d3/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 d3/hcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/hcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.558     0.558    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.570     0.572    d3/CLK
    SLICE_X11Y140        FDCE                                         r  d3/hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDCE (Prop_fdce_C_Q)         0.141     0.713 r  d3/hcnt_reg[2]/Q
                         net (fo=18, routed)          0.191     0.904    d3/Q[2]
    SLICE_X11Y140        LUT3 (Prop_lut3_I0_O)        0.045     0.949 r  d3/hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.949    d3/hcnt[2]_i_1_n_0
    SLICE_X11Y140        FDCE                                         r  d3/hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.828     0.828    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.840     0.842    d3/CLK
    SLICE_X11Y140        FDCE                                         r  d3/hcnt_reg[2]/C
                         clock pessimism             -0.271     0.572    
    SLICE_X11Y140        FDCE (Hold_fdce_C_D)         0.091     0.663    d3/hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 d3/vcnt_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/vcnt_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.558     0.558    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.600     0.602    d3/CLK
    SLICE_X3Y145         FDPE                                         r  d3/vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y145         FDPE (Prop_fdpe_C_Q)         0.141     0.743 r  d3/vcnt_reg[5]/Q
                         net (fo=17, routed)          0.193     0.935    d3/vcnt_reg[9]_0[5]
    SLICE_X3Y145         LUT6 (Prop_lut6_I0_O)        0.045     0.980 r  d3/vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.980    d3/vcnt[5]_i_1_n_0
    SLICE_X3Y145         FDPE                                         r  d3/vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.828     0.828    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.872     0.874    d3/CLK
    SLICE_X3Y145         FDPE                                         r  d3/vcnt_reg[5]/C
                         clock pessimism             -0.273     0.602    
    SLICE_X3Y145         FDPE (Hold_fdpe_C_D)         0.091     0.693    d3/vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 d3/hcnt_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.087%)  route 0.218ns (53.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.558     0.558    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.570     0.572    d3/CLK
    SLICE_X9Y141         FDPE                                         r  d3/hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDPE (Prop_fdpe_C_Q)         0.141     0.713 r  d3/hcnt_reg[6]/Q
                         net (fo=12, routed)          0.218     0.930    d3/Q[6]
    SLICE_X9Y142         LUT6 (Prop_lut6_I5_O)        0.045     0.975 r  d3/hcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.975    d3/hcnt[7]
    SLICE_X9Y142         FDCE                                         r  d3/hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.828     0.828    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.840     0.842    d3/CLK
    SLICE_X9Y142         FDCE                                         r  d3/hcnt_reg[7]/C
                         clock pessimism             -0.255     0.588    
    SLICE_X9Y142         FDCE (Hold_fdce_C_D)         0.092     0.680    d3/hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 d3/hcnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d3/hcnt_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.481%)  route 0.206ns (52.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.558     0.558    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.570     0.572    d3/CLK
    SLICE_X9Y142         FDPE                                         r  d3/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y142         FDPE (Prop_fdpe_C_Q)         0.141     0.713 r  d3/hcnt_reg[4]/Q
                         net (fo=18, routed)          0.206     0.918    d3/Q[4]
    SLICE_X9Y142         LUT6 (Prop_lut6_I4_O)        0.045     0.963 r  d3/hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.963    d3/hcnt[4]
    SLICE_X9Y142         FDPE                                         r  d3/hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=16385, routed)       0.828     0.828    d1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  d1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    d1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.840     0.842    d3/CLK
    SLICE_X9Y142         FDPE                                         r  d3/hcnt_reg[4]/C
                         clock pessimism             -0.271     0.572    
    SLICE_X9Y142         FDPE (Hold_fdpe_C_D)         0.092     0.664    d3/hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { d1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    d1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  d1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X5Y141     d3/hcnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X9Y141     d3/hcnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y139    d3/hcnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X11Y140    d3/hcnt_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X11Y140    d3/hcnt_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X9Y142     d3/hcnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X9Y142     d3/hcnt_reg[5]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X9Y141     d3/hcnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  d1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y141     d3/hcnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y139    d3/hcnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y140    d3/hcnt_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X11Y140    d3/hcnt_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X9Y142     d3/hcnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y142     d3/hcnt_reg[5]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X9Y141     d3/hcnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y142     d3/hcnt_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X9Y141     d3/hcnt_reg[8]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X11Y141    d3/hcnt_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y141     d3/hcnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y141     d3/hcnt_reg[10]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X9Y142     d3/hcnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y142     d3/hcnt_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X9Y141     d3/hcnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y142     d3/hcnt_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X9Y141     d3/hcnt_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X5Y141     d3/hcnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X9Y141     d3/hcnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X11Y139    d3/hcnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    d1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  d1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  d1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  d1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  d1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dut_25Hz/d2/inst/clk_in1
  To Clock:  dut_25Hz/d2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_25Hz/d2/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dut_25Hz/d2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dut_25Hz/d2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dut_25Hz/d2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dut_25Hz/d2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dut_25Hz/d2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dut_25Hz/d2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dut_25Hz/d2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_4
  To Clock:  clk_out1_clk_wiz_0_4

Setup :            0  Failing Endpoints,  Worst Slack       15.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.801ns  (required time - arrival time)
  Source:                 dut_25Hz/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_4 rise@20.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.088ns (26.431%)  route 3.028ns (73.569%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 21.592 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.807     1.807    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.715     1.715    dut_25Hz/clk_5m
    SLICE_X1Y66          FDCE                                         r  dut_25Hz/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     2.134 f  dut_25Hz/cnt1_reg[7]/Q
                         net (fo=3, routed)           1.024     3.159    dut_25Hz/cnt1[7]
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.297     3.456 f  dut_25Hz/sclk_i_5/O
                         net (fo=1, routed)           0.576     4.032    dut_25Hz/sclk_i_5_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     4.156 f  dut_25Hz/sclk_i_2/O
                         net (fo=2, routed)           0.581     4.737    dut_25Hz/sclk_i_2_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.847     5.708    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.124     5.832 r  dut_25Hz/cnt1[6]_i_1/O
                         net (fo=1, routed)           0.000     5.832    dut_25Hz/cnt1_0[6]
    SLICE_X1Y68          FDPE                                         r  dut_25Hz/cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.680    21.680    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.592    21.592    dut_25Hz/clk_5m
    SLICE_X1Y68          FDPE                                         r  dut_25Hz/cnt1_reg[6]/C
                         clock pessimism              0.096    21.688    
                         clock uncertainty           -0.086    21.602    
    SLICE_X1Y68          FDPE (Setup_fdpe_C_D)        0.031    21.633    dut_25Hz/cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                         21.633    
                         arrival time                          -5.832    
  -------------------------------------------------------------------
                         slack                                 15.801    

Slack (MET) :             15.810ns  (required time - arrival time)
  Source:                 dut_25Hz/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_4 rise@20.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 1.088ns (26.495%)  route 3.018ns (73.505%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.807     1.807    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.715     1.715    dut_25Hz/clk_5m
    SLICE_X1Y66          FDCE                                         r  dut_25Hz/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     2.134 f  dut_25Hz/cnt1_reg[7]/Q
                         net (fo=3, routed)           1.024     3.159    dut_25Hz/cnt1[7]
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.297     3.456 f  dut_25Hz/sclk_i_5/O
                         net (fo=1, routed)           0.576     4.032    dut_25Hz/sclk_i_5_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     4.156 f  dut_25Hz/sclk_i_2/O
                         net (fo=2, routed)           0.581     4.737    dut_25Hz/sclk_i_2_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.837     5.698    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.124     5.822 r  dut_25Hz/cnt1[14]_i_1/O
                         net (fo=1, routed)           0.000     5.822    dut_25Hz/cnt1_0[14]
    SLICE_X1Y69          FDPE                                         r  dut_25Hz/cnt1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.680    21.680    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.591    21.591    dut_25Hz/clk_5m
    SLICE_X1Y69          FDPE                                         r  dut_25Hz/cnt1_reg[14]/C
                         clock pessimism              0.096    21.687    
                         clock uncertainty           -0.086    21.601    
    SLICE_X1Y69          FDPE (Setup_fdpe_C_D)        0.031    21.632    dut_25Hz/cnt1_reg[14]
  -------------------------------------------------------------------
                         required time                         21.632    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                 15.810    

Slack (MET) :             15.813ns  (required time - arrival time)
  Source:                 dut_25Hz/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_4 rise@20.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.088ns (26.528%)  route 3.013ns (73.472%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.807     1.807    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.715     1.715    dut_25Hz/clk_5m
    SLICE_X1Y66          FDCE                                         r  dut_25Hz/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     2.134 r  dut_25Hz/cnt1_reg[7]/Q
                         net (fo=3, routed)           1.024     3.159    dut_25Hz/cnt1[7]
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.297     3.456 r  dut_25Hz/sclk_i_5/O
                         net (fo=1, routed)           0.576     4.032    dut_25Hz/sclk_i_5_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     4.156 r  dut_25Hz/sclk_i_2/O
                         net (fo=2, routed)           0.581     4.737    dut_25Hz/sclk_i_2_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.861 r  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.832     5.693    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y69          LUT2 (Prop_lut2_I0_O)        0.124     5.817 r  dut_25Hz/cnt1[13]_i_1/O
                         net (fo=1, routed)           0.000     5.817    dut_25Hz/cnt1_0[13]
    SLICE_X1Y69          FDCE                                         r  dut_25Hz/cnt1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.680    21.680    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.591    21.591    dut_25Hz/clk_5m
    SLICE_X1Y69          FDCE                                         r  dut_25Hz/cnt1_reg[13]/C
                         clock pessimism              0.096    21.687    
                         clock uncertainty           -0.086    21.601    
    SLICE_X1Y69          FDCE (Setup_fdce_C_D)        0.029    21.630    dut_25Hz/cnt1_reg[13]
  -------------------------------------------------------------------
                         required time                         21.630    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                 15.813    

Slack (MET) :             15.815ns  (required time - arrival time)
  Source:                 dut_25Hz/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_4 rise@20.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.118ns (26.963%)  route 3.028ns (73.037%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 21.592 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.807     1.807    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.715     1.715    dut_25Hz/clk_5m
    SLICE_X1Y66          FDCE                                         r  dut_25Hz/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     2.134 f  dut_25Hz/cnt1_reg[7]/Q
                         net (fo=3, routed)           1.024     3.159    dut_25Hz/cnt1[7]
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.297     3.456 f  dut_25Hz/sclk_i_5/O
                         net (fo=1, routed)           0.576     4.032    dut_25Hz/sclk_i_5_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     4.156 f  dut_25Hz/sclk_i_2/O
                         net (fo=2, routed)           0.581     4.737    dut_25Hz/sclk_i_2_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.847     5.708    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.154     5.862 r  dut_25Hz/cnt1[9]_i_1/O
                         net (fo=1, routed)           0.000     5.862    dut_25Hz/cnt1_0[9]
    SLICE_X1Y68          FDPE                                         r  dut_25Hz/cnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.680    21.680    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.592    21.592    dut_25Hz/clk_5m
    SLICE_X1Y68          FDPE                                         r  dut_25Hz/cnt1_reg[9]/C
                         clock pessimism              0.096    21.688    
                         clock uncertainty           -0.086    21.602    
    SLICE_X1Y68          FDPE (Setup_fdpe_C_D)        0.075    21.677    dut_25Hz/cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                         21.677    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                 15.815    

Slack (MET) :             15.826ns  (required time - arrival time)
  Source:                 dut_25Hz/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_4 rise@20.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.116ns (26.993%)  route 3.018ns (73.007%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.807     1.807    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.715     1.715    dut_25Hz/clk_5m
    SLICE_X1Y66          FDCE                                         r  dut_25Hz/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     2.134 f  dut_25Hz/cnt1_reg[7]/Q
                         net (fo=3, routed)           1.024     3.159    dut_25Hz/cnt1[7]
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.297     3.456 f  dut_25Hz/sclk_i_5/O
                         net (fo=1, routed)           0.576     4.032    dut_25Hz/sclk_i_5_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     4.156 f  dut_25Hz/sclk_i_2/O
                         net (fo=2, routed)           0.581     4.737    dut_25Hz/sclk_i_2_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.837     5.698    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.152     5.850 r  dut_25Hz/cnt1[15]_i_1/O
                         net (fo=1, routed)           0.000     5.850    dut_25Hz/cnt1_0[15]
    SLICE_X1Y69          FDPE                                         r  dut_25Hz/cnt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.680    21.680    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.591    21.591    dut_25Hz/clk_5m
    SLICE_X1Y69          FDPE                                         r  dut_25Hz/cnt1_reg[15]/C
                         clock pessimism              0.096    21.687    
                         clock uncertainty           -0.086    21.601    
    SLICE_X1Y69          FDPE (Setup_fdpe_C_D)        0.075    21.676    dut_25Hz/cnt1_reg[15]
  -------------------------------------------------------------------
                         required time                         21.676    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                 15.826    

Slack (MET) :             15.833ns  (required time - arrival time)
  Source:                 dut_25Hz/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_4 rise@20.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 1.114ns (26.991%)  route 3.013ns (73.009%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.807     1.807    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.715     1.715    dut_25Hz/clk_5m
    SLICE_X1Y66          FDCE                                         r  dut_25Hz/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     2.134 r  dut_25Hz/cnt1_reg[7]/Q
                         net (fo=3, routed)           1.024     3.159    dut_25Hz/cnt1[7]
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.297     3.456 r  dut_25Hz/sclk_i_5/O
                         net (fo=1, routed)           0.576     4.032    dut_25Hz/sclk_i_5_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     4.156 r  dut_25Hz/sclk_i_2/O
                         net (fo=2, routed)           0.581     4.737    dut_25Hz/sclk_i_2_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.861 r  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.832     5.693    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y69          LUT2 (Prop_lut2_I0_O)        0.150     5.843 r  dut_25Hz/cnt1[18]_i_1/O
                         net (fo=1, routed)           0.000     5.843    dut_25Hz/cnt1_0[18]
    SLICE_X1Y69          FDCE                                         r  dut_25Hz/cnt1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.680    21.680    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.591    21.591    dut_25Hz/clk_5m
    SLICE_X1Y69          FDCE                                         r  dut_25Hz/cnt1_reg[18]/C
                         clock pessimism              0.096    21.687    
                         clock uncertainty           -0.086    21.601    
    SLICE_X1Y69          FDCE (Setup_fdce_C_D)        0.075    21.676    dut_25Hz/cnt1_reg[18]
  -------------------------------------------------------------------
                         required time                         21.676    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                 15.833    

Slack (MET) :             15.904ns  (required time - arrival time)
  Source:                 dut_25Hz/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_4 rise@20.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.088ns (27.129%)  route 2.922ns (72.871%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.807     1.807    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.715     1.715    dut_25Hz/clk_5m
    SLICE_X1Y66          FDCE                                         r  dut_25Hz/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     2.134 r  dut_25Hz/cnt1_reg[7]/Q
                         net (fo=3, routed)           1.024     3.159    dut_25Hz/cnt1[7]
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.297     3.456 r  dut_25Hz/sclk_i_5/O
                         net (fo=1, routed)           0.576     4.032    dut_25Hz/sclk_i_5_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     4.156 r  dut_25Hz/sclk_i_2/O
                         net (fo=2, routed)           0.581     4.737    dut_25Hz/sclk_i_2_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.861 r  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.741     5.602    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.124     5.726 r  dut_25Hz/cnt1[10]_i_1/O
                         net (fo=1, routed)           0.000     5.726    dut_25Hz/cnt1_0[10]
    SLICE_X1Y70          FDCE                                         r  dut_25Hz/cnt1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.680    21.680    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.591    21.591    dut_25Hz/clk_5m
    SLICE_X1Y70          FDCE                                         r  dut_25Hz/cnt1_reg[10]/C
                         clock pessimism              0.096    21.687    
                         clock uncertainty           -0.086    21.601    
    SLICE_X1Y70          FDCE (Setup_fdce_C_D)        0.029    21.630    dut_25Hz/cnt1_reg[10]
  -------------------------------------------------------------------
                         required time                         21.630    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                 15.904    

Slack (MET) :             15.912ns  (required time - arrival time)
  Source:                 dut_25Hz/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_4 rise@20.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.088ns (26.975%)  route 2.945ns (73.025%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 21.595 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.807     1.807    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.715     1.715    dut_25Hz/clk_5m
    SLICE_X1Y66          FDCE                                         r  dut_25Hz/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     2.134 f  dut_25Hz/cnt1_reg[7]/Q
                         net (fo=3, routed)           1.024     3.159    dut_25Hz/cnt1[7]
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.297     3.456 f  dut_25Hz/sclk_i_5/O
                         net (fo=1, routed)           0.576     4.032    dut_25Hz/sclk_i_5_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     4.156 f  dut_25Hz/sclk_i_2/O
                         net (fo=2, routed)           0.581     4.737    dut_25Hz/sclk_i_2_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.764     5.625    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.124     5.749 r  dut_25Hz/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     5.749    dut_25Hz/cnt1_0[3]
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.680    21.680    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.595    21.595    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[3]/C
                         clock pessimism              0.120    21.715    
                         clock uncertainty           -0.086    21.629    
    SLICE_X1Y66          FDPE (Setup_fdpe_C_D)        0.031    21.660    dut_25Hz/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         21.660    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 15.912    

Slack (MET) :             15.930ns  (required time - arrival time)
  Source:                 dut_25Hz/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_4 rise@20.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.114ns (27.443%)  route 2.945ns (72.557%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 21.595 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.807     1.807    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.715     1.715    dut_25Hz/clk_5m
    SLICE_X1Y66          FDCE                                         r  dut_25Hz/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     2.134 f  dut_25Hz/cnt1_reg[7]/Q
                         net (fo=3, routed)           1.024     3.159    dut_25Hz/cnt1[7]
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.297     3.456 f  dut_25Hz/sclk_i_5/O
                         net (fo=1, routed)           0.576     4.032    dut_25Hz/sclk_i_5_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     4.156 f  dut_25Hz/sclk_i_2/O
                         net (fo=2, routed)           0.581     4.737    dut_25Hz/sclk_i_2_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.861 f  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.764     5.625    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.150     5.775 r  dut_25Hz/cnt1[8]_i_1/O
                         net (fo=1, routed)           0.000     5.775    dut_25Hz/cnt1_0[8]
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.680    21.680    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.595    21.595    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[8]/C
                         clock pessimism              0.120    21.715    
                         clock uncertainty           -0.086    21.629    
    SLICE_X1Y66          FDPE (Setup_fdpe_C_D)        0.075    21.704    dut_25Hz/cnt1_reg[8]
  -------------------------------------------------------------------
                         required time                         21.704    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 15.930    

Slack (MET) :             15.956ns  (required time - arrival time)
  Source:                 dut_25Hz/cnt1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_4 rise@20.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.082ns (27.020%)  route 2.922ns (72.980%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 21.591 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.807     1.807    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.715     1.715    dut_25Hz/clk_5m
    SLICE_X1Y66          FDCE                                         r  dut_25Hz/cnt1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDCE (Prop_fdce_C_Q)         0.419     2.134 r  dut_25Hz/cnt1_reg[7]/Q
                         net (fo=3, routed)           1.024     3.159    dut_25Hz/cnt1[7]
    SLICE_X1Y68          LUT4 (Prop_lut4_I0_O)        0.297     3.456 r  dut_25Hz/sclk_i_5/O
                         net (fo=1, routed)           0.576     4.032    dut_25Hz/sclk_i_5_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     4.156 r  dut_25Hz/sclk_i_2/O
                         net (fo=2, routed)           0.581     4.737    dut_25Hz/sclk_i_2_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.124     4.861 r  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.741     5.602    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y70          LUT2 (Prop_lut2_I0_O)        0.118     5.720 r  dut_25Hz/cnt1[19]_i_1/O
                         net (fo=1, routed)           0.000     5.720    dut_25Hz/cnt1_0[19]
    SLICE_X1Y70          FDCE                                         r  dut_25Hz/cnt1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          1.680    21.680    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.986 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.909    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          1.591    21.591    dut_25Hz/clk_5m
    SLICE_X1Y70          FDCE                                         r  dut_25Hz/cnt1_reg[19]/C
                         clock pessimism              0.096    21.687    
                         clock uncertainty           -0.086    21.601    
    SLICE_X1Y70          FDCE (Setup_fdce_C_D)        0.075    21.676    dut_25Hz/cnt1_reg[19]
  -------------------------------------------------------------------
                         required time                         21.676    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                 15.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dut_25Hz/cnt1_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/sclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_4 rise@0.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.864%)  route 0.159ns (46.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.622     0.622    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.597     0.597    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.141     0.738 r  dut_25Hz/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.159     0.897    dut_25Hz/cnt1[1]
    SLICE_X1Y67          LUT6 (Prop_lut6_I2_O)        0.045     0.942 r  dut_25Hz/sclk_i_1/O
                         net (fo=1, routed)           0.000     0.942    dut_25Hz/sclk_i_1_n_0
    SLICE_X1Y67          FDCE                                         r  dut_25Hz/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.896     0.896    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.867     0.867    dut_25Hz/clk_5m
    SLICE_X1Y67          FDCE                                         r  dut_25Hz/sclk_reg/C
                         clock pessimism             -0.257     0.610    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.092     0.702    dut_25Hz/sclk_reg
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dut_25Hz/cnt1_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_4 rise@0.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.622     0.622    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.596     0.596    dut_25Hz/clk_5m
    SLICE_X1Y67          FDPE                                         r  dut_25Hz/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDPE (Prop_fdpe_C_Q)         0.141     0.737 f  dut_25Hz/cnt1_reg[0]/Q
                         net (fo=4, routed)           0.179     0.916    dut_25Hz/cnt1[0]
    SLICE_X1Y67          LUT1 (Prop_lut1_I0_O)        0.042     0.958 r  dut_25Hz/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.958    dut_25Hz/cnt1_0[0]
    SLICE_X1Y67          FDPE                                         r  dut_25Hz/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.896     0.896    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.867     0.867    dut_25Hz/clk_5m
    SLICE_X1Y67          FDPE                                         r  dut_25Hz/cnt1_reg[0]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X1Y67          FDPE (Hold_fdpe_C_D)         0.105     0.701    dut_25Hz/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 dut_25Hz/cnt1_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_4 rise@0.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.235ns (42.716%)  route 0.315ns (57.284%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.622     0.622    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.597     0.597    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.141     0.738 r  dut_25Hz/cnt1_reg[3]/Q
                         net (fo=4, routed)           0.137     0.875    dut_25Hz/cnt1[3]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.920 r  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.178     1.098    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.049     1.147 r  dut_25Hz/cnt1[17]_i_1/O
                         net (fo=1, routed)           0.000     1.147    dut_25Hz/cnt1_0[17]
    SLICE_X1Y68          FDCE                                         r  dut_25Hz/cnt1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.896     0.896    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866     0.866    dut_25Hz/clk_5m
    SLICE_X1Y68          FDCE                                         r  dut_25Hz/cnt1_reg[17]/C
                         clock pessimism             -0.257     0.609    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.107     0.716    dut_25Hz/cnt1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dut_25Hz/cnt1_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_4 rise@0.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.231ns (42.297%)  route 0.315ns (57.703%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.622     0.622    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.597     0.597    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.141     0.738 r  dut_25Hz/cnt1_reg[3]/Q
                         net (fo=4, routed)           0.137     0.875    dut_25Hz/cnt1[3]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.920 r  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.178     1.098    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.045     1.143 r  dut_25Hz/cnt1[12]_i_1/O
                         net (fo=1, routed)           0.000     1.143    dut_25Hz/cnt1_0[12]
    SLICE_X1Y68          FDCE                                         r  dut_25Hz/cnt1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.896     0.896    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866     0.866    dut_25Hz/clk_5m
    SLICE_X1Y68          FDCE                                         r  dut_25Hz/cnt1_reg[12]/C
                         clock pessimism             -0.257     0.609    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.092     0.701    dut_25Hz/cnt1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 dut_25Hz/cnt1_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_4 rise@0.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.232ns (38.722%)  route 0.367ns (61.278%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.622     0.622    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.597     0.597    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.141     0.738 r  dut_25Hz/cnt1_reg[3]/Q
                         net (fo=4, routed)           0.137     0.875    dut_25Hz/cnt1[3]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.920 r  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.230     1.150    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.046     1.196 r  dut_25Hz/cnt1[16]_i_1/O
                         net (fo=1, routed)           0.000     1.196    dut_25Hz/cnt1_0[16]
    SLICE_X1Y68          FDCE                                         r  dut_25Hz/cnt1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.896     0.896    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866     0.866    dut_25Hz/clk_5m
    SLICE_X1Y68          FDCE                                         r  dut_25Hz/cnt1_reg[16]/C
                         clock pessimism             -0.257     0.609    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.107     0.716    dut_25Hz/cnt1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 dut_25Hz/cnt1_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_4 rise@0.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.231ns (39.489%)  route 0.354ns (60.511%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.622     0.622    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.597     0.597    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.141     0.738 r  dut_25Hz/cnt1_reg[3]/Q
                         net (fo=4, routed)           0.137     0.875    dut_25Hz/cnt1[3]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.920 r  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.217     1.137    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X3Y67          LUT2 (Prop_lut2_I0_O)        0.045     1.182 r  dut_25Hz/cnt1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.182    dut_25Hz/cnt1_0[5]
    SLICE_X3Y67          FDCE                                         r  dut_25Hz/cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.896     0.896    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.867     0.867    dut_25Hz/clk_5m
    SLICE_X3Y67          FDCE                                         r  dut_25Hz/cnt1_reg[5]/C
                         clock pessimism             -0.257     0.610    
    SLICE_X3Y67          FDCE (Hold_fdce_C_D)         0.091     0.701    dut_25Hz/cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 dut_25Hz/cnt1_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_4 rise@0.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.231ns (38.620%)  route 0.367ns (61.380%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.622     0.622    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.597     0.597    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.141     0.738 r  dut_25Hz/cnt1_reg[3]/Q
                         net (fo=4, routed)           0.137     0.875    dut_25Hz/cnt1[3]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.920 r  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.230     1.150    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y68          LUT2 (Prop_lut2_I0_O)        0.045     1.195 r  dut_25Hz/cnt1[11]_i_1/O
                         net (fo=1, routed)           0.000     1.195    dut_25Hz/cnt1_0[11]
    SLICE_X1Y68          FDCE                                         r  dut_25Hz/cnt1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.896     0.896    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866     0.866    dut_25Hz/clk_5m
    SLICE_X1Y68          FDCE                                         r  dut_25Hz/cnt1_reg[11]/C
                         clock pessimism             -0.257     0.609    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.091     0.700    dut_25Hz/cnt1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 dut_25Hz/cnt1_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_4 rise@0.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.234ns (38.549%)  route 0.373ns (61.451%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.622     0.622    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.597     0.597    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.141     0.738 f  dut_25Hz/cnt1_reg[3]/Q
                         net (fo=4, routed)           0.137     0.875    dut_25Hz/cnt1[3]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.920 f  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.236     1.156    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.048     1.204 r  dut_25Hz/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.204    dut_25Hz/cnt1_0[2]
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.896     0.896    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.868     0.868    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[2]/C
                         clock pessimism             -0.271     0.597    
    SLICE_X1Y66          FDPE (Hold_fdpe_C_D)         0.107     0.704    dut_25Hz/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 dut_25Hz/cnt1_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_4 rise@0.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.228ns (37.137%)  route 0.386ns (62.863%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.622     0.622    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.597     0.597    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.141     0.738 r  dut_25Hz/cnt1_reg[3]/Q
                         net (fo=4, routed)           0.137     0.875    dut_25Hz/cnt1[3]
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.045     0.920 r  dut_25Hz/cnt1[19]_i_2/O
                         net (fo=19, routed)          0.248     1.169    dut_25Hz/cnt1[19]_i_2_n_0
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.042     1.211 r  dut_25Hz/cnt1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.211    dut_25Hz/cnt1_0[7]
    SLICE_X1Y66          FDCE                                         r  dut_25Hz/cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.896     0.896    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.868     0.868    dut_25Hz/clk_5m
    SLICE_X1Y66          FDCE                                         r  dut_25Hz/cnt1_reg[7]/C
                         clock pessimism             -0.271     0.597    
    SLICE_X1Y66          FDCE (Hold_fdce_C_D)         0.107     0.704    dut_25Hz/cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 dut_25Hz/cnt1_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dut_25Hz/cnt1_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_4  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_4 rise@0.000ns - clk_out1_clk_wiz_0_4 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.360ns (59.622%)  route 0.244ns (40.378%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.622     0.622    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.597     0.597    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDPE (Prop_fdpe_C_Q)         0.141     0.738 f  dut_25Hz/cnt1_reg[3]/Q
                         net (fo=4, routed)           0.083     0.820    dut_25Hz/cnt1[3]
    SLICE_X0Y66          LUT1 (Prop_lut1_I0_O)        0.045     0.865 r  dut_25Hz/cnt10_carry_i_2/O
                         net (fo=1, routed)           0.000     0.865    dut_25Hz/cnt10_carry_i_2_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.931 r  dut_25Hz/cnt10_carry/O[2]
                         net (fo=1, routed)           0.161     1.092    dut_25Hz/cnt10_carry_n_5
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.108     1.200 r  dut_25Hz/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.200    dut_25Hz/cnt1_0[3]
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  d1/inst/clkout1_buf/O
                         net (fo=24, routed)          0.896     0.896    dut_25Hz/d2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    dut_25Hz/d2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  dut_25Hz/d2/inst/clkout1_buf/O
                         net (fo=21, routed)          0.868     0.868    dut_25Hz/clk_5m
    SLICE_X1Y66          FDPE                                         r  dut_25Hz/cnt1_reg[3]/C
                         clock pessimism             -0.271     0.597    
    SLICE_X1Y66          FDPE (Hold_fdpe_C_D)         0.092     0.689    dut_25Hz/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.512    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_4
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    dut_25Hz/d2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X1Y67      dut_25Hz/cnt1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y70      dut_25Hz/cnt1_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y68      dut_25Hz/cnt1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y68      dut_25Hz/cnt1_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y69      dut_25Hz/cnt1_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X1Y69      dut_25Hz/cnt1_reg[14]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X1Y69      dut_25Hz/cnt1_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y68      dut_25Hz/cnt1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  dut_25Hz/d2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y67      dut_25Hz/cnt1_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y67      dut_25Hz/cnt1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y70      dut_25Hz/cnt1_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y68      dut_25Hz/cnt1_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y68      dut_25Hz/cnt1_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y68      dut_25Hz/cnt1_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y68      dut_25Hz/cnt1_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y69      dut_25Hz/cnt1_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y69      dut_25Hz/cnt1_reg[14]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y69      dut_25Hz/cnt1_reg[15]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y67      dut_25Hz/cnt1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y70      dut_25Hz/cnt1_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y68      dut_25Hz/cnt1_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y68      dut_25Hz/cnt1_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y69      dut_25Hz/cnt1_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y69      dut_25Hz/cnt1_reg[14]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X1Y69      dut_25Hz/cnt1_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y68      dut_25Hz/cnt1_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y68      dut_25Hz/cnt1_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y69      dut_25Hz/cnt1_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_4
  To Clock:  clkfbout_clk_wiz_0_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dut_25Hz/d2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    dut_25Hz/d2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dut_25Hz/d2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dut_25Hz/d2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dut_25Hz/d2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  dut_25Hz/d2/inst/mmcm_adv_inst/CLKFBOUT



