$date
	Mon Nov 19 12:46:18 2007
$end

$version
	Synopsys VCS version Y-2006.06-SP1
$end

$timescale
	100ps
$end

$comment Csum: 1 03163cd59e3f0ec1 $end


$scope module TestBench $end
$var reg 1 ! Astim $end
$var reg 1 " Bstim $end
$var reg 1 # Cstim $end
$var reg 1 $ Dstim $end
$var wire 1 % Xwatch $end
$var wire 1 & Ywatch $end
$var wire 1 ' Zwatch $end

$scope module Topper01 $end
$var wire 1 % X $end
$var wire 1 & Y $end
$var wire 1 ' Z $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 ( ab $end
$var wire 1 ) bc $end
$var wire 1 * q $end
$var wire 1 + qn $end

$scope module InputCombo01 $end
$var wire 1 ( X $end
$var wire 1 ) Y $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$upscope $end


$scope module SRLatch01 $end
$var wire 1 * Q $end
$var wire 1 + Qn $end
$var wire 1 ) S $end
$var wire 1 $ R $end
$var wire 1 , q $end
$var wire 1 - qn $end
$upscope $end


$scope module OutputCombo01 $end
$var wire 1 % X $end
$var wire 1 & Y $end
$var wire 1 ( A $end
$var wire 1 * B $end
$var wire 1 + C $end
$var wire 1 . x $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
x!
x"
x#
x$
x%
x&
x*
x+
x,
x-
x(
x)
x'
x.
$end
#10
0!
#20
0"
#30
0#
#40
0$
#110
0(
#130
0)
#140
1-
#150
1+
#160
0'
#230
1,
#240
1*
#250
0&
#340
1.
#350
1%
#540
1!
#1040
1"
#1140
1)
1(
#1240
0,
0.
#1250
0*
0%
#1350
1.
#1360
1%
#1540
1#
#2040
1$
#2540
0"
#2640
0(
#2740
0.
#2750
0%
#3040
0$
#3540
1$
#4040
0!
#4540
0#
#4640
0)
#4740
1,
#4750
1*
#4840
0-
#4850
1.
0+
#4860
1%
1'
#5040
0$
#5140
1-
#5150
1+
#5160
0'
