// Seed: 904778280
module module_0 (
    id_1,
    id_2,
    .id_6(id_3),
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wor id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1,
      id_3
  );
  wire id_4;
  logic [7:0] id_5 = id_2;
  assign id_3 = 1;
  wor  id_6;
  wire id_7;
  assign id_6 = 1'b0 & id_5[1] & 1;
endmodule
