Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ca5731e0957e4720a0c1a144def2b4b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg8file_sim_behav xil_defaultlib.reg8file_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff8
Compiling module xil_defaultlib.reg8file
Compiling module xil_defaultlib.reg8file_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg8file_sim_behav
