var pipelineJSON={"3543193296":{"nodes":[{"name":"Exit", "id":3544404976, "subtype":"exit", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Entry", "id":3545788704, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[]}, "3543741424":{"nodes":[{"name":"Entry", "id":3543220864, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"8-bit Unsigned Integer Remainder", "id":3543820848, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"8-bit Unsigned Integer Remainder", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":18}]], "type":"inst"}, {"name":"f32 +", "id":3544020688, "subtype":"default", "start":"16.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"16", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}, {"name":"Select", "id":3544021040, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}, {"name":"FP Compare", "id":3544076112, "subtype":"default", "start":"16.00", "end":"18.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"16", "Latency":"2"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}, {"name":"\'s\'", "id":3544076464, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'s\'", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":23}]], "type":"inst"}, {"name":"+", "id":3544445520, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":16}]], "type":"inst"}, {"name":"\'i\'", "id":3544467936, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":16}]], "type":"inst"}, {"name":"And", "id":3547544544, "subtype":"default", "start":"3.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"Convert", "id":3547544896, "subtype":"default", "start":"8.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Integer to Floating-point Conversion", "Start Cycle":"8", "Latency":"5"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"Xor", "id":3548132112, "subtype":"default", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":25}]], "type":"inst"}, {"name":"Exit", "id":3548240832, "subtype":"exit", "start":"19.00", "end":"22.00", "details":[{"type":"table", "Start Cycle":"19", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Convert", "id":3548700208, "subtype":"default", "start":"10.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Integer to Floating-point Conversion", "Start Cycle":"10", "Latency":"3"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":18}]], "type":"inst"}, {"name":"f32 -", "id":3548700560, "subtype":"default", "start":"13.00", "end":"16.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Sub", "Start Cycle":"13", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":27}]], "type":"inst"}, {"name":"FFwd Src", "id":3548769520, "subtype":"ffwdSource", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}], "links":[{"from":3543220864, "to":3544076464, "details":[{"type":"table", "Width":"16"}]}, {"from":3543220864, "to":3544076464, "details":[{"type":"table", "Width":"16"}]}, {"from":3543220864, "to":3544467936, "details":[{"type":"table", "Width":"16"}]}, {"from":3543220864, "to":3544467936, "details":[{"type":"table", "Width":"16"}]}, {"from":3543220864, "to":3548240832, "details":[{"type":"table", "Width":"16"}]}, {"from":3544020688, "to":3544021040, "details":[{"type":"table", "Width":"32"}]}, {"from":3544021040, "to":3544076464, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'s\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"19", "Latency":"0"}]}, {"from":3544021040, "to":3548769520, "details":[{"type":"table", "Width":"32"}]}, {"from":3544076112, "to":3544021040, "details":[{"type":"table", "Width":"1"}]}, {"from":3544076464, "to":3544020688, "details":[{"type":"table", "Width":"32"}]}, {"from":3544076464, "to":3544021040, "details":[{"type":"table", "Width":"32"}]}, {"from":3544445520, "to":3544467936, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"3", "Latency":"0"}]}, {"from":3544467936, "to":3543820848, "details":[{"type":"table", "Width":"32"}]}, {"from":3544467936, "to":3543820848, "details":[{"type":"table", "Width":"32"}]}, {"from":3544467936, "to":3543820848, "details":[{"type":"table", "Width":"32"}]}, {"from":3544467936, "to":3543820848, "details":[{"type":"table", "Width":"32"}]}, {"from":3544467936, "to":3544445520, "details":[{"type":"table", "Width":"32"}]}, {"from":3544467936, "to":3543820848, "details":[{"type":"table", "Width":"32"}]}, {"from":3544467936, "to":3547544544, "details":[{"type":"table", "Width":"32"}]}, {"from":3544467936, "to":3543820848, "details":[{"type":"table", "Width":"32"}]}, {"from":3544467936, "to":3543820848, "details":[{"type":"table", "Width":"32"}]}, {"from":3544467936, "to":3543820848, "details":[{"type":"table", "Width":"32"}]}, {"from":3547544544, "to":3547544896, "details":[{"type":"table", "Width":"32"}]}, {"from":3547544896, "to":3548700560, "details":[{"type":"table", "Width":"32"}]}, {"from":3548132112, "to":3548769520, "details":[{"type":"table", "Width":"1"}]}, {"from":3543820848, "to":3548700208, "details":[{"type":"table", "Width":"8"}]}, {"from":3548700208, "to":3548700560, "details":[{"type":"table", "Width":"32"}]}, {"from":3548700560, "to":3544020688, "details":[{"type":"table", "Width":"32"}]}, {"from":3548700560, "to":3544076112, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"example", "id":3541024568, "type":"component", "children":[{"name":"Fused loop example.B2", "id":3541048240, "type":"bb", "children":[{"name":"Cluster 1", "id":3543741424, "type":"cluster"}]}, {"name":"example.B0.runOnce", "id":3541089248, "type":"bb"}, {"name":"example.B1.start", "id":3541047728, "type":"bb", "children":[{"name":"Cluster 0", "id":3543193296, "type":"cluster"}]}, {"name":"example.B3", "id":3541048320, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"example", "id":3541024568, "type":"component", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"A", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":"12"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":12}]], "type":"unsynth"}, {"name":"B", "id":3, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":"13"}]}]}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":13}]], "type":"unsynth"}]}]}], "links":[]};
var systemJSON={"nodes":[{"name":"example", "id":3541024568, "type":"component", "children":[{"name":"Stream Read", "id":3541119552, "details":[{"type":"table", "Basic Block":"example.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}, {"name":"Stream Write", "id":3541156800, "details":[{"type":"table", "Basic Block":"example.B3", "Width":"32 bits", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":34}]], "type":"inst"}]}, {"name":"call.example", "id":3540702704, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"return.example", "id":3540703328, "details":[{"type":"table", "Width":"32 bits", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"32 bits", "Uses Packets":"No", "Uses Ready":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}], "links":[{"from":3540702704, "to":3541119552}, {"from":3541156800, "to":3540703328}, {"from":3541119552, "to":3541156800}]};
var blockJSON={"3541047728":{"nodes":[{"name":"Cluster 0", "id":3543193296, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Logic", "id":3543200176, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}]}, {"name":"RD", "id":3543647360, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.example", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}, {"name":"?", "id":3545921872, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}], "links":[{"from":3545921872, "to":3543647360, "details":[{"type":"table", "Width":"1"}]}]}, "3541048240":{"nodes":[{"name":"Cluster 1", "id":3543741424, "start":"1.00", "end":"22.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_examples_c0_enter102_example1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"21"}], "type":"cluster", "children":[{"name":"Logic", "id":3543749344, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"18"}], "type":"inst"}, {"name":"Exit", "id":3544253600, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"19", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":3545953472, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":25}]], "type":"inst"}], "links":[{"from":3543749344, "to":3544253600}, {"from":3545953472, "to":3543749344, "details":[{"type":"table", "Width":"1"}]}]}, "3541048320":{"nodes":[{"name":"Feedback", "id":3545766128, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Dest", "id":3545814768, "start":"0.00", "end":"1.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}, {"name":"WR", "id":3545843216, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"0", "Stream Name":"return.example", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":34}]], "type":"inst"}], "links":[{"from":3545814768, "to":3545843216, "details":[{"type":"table", "Width":"32"}]}, {"from":3545843216, "to":3545766128, "details":[{"type":"table", "Width":"1"}]}]}, "3541089248":{"nodes":[{"name":"Feedback", "id":3543736064, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}, {"name":"?", "id":3546984256, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[{"from":3543736064, "to":3546984256, "details":[{"type":"table", "Width":"1"}]}]}};
var scheduleJSON={"3541024568":{"nodes":[{"name":"example.B0.runOnce", "id":3541089248, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":3546984256, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"example.B1.start", "id":3541047728, "start":"2", "end":"4", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":3543193296, "start":"3", "end":"3", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_examples_c0_enter1_example0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Exit", "id":3544404976, "start":"3", "end":"3", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}]}, {"name":"?", "id":3545921872, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}, {"name":"RD", "id":3543647360, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.example", "Stall-free":"No", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}]}, {"name":"Fused loop example.B2", "id":3541048240, "start":"4", "end":"26", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":3543741424, "start":"5", "end":"26", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_examples_c0_enter102_example1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"21"}], "type":"cluster", "children":[{"name":"\'i\'", "id":3544467936, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":16}]], "type":"inst"}, {"name":"8-bit Unsigned Integer Remainder", "id":3548151216, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"8-bit Unsigned Integer Remainder", "Constant Operand":"7 (0x7)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":18}]], "type":"inst"}, {"name":"Convert", "id":3548700208, "start":"14", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Integer to Floating-point Conversion", "Start Cycle":"10", "Latency":"3"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":18}]], "type":"inst"}, {"name":"And", "id":3547544544, "start":"7", "end":"12", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Start Cycle":"3", "Latency":"5"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"Convert", "id":3547544896, "start":"12", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Integer to Floating-point Conversion", "Start Cycle":"8", "Latency":"5"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":19}]], "type":"inst"}, {"name":"f32 -", "id":3548700560, "start":"17", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Floating-point Sub", "Start Cycle":"13", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":27}]], "type":"inst"}, {"name":"FP Compare", "id":3544076112, "start":"20", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"16", "Latency":"2"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}, {"name":"+", "id":3544445520, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":16}]], "type":"inst"}, {"name":"\'s\'", "id":3544076464, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'s\'", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":23}]], "type":"inst"}, {"name":"f32 +", "id":3544020688, "start":"20", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Floating-point Add", "Start Cycle":"16", "Latency":"3", "Implementation Preference":"Default DSP usage"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}, {"name":"Select", "id":3544021040, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}, {"name":"Xor", "id":3548132112, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":25}]], "type":"inst"}, {"name":"FFwd Src", "id":3548769520, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}, {"name":"Exit", "id":3548240832, "start":"23", "end":"26", "details":[{"type":"table", "Start Cycle":"19", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"example.B3", "id":3541048320, "start":"26", "end":"28", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":3545814768, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}, {"name":"WR", "id":3545843216, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"Stream Write", "Width":"32 bits", "Depth":"0", "Stream Name":"return.example", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":34}]], "type":"inst"}]}], "links":[{"from":3545814768, "to":3545843216}, {"from":3541048320, "to":3541047728}, {"from":3548132112, "to":3548769520}, {"from":3544020688, "to":3544021040}, {"from":3544076464, "to":3544020688}, {"from":3544076464, "to":3544021040}, {"from":3541047728, "to":3541048240}, {"from":3541089248, "to":3541047728}, {"from":3547544896, "to":3548700560}, {"from":3544076112, "to":3544021040}, {"from":3541048240, "to":3541048320}, {"from":3544467936, "to":3544445520}, {"from":3544467936, "to":3547544544}, {"from":3544467936, "to":3548151216}, {"from":3544021040, "to":3548769520}, {"from":3548700208, "to":3548700560}, {"from":3545921872, "to":3543647360}, {"from":3547544544, "to":3547544896}, {"from":3548700560, "to":3544020688}, {"from":3548700560, "to":3544076112}]}};
var bottleneckJSON={"bottlenecks":[{"name":"\'s\'", "id":4294967295, "src":"3544076464", "dst":"3544021392", "type":"fMAX/II", "brief":"Data dependency", "loop":"Fused loop example.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'s\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"240.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"f32 +(%L)", "links":[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":"28"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":"28"}]}]}], "nodes":[{"name":"\'s\'", "id":3544076464, "start":"16.00", "parent":"example.B2", "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":23}]], "type":"inst"}, {"name":"f32 +", "id":3544020688, "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}, {"name":"Select", "id":3544021040, "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}, {"name":"Feedback", "id":3544021392, "end":"19.00", "parent":"example.B2", "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":28}]], "type":"inst"}], "links":[{"from":3544076464, "to":3544020688}, {"from":3544020688, "to":3544021040}, {"from":3544076464, "to":3544021040}, {"from":3544021040, "to":3544021392}, {"from":3544076464, "to":3544021392, "reverse":1}]}, {"name":"?", "id":4294967295, "src":"3545921872", "dst":"3545766128", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"example.B1.start", "details":[{"type":"table", "Loop: ":"example.B1.start", "Declared at: ":"Component invocation", "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Loop: Fused loop example.B2(%L)", "links":[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":"25"}]}]}], "nodes":[{"name":"?", "id":3545921872, "start":"1.00", "parent":"example.B1.start", "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":10}]], "type":"inst"}, {"name":"Fused loop example.B2", "id":3543879568, "debug":[[{"filename":"/home/dirren/IntelHLS/example/example.cpp", "line":25}]], "type":"loop"}, {"name":"Feedback", "id":3545766128, "end":"2.00", "parent":"example.B3", "type":"inst"}], "links":[{"from":3543879568, "to":3543879568}, {"from":3545921872, "to":3543879568}, {"from":3543879568, "to":3545766128}, {"from":3545921872, "to":3545766128, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"0", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"4095 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel 0_Width (bits)":"64"}], "type":"memsys", "children":[{"name":"0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"0.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":5, "to":2}]};
