#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul 22 18:02:26 2025
# Process ID: 45681
# Current directory: /home/hhussien/fpga_assignment/assignment_2
# Command line: vivado
# Log file: /home/hhussien/fpga_assignment/assignment_2/vivado.log
# Journal file: /home/hhussien/fpga_assignment/assignment_2/vivado.jou
# Running On: hhussien-lx01.engeu1.analog.com, OS: Linux, CPU Frequency: 2793.437 MHz, CPU Physical cores: 6, Host memory: 16494 MB
#-----------------------------------------------------------
start_gui
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
set_param board.repoPaths {/home/hhussien/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store}
xhub::install [xhub::get_xitems avnet.com:xilinx_board_store:zedboard:1.4]
create_project nand /home/hhussien/fpga_assignment/assignment_2/nand -part xc7z020clg484-1
set_property board_part avnet.com:zedboard:part0:1.4 [current_project]
file mkdir /home/hhussien/fpga_assignment/assignment_2/nand/nand.srcs/sources_1/new
close [ open /home/hhussien/fpga_assignment/assignment_2/nand/nand.srcs/sources_1/new/and.v w ]
add_files /home/hhussien/fpga_assignment/assignment_2/nand/nand.srcs/sources_1/new/and.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
create_bd_cell -type module -reference annd annd_0
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins annd_0/a]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins annd_0/b]
endgroup
undo
undo
startgroup
make_bd_pins_external  [get_bd_pins annd_0/a]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins annd_0/b]
endgroup
set_property name a [get_bd_ports a_0]
set_property name b [get_bd_ports b_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
undo
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2.5 755 67} [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins annd_0/c] [get_bd_pins axi_gpio_0/gpio_io_i]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_1]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_1/GPIO]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO]
delete_bd_objs [get_bd_intf_ports GPIO_0]
startgroup
make_bd_pins_external  [get_bd_pins axi_gpio_1/gpio_io_o]
endgroup
set_property name Nand_output [get_bd_ports gpio_io_o_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files /home/hhussien/fpga_assignment/assignment_2/nand/nand.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/hhussien/fpga_assignment/assignment_2/nand/nand.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/hhussien/fpga_assignment/assignment_2/nand/nand.srcs/constrs_1
file mkdir /home/hhussien/fpga_assignment/assignment_2/nand/nand.srcs/constrs_1/new
close [ open /home/hhussien/fpga_assignment/assignment_2/nand/nand.srcs/constrs_1/new/cons1.xdc w ]
add_files -fileset constrs_1 /home/hhussien/fpga_assignment/assignment_2/nand/nand.srcs/constrs_1/new/cons1.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/hhussien/fpga_assignment/assignment_2/nand/design_1_wrapper.xsa
