--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dds_wave.twx dds_wave.ncd -o dds_wave.twr dds_wave.pcf
-ucf dds_wave.ucf

Design file:              dds_wave.ncd
Physical constraint file: dds_wave.pcf
Device,package,speed:     xc6slx9,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2120 paths analyzed, 480 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.942ns.
--------------------------------------------------------------------------------

Paths for end point sin_cos_inst/blk00000008 (SLICE_X11Y47.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_data_23 (FF)
  Destination:          sin_cos_inst/blk00000008 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.272 - 0.288)
  Source Clock:         da_clk_OBUF_BUFG falling at 10.000ns
  Destination Clock:    da_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_data_23 to sin_cos_inst/blk00000008
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.DQ       Tcko                  0.391   dds_data<23>
                                                       dds_data_23
    SLICE_X11Y47.B4      net (fanout=1)        1.302   dds_data<23>
    SLICE_X11Y47.CLK     Tas                   0.227   sin_cos_inst/sig00000016
                                                       dds_data<23>_rt
                                                       sin_cos_inst/blk00000008
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.618ns logic, 1.302ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Paths for end point sin_cos_inst/blk0000000e (SLICE_X11Y47.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_data_17 (FF)
  Destination:          sin_cos_inst/blk0000000e (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.272 - 0.288)
  Source Clock:         da_clk_OBUF_BUFG falling at 10.000ns
  Destination Clock:    da_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_data_17 to sin_cos_inst/blk0000000e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.447   dds_data<19>
                                                       dds_data_17
    SLICE_X11Y47.DX      net (fanout=1)        1.342   dds_data<17>
    SLICE_X11Y47.CLK     Tdick                 0.063   sin_cos_inst/sig00000016
                                                       sin_cos_inst/blk0000000e
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.510ns logic, 1.342ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point dds_data_23 (SLICE_X9Y47.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_freq_1_1 (FF)
  Destination:          dds_data_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.820ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.157 - 0.162)
  Source Clock:         da_clk_OBUF_BUFG rising at 0.000ns
  Destination Clock:    da_clk_OBUF_BUFG falling at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_freq_1_1 to dds_data_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.BQ       Tcko                  0.447   dds_freq_0_2
                                                       dds_freq_1_1
    SLICE_X9Y47.D2       net (fanout=13)       1.051   dds_freq_1_1
    SLICE_X9Y47.CLK      Tas                   0.322   dds_data<23>
                                                       Mram_dds_freq[3]_GND_1_o_wide_mux_8_OUT2311
                                                       dds_data_23
    -------------------------------------------------  ---------------------------
    Total                                      1.820ns (0.769ns logic, 1.051ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sin_cos_inst/blk0000002d (SLICE_X10Y48.CIN), 48 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sin_cos_inst/blk0000002e (FF)
  Destination:          sin_cos_inst/blk0000002d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 2)
  Clock Path Skew:      0.068ns (0.391 - 0.323)
  Source Clock:         da_clk_OBUF_BUFG rising at 20.000ns
  Destination Clock:    da_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sin_cos_inst/blk0000002e to sin_cos_inst/blk0000002d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.DQ      Tcko                  0.200   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000002e
    SLICE_X10Y47.DX      net (fanout=2)        0.095   sin_cos_inst/sig00000055
    SLICE_X10Y47.COUT    Tdxcy                 0.059   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000003e/blk0000006e
    SLICE_X10Y48.CIN     net (fanout=1)        0.001   sin_cos_inst/blk0000003e/sig000000f0
    SLICE_X10Y48.CLK     Tckcin      (-Th)    -0.121   sin_cos_inst/sig00000059
                                                       sin_cos_inst/blk0000003e/blk0000007a
                                                       sin_cos_inst/blk0000002d
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.380ns logic, 0.096ns route)
                                                       (79.8% logic, 20.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sin_cos_inst/blk0000002f (FF)
  Destination:          sin_cos_inst/blk0000002d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 2)
  Clock Path Skew:      0.068ns (0.391 - 0.323)
  Source Clock:         da_clk_OBUF_BUFG rising at 20.000ns
  Destination Clock:    da_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sin_cos_inst/blk0000002f to sin_cos_inst/blk0000002d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.CQ      Tcko                  0.200   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000002f
    SLICE_X10Y47.CX      net (fanout=2)        0.095   sin_cos_inst/sig00000054
    SLICE_X10Y47.COUT    Tcxcy                 0.062   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000003e/blk0000006e
    SLICE_X10Y48.CIN     net (fanout=1)        0.001   sin_cos_inst/blk0000003e/sig000000f0
    SLICE_X10Y48.CLK     Tckcin      (-Th)    -0.121   sin_cos_inst/sig00000059
                                                       sin_cos_inst/blk0000003e/blk0000007a
                                                       sin_cos_inst/blk0000002d
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.383ns logic, 0.096ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sin_cos_inst/blk00000032 (FF)
  Destination:          sin_cos_inst/blk0000002d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 3)
  Clock Path Skew:      0.068ns (0.391 - 0.323)
  Source Clock:         da_clk_OBUF_BUFG rising at 20.000ns
  Destination Clock:    da_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sin_cos_inst/blk00000032 to sin_cos_inst/blk0000002d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.DQ      Tcko                  0.200   sin_cos_inst/sig00000051
                                                       sin_cos_inst/blk00000032
    SLICE_X10Y46.DX      net (fanout=2)        0.095   sin_cos_inst/sig00000051
    SLICE_X10Y46.COUT    Tdxcy                 0.059   sin_cos_inst/sig00000051
                                                       sin_cos_inst/blk0000003e/blk00000062
    SLICE_X10Y47.CIN     net (fanout=1)        0.001   sin_cos_inst/blk0000003e/sig000000e8
    SLICE_X10Y47.COUT    Tbyp                  0.032   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000003e/blk0000006e
    SLICE_X10Y48.CIN     net (fanout=1)        0.001   sin_cos_inst/blk0000003e/sig000000f0
    SLICE_X10Y48.CLK     Tckcin      (-Th)    -0.121   sin_cos_inst/sig00000059
                                                       sin_cos_inst/blk0000003e/blk0000007a
                                                       sin_cos_inst/blk0000002d
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.412ns logic, 0.097ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point sin_cos_inst/blk0000002b (SLICE_X10Y48.CIN), 48 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sin_cos_inst/blk0000002e (FF)
  Destination:          sin_cos_inst/blk0000002b (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 2)
  Clock Path Skew:      0.068ns (0.391 - 0.323)
  Source Clock:         da_clk_OBUF_BUFG rising at 20.000ns
  Destination Clock:    da_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sin_cos_inst/blk0000002e to sin_cos_inst/blk0000002b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.DQ      Tcko                  0.200   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000002e
    SLICE_X10Y47.DX      net (fanout=2)        0.095   sin_cos_inst/sig00000055
    SLICE_X10Y47.COUT    Tdxcy                 0.059   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000003e/blk0000006e
    SLICE_X10Y48.CIN     net (fanout=1)        0.001   sin_cos_inst/blk0000003e/sig000000f0
    SLICE_X10Y48.CLK     Tckcin      (-Th)    -0.143   sin_cos_inst/sig00000059
                                                       sin_cos_inst/blk0000003e/blk0000007a
                                                       sin_cos_inst/blk0000002b
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.402ns logic, 0.096ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sin_cos_inst/blk0000002f (FF)
  Destination:          sin_cos_inst/blk0000002b (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 2)
  Clock Path Skew:      0.068ns (0.391 - 0.323)
  Source Clock:         da_clk_OBUF_BUFG rising at 20.000ns
  Destination Clock:    da_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sin_cos_inst/blk0000002f to sin_cos_inst/blk0000002b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.CQ      Tcko                  0.200   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000002f
    SLICE_X10Y47.CX      net (fanout=2)        0.095   sin_cos_inst/sig00000054
    SLICE_X10Y47.COUT    Tcxcy                 0.062   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000003e/blk0000006e
    SLICE_X10Y48.CIN     net (fanout=1)        0.001   sin_cos_inst/blk0000003e/sig000000f0
    SLICE_X10Y48.CLK     Tckcin      (-Th)    -0.143   sin_cos_inst/sig00000059
                                                       sin_cos_inst/blk0000003e/blk0000007a
                                                       sin_cos_inst/blk0000002b
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.405ns logic, 0.096ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sin_cos_inst/blk00000032 (FF)
  Destination:          sin_cos_inst/blk0000002b (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 3)
  Clock Path Skew:      0.068ns (0.391 - 0.323)
  Source Clock:         da_clk_OBUF_BUFG rising at 20.000ns
  Destination Clock:    da_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sin_cos_inst/blk00000032 to sin_cos_inst/blk0000002b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.DQ      Tcko                  0.200   sin_cos_inst/sig00000051
                                                       sin_cos_inst/blk00000032
    SLICE_X10Y46.DX      net (fanout=2)        0.095   sin_cos_inst/sig00000051
    SLICE_X10Y46.COUT    Tdxcy                 0.059   sin_cos_inst/sig00000051
                                                       sin_cos_inst/blk0000003e/blk00000062
    SLICE_X10Y47.CIN     net (fanout=1)        0.001   sin_cos_inst/blk0000003e/sig000000e8
    SLICE_X10Y47.COUT    Tbyp                  0.032   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000003e/blk0000006e
    SLICE_X10Y48.CIN     net (fanout=1)        0.001   sin_cos_inst/blk0000003e/sig000000f0
    SLICE_X10Y48.CLK     Tckcin      (-Th)    -0.143   sin_cos_inst/sig00000059
                                                       sin_cos_inst/blk0000003e/blk0000007a
                                                       sin_cos_inst/blk0000002b
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.434ns logic, 0.097ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------

Paths for end point sin_cos_inst/blk0000002a (SLICE_X10Y48.CIN), 48 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sin_cos_inst/blk0000002e (FF)
  Destination:          sin_cos_inst/blk0000002a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 2)
  Clock Path Skew:      0.068ns (0.391 - 0.323)
  Source Clock:         da_clk_OBUF_BUFG rising at 20.000ns
  Destination Clock:    da_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sin_cos_inst/blk0000002e to sin_cos_inst/blk0000002a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.DQ      Tcko                  0.200   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000002e
    SLICE_X10Y47.DX      net (fanout=2)        0.095   sin_cos_inst/sig00000055
    SLICE_X10Y47.COUT    Tdxcy                 0.059   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000003e/blk0000006e
    SLICE_X10Y48.CIN     net (fanout=1)        0.001   sin_cos_inst/blk0000003e/sig000000f0
    SLICE_X10Y48.CLK     Tckcin      (-Th)    -0.148   sin_cos_inst/sig00000059
                                                       sin_cos_inst/blk0000003e/blk0000007a
                                                       sin_cos_inst/blk0000002a
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.407ns logic, 0.096ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sin_cos_inst/blk0000002f (FF)
  Destination:          sin_cos_inst/blk0000002a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 2)
  Clock Path Skew:      0.068ns (0.391 - 0.323)
  Source Clock:         da_clk_OBUF_BUFG rising at 20.000ns
  Destination Clock:    da_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sin_cos_inst/blk0000002f to sin_cos_inst/blk0000002a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.CQ      Tcko                  0.200   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000002f
    SLICE_X10Y47.CX      net (fanout=2)        0.095   sin_cos_inst/sig00000054
    SLICE_X10Y47.COUT    Tcxcy                 0.062   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000003e/blk0000006e
    SLICE_X10Y48.CIN     net (fanout=1)        0.001   sin_cos_inst/blk0000003e/sig000000f0
    SLICE_X10Y48.CLK     Tckcin      (-Th)    -0.148   sin_cos_inst/sig00000059
                                                       sin_cos_inst/blk0000003e/blk0000007a
                                                       sin_cos_inst/blk0000002a
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.410ns logic, 0.096ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sin_cos_inst/blk00000032 (FF)
  Destination:          sin_cos_inst/blk0000002a (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 3)
  Clock Path Skew:      0.068ns (0.391 - 0.323)
  Source Clock:         da_clk_OBUF_BUFG rising at 20.000ns
  Destination Clock:    da_clk_OBUF_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sin_cos_inst/blk00000032 to sin_cos_inst/blk0000002a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.DQ      Tcko                  0.200   sin_cos_inst/sig00000051
                                                       sin_cos_inst/blk00000032
    SLICE_X10Y46.DX      net (fanout=2)        0.095   sin_cos_inst/sig00000051
    SLICE_X10Y46.COUT    Tdxcy                 0.059   sin_cos_inst/sig00000051
                                                       sin_cos_inst/blk0000003e/blk00000062
    SLICE_X10Y47.CIN     net (fanout=1)        0.001   sin_cos_inst/blk0000003e/sig000000e8
    SLICE_X10Y47.COUT    Tbyp                  0.032   sin_cos_inst/sig00000055
                                                       sin_cos_inst/blk0000003e/blk0000006e
    SLICE_X10Y48.CIN     net (fanout=1)        0.001   sin_cos_inst/blk0000003e/sig000000f0
    SLICE_X10Y48.CLK     Tckcin      (-Th)    -0.148   sin_cos_inst/sig00000059
                                                       sin_cos_inst/blk0000003e/blk0000007a
                                                       sin_cos_inst/blk0000002a
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.439ns logic, 0.097ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: sin_cos_inst/blk000000d1/CLKAWRCLK
  Logical resource: sin_cos_inst/blk000000d1/CLKAWRCLK
  Location pin: RAMB8_X0Y27.CLKAWRCLK
  Clock network: da_clk_OBUF_BUFG
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: sin_cos_inst/blk000000d1/CLKBRDCLK
  Logical resource: sin_cos_inst/blk000000d1/CLKBRDCLK
  Location pin: RAMB8_X0Y27.CLKBRDCLK
  Clock network: da_clk_OBUF_BUFG
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: da_clk_OBUF_BUFG/I0
  Logical resource: da_clk_OBUF_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: da_clk_OBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.224|    1.971|    1.860|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2120 paths, 0 nets, and 361 connections

Design statistics:
   Minimum period:   3.942ns{1}   (Maximum frequency: 253.678MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 12 12:34:17 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



