{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461100240116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461100240135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 23:10:39 2016 " "Processing started: Tue Apr 19 23:10:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461100240135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461100240135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_TX_TEST -c UART_TX_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_TX_TEST -c UART_TX_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461100240135 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1461100240958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/workspace/quartus prime 15.1/uart_comprehensive/top-level/uart_tx_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adria/documents/workspace/quartus prime 15.1/uart_comprehensive/top-level/uart_tx_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_TEST-str_arch " "Found design unit 1: UART_TX_TEST-str_arch" {  } { { "../../Top-Level/UART_TX_TEST.vhd" "" { Text "C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_TX_TEST.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461100254511 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_TEST " "Found entity 1: UART_TX_TEST" {  } { { "../../Top-Level/UART_TX_TEST.vhd" "" { Text "C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_TX_TEST.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461100254511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461100254511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/workspace/quartus prime 15.1/uart_comprehensive/components/uart_tx_my.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adria/documents/workspace/quartus prime 15.1/uart_comprehensive/components/uart_tx_my.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_MY-arch " "Found design unit 1: UART_TX_MY-arch" {  } { { "../../Components/UART_TX_MY.vhd" "" { Text "C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461100254518 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_MY " "Found entity 1: UART_TX_MY" {  } { { "../../Components/UART_TX_MY.vhd" "" { Text "C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461100254518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461100254518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/workspace/quartus prime 15.1/uart_comprehensive/components/baudgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/adria/documents/workspace/quartus prime 15.1/uart_comprehensive/components/baudgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudGenerator-arch " "Found design unit 1: BaudGenerator-arch" {  } { { "../../Components/BaudGenerator.vhd" "" { Text "C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/BaudGenerator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461100254525 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudGenerator " "Found entity 1: BaudGenerator" {  } { { "../../Components/BaudGenerator.vhd" "" { Text "C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/BaudGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461100254525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461100254525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_TX_TEST " "Elaborating entity \"UART_TX_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1461100254614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BaudGenerator BaudGenerator:baud_gen_unit A:arch " "Elaborating entity \"BaudGenerator\" using architecture \"A:arch\" for hierarchy \"BaudGenerator:baud_gen_unit\"" {  } { { "../../Top-Level/UART_TX_TEST.vhd" "baud_gen_unit" { Text "C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_TX_TEST.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461100254693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UART_TX_MY UART_TX_MY:uart_tx_unit A:arch " "Elaborating entity \"UART_TX_MY\" using architecture \"A:arch\" for hierarchy \"UART_TX_MY:uart_tx_unit\"" {  } { { "../../Top-Level/UART_TX_TEST.vhd" "uart_tx_unit" { Text "C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Top-Level/UART_TX_TEST.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461100254700 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Bit_Par UART_TX_MY.vhd(98) " "VHDL Process Statement warning at UART_TX_MY.vhd(98): signal \"Bit_Par\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Components/UART_TX_MY.vhd" "" { Text "C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461100254704 "|UART_TX_TEST|UART_TX_MY:uart_tx_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VParzystosc UART_TX_MY.vhd(49) " "VHDL Process Statement warning at UART_TX_MY.vhd(49): inferring latch(es) for signal or variable \"VParzystosc\", which holds its previous value in one or more paths through the process" {  } { { "../../Components/UART_TX_MY.vhd" "" { Text "C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461100254707 "|UART_TX_TEST|UART_TX_MY:uart_tx_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VParzystosc UART_TX_MY.vhd(49) " "Inferred latch for \"VParzystosc\" at UART_TX_MY.vhd(49)" {  } { { "../../Components/UART_TX_MY.vhd" "" { Text "C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461100254710 "|UART_TX_TEST|UART_TX_MY:uart_tx_unit"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../Components/UART_TX_MY.vhd" "" { Text "C:/Users/adria/Documents/Workspace/Quartus Prime 15.1/UART_COMPREHENSIVE/Components/UART_TX_MY.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1461100255731 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1461100255731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1461100255914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1461100256883 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461100256883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1461100257111 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1461100257111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1461100257111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1461100257111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "847 " "Peak virtual memory: 847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461100257182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 23:10:57 2016 " "Processing ended: Tue Apr 19 23:10:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461100257182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461100257182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461100257182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461100257182 ""}
