<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang xml:lang>
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>CIC Compiler 4.0</title>
  <style>
code{white-space: pre-wrap;}
span.smallcaps{font-variant: small-caps;}
div.columns{display: flex; gap: min(4vw, 1.5em);}
div.column{flex: auto; overflow-x: auto;}
div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
ul.task-list{list-style: none;}
ul.task-list li input[type="checkbox"] {
width: 0.8em;
margin: 0 0.8em 0.2em -1.6em;
vertical-align: middle;
}
.display.math{display: block; text-align: center; margin: 0.5rem auto;}
</style>
  <style type="text/css">body {font-family: arial, helvetica, sans-serif;font-size: 10pt;font-weight: normal;}#title-block-header {display:none;}.level1{margin-left: 0px;}.level2{margin-left: 0px;}.level3{margin-left: 15px;}.level4{margin-left: 15px;}h4 {color:#c06838;}.level5{margin-left: 15px;}.level6{margin-left: 15px;}table {border-spacing: 2px;display: block;font-size: 14px;overflow: auto;width: 100%;margin-bottom: 16px;border-spacing: 0;border-collapse: collapse;}td {padding: 6px 13px;border: 1px solid #dfe2e5;}th {font-weight: 600;padding: 6px 13px;border: 1px solid #dfe2e5;}tr {background-color: #fff;border-top: 1px solid #c6cbd1;}table tr:nth-child(2n) {background-color: #f6f8fa;}.noteBox::before{content: "NOTE:";font-weight: bold;font-size: 11pt;color: #0096C7;}.noteBox{border: 2px solid;border-radius: 5px;padding: 10px;margin: 10px 0;width: 80%;border-color: #0096C7;background-color: rgba(0, 150, 199, 0.1);}</style>
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<header id="title-block-header">
<h1 class="title">CIC Compiler 4.0</h1>
</header>
<section id="cic-compiler-40" class="level1">
<h1>CIC Compiler 4.0</h1>
<p>The CIC Compiler provides the ability to design and implement
AXI4-Stream-compliant Cascaded Integrator-Comb (CIC) filters for a
variety of FPGA devices.</p>
<p><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAQ0AAADDCAYAAACYh0R4AAAACXBIWXMAAA7EAAAOxAGVKw4bAAAWEElEQVR4nO3de3xT5eHH8U/SpJTLppY2FBBkovNWLDKHbGMTqTrwguIYNx3rXuIUO++KMmGCDgdyUZAKCK6I4q9MhqKA4pYhoiggyqV4QRGQTSC935tLc35/lFRrEtpTekna7/sfeZ3knOcJhA/nObE5FsMwDERE6sna0hMQkehiO9GDFoulueYhIhEm3CLkhNEAeHfX0UafjIhEtoEpSWEf0/JERExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNEQkpJycnJDbFQ0RCWnw4MG4XK6g7XV+G7mA1WohKb4DXl9VS09FmkFhqQevzx/ysb27d/CPF59l2hOLQz6e4zpCXo6Lcy9IMTXmnp3b6NnrLE45Nd70fEOpa571kZ2dTWpqKk6nE4fDUbNd0agHu83KKZ3sgL2lpyLNJKewskH77drxAaWlxaaj8cbrLzPqplsbLRqNITk5OWQ4FI16cHuqOHS0lB5dOmHV/aPanP9+fYBHJ91OYpduxCck1mxf9uxctm3ZhM/n5fIh13P18DFkLp6DzWan2+ln4PN6Wb50HnZ7LAmOJKZMX4DVGnxFYM/ObbzjXM/hg/uZOnMh999+I30v/hl2u50b/3AHM6bdi8/rwev1ct+f/0aPM3oHjT3ypj+GnOfi+Y+T1O10rhsxDoDf3XAp85f+k9PiE+p83U6nk9TU1KBw6JpGPZVX+jh8rBS/7nzb5ry0LIMRY8czfe5zNX/Z/H4/dlssGZmvsvD511j54mLat+/I0GGjGD4qjf4/G0RhQT6PzV7C08+txl1Zyd7dO0Iev0/f/pxz3oXcP/kJOid0wRpj5cKLLuH2e/7CC0vnMfTa3zJrwQpuSX+QZ5/+W8ix/X5/yHkOHTYK55trADh8aD+OpO71CgaAw+HA6XTWOuNwuVw60zAjEA6dcbQtB/bvY2xaOgAp/QZw6KsvsFqtxMbFce+E0cTFtae4qBB3ZUWt/RxdujJj6n3Y7Xb27/uEkuLCeo95XnJfAPbs2s7undv4x4olYBhYrTFhxw41z569euN2V5Kf62Lzxg1cedVwU6/d4XCQlZVVE4709HRFwyyFoy0yau5r7K+qvhh+YP/nbFj7MouWr8VmszNiyMVBe82Yei+LXlhLQmIS06fcaWrEWHssAHa7nfsnz6LXmWfXPBZ+7OB5Alx51W94+9/r2P7BJh6f+3dT83C5XIwePRqovsaRkZGh5UlDaKnStvTs1ZtPsz8G4MNtmwHIy3WR6OiKzWZn54fvU5Cfi9frxWKx4vV48Pm8VFSUE9/ZQWFBHh9v34LX6wk7hsVqwetxB20/v08/3nt7AwCff7Kb1/75YtixQ80T4PKhw9mwbhWnnBpP+w4d6/26XS5XzTWN5ORkXdM4WQpH2zE27U+syMzg7ltH4nG7MQyDC/v2p6S4kLtuGcH2re8wdNgonpr5MBf06ceKzAze/vc6rrzqBm5PG8ZTMx5m3Pi7WJrxBBXlZSHHSOk3gMn3j+fgV1/U2n7jH+5g985t3Dn+N8yfNYULL+ofduxQ8wQ45dTT6NTph1wx1NzSJFQwACxGuPvJAxaLRXeNr0OHOJuWKq1MbmFlgz9yjURFhQXcc9tIlqx4g5iY+l2RCNw1/vvBAH3ketJ0jUPqKy/3GDOn3he0/YKUi/n9LXc3yZjvvr2BxfMf544HptU7GAGhggE602g0OuNoPVrbmUZDDExJwuVykZiYGPSYrmk0El3jkNYmVDBA0WhUCoe0BYpGI1M4pLVTNJqAwiGtmaLRRBQOaa0UjSakcEhrpGg0MYVDWhtFoxkoHNKaKBrNROGQ1kLRaEYKh7QGikYzUzgk2ikaLUDhkGimaLQQhUOilaLRghQOiUaKRgtTOCTaKBoRQOGQaKJoRAiFQ6KFohFBFA6JBopGhFE4JNIpGhFI4ZBIpmhEKIVDIpWiEcEUDolEikaEUzgk0igaUUDhkEiiO6xFifJKH18fLaFTe3tLT6VJJJwa19JTkHpSNKJIhbuKCndVS0+jySgc0UHLExExRdEQEVMUDRExRdEQEVMUjSjSLjYGq9XS0tOQNk7RiBId4myc2e0HJMV3aOmpSBunaESBDnE2enTpBIDX13o/cpXooGhEuEAwtCqRSKFoRDAFQyKRohGhFAyJVIpGBFIwJJIpGhFGwZBIp2hEEAVDooGiESEUDIkWikYEUDAkmigaLUzBkGijaLQgBUOikaLRQhQMiVaKRgtQMCSaKRrNTMGQaKdoNCMFQ1oDK0Bubi6zZs0iJyenpefTaikYEm3C9cAKkJmZycSJExk8eDAul6tZJ9YWKBgSjcL1wAqQlpZGcnIy2dnZpKamNjgcL/79aV59+fmwj+/ZuY2iwnzTx9288c2Q2++bMIZDB740vV9TSRuZSmlJUa1tCkbrN2LIxSd8vKHvQ7P7lZYUkTYyFYDb066jtLS41uN7d+/gkYm31vt44XpgBUhMTMTpdDZKOE7kjddfprDAfDRWvrCoQeM1dL/GomAINOx9mJd7jH+/8UqDx3xm2Ro6dfphg/cHwvag5g5rDocDp9NJampqzRPrY/PGN/n7wtn0OONMAPr1/wUet5vHHk6nuKiQivIyJtwzBZvNxjvO9Rw+uJ+pMxfy+uoVbNuyCZ/Py+VDrmfkTX8MefxXX36eT7N3Mn3KnTz82HyWLJjBR9u30L1HL8rKSgD43+GD/O2Ru7HZY/H5vEybuYjNG9+s2e+BybOC5nPRxT8P+3reWrcK17EjTP7rfMrLynjmyUexx8bSseMPmDTtSazWmDqPp2C0Xh63m8n3j8fvr+Lsc5Jrtjfm+3DBnGns+mgrzy95kvVrVrJy7QcAbFi3is+ydzJi7Pigsdq1+/YOdWkjU1nw3GoKC/J5dNLtJHbpRnxCoqnX+f0eOJ1OHA5H7U9PAuEIFKY+Fs37KzPnL2faE4spLMgDID8/h4GXDWHeklU8+Mgcli+dR5++/TnnvAu5f/ITnBafiN0WS0bmqyx8/jVWvrgYv98f8vjX//b3nBafwMOPzcd17AibnOvJyHyFux/6Kwf37wMg59gR/njHJJ5a/A8uTb2ada9m1dov1HzCiYmJ4etDX7Hw+dfocUZv5jz+EI/MWMjsjJc4+9xk1q9ZWefxFIzWbZNzHZ0THMzOeIlLfn4ZHq8HaNz34YgxN5PS7xJ+f8s9dDv9DL78fC8A7769gUFXXBNyrFBeWpbBiLHjmT73OU6LTzD1Or/fg8AZR9C9XB0OB1lZWSQnJ4c6Ti0+n5eK8jIcSd0AuPCiSwDo3NnBno+386/1qzEMKC4qqLWf1WolNi6OeyeMJi6uPcVFhbgrK2jfoeMJx/v6wBf8+Lw+WK0xdOr0Q3r/+DwAunTtzoI501iRmUFe7jH6/qR2veuaz/edc3wMj9vNl/v28peJ1WdBnspKfnLJL094vPbtFIzW7uBX+zi/Tz8A+lz0UyxU/2E39vsw4NLUq3hv01ucceaP+fLzT+jTtz/Hjvz3hGMFHNi/j7Fp6QCk9BvAoa++MPVav9uD7Oxs0tPTg6PhcrkYPXp0/Y9q+fZvh99f/U3Zr69egd1uZ3bGSxz55jCT77v5ey/kczasfZlFy9dis9nrvJAUYBhGzR9Q9XjVZyfPPPkov77mN/xq8FWsX7OSr778rNZ+dc3n++z2dgDE2GL4wQ9OZcFztdeWq7MyQx7PaoHujo4KRitnGAaW4+97wzAwMIDGfx8G/GrwVUy6O41zL0jh4gG/xGq11jnWd2ZbM1d/lflvsv9uD5KTk8nIyKi9PHG5XDVrmPqcadhsdmJj2+E6dgS/38/HH24BIC/PRdfuPQHY+Nbr+LxeACxWC16Pm7xcF4mOrthsdnZ++D4F+bl4jz8nlMBjPXr1Zt9ne/D7qygqzOfLfZ9Uj5ebQ9fuPfH7q9jkXIfv+OliYL9w86lLTIwNR5eufLLnIwDWr1nJ3t07Qh6vQ5wNuy1GwWgDevbqzSfZHwOwY+vmmu2N+T60WK01y574zonY7XY2rPsnl11x7QnHCjXXT4/P9cNtm0M+J5zv9yDomkaoJ9THrXf8mXtvG8nEO26ie48fYRgGVwwdzro1Wdx722i6dO0OwJpVy0npN4DJ94/nlFPjKSku5K5bRrB96zsMHTaKp2Y+HHaMs865gNvGXUNS19MZMDCV8WOGMHv6g5x7fgqGYXDDqDSmT7mLiXf8jmuGj2Xz22/y6d6dNfuFm099PDBlFk/Pnsqd43/D5o1vcOZZ5wYdz2Kx8J/1WagXbcOgK67l2Df/Jf0P17Fj27t0OL6sbsz3YY+eZ/LFp3tYMGcaAL+8bCgfbt1M358MCDvW55/tCTrO2LQ/sSIzg7tvHYnH7cYwjHq/zlDBALAYhmHk5OQwePDgoCdYLBbe3XW0/r+bbVBzX/TMLawkp7CyeQZrRomnxpFwalzdT2wGrfX32IyBKUkAQcGA4x+5Llu2LGRRmtO2999m1YqlQduHjfgdAwf9utHHy1q+kI+2vRe0/Z5Jj9ecQtZFn5LIyWqM92FTCdcDi2EYRm5uLpmZmaSlpZGY+O1nuTrTCK+lgtFa/xXUmUZkGZiShMvlqtWDABtAQkICDzzwQLNPLFrpDEPaglDBAP1ovGkKhrR1ioYJCoaIolFvCoZINUWjHhQMkW8pGnVo3y5GwRD5DkWjDp3a2xUMke9QNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDREwJulmSRLZI+R7NhrLbYjiaX47fX/+v0pfIomhEoWgPR16xFben9t2+Sip8xJ+CfqI4Cmh5Is3Gb8Cho6VBwQCodPs4fKwEI/R9wCWCKBrSLPwGHD5WSnmlL+xzyiurOHisFL/CEdEUDWly9QlGQKXbx6GjJbrmEcEUDWlSZoIRUOmp4uDRUoUjQika0mQaEowAt6eKA0dKqfIbKB2RRdGQJnEywQjweKs48E1JdThUjoihaEija4xgBHh9fg4GwtEIc5OTp2hIo2rMYAR4ff7qMw6fX2ccEUDRkEbTFMEI8FX5OXC0BF+VH3TO0aIUDWkUTRmMAJ/P4MCREjw+P1qstBxFQ05acwQjoKrK4OA3pXi9Wqq0FEVDTkpzBiOgym9w8EgpHq8fv8rR7BQNabCWCEZAdThK8Hj8+nmVZqZoSIO0ZDC+nYNR/QNwviqdcTQjRUNMi4RgfDsXg4NHS6l0V2EoHM1C0RBTIikYAYbf4PCxMioqqzD08ypNTtGQeovEYAT4DYOvXaWUuX1aqjQxRUPqJZKDEWAY8F9XGWUVXi1VmpCiIXWKhmAEGAb8L6ecknKfvsyniSgackLRFIyA6nCUUVLuQZc4Gp+iIWFFYzC+65vccopLPVqqNDJFQ0KK9mAEHMkrp6DEo4ujjUjRkCCtJRgBx/IrKCh26+sDG4miIbW0tmAEuAoqySvWUqUxKBpSo7UGIyC3sIKcQreWKidJ0RCg9QcjIK+oEldBpT5VOQmKhrSZYAQUFLtx5ZcrHHXIyckJuV3RaOPaWjACCko8HM0v04/Vn8DgwYNxuVxB2xWNNqwtBmPEkItrfl1U4uWbvPJa4Xhj3esNOu7mjW8Gbdu7ewePTLw17D45riN8tndXg8ZriNKSItJGptb7+dnZ2aSmpgaFQ9Foo9piMEIpLvPwv7yymq8OfCZjnulj5OUe499vvGJ6v107PuCzT3aa3q+5JCcnhwyHrQXnJC2kLQXD43Yz+f7x+P1VnH1Ocs32Le/8i+VL52G3x5LgSGLmk4v5z7osPvpoBw/dN4E7Js7gsYfTKS4qpKK8jAn3TOGii38ecowFc6ax66OtZC1fyMBBQ3h00u0kdulGfEJizXOWPTuXbVs24fN5uXzI9Vw9fAyZi+dgs9npdvoZ+LzeWvOZMn0BVmvof9Pnz/oL5WWlHPnf18xbsop5Mydz6MCXeLxuxoybwC8uvTLo9U2ZvsD0753T6SQ1NbUmHE6nE4fDoTONtqYtBQNgk3MdnRMczM54iUt+fhkerweAwoJ8Hpu9hKefW427spKtH3xA6jVjSExIZM68xeTn5zDwsiHMW7KKBx+Zw/Kl4c9ARoy5mZR+lzB63AReWpbBiLHjmT73OU6LTwDA7/djt8WSkfkqC59/jZUvLqZ9+44MHTaK4aPS6P+zQUHz2bt7R9jxrNYYYtu1Y96SVby36S0A5i7KYtbTL7Lwqcfw+/2mjheOw+HA6XQGnXHoTKMNaWvBADj41T7O79MPgD4X/RQLFgAcXboyY+p92O129u/7hJLiQsoqfPiqDI7mV9C5s4M9H2/nX+tXYxhQXFRQr/EO7N/H2LR0AFL6DeDQV19gtVqJjYvj3gmjiYtrT3FRIe7Kilr7hZrPiZx3wUUA7Nm5na1bNvKnm4cDUFXlp6gw3/TxwnE4HGRlZdWEIz09XdFoK9piMAAMw8BisdT8OnC/lBlT72XRC2tJSExi+pQ7az3f7zd4ffUK7HY7szNe4sg3h5l83831HbFmPH9VFQAH9n/OhrUvs2j5Wmw2e62LsQHh5hOOPTa2+r/2WH574y0MH5l2UscLx+VyMXr0aKD6GkdGRoaiUZfCUk9LT6FRlFZ4qXBXtfQ0ml3PXr3ZvXM71wwfy46tmwHw+bxUVJQT39lBYUEeH2/fwsBBvwbA6/UCkJfnomv3ngBsfOt1fMe3h2KxWmuWPT179ebT7I/p3qMXH26rHi8v10Wioys2m52dH75PQX4uXq8Xi8WK1+M54Xzqcn6ffvwz6zmGj0yjvKyUzMVzufXOSQ0+3ne5XK6aaxrJyck11zQUjTp4fX5yCitbehrSQIOuuJZ/rX+F9D9cxwUX/oQOHTpis9m58qobuD1tGEldT2fc+LtYmvEE/X82iLPOuYDbxl3DQ1Pn8siDt/HBu//h6uFjAFizajnXjRgXNEaPnmfyxad7WDBnGmPT/sTUB29j7av/x496n4NhGFzYtz/LFs/hrltGkNz3pwwdNoqnZj7MsBtuYupDEzitc2LY+bTv0PGEr2/AwMFse/9tJvx+GH5/FaPHTQj7+gLLtPoKFQwAi3GCn+CxWCy8u+uoqYFEJPoNTEkCCAoG6CNXkXrLWr6Qj7a9F7T9nkmP1yxlGtP0KXdSVJBfa1v7Dh2Z9sTiRh8rlFDBAJ1piEgIA1OScLlcJCYmBj2m/09DREIKFQxQNETEJEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETEFEVDRExRNETElDq/WFhE2qZwaTjhLQxO0BMRaaO0PBERUxQNETFF0RARUxQNETFF0RARUxQNETFF0RARUxQNETFF0RARUxQNETFF0RARUxQNETFF0RARUxQNETFF0RARUxQNETFF0RARU/4fQoFwsGkILNEAAAAASUVORK5CYII=" /></p>
<section id="description" class="level2">
<h2>Description</h2>
<p>CIC filters, also known as Hogenauer filters, are multi-rate filters
often used for implementing large sample rate changes in digital
systems. They are typically employed in applications that have a large
excess sample rate. That is, the system sample rate is much larger than
the bandwidth occupied by the processed signal as in digital down
converters (DDCs) and digital up converters (DUCs). Implementations of
CIC filters have structures that use only adders, subtractors, and delay
elements. These structures make CIC filters appealing for their
hardware-efficient implementations of multi-rate filtering.</p>
<section id="sample-rates-and-the-cic-compiler-block" class="level3">
<h3>Sample Rates and the CIC Compiler Block</h3>
<p>The CIC Compiler block must always run at the system rate because the
CIC Compiler block has a programmable rate change option and Simulink®
cannot inherently support it. You should use the &quot;ready&quot; output signal
to indicate to downstream blocks when a new sample is available at the
output of the CIC Compiler block.</p>
<p>The CIC will downsample the data, but the sample rate will remain at
the clock rate. If you look at the output of the CIC Compiler block, you
will see each output data repeated R times for a rate change of R while
the data_tvalid signal pulses once every R cycles. The downstream blocks
can be clocked at lower-than-system rates without any problems as long
as the clock is never slower than the rate change R.</p>
<p>There are several different ways this can be handled. You can leave
the entire design running at the system rate then use registers with
enables, or enables on other blocks to capture data at the correct time.
Or alternatively, you can use a downsample block corresponding to the
lowest rate change R, then again use enable signals to handle the cases
when there are larger rate changes.</p>
<p>If there are not many required rate changes, you can use MUX blocks
and use a different downsample block for each different rate change.
This might be the case if the downstream blocks are different depending
on the rate change, basically creating different paths for each rate.
Using enables as described above will probably be the most efficient
method.</p>
<p>If you are not using the CIC Compiler block in a programmable mode,
you can place an up/down sample block after the CIC Compiler to
correctly pass on the sample rate to downstream blocks that will inherit
the rate and build the proper CE circuitry to automatically enable those
downstream blocks at the new rate.</p>
</section>
</section>
<section id="parameters" class="level2">
<h2>Parameters</h2>
<section id="filter-specification-tab" class="level3">
<h3>Filter Specification tab</h3>
<p>Parameters specific to the Filter Specification tab are as
follows.</p>
<section id="filter-specification" class="level4">
<h4>Filter Specification</h4>
<section id="filter-type" class="level5">
<h5>Filter Type</h5>
<p>The CIC core supports both interpolation and decimation
architectures. When the filter type is selected as decimator the input
sample stream is down-sampled by the factor R. When an interpolator is
selected the input sample is up-sampled by R.</p>
</section>
<section id="number-of-stages" class="level5">
<h5>Number of Stages</h5>
<p>Number of integrator and comb stages. If N stages are specified,
there are N integrators and N comb stages in the filter. The valid range
for this parameter is 3 to 6.</p>
</section>
<section id="differential-delay" class="level5">
<h5>Differential Delay</h5>
<p>Number of unit delays employed in each comb filter in the comb
section of either a decimator or interpolator. The valid range of this
parameter is 1 or 2.</p>
</section>
<section id="number-of-channels" class="level5">
<h5>Number of Channels</h5>
<p>Number of channels to support in implementation. The valid range of
this parameter is 1 to 16.</p>
</section>
</section>
<section id="sample-rate-change-specification" class="level4">
<h4>Sample Rate Change Specification</h4>
<section id="sample-rate-changes" class="level5">
<h5>Sample Rate Changes</h5>
<p>Option to select between Fixed or Programmable.</p>
</section>
<section id="fixed-or-initial-rateir" class="level5">
<h5>Fixed or Initial Rate(ir)</h5>
<p>Specifies initial or fixed sample rate change value for the CIC. The
valid range for this parameter is 4 to 8192.</p>
</section>
<section id="minimum-rate" class="level5">
<h5>Minimum Rate</h5>
<p>The minimum rate change value for programmable rate change. The valid
range for this parameter is 4 to fixed rate (ir).</p>
</section>
<section id="maximum-rate" class="level5">
<h5>Maximum Rate</h5>
<p>The maximum rate change value for programmable rate change. The valid
range for this parameter is fixed rate (ir) to 8192.</p>
</section>
</section>
<section id="hardware-oversampling-specification" class="level4">
<h4>Hardware Oversampling Specification</h4>
<section id="select-format" class="level5">
<h5>Select format</h5>
<p>Choose Maximum_Possible, Sample_Period, or Hardware Oversampling
Rate. Selects which method is used to specify the hardware oversampling
rate. This value directly affects the level of parallelism of the block
implementation and resources used. When “Maximum Possible” is selected,
the block uses the maximum oversampling given the sample period of the
signal connected to the Data field of the s_axis_data_tdata port. When
you select “Hardware Oversampling Rate”, you can specify the
oversampling rate. When “Sample Period” is selected, the block clock is
connected to the system clock and the value specified for the Sample
Period parameter sets the input sample rate the block supports. The
Sample Period parameter also determines the hardware oversampling rate
of the block. When “Sample Period” is selected, the block is forced to
use the s_axis_data_tvalid control port.</p>
</section>
<section id="sample-period" class="level5">
<h5>Sample period</h5>
<p>Integer number of clock cycles between input samples. When the
multiple channels have been specified, this value should be the integer
number of clock cycles between the time division multiplexed input
sample data stream.</p>
</section>
<section id="hardware-oversampling-rate" class="level5">
<h5>Hardware Oversampling Rate</h5>
<p>Enter the hardware oversampling rate if you select
Hardware_Oversampling_Rate as the format.</p>
</section>
</section>
</section>
<section id="implementation-tab" class="level3">
<h3>Implementation tab</h3>
<section id="numerical-precision" class="level4">
<h4>Numerical Precision</h4>
<section id="quantization" class="level5">
<h5>Quantization</h5>
<p>Can be specified as Full_Precision or Truncation.</p>
<p><strong>Note</strong>: Truncation occurs at the output stage
only.</p>
</section>
<section id="output-data-width" class="level5">
<h5>Output Data Width</h5>
<p>Can be specified up to 48 bits for the Truncation option above.</p>
</section>
</section>
<section id="optional" class="level4">
<h4>Optional</h4>
<section id="use-xtreme-dsp-slice" class="level5">
<h5>Use Xtreme DSP slice</h5>
<p>This field specifies that if possible, use the XtremeDSP slice (DSP48
type element) in the target device.</p>
</section>
<section id="use-streaming-interface" class="level5">
<h5>Use Streaming Interface</h5>
<p>Specifies whether or not to use a streaming interface for multiple
channel implementations.</p>
</section>
</section>
<section id="control-options" class="level4">
<h4>Control Options</h4>
<section id="aclken" class="level5">
<h5>ACLKEN</h5>
<p>Specifies if the block has a clock enable port (the equivalent of
selecting the Has ACLKEN option in the CORE Generator GUI).</p>
</section>
<section id="aresertn" class="level5">
<h5>ARESERTn</h5>
<p>Specifies that the block has a reset port. Active-Low synchronous
clear. A minimum ARESETn pulse of two cycles is required.</p>
</section>
<section id="has-tready" class="level5">
<h5>Has TREADY</h5>
<p>Specifies if the block has a TREADY port for the Data Output Channel
(the equivalent of selecting the Has_DOUT_TREADY option in the CORE
Generator GUI).</p>
<p>Other parameters used by this block are explained in the topic <a href="matlab:helpview(vmcHelp(&#39;name&#39;,&#39;common-options&#39;,&#39;category&#39;,&#39;../GEN/&#39;))">Common
Options in Block Parameter Dialog Boxes</a>.</p>
</section>
</section>
</section>
</section>
<section id="logicore-documentation" class="level2">
<h2>LogiCORE™ Documentation</h2>
<p>CIC Compiler LogiCORE IP Product Guide (<a href="https://docs.xilinx.com/access/sources/ud/document?isLatest=true&amp;url=pg140-cic-compiler&amp;ft:locale=en-US">PG140</a>)</p>
</section>
</section>
</body>
</html>
