0.7
2020.2
Feb  8 2024
23:58:30
/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sim_1/new/Adder_1bit_test.sv,1710268283,systemVerilog,,/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sources_1/new/HalfAdder.sv,,Adder_1bit_test,,uvm,,,,,,
/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sim_1/new/Adder_4bits_test.sv,1710256276,systemVerilog,,/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sources_1/new/HalfAdder.sv,,Adder_4bits_test,,uvm,,,,,,
/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sim_1/new/Main_test.sv,1710268129,systemVerilog,,,/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sim_1/new/Adder_1bit_test.sv,Main_test,,uvm,,,,,,
/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sources_1/new/Adder_1bit.sv,1710267732,systemVerilog,,/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sim_1/new/Adder_1bit_test.sv,,Adder_1bit,,uvm,,,,,,
/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sources_1/new/HalfAdder.sv,1710266743,systemVerilog,,/home/mario_local/Documentos/TFM/VivadoTutorials/Adder_4bits/project/project_1.srcs/sim_1/new/Main_test.sv,,HalfAdder,,uvm,,,,,,
