# Carry-lookahead-Adder
Creacion de Carry-lookahead Adder con FPGA DE10-LITE en VHDL  

we have a practice of a Carry-lookahead Adder. With the objective of creating this system in
the program Quartus Prime and explain how it works in our FPGA.

## Simulation
<img width="620" alt="image" src="https://github.com/ArielGonzalez1/Carry-lookahead-Adder/assets/145388793/ca0bcf39-6fd4-4b31-b660-99ec540d5b03">
