
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//MIS_17000M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 2686378 heartbeat IPC: 3.72249 cumulative IPC: 3.72249 (Simulation time: 0 hr 0 min 56 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5228127 heartbeat IPC: 3.9343 cumulative IPC: 3.82546 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 7831584 heartbeat IPC: 3.84105 cumulative IPC: 3.83064 (Simulation time: 0 hr 2 min 38 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10523822 heartbeat IPC: 3.71438 cumulative IPC: 3.8009 (Simulation time: 0 hr 3 min 34 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 10523822 (Simulation time: 0 hr 3 min 34 sec) 

Heartbeat CPU 0 instructions: 50000003 cycles: 13482776 heartbeat IPC: 3.37957 cumulative IPC: 3.37957 (Simulation time: 0 hr 4 min 46 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 21619983 heartbeat IPC: 1.22892 cumulative IPC: 1.80243 (Simulation time: 0 hr 6 min 40 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 25450907 heartbeat IPC: 2.61034 cumulative IPC: 2.00977 (Simulation time: 0 hr 7 min 39 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 32467629 heartbeat IPC: 1.42517 cumulative IPC: 1.82284 (Simulation time: 0 hr 8 min 58 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 36049797 heartbeat IPC: 2.79161 cumulative IPC: 1.95879 (Simulation time: 0 hr 9 min 51 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 42427479 heartbeat IPC: 1.56797 cumulative IPC: 1.88066 (Simulation time: 0 hr 10 min 52 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 47353258 heartbeat IPC: 2.03014 cumulative IPC: 1.90065 (Simulation time: 0 hr 11 min 50 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 52714346 heartbeat IPC: 1.86529 cumulative IPC: 1.89616 (Simulation time: 0 hr 12 min 54 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 56738590 heartbeat IPC: 2.48494 cumulative IPC: 1.94743 (Simulation time: 0 hr 13 min 49 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 61850818 heartbeat IPC: 1.95609 cumulative IPC: 1.94829 (Simulation time: 0 hr 14 min 55 sec) 
Finished CPU 0 instructions: 100000004 cycles: 51326997 cumulative IPC: 1.94829 (Simulation time: 0 hr 14 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.94829 instructions: 100000004 cycles: 51326997
cpu0_DTLB TOTAL     ACCESS:   24612622  HIT:   24558733  MISS:      53889
cpu0_DTLB LOAD      ACCESS:   13034854  HIT:   13016663  MISS:      18191
cpu0_DTLB RFO       ACCESS:   11577768  HIT:   11542070  MISS:      35698
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.4554 cycles
cpu0_DTLB MSHR FULL EVENTS: 27525 MSHR MERGE EVENTS: 147519
cpu0_ITLB TOTAL     ACCESS:    1575758  HIT:    1575758  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1575758  HIT:    1575758  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        402  HIT:        402  MISS:          0
cpu0_L1I LOAD      ACCESS:        402  HIT:        402  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      53889  HIT:      41734  MISS:      12155
cpu0_STLB LOAD      ACCESS:      18191  HIT:      12387  MISS:       5804
cpu0_STLB RFO       ACCESS:      35698  HIT:      29347  MISS:       6351
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 105.16 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   25095903  HIT:   22623913  MISS:    2471990
cpu0_L1D LOAD      ACCESS:    8555729  HIT:    7181156  MISS:    1374573
cpu0_L1D RFO       ACCESS:   16529882  HIT:   15433759  MISS:    1096123
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      10292  HIT:       8998  MISS:       1294
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 163.436 cycles
cpu0_L1D MSHR FULL EVENTS: 19354671 MSHR MERGE EVENTS: 5583132
cpu0_L2C TOTAL     ACCESS:    3570525  HIT:    1559631  MISS:    2010857
cpu0_L2C LOAD      ACCESS:    1374549  HIT:     396236  MISS:     978313
cpu0_L2C RFO       ACCESS:    1095987  HIT:      63513  MISS:    1032474
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1098695  HIT:    1098658  MISS:         37
cpu0_L2C TRANSLATION ACCESS:       1294  HIT:       1224  MISS:         70
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 194.173 cycles
cpu0_L2C MSHR FULL EVENTS: 472635 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    4021746  HIT:    1470438  MISS:     540418
LLC LOAD      ACCESS:     978310  HIT:     725500  MISS:     252810
LLC RFO       ACCESS:    1032474  HIT:     744872  MISS:     287602
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2010892  HIT:          2  MISS:    2010890
LLC TRANSLATION ACCESS:         70  HIT:         64  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 613.436 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     134311  ROW_BUFFER_MISS:     405857
 DBUS AVG_CONGESTED_CYCLE:    3.96192
 WQ ROW_BUFFER_HIT:      33831  ROW_BUFFER_MISS:     256067  FULL:     736780


CPU 0 Branch Prediction Accuracy: 98.3856% MPKI: 1.63501 Average ROB Occupancy at Mispredict: 169.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.635
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05

