PPA Report for parity_checker_sync_reg
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 1
IO Count: 19
Cell Count: 63

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 334.11 MHz
Reg-to-Reg Critical Path Delay: 2.293 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
