<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="chiaxung4f_dkled.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="chiaxung4f_dkled.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="chiaxung4f_dkled.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="chiaxung4f_dkled.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="chiaxung4f_dkled.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="chiaxung4f_dkled.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="chiaxung4f_dkled.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="chiaxung4f_dkled.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="chiaxung4f_dkled.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="chiaxung4f_dkled.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="chiaxung4f_dkled.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="chiaxung4f_dkled.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="chiaxung4f_dkled.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="chiaxung4f_dkled.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chiaxung4f_dkled.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="chiaxung4f_dkled.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="chiaxung4f_dkled.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="chiaxung4f_dkled.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="chiaxung4f_dkled.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="chiaxung4f_dkled.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="chiaxung4f_dkled.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="chiaxung4f_dkled.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="chiaxung4f_dkled.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="chiaxung4f_dkled.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="chiaxung4f_dkled_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="chiaxung4f_dkled_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="chiaxung4f_dkled_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="chiaxung4f_dkled_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="chiaxung4f_dkled_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="chiaxung4f_dkled_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="chiaxung4f_dkled_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="chiaxung4f_dkled_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="chiaxung4f_dkled_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="chiaxung4f_dkled_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="chiaxung4f_dkled_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="chiaxung4f_dkled_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="chiaxung4f_dkled_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chiaxung4f_dkled_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="chiaxung4f_dkled_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="chiaxung4f_dkled_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="chiaxung4f_dkled_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="chiaxung4f_dkled_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1693970782" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1693970782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694529029" xil_pn:in_ck="-6050821132080904401" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1694529029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="chiaxung4f_dkled.v"/>
      <outfile xil_pn:name="chiaxung4f_dkled_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1693970121" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1797353747291674742" xil_pn:start_ts="1693970121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1693970121" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1424945088609594956" xil_pn:start_ts="1693970121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1693970121" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4514749928023783955" xil_pn:start_ts="1693970121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694529029" xil_pn:in_ck="-6050821132080904401" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1694529029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="chiaxung4f_dkled.v"/>
      <outfile xil_pn:name="chiaxung4f_dkled_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1694529032" xil_pn:in_ck="-6050821132080904401" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4791608656919524011" xil_pn:start_ts="1694529029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="chiaxung4f_dkled_test_beh.prj"/>
      <outfile xil_pn:name="chiaxung4f_dkled_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1694529033" xil_pn:in_ck="5853045715511317346" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7811489825922456680" xil_pn:start_ts="1694529032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="chiaxung4f_dkled_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1693970440" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1693970440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1693970440" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2414225865916941875" xil_pn:start_ts="1693970440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1693970440" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4514749928023783955" xil_pn:start_ts="1693970440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1693970440" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1693970440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1693970440" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3324166695347617931" xil_pn:start_ts="1693970440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1693970627" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1693970627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1693970627" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4681192299022024419" xil_pn:start_ts="1693970627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694571421" xil_pn:in_ck="188436176778373784" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8487293831957759398" xil_pn:start_ts="1694571411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="chiaxung4f_dkled.lso"/>
      <outfile xil_pn:name="chiaxung4f_dkled.ngc"/>
      <outfile xil_pn:name="chiaxung4f_dkled.ngr"/>
      <outfile xil_pn:name="chiaxung4f_dkled.prj"/>
      <outfile xil_pn:name="chiaxung4f_dkled.stx"/>
      <outfile xil_pn:name="chiaxung4f_dkled.syr"/>
      <outfile xil_pn:name="chiaxung4f_dkled.xst"/>
      <outfile xil_pn:name="chiaxung4f_dkled_test_beh.prj"/>
      <outfile xil_pn:name="chiaxung4f_dkled_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1693970632" xil_pn:in_ck="2292811700843985280" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5093347488340755126" xil_pn:start_ts="1693970632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1694571428" xil_pn:in_ck="8914765866838202042" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1498430624313846678" xil_pn:start_ts="1694571421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="chiaxung4f_dkled.bld"/>
      <outfile xil_pn:name="chiaxung4f_dkled.ngd"/>
      <outfile xil_pn:name="chiaxung4f_dkled_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1694571433" xil_pn:in_ck="4791912634896617787" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1694571428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="chiaxung4f_dkled.pcf"/>
      <outfile xil_pn:name="chiaxung4f_dkled_map.map"/>
      <outfile xil_pn:name="chiaxung4f_dkled_map.mrp"/>
      <outfile xil_pn:name="chiaxung4f_dkled_map.ncd"/>
      <outfile xil_pn:name="chiaxung4f_dkled_map.ngm"/>
      <outfile xil_pn:name="chiaxung4f_dkled_map.xrpt"/>
      <outfile xil_pn:name="chiaxung4f_dkled_summary.xml"/>
      <outfile xil_pn:name="chiaxung4f_dkled_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1694571451" xil_pn:in_ck="-5734073825781921196" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1694571433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="chiaxung4f_dkled.ncd"/>
      <outfile xil_pn:name="chiaxung4f_dkled.pad"/>
      <outfile xil_pn:name="chiaxung4f_dkled.par"/>
      <outfile xil_pn:name="chiaxung4f_dkled.ptwx"/>
      <outfile xil_pn:name="chiaxung4f_dkled.unroutes"/>
      <outfile xil_pn:name="chiaxung4f_dkled.xpi"/>
      <outfile xil_pn:name="chiaxung4f_dkled_pad.csv"/>
      <outfile xil_pn:name="chiaxung4f_dkled_pad.txt"/>
      <outfile xil_pn:name="chiaxung4f_dkled_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1693970923" xil_pn:in_ck="2292811700843977655" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1693970915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="chiaxung4f_dkled.bgn"/>
      <outfile xil_pn:name="chiaxung4f_dkled.bit"/>
      <outfile xil_pn:name="chiaxung4f_dkled.drc"/>
      <outfile xil_pn:name="chiaxung4f_dkled.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1693971344" xil_pn:in_ck="2292811700843964801" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="1890673188639090495" xil_pn:start_ts="1693971344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1694571451" xil_pn:in_ck="-4393782960100809033" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1694571447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="chiaxung4f_dkled.twr"/>
      <outfile xil_pn:name="chiaxung4f_dkled.twx"/>
    </transform>
  </transforms>

</generated_project>
