set ::env(PROJECT_NAME) M65C02
set ::env(DESIGN_TOP) M65C02 
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/m65c02/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/m65c02/rtl/M65C02.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
