

================================================================
== Vitis HLS Report for 'DoCompute_Loop_VITIS_LOOP_300_3_proc1531'
================================================================
* Date:           Thu May 29 09:37:07 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                              |                                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                   Instance                                   |                               Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3_fu_52  |DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     324|    234|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     65|    -|
|Register         |        -|    -|      61|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     385|    301|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                   Instance                                   |                               Module                               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3_fu_52  |DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3  |        0|   0|  324|  234|    0|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                         |                                                                    |        0|   0|  324|  234|    0|
    +------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  20|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |inter8_write         |   9|          2|    1|          2|
    |mvOut_m_buffer_read  |   9|          2|    1|          2|
    |numReps_blk_n        |   9|          2|    1|          2|
    |numReps_c142_blk_n   |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  65|         14|    6|         14|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                  |   3|   0|    3|          0|
    |ap_done_reg                                                                                |   1|   0|    1|          0|
    |grp_DoCompute_Loop_VITIS_LOOP_300_3_proc1531_Pipeline_VITIS_LOOP_300_3_fu_52_ap_start_reg  |   1|   0|    1|          0|
    |numReps_7_reg_67                                                                           |  32|   0|   32|          0|
    |totalIters_reg_72                                                                          |  24|   0|   32|          8|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      |  61|   0|   69|          8|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc1531|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc1531|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc1531|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc1531|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc1531|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc1531|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc1531|  return value|
|numReps_dout                   |   in|   32|     ap_fifo|                                   numReps|       pointer|
|numReps_num_data_valid         |   in|    3|     ap_fifo|                                   numReps|       pointer|
|numReps_fifo_cap               |   in|    3|     ap_fifo|                                   numReps|       pointer|
|numReps_empty_n                |   in|    1|     ap_fifo|                                   numReps|       pointer|
|numReps_read                   |  out|    1|     ap_fifo|                                   numReps|       pointer|
|mvOut_m_buffer_dout            |   in|    1|     ap_fifo|                            mvOut_m_buffer|       pointer|
|mvOut_m_buffer_num_data_valid  |   in|    3|     ap_fifo|                            mvOut_m_buffer|       pointer|
|mvOut_m_buffer_fifo_cap        |   in|    3|     ap_fifo|                            mvOut_m_buffer|       pointer|
|mvOut_m_buffer_empty_n         |   in|    1|     ap_fifo|                            mvOut_m_buffer|       pointer|
|mvOut_m_buffer_read            |  out|    1|     ap_fifo|                            mvOut_m_buffer|       pointer|
|inter8_din                     |  out|  256|     ap_fifo|                                    inter8|       pointer|
|inter8_num_data_valid          |   in|    2|     ap_fifo|                                    inter8|       pointer|
|inter8_fifo_cap                |   in|    2|     ap_fifo|                                    inter8|       pointer|
|inter8_full_n                  |   in|    1|     ap_fifo|                                    inter8|       pointer|
|inter8_write                   |  out|    1|     ap_fifo|                                    inter8|       pointer|
|numReps_c142_din               |  out|   32|     ap_fifo|                              numReps_c142|       pointer|
|numReps_c142_num_data_valid    |   in|    3|     ap_fifo|                              numReps_c142|       pointer|
|numReps_c142_fifo_cap          |   in|    3|     ap_fifo|                              numReps_c142|       pointer|
|numReps_c142_full_n            |   in|    1|     ap_fifo|                              numReps_c142|       pointer|
|numReps_c142_write             |  out|    1|     ap_fifo|                              numReps_c142|       pointer|
+-------------------------------+-----+-----+------------+------------------------------------------+--------------+

