col0,col1,col2,col3,col4,col5,col6,col7,col8,col9,col10,col11,col12,col13,col14,col15,col16,col17,col18,col19,col20,col21,col22,col23,col24,col25
device_id,command_queue_id,vector_add,start_time,end_time,num_counters,bandwidth,ivalid,readwritecount,burstcount,memorystalls,bandwidth,ivalid,readwritecount,burstcount,memorystalls,bandwidth,ivalid,readwritecount,burstcount,memorystalls,clock_vector_add_function,profile_extmem_vector_add_function_bank0_port0_read_data_inc_en_vector_add,profile_extmem_vector_add_function_bank0_port0_read_burst_count_en_vector_add,profile_extmem_vector_add_function_bank0_port0_write_data_inc_en_vector_add,profile_extmem_vector_add_function_bank0_port0_write_burst_count_en_vector_add
device_id,command_queue_id,vector_add,start_time,end_time,num_counters,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
device_id,command_queue_id,vector_add,start_time,end_time,num_counters,lsu_top,lsu_top,lsu_top,lsu_top,lsu_top,lsu_top,lsu_top,lsu_top,lsu_top,lsu_top,lsu_top,lsu_top,lsu_top,lsu_top,lsu_top,vector_add_function,vector_add_function_wrapper,vector_add_function_wrapper,vector_add_function_wrapper,vector_add_function_wrapper
device_id,command_queue_id,vector_add,start_time,end_time,num_counters,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,(/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl:L31:C5) ,,,,,
device_id,command_queue_id,vector_add,start_time,end_time,num_counters,__global;read;STREAMING;MEMORY;32;256;unoptimized,__global;read;STREAMING;MEMORY;32;256;unoptimized,__global;read;STREAMING;MEMORY;32;256;unoptimized,__global;read;STREAMING;MEMORY;32;256;unoptimized,__global;read;STREAMING;MEMORY;32;256;unoptimized,__global;read;STREAMING;MEMORY;32;256;unoptimized,__global;read;STREAMING;MEMORY;32;256;unoptimized,__global;read;STREAMING;MEMORY;32;256;unoptimized,__global;read;STREAMING;MEMORY;32;256;unoptimized,__global;read;STREAMING;MEMORY;32;256;unoptimized,__global;write;STREAMING;MEMORY;32;256;unoptimized,__global;write;STREAMING;MEMORY;32;256;unoptimized,__global;write;STREAMING;MEMORY;32;256;unoptimized,__global;write;STREAMING;MEMORY;32;256;unoptimized,__global;write;STREAMING;MEMORY;32;256;unoptimized,vector_add,,,,
device_id,command_queue_id,vector_add,start_time,end_time,num_counters,Total size of the requests sent from the LSU to the memory.,Total number of pipeline threads entering the LSU.,Number of requests sent to memory.,Total number of bursts sent to memory.,Total number of cycles during which requests are stalled from memory.,Total size of the requests sent from the LSU to the memory.,Total number of pipeline threads entering the LSU.,Number of requests sent to memory.,Total number of bursts sent to memory.,Total number of cycles during which requests are stalled from memory.,Total size of the requests sent from the LSU to the memory.,Total number of pipeline threads entering the LSU.,Number of requests sent to memory.,Total number of bursts sent to memory.,Total number of cycles during which requests are stalled from memory.,Kernel clock.,Mem interface read data bus transaction count,Mem interface read burst request count,Mem interface write data bus transaction count,Mem interface write burst request count
