<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='150' ll='281'/>
<size>544</size>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='149'>/// CodeGenRegister - Represents a register definition.</doc>
<mbr r='llvm::CodeGenRegister::TheDef' o='0' t='llvm::Record *'/>
<mbr r='llvm::CodeGenRegister::EnumValue' o='64' t='unsigned int'/>
<mbr r='llvm::CodeGenRegister::CostPerUse' o='96' t='unsigned int'/>
<mbr r='llvm::CodeGenRegister::CoveredBySubRegs' o='128' t='bool'/>
<mbr r='llvm::CodeGenRegister::HasDisjunctSubRegs' o='136' t='bool'/>
<mbr r='llvm::CodeGenRegister::Artificial' o='144' t='bool'/>
<fun r='_ZN4llvm15CodeGenRegisterC1EPNS_6RecordEj'/>
<fun r='_ZNK4llvm15CodeGenRegister7getNameEv'/>
<fun r='_ZN4llvm15CodeGenRegister16buildObjectGraphERNS_14CodeGenRegBankE'/>
<fun r='_ZN4llvm15CodeGenRegister14computeSubRegsERNS_14CodeGenRegBankE'/>
<fun r='_ZN4llvm15CodeGenRegister23computeSecondarySubRegsERNS_14CodeGenRegBankE'/>
<fun r='_ZN4llvm15CodeGenRegister16computeSuperRegsERNS_14CodeGenRegBankE'/>
<fun r='_ZNK4llvm15CodeGenRegister10getSubRegsEv'/>
<fun r='_ZNK4llvm15CodeGenRegister18addSubRegsPreOrderERNS_9SetVectorIPKS0_St6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEERNS_14CodeGenRegBankE'/>
<fun r='_ZNK4llvm15CodeGenRegister14getSubRegIndexEPKS0_'/>
<fun r='_ZNK4llvm15CodeGenRegister12getSuperRegsEv'/>
<fun r='_ZNK4llvm15CodeGenRegister18getExplicitAliasesEv'/>
<fun r='_ZNK4llvm15CodeGenRegister10getTopoSigEv'/>
<mbr r='llvm::CodeGenRegister::NativeRegUnits' o='192' t='RegUnitList'/>
<fun r='_ZNK4llvm15CodeGenRegister11getRegUnitsEv'/>
<fun r='_ZNK4llvm15CodeGenRegister19getRegUnitLaneMasksEv'/>
<fun r='_ZNK4llvm15CodeGenRegister17getNativeRegUnitsEv'/>
<fun r='_ZN4llvm15CodeGenRegister19setRegUnitLaneMasksERKNS_11SmallVectorINS_11LaneBitmaskELj16EEE'/>
<fun r='_ZN4llvm15CodeGenRegister15inheritRegUnitsERNS_14CodeGenRegBankE'/>
<fun r='_ZN4llvm15CodeGenRegister12adoptRegUnitEj'/>
<fun r='_ZNK4llvm15CodeGenRegister9getWeightERKNS_14CodeGenRegBankE'/>
<mbr r='llvm::CodeGenRegister::SubRegsComplete' o='448' t='bool'/>
<mbr r='llvm::CodeGenRegister::SuperRegsComplete' o='456' t='bool'/>
<mbr r='llvm::CodeGenRegister::TopoSig' o='480' t='unsigned int'/>
<mbr r='llvm::CodeGenRegister::ExplicitSubRegIndices' o='512' t='SmallVector&lt;llvm::CodeGenSubRegIndex *, 8&gt;'/>
<mbr r='llvm::CodeGenRegister::ExplicitSubRegs' o='1152' t='SmallVector&lt;llvm::CodeGenRegister *, 8&gt;'/>
<mbr r='llvm::CodeGenRegister::ExplicitAliases' o='1792' t='SmallVector&lt;llvm::CodeGenRegister *, 8&gt;'/>
<mbr r='llvm::CodeGenRegister::LeadingSuperRegs' o='2432' t='SuperRegList'/>
<mbr r='llvm::CodeGenRegister::SubRegs' o='2624' t='SubRegMap'/>
<mbr r='llvm::CodeGenRegister::SuperRegs' o='3008' t='SuperRegList'/>
<mbr r='llvm::CodeGenRegister::SubReg2Idx' o='3200' t='DenseMap&lt;const llvm::CodeGenRegister *, llvm::CodeGenSubRegIndex *&gt;'/>
<mbr r='llvm::CodeGenRegister::RegUnits' o='3456' t='RegUnitList'/>
<mbr r='llvm::CodeGenRegister::RegUnitLaneMasks' o='3712' t='RegUnitLaneMaskList'/>
