TimeQuest Timing Analyzer report for UART_Receiver
Sun Oct 28 18:25:03 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Recovery: 'clk'
 15. Slow 1200mV 85C Model Removal: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Hold: 'clk'
 25. Slow 1200mV 0C Model Recovery: 'clk'
 26. Slow 1200mV 0C Model Removal: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Hold: 'clk'
 35. Fast 1200mV 0C Model Recovery: 'clk'
 36. Fast 1200mV 0C Model Removal: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; UART_Receiver                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 332.12 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.011 ; -36.157            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.402 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -0.822 ; -2.867                ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.924 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -35.125                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.011 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.928      ;
; -2.011 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.928      ;
; -2.011 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.928      ;
; -1.871 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.788      ;
; -1.871 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.788      ;
; -1.871 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.788      ;
; -1.782 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.082     ; 2.698      ;
; -1.782 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.082     ; 2.698      ;
; -1.782 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.082     ; 2.698      ;
; -1.748 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.665      ;
; -1.748 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.665      ;
; -1.748 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.665      ;
; -1.730 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.647      ;
; -1.730 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.647      ;
; -1.730 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.647      ;
; -1.615 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.533      ;
; -1.614 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 1.000        ; -0.510     ; 2.102      ;
; -1.602 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.520      ;
; -1.598 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.516      ;
; -1.585 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.503      ;
; -1.576 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.494      ;
; -1.569 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.080     ; 2.487      ;
; -1.563 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.481      ;
; -1.552 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.080     ; 2.470      ;
; -1.548 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.465      ;
; -1.548 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.465      ;
; -1.548 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.465      ;
; -1.548 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.465      ;
; -1.548 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.465      ;
; -1.548 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.465      ;
; -1.548 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.465      ;
; -1.548 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.465      ;
; -1.530 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.080     ; 2.448      ;
; -1.526 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.443      ;
; -1.526 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.443      ;
; -1.526 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.443      ;
; -1.526 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.443      ;
; -1.526 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.443      ;
; -1.526 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.443      ;
; -1.526 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.443      ;
; -1.526 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.443      ;
; -1.506 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 1.000        ; -0.097     ; 2.407      ;
; -1.503 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.420      ;
; -1.503 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.420      ;
; -1.503 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.420      ;
; -1.491 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.079     ; 2.410      ;
; -1.472 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.390      ;
; -1.460 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.378      ;
; -1.460 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 1.000        ; -0.097     ; 2.361      ;
; -1.459 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.377      ;
; -1.447 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.365      ;
; -1.426 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.080     ; 2.344      ;
; -1.414 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.080     ; 2.332      ;
; -1.410 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.327      ;
; -1.410 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.327      ;
; -1.410 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.327      ;
; -1.410 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.327      ;
; -1.410 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.327      ;
; -1.410 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.327      ;
; -1.410 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.327      ;
; -1.410 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.327      ;
; -1.377 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 1.000        ; -0.097     ; 2.278      ;
; -1.374 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.079     ; 2.293      ;
; -1.363 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.280      ;
; -1.363 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.280      ;
; -1.363 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.280      ;
; -1.363 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.280      ;
; -1.363 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.280      ;
; -1.363 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.280      ;
; -1.363 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.280      ;
; -1.363 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.280      ;
; -1.351 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.079     ; 2.270      ;
; -1.335 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.079     ; 2.254      ;
; -1.329 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.082     ; 2.245      ;
; -1.329 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.082     ; 2.245      ;
; -1.329 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.082     ; 2.245      ;
; -1.329 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.082     ; 2.245      ;
; -1.329 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.082     ; 2.245      ;
; -1.329 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.082     ; 2.245      ;
; -1.329 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.082     ; 2.245      ;
; -1.329 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.082     ; 2.245      ;
; -1.322 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.240      ;
; -1.316 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.234      ;
; -1.309 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.227      ;
; -1.303 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.221      ;
; -1.303 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 1.000        ; -0.097     ; 2.204      ;
; -1.276 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.080     ; 2.194      ;
; -1.270 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.080     ; 2.188      ;
; -1.266 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.183      ;
; -1.266 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.183      ;
; -1.266 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.183      ;
; -1.266 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.183      ;
; -1.266 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.183      ;
; -1.266 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.183      ;
; -1.266 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.183      ;
; -1.266 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.081     ; 2.183      ;
; -1.262 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.080     ; 2.180      ;
; -1.254 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.171      ;
; -1.254 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.171      ;
; -1.254 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.081     ; 2.171      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                         ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.450 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.719      ;
; 0.574 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.841      ;
; 0.576 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.843      ;
; 0.576 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.843      ;
; 0.621 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.888      ;
; 0.627 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; clk          ; clk         ; 0.000        ; 0.097      ; 0.910      ;
; 0.647 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.914      ;
; 0.652 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.919      ;
; 0.653 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.920      ;
; 0.668 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; clk          ; clk         ; 0.000        ; 0.097      ; 0.951      ;
; 0.673 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.097      ; 0.956      ;
; 0.674 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.097      ; 0.957      ;
; 0.676 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.097      ; 0.959      ;
; 0.711 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.977      ;
; 0.864 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.130      ;
; 0.866 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.132      ;
; 0.866 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 0.000        ; 0.080      ; 1.132      ;
; 0.868 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 0.000        ; -0.333     ; 0.721      ;
; 0.881 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.147      ;
; 0.889 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.172      ;
; 0.891 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.157      ;
; 0.894 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.160      ;
; 0.899 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.164      ;
; 0.902 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.167      ;
; 0.909 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.175      ;
; 0.913 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.179      ;
; 0.975 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.258      ;
; 0.976 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.259      ;
; 0.989 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.272      ;
; 1.071 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.354      ;
; 1.071 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.354      ;
; 1.159 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.425      ;
; 1.163 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.429      ;
; 1.187 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.454      ;
; 1.195 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.478      ;
; 1.195 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.478      ;
; 1.196 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.479      ;
; 1.211 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.477      ;
; 1.244 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.079      ; 1.509      ;
; 1.258 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.523      ;
; 1.260 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.526      ;
; 1.262 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.527      ;
; 1.264 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.529      ;
; 1.284 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.080      ; 1.550      ;
; 1.299 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.582      ;
; 1.300 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.583      ;
; 1.309 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.592      ;
; 1.314 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.580      ;
; 1.338 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.604      ;
; 1.372 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.638      ;
; 1.420 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.686      ;
; 1.426 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.691      ;
; 1.435 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.702      ;
; 1.450 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.079      ; 1.715      ;
; 1.465 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.730      ;
; 1.471 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.737      ;
; 1.480 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.097      ; 1.763      ;
; 1.487 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.080      ; 1.753      ;
; 1.493 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.759      ;
; 1.509 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 0.000        ; -0.333     ; 1.362      ;
; 1.555 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.822      ;
; 1.584 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.851      ;
; 1.612 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.880      ;
; 1.625 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.891      ;
; 1.628 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.894      ;
; 1.633 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.080      ; 1.899      ;
; 1.633 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 0.000        ; -0.333     ; 1.486      ;
; 1.660 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.927      ;
; 1.685 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.952      ;
; 1.709 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.081      ; 1.976      ;
; 1.724 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.991      ;
; 1.728 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.996      ;
; 1.728 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.994      ;
; 1.733 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.999      ;
; 1.736 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.080      ; 2.002      ;
; 1.737 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 0.000        ; -0.333     ; 1.590      ;
; 1.764 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.081      ; 2.031      ;
; 1.801 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.081      ; 2.068      ;
; 1.825 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.081      ; 2.092      ;
; 1.828 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.080      ; 2.094      ;
; 1.829 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.082      ; 2.097      ;
; 1.834 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.080      ; 2.100      ;
; 1.837 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.080      ; 2.103      ;
; 1.840 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.081      ; 2.107      ;
; 1.842 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.080      ; 2.108      ;
; 1.849 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.079      ; 2.114      ;
; 1.849 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.079      ; 2.114      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                  ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.822 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg   ; clk          ; clk         ; 1.000        ; -0.080     ; 1.740      ;
; -0.409 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4] ; clk          ; clk         ; 1.000        ; 0.333      ; 1.740      ;
; -0.409 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3] ; clk          ; clk         ; 1.000        ; 0.333      ; 1.740      ;
; -0.409 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2] ; clk          ; clk         ; 1.000        ; 0.333      ; 1.740      ;
; -0.409 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0] ; clk          ; clk         ; 1.000        ; 0.333      ; 1.740      ;
; -0.409 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1] ; clk          ; clk         ; 1.000        ; 0.333      ; 1.740      ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.924 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4] ; clk          ; clk         ; 0.000        ; 0.510      ; 1.620      ;
; 0.924 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3] ; clk          ; clk         ; 0.000        ; 0.510      ; 1.620      ;
; 0.924 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2] ; clk          ; clk         ; 0.000        ; 0.510      ; 1.620      ;
; 0.924 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0] ; clk          ; clk         ; 0.000        ; 0.510      ; 1.620      ;
; 0.924 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1] ; clk          ; clk         ; 0.000        ; 0.510      ; 1.620      ;
; 1.354 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.620      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 366.7 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.727 ; -30.241           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.354 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; -0.644 ; -1.969               ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.829 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -35.125                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                          ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.727 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.653      ;
; -1.727 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.653      ;
; -1.727 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.653      ;
; -1.607 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.533      ;
; -1.607 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.533      ;
; -1.607 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.533      ;
; -1.580 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.074     ; 2.505      ;
; -1.580 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.074     ; 2.505      ;
; -1.580 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.074     ; 2.505      ;
; -1.509 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.435      ;
; -1.509 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.435      ;
; -1.509 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.435      ;
; -1.486 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.412      ;
; -1.486 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.412      ;
; -1.486 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.412      ;
; -1.387 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 1.000        ; -0.467     ; 1.919      ;
; -1.345 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.071     ; 2.273      ;
; -1.339 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.071     ; 2.267      ;
; -1.328 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.072     ; 2.255      ;
; -1.322 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.072     ; 2.249      ;
; -1.311 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.071     ; 2.239      ;
; -1.306 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.072     ; 2.233      ;
; -1.302 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.228      ;
; -1.302 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.228      ;
; -1.302 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.228      ;
; -1.302 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.228      ;
; -1.302 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.228      ;
; -1.302 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.228      ;
; -1.302 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.228      ;
; -1.302 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.228      ;
; -1.300 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.072     ; 2.227      ;
; -1.294 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.072     ; 2.221      ;
; -1.280 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.206      ;
; -1.280 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.206      ;
; -1.280 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.206      ;
; -1.280 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.206      ;
; -1.280 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.206      ;
; -1.280 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.206      ;
; -1.280 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.206      ;
; -1.280 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.206      ;
; -1.272 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.072     ; 2.199      ;
; -1.270 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 1.000        ; -0.088     ; 2.181      ;
; -1.270 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.196      ;
; -1.270 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.196      ;
; -1.270 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 2.196      ;
; -1.234 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 1.000        ; -0.088     ; 2.145      ;
; -1.231 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.071     ; 2.159      ;
; -1.220 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.071     ; 2.148      ;
; -1.214 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.071     ; 2.142      ;
; -1.210 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.072     ; 2.137      ;
; -1.204 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.072     ; 2.131      ;
; -1.187 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.113      ;
; -1.187 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.113      ;
; -1.187 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.113      ;
; -1.187 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.113      ;
; -1.187 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.113      ;
; -1.187 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.113      ;
; -1.187 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.113      ;
; -1.187 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.113      ;
; -1.186 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.071     ; 2.114      ;
; -1.176 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.072     ; 2.103      ;
; -1.164 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.090      ;
; -1.164 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.090      ;
; -1.164 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.090      ;
; -1.164 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.090      ;
; -1.164 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.090      ;
; -1.164 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.090      ;
; -1.164 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.090      ;
; -1.164 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.090      ;
; -1.157 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 1.000        ; -0.088     ; 2.068      ;
; -1.127 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.070     ; 2.056      ;
; -1.112 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.074     ; 2.037      ;
; -1.112 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.074     ; 2.037      ;
; -1.112 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.074     ; 2.037      ;
; -1.112 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.074     ; 2.037      ;
; -1.112 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.074     ; 2.037      ;
; -1.112 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.074     ; 2.037      ;
; -1.112 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.074     ; 2.037      ;
; -1.112 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.074     ; 2.037      ;
; -1.110 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.071     ; 2.038      ;
; -1.095 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 1.000        ; -0.088     ; 2.006      ;
; -1.088 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.071     ; 2.016      ;
; -1.087 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.013      ;
; -1.087 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.013      ;
; -1.087 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.013      ;
; -1.087 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.013      ;
; -1.087 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.013      ;
; -1.087 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.013      ;
; -1.087 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.013      ;
; -1.087 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.073     ; 2.013      ;
; -1.083 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.071     ; 2.011      ;
; -1.078 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.072     ; 2.005      ;
; -1.077 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.071     ; 2.005      ;
; -1.072 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.072     ; 1.999      ;
; -1.049 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.071     ; 1.977      ;
; -1.044 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.072     ; 1.971      ;
; -1.040 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.073     ; 1.966      ;
; -1.040 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.073     ; 1.966      ;
; -1.040 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.073     ; 1.966      ;
; -1.028 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.072     ; 1.955      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.608      ;
; 0.416 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.661      ;
; 0.526 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.769      ;
; 0.528 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.772      ;
; 0.568 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.811      ;
; 0.573 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; clk          ; clk         ; 0.000        ; 0.088      ; 0.832      ;
; 0.592 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.835      ;
; 0.597 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.841      ;
; 0.611 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; clk          ; clk         ; 0.000        ; 0.088      ; 0.870      ;
; 0.617 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.088      ; 0.876      ;
; 0.618 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.088      ; 0.877      ;
; 0.619 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.088      ; 0.878      ;
; 0.643 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.886      ;
; 0.778 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.020      ;
; 0.781 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.023      ;
; 0.781 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 0.000        ; 0.071      ; 1.023      ;
; 0.795 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 0.000        ; -0.307     ; 0.659      ;
; 0.796 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.055      ;
; 0.807 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.049      ;
; 0.811 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.053      ;
; 0.813 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.056      ;
; 0.823 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.066      ;
; 0.826 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.069      ;
; 0.828 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.071      ;
; 0.831 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.074      ;
; 0.880 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.139      ;
; 0.895 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.154      ;
; 0.908 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.167      ;
; 0.988 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.247      ;
; 0.989 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.248      ;
; 1.068 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.311      ;
; 1.071 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.314      ;
; 1.099 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.343      ;
; 1.099 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.358      ;
; 1.100 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.359      ;
; 1.100 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.359      ;
; 1.121 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.364      ;
; 1.143 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.385      ;
; 1.146 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.388      ;
; 1.147 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.071      ; 1.389      ;
; 1.147 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.389      ;
; 1.151 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.394      ;
; 1.175 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.072      ; 1.418      ;
; 1.180 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.439      ;
; 1.184 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.427      ;
; 1.196 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.455      ;
; 1.197 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.456      ;
; 1.219 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.462      ;
; 1.267 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.510      ;
; 1.313 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.555      ;
; 1.314 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.557      ;
; 1.321 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.564      ;
; 1.322 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.566      ;
; 1.327 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.088      ; 1.586      ;
; 1.330 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.071      ; 1.572      ;
; 1.339 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.072      ; 1.582      ;
; 1.349 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.591      ;
; 1.363 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.606      ;
; 1.398 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 0.000        ; -0.307     ; 1.262      ;
; 1.423 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.667      ;
; 1.439 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.683      ;
; 1.462 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.707      ;
; 1.472 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.715      ;
; 1.490 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.072      ; 1.733      ;
; 1.491 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.734      ;
; 1.509 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 0.000        ; -0.307     ; 1.373      ;
; 1.533 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.777      ;
; 1.559 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.803      ;
; 1.583 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.073      ; 1.827      ;
; 1.585 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.828      ;
; 1.588 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.832      ;
; 1.595 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.840      ;
; 1.597 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.840      ;
; 1.601 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.072      ; 1.844      ;
; 1.606 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 0.000        ; -0.307     ; 1.470      ;
; 1.626 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.870      ;
; 1.663 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.907      ;
; 1.670 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.913      ;
; 1.678 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.921      ;
; 1.687 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.073      ; 1.931      ;
; 1.688 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.931      ;
; 1.689 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.934      ;
; 1.692 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.936      ;
; 1.696 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.072      ; 1.939      ;
; 1.710 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.952      ;
; 1.710 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.071      ; 1.952      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                   ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.644 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg   ; clk          ; clk         ; 1.000        ; -0.072     ; 1.571      ;
; -0.265 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4] ; clk          ; clk         ; 1.000        ; 0.307      ; 1.571      ;
; -0.265 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3] ; clk          ; clk         ; 1.000        ; 0.307      ; 1.571      ;
; -0.265 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2] ; clk          ; clk         ; 1.000        ; 0.307      ; 1.571      ;
; -0.265 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0] ; clk          ; clk         ; 1.000        ; 0.307      ; 1.571      ;
; -0.265 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1] ; clk          ; clk         ; 1.000        ; 0.307      ; 1.571      ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                   ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.829 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4] ; clk          ; clk         ; 0.000        ; 0.467      ; 1.467      ;
; 0.829 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3] ; clk          ; clk         ; 0.000        ; 0.467      ; 1.467      ;
; 0.829 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2] ; clk          ; clk         ; 0.000        ; 0.467      ; 1.467      ;
; 0.829 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0] ; clk          ; clk         ; 0.000        ; 0.467      ; 1.467      ;
; 0.829 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1] ; clk          ; clk         ; 0.000        ; 0.467      ; 1.467      ;
; 1.224 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.467      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.475 ; -5.424            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.181 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 0.109 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 0.450 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -29.653                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                          ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.475 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.420      ;
; -0.475 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.420      ;
; -0.475 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.420      ;
; -0.401 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.346      ;
; -0.401 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.346      ;
; -0.401 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.346      ;
; -0.372 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.317      ;
; -0.372 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.317      ;
; -0.372 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.317      ;
; -0.346 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.291      ;
; -0.346 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.291      ;
; -0.346 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.291      ;
; -0.337 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.282      ;
; -0.337 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.282      ;
; -0.337 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.282      ;
; -0.287 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.041     ; 1.233      ;
; -0.282 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.041     ; 1.228      ;
; -0.277 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.222      ;
; -0.272 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.217      ;
; -0.270 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.215      ;
; -0.266 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.041     ; 1.212      ;
; -0.265 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.210      ;
; -0.258 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 1.000        ; -0.244     ; 1.001      ;
; -0.256 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.042     ; 1.201      ;
; -0.249 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.042     ; 1.194      ;
; -0.245 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.190      ;
; -0.245 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.190      ;
; -0.245 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.190      ;
; -0.245 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.190      ;
; -0.245 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.190      ;
; -0.245 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.190      ;
; -0.245 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.190      ;
; -0.245 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.190      ;
; -0.238 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.183      ;
; -0.238 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.183      ;
; -0.238 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.183      ;
; -0.238 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.183      ;
; -0.238 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.183      ;
; -0.238 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.183      ;
; -0.238 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.183      ;
; -0.238 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.183      ;
; -0.228 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.041     ; 1.174      ;
; -0.219 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.164      ;
; -0.219 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.164      ;
; -0.219 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.164      ;
; -0.210 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 1.000        ; -0.050     ; 1.147      ;
; -0.207 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.041     ; 1.153      ;
; -0.204 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.149      ;
; -0.202 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.041     ; 1.148      ;
; -0.199 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.144      ;
; -0.186 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.041     ; 1.132      ;
; -0.183 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.042     ; 1.128      ;
; -0.182 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 1.000        ; -0.050     ; 1.119      ;
; -0.173 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.040     ; 1.120      ;
; -0.172 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.117      ;
; -0.172 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.117      ;
; -0.172 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.117      ;
; -0.172 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.117      ;
; -0.172 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.117      ;
; -0.172 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.117      ;
; -0.172 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.117      ;
; -0.172 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.117      ;
; -0.170 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.115      ;
; -0.170 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.115      ;
; -0.170 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.115      ;
; -0.170 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.115      ;
; -0.170 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.115      ;
; -0.170 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.115      ;
; -0.170 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.115      ;
; -0.170 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.115      ;
; -0.156 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.041     ; 1.102      ;
; -0.154 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.041     ; 1.100      ;
; -0.148 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.093      ;
; -0.148 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.093      ;
; -0.148 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.093      ;
; -0.148 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.093      ;
; -0.148 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.093      ;
; -0.148 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.093      ;
; -0.148 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.093      ;
; -0.148 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.093      ;
; -0.144 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 1.000        ; -0.050     ; 1.081      ;
; -0.141 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.041     ; 1.087      ;
; -0.138 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.083      ;
; -0.136 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.041     ; 1.082      ;
; -0.133 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.078      ;
; -0.125 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 1.000        ; -0.041     ; 1.071      ;
; -0.120 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.041     ; 1.066      ;
; -0.117 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 1.000        ; -0.042     ; 1.062      ;
; -0.107 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.052      ;
; -0.107 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.052      ;
; -0.107 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 1.000        ; -0.042     ; 1.052      ;
; -0.106 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.051      ;
; -0.106 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.051      ;
; -0.106 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.051      ;
; -0.106 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.051      ;
; -0.106 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.051      ;
; -0.106 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.051      ;
; -0.106 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.051      ;
; -0.106 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; clk          ; clk         ; 1.000        ; -0.042     ; 1.051      ;
; -0.104 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 1.000        ; -0.042     ; 1.049      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.314      ;
; 0.200 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[5]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[4]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.327      ;
; 0.259 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[7]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[6]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.384      ;
; 0.261 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[3]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[2]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.387      ;
; 0.274 ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[1]     ; UART_Receiver_logic:UART_Receiver_logic_inst|data_reg[0]     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.399      ;
; 0.285 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.419      ;
; 0.296 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.421      ;
; 0.299 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.424      ;
; 0.301 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.426      ;
; 0.308 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.442      ;
; 0.311 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.445      ;
; 0.312 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.446      ;
; 0.314 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.448      ;
; 0.327 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.453      ;
; 0.383 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.508      ;
; 0.385 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.510      ;
; 0.386 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.511      ;
; 0.398 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.523      ;
; 0.399 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.525      ;
; 0.401 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.527      ;
; 0.402 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.527      ;
; 0.404 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.538      ;
; 0.405 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.531      ;
; 0.410 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 0.000        ; -0.153     ; 0.341      ;
; 0.414 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.540      ;
; 0.418 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.544      ;
; 0.439 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.573      ;
; 0.448 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.582      ;
; 0.457 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.591      ;
; 0.478 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.612      ;
; 0.478 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.612      ;
; 0.523 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.649      ;
; 0.527 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.653      ;
; 0.531 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.657      ;
; 0.539 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.673      ;
; 0.539 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.673      ;
; 0.540 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.674      ;
; 0.542 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.668      ;
; 0.578 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.041      ; 0.703      ;
; 0.580 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.705      ;
; 0.584 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.709      ;
; 0.585 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.710      ;
; 0.587 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.721      ;
; 0.588 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.722      ;
; 0.590 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.715      ;
; 0.592 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.718      ;
; 0.593 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.042      ; 0.719      ;
; 0.605 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.739      ;
; 0.620 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.746      ;
; 0.639 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.764      ;
; 0.644 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.770      ;
; 0.651 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.777      ;
; 0.652 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.041      ; 0.777      ;
; 0.658 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.783      ;
; 0.676 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2]    ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; clk          ; clk         ; 0.000        ; 0.050      ; 0.810      ;
; 0.681 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 0.000        ; -0.153     ; 0.612      ;
; 0.686 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.812      ;
; 0.696 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.822      ;
; 0.704 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.830      ;
; 0.708 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.042      ; 0.834      ;
; 0.709 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.835      ;
; 0.729 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.855      ;
; 0.734 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.042      ; 0.860      ;
; 0.742 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 0.000        ; -0.153     ; 0.673      ;
; 0.745 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.871      ;
; 0.748 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.874      ;
; 0.758 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.884      ;
; 0.758 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.884      ;
; 0.763 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.889      ;
; 0.771 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.042      ; 0.897      ;
; 0.777 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[1]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.903      ;
; 0.779 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.905      ;
; 0.784 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.042      ; 0.910      ;
; 0.790 ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3]    ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; clk          ; clk         ; 0.000        ; -0.153     ; 0.721      ;
; 0.797 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.923      ;
; 0.799 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.925      ;
; 0.812 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.stop  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.938      ;
; 0.816 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[0]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.942      ;
; 0.825 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.042      ; 0.951      ;
; 0.831 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.957      ;
; 0.831 ; UART_Receiver_logic:UART_Receiver_logic_inst|bit_reg[2]      ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.busy  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.957      ;
; 0.836 ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.start ; clk          ; clk         ; 0.000        ; 0.042      ; 0.962      ;
; 0.841 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[3]  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.966      ;
; 0.841 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[2]  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.966      ;
; 0.841 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[1]  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.966      ;
; 0.841 ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg      ; UART_Receiver_logic:UART_Receiver_logic_inst|counter_reg[0]  ; clk          ; clk         ; 0.000        ; 0.041      ; 0.966      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.109 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg   ; clk          ; clk         ; 1.000        ; -0.041     ; 0.837      ;
; 0.303 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4] ; clk          ; clk         ; 1.000        ; 0.153      ; 0.837      ;
; 0.303 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3] ; clk          ; clk         ; 1.000        ; 0.153      ; 0.837      ;
; 0.303 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2] ; clk          ; clk         ; 1.000        ; 0.153      ; 0.837      ;
; 0.303 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0] ; clk          ; clk         ; 1.000        ; 0.153      ; 0.837      ;
; 0.303 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1] ; clk          ; clk         ; 1.000        ; 0.153      ; 0.837      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                   ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.450 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[4] ; clk          ; clk         ; 0.000        ; 0.244      ; 0.778      ;
; 0.450 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[3] ; clk          ; clk         ; 0.000        ; 0.244      ; 0.778      ;
; 0.450 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[2] ; clk          ; clk         ; 0.000        ; 0.244      ; 0.778      ;
; 0.450 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[0] ; clk          ; clk         ; 0.000        ; 0.244      ; 0.778      ;
; 0.450 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|count_reg[1] ; clk          ; clk         ; 0.000        ; 0.244      ; 0.778      ;
; 0.653 ; UART_Receiver_logic:UART_Receiver_logic_inst|state_reg.idle ; Baud_rate_generator:Baud_rate_generator_inst|s_tick_reg   ; clk          ; clk         ; 0.000        ; 0.041      ; 0.778      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.011  ; 0.181 ; -0.822   ; 0.450   ; -3.000              ;
;  clk             ; -2.011  ; 0.181 ; -0.822   ; 0.450   ; -3.000              ;
; Design-wide TNS  ; -36.157 ; 0.0   ; -2.867   ; 0.0     ; -35.125             ;
;  clk             ; -36.157 ; 0.000 ; -2.867   ; 0.000   ; -35.125             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rx_ready      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; output_valid  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rx_ready      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; output_valid  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rx_ready      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; output_valid  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rx_ready      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; output_valid  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 228      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 228      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 6        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 6        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_valid ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_ready     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; output_valid ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_ready     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Oct 28 18:25:00 2018
Info: Command: quartus_sta UART_Receiver -c UART_Receiver
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'UART_Receiver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.011             -36.157 clk 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 clk 
Info (332146): Worst-case recovery slack is -0.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.822              -2.867 clk 
Info (332146): Worst-case removal slack is 0.924
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.924               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -35.125 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.727
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.727             -30.241 clk 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 clk 
Info (332146): Worst-case recovery slack is -0.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.644              -1.969 clk 
Info (332146): Worst-case removal slack is 0.829
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.829               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -35.125 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.475
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.475              -5.424 clk 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 clk 
Info (332146): Worst-case recovery slack is 0.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.109               0.000 clk 
Info (332146): Worst-case removal slack is 0.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.450               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.653 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Sun Oct 28 18:25:03 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


