<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf
-ucf list1.ucf

</twCmdLine><twDesign>MainPage1.ncd</twDesign><twDesignPath>MainPage1.ncd</twDesignPath><twPCF>MainPage1.pcf</twPCF><twPcfPath>MainPage1.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="pq208"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_ppi = PERIOD &quot;clk_ppi&quot; 20 ns HIGH 50 %;" ScopeName="">TS_clk_ppi = PERIOD TIMEGRP &quot;clk_ppi&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ppi = PERIOD TIMEGRP &quot;clk_ppi&quot; 20 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 20 ns HIGH 50 %;" ScopeName="">TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>108</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_2 (SLICE_X35Y80.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.189</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_2</twDest><twTotPathDel>4.811</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_670</twSrcClk><twPathDel><twSite>SLICE_X35Y79.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>2.234</twRouteDel><twTotDel>4.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.578</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_2</twDest><twTotPathDel>4.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_670</twSrcClk><twPathDel><twSite>SLICE_X35Y79.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twLogDel>2.580</twLogDel><twRouteDel>1.842</twRouteDel><twTotDel>4.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.624</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_2</twDest><twTotPathDel>4.376</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_670</twSrcClk><twPathDel><twSite>SLICE_X35Y80.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>1.799</twRouteDel><twTotDel>4.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_3 (SLICE_X35Y80.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.189</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_3</twDest><twTotPathDel>4.811</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_670</twSrcClk><twPathDel><twSite>SLICE_X35Y79.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>2.234</twRouteDel><twTotDel>4.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.578</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_3</twDest><twTotPathDel>4.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_670</twSrcClk><twPathDel><twSite>SLICE_X35Y79.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twLogDel>2.580</twLogDel><twRouteDel>1.842</twRouteDel><twTotDel>4.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.624</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_3</twDest><twTotPathDel>4.376</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_670</twSrcClk><twPathDel><twSite>SLICE_X35Y80.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>1.799</twRouteDel><twTotDel>4.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_4 (SLICE_X35Y81.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.189</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_4</twDest><twTotPathDel>4.811</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_1</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_670</twSrcClk><twPathDel><twSite>SLICE_X35Y79.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>2.234</twRouteDel><twTotDel>4.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.578</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_4</twDest><twTotPathDel>4.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_670</twSrcClk><twPathDel><twSite>SLICE_X35Y79.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twLogDel>2.580</twLogDel><twRouteDel>1.842</twRouteDel><twTotDel>4.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.624</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_4</twDest><twTotPathDel>4.376</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_3</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_670</twSrcClk><twPathDel><twSite>SLICE_X35Y80.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y78.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y78.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y80.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp><twBEL>XLXI_6/XLXI_11/fr1_cmp_eq000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y81.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twLogDel>2.577</twLogDel><twRouteDel>1.799</twRouteDel><twTotDel>4.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_4 (SLICE_X35Y81.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.417</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_4</twDest><twTotPathDel>1.417</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twSrcClk><twPathDel><twSite>SLICE_X35Y81.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.310</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y81.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;4&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;4&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.310</twRouteDel><twTotDel>1.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twDestClk><twPctLog>78.1</twPctLog><twPctRoute>21.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_2 (SLICE_X35Y80.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.489</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_2</twDest><twTotPathDel>1.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twSrcClk><twPathDel><twSite>SLICE_X35Y80.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.382</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;2&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;2&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.382</twRouteDel><twTotDel>1.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twDestClk><twPctLog>74.3</twPctLog><twPctRoute>25.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_6 (SLICE_X35Y82.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.496</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_6</twDest><twTotPathDel>1.496</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twSrcClk><twPathDel><twSite>SLICE_X35Y82.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y82.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.389</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y82.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;6&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;6&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.389</twRouteDel><twTotDel>1.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_670</twDestClk><twPctLog>74.0</twPctLog><twPctRoute>26.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Tdcmpfx" slack="3.183" period="6.250" constraintValue="6.250" deviceLimit="3.067" freqLimit="326.052" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y1.CLKFX" clockNet="XLXI_6/XLXI_12/CLKFX_BUF"/><twPinLimit anchorID="36" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="XLXN_6701"/><twPinLimit anchorID="37" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="XLXN_6701"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 20 ns HIGH 50 %;" ScopeName="">TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;         TS_F20MHz HIGH 50%;</twConstName><twItemCnt>5034</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>511</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.276</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/start (SLICE_X16Y1.SR), 10 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.862</twSlack><twSrc BELType="FF">XLXI_318/fs1_r</twSrc><twDest BELType="FF">XLXI_318/start</twDest><twTotPathDel>6.138</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/fs1_r</twSrc><twDest BELType='FF'>XLXI_318/start</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y59.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X26Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y0.F1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.192</twDelInfo><twComp>XLXI_318/fs1_r</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_318/start_or0000</twComp><twBEL>XLXI_318/start_or000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>XLXI_318/start_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/start</twComp><twBEL>XLXI_318/start</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>4.165</twRouteDel><twTotDel>6.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_514</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.964</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_8</twSrc><twDest BELType="FF">XLXI_318/start</twDest><twTotPathDel>5.028</twTotPathDel><twClkSkew dest = "0.075" src = "0.083">0.008</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/sch_adr_8</twSrc><twDest BELType='FF'>XLXI_318/start</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X23Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_318/sch_adr&lt;8&gt;</twComp><twBEL>XLXI_318/sch_adr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y0.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.416</twDelInfo><twComp>XLXI_318/sch_adr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y0.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>XLXI_318/start_or000014</twComp><twBEL>XLXI_318/start_or000014_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y0.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>XLXI_318/start_or000014</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_318/start_or0000</twComp><twBEL>XLXI_318/start_or000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>XLXI_318/start_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/start</twComp><twBEL>XLXI_318/start</twBEL></twPathDel><twLogDel>2.619</twLogDel><twRouteDel>2.409</twRouteDel><twTotDel>5.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_514</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.084</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_7</twSrc><twDest BELType="FF">XLXI_318/start</twDest><twTotPathDel>4.907</twTotPathDel><twClkSkew dest = "0.075" src = "0.084">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/sch_adr_7</twSrc><twDest BELType='FF'>XLXI_318/start</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X23Y3.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/sch_adr&lt;6&gt;</twComp><twBEL>XLXI_318/sch_adr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y0.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>XLXI_318/sch_adr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y0.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_318/start_or000014</twComp><twBEL>XLXI_318/start_or0000141</twBEL><twBEL>XLXI_318/start_or000014_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y0.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>XLXI_318/start_or000014</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y0.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_318/start_or0000</twComp><twBEL>XLXI_318/start_or000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y1.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>XLXI_318/start_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y1.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/start</twComp><twBEL>XLXI_318/start</twBEL></twPathDel><twLogDel>2.917</twLogDel><twRouteDel>1.990</twRouteDel><twTotDel>4.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_514</twDestClk><twPctLog>59.4</twPctLog><twPctRoute>40.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/w_reg (SLICE_X8Y0.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.083</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_3</twSrc><twDest BELType="FF">XLXI_318/w_reg</twDest><twTotPathDel>4.917</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>XLXI_318/sch_adr_3</twSrc><twDest BELType='FF'>XLXI_318/w_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X23Y1.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/sch_adr&lt;2&gt;</twComp><twBEL>XLXI_318/sch_adr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>XLXI_318/sch_adr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y0.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp><twBEL>XLXI_318/w_reg_cmp_eq0000171</twBEL><twBEL>XLXI_318/w_reg_cmp_eq000017_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y0.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y0.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp><twBEL>XLXI_318/w_reg_cmp_eq000033_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y0.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y0.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twLogDel>2.894</twLogDel><twRouteDel>2.023</twRouteDel><twTotDel>4.917</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">XLXN_514</twDestClk><twPctLog>58.9</twPctLog><twPctRoute>41.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.617</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_2</twSrc><twDest BELType="FF">XLXI_318/w_reg</twDest><twTotPathDel>4.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>XLXI_318/sch_adr_2</twSrc><twDest BELType='FF'>XLXI_318/w_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X23Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_318/sch_adr&lt;2&gt;</twComp><twBEL>XLXI_318/sch_adr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y0.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>XLXI_318/sch_adr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y0.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp><twBEL>XLXI_318/w_reg_cmp_eq0000171</twBEL><twBEL>XLXI_318/w_reg_cmp_eq000017_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y0.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y0.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp><twBEL>XLXI_318/w_reg_cmp_eq000033_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y0.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y0.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twLogDel>2.897</twLogDel><twRouteDel>1.486</twRouteDel><twTotDel>4.383</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">XLXN_514</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.628</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_1</twSrc><twDest BELType="FF">XLXI_318/w_reg</twDest><twTotPathDel>4.372</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>XLXI_318/sch_adr_1</twSrc><twDest BELType='FF'>XLXI_318/w_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X23Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X23Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/sch_adr&lt;0&gt;</twComp><twBEL>XLXI_318/sch_adr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y0.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>XLXI_318/sch_adr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y0.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp><twBEL>XLXI_318/w_reg_cmp_eq0000171</twBEL><twBEL>XLXI_318/w_reg_cmp_eq000017_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y0.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y0.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp><twBEL>XLXI_318/w_reg_cmp_eq000033_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y0.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y0.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twLogDel>2.894</twLogDel><twRouteDel>1.478</twRouteDel><twTotDel>4.372</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="10.000">XLXN_514</twDestClk><twPctLog>66.2</twPctLog><twPctRoute>33.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/flag_z (SLICE_X24Y0.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.531</twSlack><twSrc BELType="FF">XLXI_318/fs1_r</twSrc><twDest BELType="FF">XLXI_318/flag_z</twDest><twTotPathDel>4.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/fs1_r</twSrc><twDest BELType='FF'>XLXI_318/flag_z</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y59.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="10.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X26Y59.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y0.SR</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">3.108</twDelInfo><twComp>XLXI_318/fs1_r</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y0.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/flag_z</twComp><twBEL>XLXI_318/flag_z</twBEL></twPathDel><twLogDel>1.361</twLogDel><twRouteDel>3.108</twRouteDel><twTotDel>4.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_514</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;
        TS_F20MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_54/c_6 (SLICE_X42Y4.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.864</twSlack><twSrc BELType="FF">XLXI_54/a_6</twSrc><twDest BELType="FF">XLXI_54/c_6</twDest><twTotPathDel>0.866</twTotPathDel><twClkSkew dest = "0.012" src = "0.010">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_54/a_6</twSrc><twDest BELType='FF'>XLXI_54/c_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X43Y7.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_54/a&lt;6&gt;</twComp><twBEL>XLXI_54/a_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y4.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.323</twDelInfo><twComp>XLXI_54/a&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y4.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_54/c&lt;10&gt;</twComp><twBEL>XLXI_54/c_6</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>0.323</twRouteDel><twTotDel>0.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_514</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/sch_adr_0 (SLICE_X23Y0.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.009</twSlack><twSrc BELType="FF">XLXI_318/flag_z</twSrc><twDest BELType="FF">XLXI_318/sch_adr_0</twDest><twTotPathDel>1.003</twTotPathDel><twClkSkew dest = "0.030" src = "0.036">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/flag_z</twSrc><twDest BELType='FF'>XLXI_318/sch_adr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X24Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>XLXI_318/flag_z</twComp><twBEL>XLXI_318/flag_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y0.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.478</twDelInfo><twComp>XLXI_318/flag_z</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y0.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_318/sch_adr&lt;0&gt;</twComp><twBEL>XLXI_318/sch_adr_0</twBEL></twPathDel><twLogDel>0.525</twLogDel><twRouteDel>0.478</twRouteDel><twTotDel>1.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_514</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/sch_adr_1 (SLICE_X23Y0.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.009</twSlack><twSrc BELType="FF">XLXI_318/flag_z</twSrc><twDest BELType="FF">XLXI_318/sch_adr_1</twDest><twTotPathDel>1.003</twTotPathDel><twClkSkew dest = "0.030" src = "0.036">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_318/flag_z</twSrc><twDest BELType='FF'>XLXI_318/sch_adr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y0.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">XLXN_514</twSrcClk><twPathDel><twSite>SLICE_X24Y0.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>XLXI_318/flag_z</twComp><twBEL>XLXI_318/flag_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y0.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.478</twDelInfo><twComp>XLXI_318/flag_z</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y0.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_318/sch_adr&lt;0&gt;</twComp><twBEL>XLXI_318/sch_adr_1</twBEL></twPathDel><twLogDel>0.525</twLogDel><twRouteDel>0.478</twRouteDel><twTotDel>1.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">XLXN_514</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;
        TS_F20MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINLOWPULSE" name="Tcl" slack="18.562" period="20.000" constraintValue="10.000" deviceLimit="0.719" physResource="XLXI_318/data_reg&lt;1&gt;/CLK" logResource="XLXI_318/data_reg_1/CK" locationPin="SLICE_X2Y43.CLK" clockNet="XLXN_514"/><twPinLimit anchorID="61" type="MINHIGHPULSE" name="Tch" slack="18.562" period="20.000" constraintValue="10.000" deviceLimit="0.719" physResource="XLXI_318/data_reg&lt;1&gt;/CLK" logResource="XLXI_318/data_reg_1/CK" locationPin="SLICE_X2Y43.CLK" clockNet="XLXN_514"/><twPinLimit anchorID="62" type="MINLOWPULSE" name="Tcl" slack="18.562" period="20.000" constraintValue="10.000" deviceLimit="0.719" physResource="XLXI_318/data_reg&lt;1&gt;/CLK" logResource="XLXI_318/data_reg_0/CK" locationPin="SLICE_X2Y43.CLK" clockNet="XLXN_514"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 20 ns HIGH 50 %;" ScopeName="">TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 10 ns HIGH 50%;</twConstName><twItemCnt>9058</twItemCnt><twErrCntSetup>90</twErrCntSetup><twErrCntEndPt>90</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>762</twEndPtCnt><twPathErrCnt>108</twPathErrCnt><twMinPer>88.400</twMinPer></twConstHead><twPathRptBanner iPaths="18" iCriticalPaths="6" sType="EndPoint">Paths for end point XLXI_220/crc_7 (SLICE_X5Y3.CIN), 18 paths
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.275</twSlack><twSrc BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_7</twDest><twTotPathDel>5.525</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="68.750">XLXN_678</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB8</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y1.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>XLXN_517&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y1.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y3.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;6&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;6&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;7&gt;</twBEL><twBEL>XLXI_220/crc_7</twBEL></twPathDel><twLogDel>4.432</twLogDel><twRouteDel>1.093</twRouteDel><twTotDel>5.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">XLXN_681</twDestClk><twPctLog>80.2</twPctLog><twPctRoute>19.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.806</twSlack><twSrc BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_7</twDest><twTotPathDel>5.056</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="68.750">XLXN_678</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y0.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>XLXN_517&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y0.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;1&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y1.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y1.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y2.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y2.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y3.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;6&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;6&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;7&gt;</twBEL><twBEL>XLXI_220/crc_7</twBEL></twPathDel><twLogDel>4.395</twLogDel><twRouteDel>0.661</twRouteDel><twTotDel>5.056</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">XLXN_681</twDestClk><twPctLog>86.9</twPctLog><twPctRoute>13.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.799</twSlack><twSrc BELType="RAM">XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_7</twDest><twTotPathDel>5.049</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y0.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="68.750">XLXN_678</twSrcClk><twPathDel><twSite>RAMB16_X0Y0.DOB17</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_338/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y2.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.860</twDelInfo><twComp>XLXN_517&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y2.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;5&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y3.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y3.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;6&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;6&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;7&gt;</twBEL><twBEL>XLXI_220/crc_7</twBEL></twPathDel><twLogDel>4.189</twLogDel><twRouteDel>0.860</twRouteDel><twTotDel>5.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">XLXN_681</twDestClk><twPctLog>83.0</twPctLog><twPctRoute>17.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_222/stack2_1_4 (SLICE_X2Y60.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.221</twSlack><twSrc BELType="RAM">XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_222/stack2_1_4</twDest><twTotPathDel>5.471</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_222/stack2_1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="68.750">XLXN_678</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOB16</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y60.BY</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>XLXN_528&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>XLXI_222/stack2_1_5</twComp><twBEL>XLXI_222/stack2_1_4</twBEL></twPathDel><twLogDel>2.779</twLogDel><twRouteDel>2.692</twRouteDel><twTotDel>5.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">XLXN_681</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_222/stack2_3_4 (SLICE_X2Y61.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.221</twSlack><twSrc BELType="RAM">XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_222/stack2_3_4</twDest><twTotPathDel>5.471</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_222/stack2_3_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB16_X0Y2.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="68.750">XLXN_678</twSrcClk><twPathDel><twSite>RAMB16_X0Y2.DOB16</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y61.BY</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>XLXN_528&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>XLXI_222/stack2_3_5</twComp><twBEL>XLXI_222/stack2_3_4</twBEL></twPathDel><twLogDel>2.779</twLogDel><twRouteDel>2.692</twRouteDel><twTotDel>5.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="70.000">XLXN_681</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/tick_2 (SLICE_X19Y3.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.901</twSlack><twSrc BELType="FF">XLXI_222/tick_1</twSrc><twDest BELType="FF">XLXI_222/tick_2</twDest><twTotPathDel>0.901</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>XLXI_222/tick_1</twSrc><twDest BELType='FF'>XLXI_222/tick_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twSrcClk><twPathDel><twSite>SLICE_X18Y3.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp><twBEL>XLXI_222/tick_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y3.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.372</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y3.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_222/tick&lt;2&gt;</twComp><twBEL>XLXI_222/tick_2</twBEL></twPathDel><twLogDel>0.529</twLogDel><twRouteDel>0.372</twRouteDel><twTotDel>0.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_332/tx/clock_counter_3 (SLICE_X37Y14.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.980</twSlack><twSrc BELType="FF">XLXI_332/clock_counter_16</twSrc><twDest BELType="FF">XLXI_332/tx/clock_counter_3</twDest><twTotPathDel>0.980</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_332/clock_counter_16</twSrc><twDest BELType='FF'>XLXI_332/tx/clock_counter_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twSrcClk><twPathDel><twSite>SLICE_X39Y16.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_332/clock_counter&lt;16&gt;</twComp><twBEL>XLXI_332/clock_counter_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.498</twDelInfo><twComp>XLXI_332/clock_counter&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y14.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_332/tx/clock_counter&lt;3&gt;</twComp><twBEL>XLXI_332/tx/clock_counter_3</twBEL></twPathDel><twLogDel>0.482</twLogDel><twRouteDel>0.498</twRouteDel><twTotDel>0.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_332/tx/clock_counter_2 (SLICE_X37Y14.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.980</twSlack><twSrc BELType="FF">XLXI_332/clock_counter_16</twSrc><twDest BELType="FF">XLXI_332/tx/clock_counter_2</twDest><twTotPathDel>0.980</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_332/clock_counter_16</twSrc><twDest BELType='FF'>XLXI_332/tx/clock_counter_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twSrcClk><twPathDel><twSite>SLICE_X39Y16.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_332/clock_counter&lt;16&gt;</twComp><twBEL>XLXI_332/clock_counter_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.498</twDelInfo><twComp>XLXI_332/clock_counter&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y14.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_332/tx/clock_counter&lt;3&gt;</twComp><twBEL>XLXI_332/tx/clock_counter_2</twBEL></twPathDel><twLogDel>0.482</twLogDel><twRouteDel>0.498</twRouteDel><twTotDel>0.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="80"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="81" type="MINLOWPULSE" name="Trpw" slack="17.224" period="20.000" constraintValue="10.000" deviceLimit="1.388" physResource="XLXI_332/clock_counter&lt;2&gt;/SR" logResource="XLXI_332/clock_counter_2/SR" locationPin="SLICE_X39Y9.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="82" type="MINHIGHPULSE" name="Trpw" slack="17.224" period="20.000" constraintValue="10.000" deviceLimit="1.388" physResource="XLXI_332/clock_counter&lt;2&gt;/SR" logResource="XLXI_332/clock_counter_2/SR" locationPin="SLICE_X39Y9.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="83" type="MINLOWPULSE" name="Trpw" slack="17.224" period="20.000" constraintValue="10.000" deviceLimit="1.388" physResource="XLXI_332/clock_counter&lt;2&gt;/SR" logResource="XLXI_332/clock_counter_3/SR" locationPin="SLICE_X39Y9.SR" clockNet="XLXI_333/a&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="84" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 20 ns HIGH 50 %;" ScopeName="">TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3.2 HIGH 50%;</twConstName><twItemCnt>21776</twItemCnt><twErrCntSetup>749</twErrCntSetup><twErrCntEndPt>749</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2085</twEndPtCnt><twPathErrCnt>5415</twPathErrCnt><twMinPer>47.910</twMinPer></twConstHead><twPathRptBanner iPaths="17" iCriticalPaths="17" sType="EndPoint">Paths for end point XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y9.ADDRA10), 17 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.332</twSlack><twSrc BELType="FF">XLXI_222/stack_1_2</twSrc><twDest BELType="RAM">XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>5.443</twTotPathDel><twClkSkew dest = "1.972" src = "6.111">4.139</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_222/stack_1_2</twSrc><twDest BELType='RAM'>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twSrcClk><twPathDel><twSite>SLICE_X2Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/stack_1_3</twComp><twBEL>XLXI_222/stack_1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>XLXI_222/stack_1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_lut&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>XLXN_567&lt;4&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;4&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y9.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>XLXN_567&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y9.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.674</twLogDel><twRouteDel>2.769</twRouteDel><twTotDel>5.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">XLXN_678</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.153</twSlack><twSrc BELType="FF">XLXI_222/stack_1_0</twSrc><twDest BELType="RAM">XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>5.268</twTotPathDel><twClkSkew dest = "1.972" src = "6.107">4.135</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_222/stack_1_0</twSrc><twDest BELType='RAM'>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twSrcClk><twPathDel><twSite>SLICE_X2Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/stack_1_1</twComp><twBEL>XLXI_222/stack_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y56.F2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>XLXI_222/stack_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y56.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXN_567&lt;0&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_lut&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>XLXN_567&lt;4&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;4&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y9.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>XLXN_567&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y9.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.787</twLogDel><twRouteDel>2.481</twRouteDel><twTotDel>5.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">XLXN_678</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.151</twSlack><twSrc BELType="FF">XLXI_222/stack_1_2</twSrc><twDest BELType="RAM">XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>5.262</twTotPathDel><twClkSkew dest = "1.972" src = "6.111">4.139</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_222/stack_1_2</twSrc><twDest BELType='RAM'>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twSrcClk><twPathDel><twSite>SLICE_X2Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/stack_1_3</twComp><twBEL>XLXI_222/stack_1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>XLXI_222/stack_1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>XLXN_567&lt;4&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;4&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y9.ADDRA10</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.762</twDelInfo><twComp>XLXN_567&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y9.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.493</twLogDel><twRouteDel>2.769</twRouteDel><twTotDel>5.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">XLXN_678</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="23" sType="EndPoint">Paths for end point XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y3.ADDRA12), 23 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.257</twSlack><twSrc BELType="FF">XLXI_222/stack_1_2</twSrc><twDest BELType="RAM">XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>5.353</twTotPathDel><twClkSkew dest = "1.957" src = "6.111">4.154</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_222/stack_1_2</twSrc><twDest BELType='RAM'>XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twSrcClk><twPathDel><twSite>SLICE_X2Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/stack_1_3</twComp><twBEL>XLXI_222/stack_1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>XLXI_222/stack_1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_lut&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXN_567&lt;4&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;4&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>XLXN_567&lt;6&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;6&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>XLXN_567&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.787</twLogDel><twRouteDel>2.566</twRouteDel><twTotDel>5.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">XLXN_678</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.078</twSlack><twSrc BELType="FF">XLXI_222/stack_1_0</twSrc><twDest BELType="RAM">XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>5.178</twTotPathDel><twClkSkew dest = "1.957" src = "6.107">4.150</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_222/stack_1_0</twSrc><twDest BELType='RAM'>XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twSrcClk><twPathDel><twSite>SLICE_X2Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/stack_1_1</twComp><twBEL>XLXI_222/stack_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y56.F2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>XLXI_222/stack_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y56.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXN_567&lt;0&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_lut&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXN_567&lt;4&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;4&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>XLXN_567&lt;6&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;6&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>XLXN_567&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.900</twLogDel><twRouteDel>2.278</twRouteDel><twTotDel>5.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">XLXN_678</twDestClk><twPctLog>56.0</twPctLog><twPctRoute>44.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.076</twSlack><twSrc BELType="FF">XLXI_222/stack_1_2</twSrc><twDest BELType="RAM">XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>5.172</twTotPathDel><twClkSkew dest = "1.957" src = "6.111">4.154</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_222/stack_1_2</twSrc><twDest BELType='RAM'>XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twSrcClk><twPathDel><twSite>SLICE_X2Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/stack_1_3</twComp><twBEL>XLXI_222/stack_1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>XLXI_222/stack_1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXN_567&lt;4&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;4&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>XLXN_567&lt;6&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;6&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y3.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>XLXN_567&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y3.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_329/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.606</twLogDel><twRouteDel>2.566</twRouteDel><twTotDel>5.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">XLXN_678</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="23" sType="EndPoint">Paths for end point XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y9.ADDRA12), 23 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.182</twSlack><twSrc BELType="FF">XLXI_222/stack_1_2</twSrc><twDest BELType="RAM">XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>5.293</twTotPathDel><twClkSkew dest = "1.972" src = "6.111">4.139</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_222/stack_1_2</twSrc><twDest BELType='RAM'>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twSrcClk><twPathDel><twSite>SLICE_X2Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/stack_1_3</twComp><twBEL>XLXI_222/stack_1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>XLXI_222/stack_1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_lut&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXN_567&lt;4&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;4&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>XLXN_567&lt;6&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;6&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y9.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>XLXN_567&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y9.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.787</twLogDel><twRouteDel>2.506</twRouteDel><twTotDel>5.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">XLXN_678</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.003</twSlack><twSrc BELType="FF">XLXI_222/stack_1_0</twSrc><twDest BELType="RAM">XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>5.118</twTotPathDel><twClkSkew dest = "1.972" src = "6.107">4.135</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_222/stack_1_0</twSrc><twDest BELType='RAM'>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X2Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twSrcClk><twPathDel><twSite>SLICE_X2Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/stack_1_1</twComp><twBEL>XLXI_222/stack_1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y56.F2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>XLXI_222/stack_1_0</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y56.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXN_567&lt;0&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_lut&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;0&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXN_567&lt;4&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;4&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>XLXN_567&lt;6&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;6&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y9.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>XLXN_567&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y9.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.900</twLogDel><twRouteDel>2.218</twRouteDel><twTotDel>5.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">XLXN_678</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-8.001</twSlack><twSrc BELType="FF">XLXI_222/stack_1_2</twSrc><twDest BELType="RAM">XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>5.112</twTotPathDel><twClkSkew dest = "1.972" src = "6.111">4.139</twClkSkew><twDelConst>1.250</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_222/stack_1_2</twSrc><twDest BELType='RAM'>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">XLXN_681</twSrcClk><twPathDel><twSite>SLICE_X2Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/stack_1_3</twComp><twBEL>XLXI_222/stack_1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.007</twDelInfo><twComp>XLXI_222/stack_1_2</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y57.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>XLXN_567&lt;2&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;2&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>XLXN_567&lt;4&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;4&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_222/Msub_adr_w_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>XLXN_567&lt;6&gt;</twComp><twBEL>XLXI_222/Msub_adr_w_cy&lt;6&gt;</twBEL><twBEL>XLXI_222/Msub_adr_w_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y9.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>XLXN_567&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y9.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_326/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>2.606</twLogDel><twRouteDel>2.506</twRouteDel><twTotDel>5.112</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="31.250">XLXN_678</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/tick1_1 (SLICE_X44Y49.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.877</twSlack><twSrc BELType="FF">XLXI_300/tick1_0</twSrc><twDest BELType="FF">XLXI_300/tick1_1</twDest><twTotPathDel>0.877</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tick1_0</twSrc><twDest BELType='FF'>XLXI_300/tick1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">XLXN_678</twSrcClk><twPathDel><twSite>SLICE_X44Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y49.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_1</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">XLXN_678</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_1 (SLICE_X39Y51.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.884</twSlack><twSrc BELType="FF">XLXI_12/r_sync_0</twSrc><twDest BELType="FF">XLXI_12/r_sync_1</twDest><twTotPathDel>0.884</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_12/r_sync_0</twSrc><twDest BELType='FF'>XLXI_12/r_sync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">XLXN_678</twSrcClk><twPathDel><twSite>SLICE_X39Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.395</twDelInfo><twComp>XLXI_12/r_sync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y51.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.395</twRouteDel><twTotDel>0.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">XLXN_678</twDestClk><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_328/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B (RAMB16_X0Y8.ADDRB6), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.935</twSlack><twSrc BELType="FF">XLXI_300/sch_tki_1</twSrc><twDest BELType="RAM">XLXI_328/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twTotPathDel>0.935</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>XLXI_300/sch_tki_1</twSrc><twDest BELType='RAM'>XLXI_328/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">XLXN_678</twSrcClk><twPathDel><twSite>SLICE_X3Y79.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_300/sch_tki&lt;0&gt;</twComp><twBEL>XLXI_300/sch_tki_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y8.ADDRB6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.640</twDelInfo><twComp>XLXI_300/sch_tki&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y8.CLKB</twSite><twDelType>Tbcka</twDelType><twDelInfo twEdge="twFalling">-0.114</twDelInfo><twComp>XLXI_328/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_328/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twLogDel>0.295</twLogDel><twRouteDel>0.640</twRouteDel><twTotDel>0.935</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">XLXN_678</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINLOWPULSE" name="Tbpwl" slack="3.486" period="6.250" constraintValue="3.125" deviceLimit="1.382" physResource="XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA" logResource="XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="XLXN_678"/><twPinLimit anchorID="111" type="MINHIGHPULSE" name="Tbpwh" slack="3.486" period="6.250" constraintValue="3.125" deviceLimit="1.382" physResource="XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA" logResource="XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA" locationPin="RAMB16_X0Y2.CLKA" clockNet="XLXN_678"/><twPinLimit anchorID="112" type="MINLOWPULSE" name="Tbpwl" slack="3.486" period="6.250" constraintValue="3.125" deviceLimit="1.382" physResource="XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB" logResource="XLXI_342/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB" locationPin="RAMB16_X0Y2.CLKB" clockNet="XLXN_678"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="113"><twConstRollup name="TS_F20MHz" fullName="TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="153.312" errors="0" errorRollup="839" items="108" itemsRollup="35868"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK0_BUF" fullName="TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;         TS_F20MHz HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="12.276" actualRollup="N/A" errors="0" errorRollup="0" items="5034" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK180_BUF" fullName="TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 10 ns HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="88.400" actualRollup="N/A" errors="90" errorRollup="0" items="9058" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLKFX_BUF" fullName="TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3.2 HIGH 50%;" type="child" depth="1" requirement="6.250" prefType="period" actual="47.910" actualRollup="N/A" errors="749" errorRollup="0" items="21776" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="114">2</twUnmetConstCnt><twDataSheet anchorID="115" twNameLen="15"><twClk2SUList anchorID="116" twDestWidth="6"><twDest>F20MHz</twDest><twClk2SU><twSrc>F20MHz</twSrc><twRiseRise>11.897</twRiseRise><twFallRise>7.037</twFallRise><twRiseFall>5.297</twRiseFall><twFallFall>1.676</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="117"><twErrCnt>839</twErrCnt><twScore>3673234</twScore><twSetupScore>3673234</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>35976</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5072</twConnCnt></twConstCov><twStats anchorID="118"><twMinPer>88.400</twMinPer><twFootnote number="1" /><twMaxFreq>11.312</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Nov 07 13:27:48 2013 </twTimestamp></twFoot><twClientInfo anchorID="119"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 192 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
