Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5656107e06fb461299f556ed0368f8fd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_uart6_kc705_behav xil_defaultlib.testbench_uart6_kc705 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into picoblaze_reset_int is out of bounds [G:/Architektora_Kom/project_2/project_2.srcs/sources_1/new/auto_baud_rate_control.v:2158]
WARNING: [VRFC 10-1783] select index 2 into picoblaze_reset_int is out of bounds [G:/Architektora_Kom/project_2/project_2.srcs/sources_1/new/auto_baud_rate_control.v:2164]
WARNING: [VRFC 10-1783] select index 3 into picoblaze_reset_int is out of bounds [G:/Architektora_Kom/project_2/project_2.srcs/sources_1/new/auto_baud_rate_control.v:2170]
WARNING: [VRFC 10-1783] select index 4 into picoblaze_reset_int is out of bounds [G:/Architektora_Kom/project_2/project_2.srcs/sources_1/new/auto_baud_rate_control.v:2176]
WARNING: [VRFC 10-1783] select index 5 into picoblaze_reset_int is out of bounds [G:/Architektora_Kom/project_2/project_2.srcs/sources_1/new/auto_baud_rate_control.v:2182]
WARNING: [VRFC 10-1783] select index 6 into picoblaze_reset_int is out of bounds [G:/Architektora_Kom/project_2/project_2.srcs/sources_1/new/auto_baud_rate_control.v:2188]
WARNING: [VRFC 10-1783] select index 7 into picoblaze_reset_int is out of bounds [G:/Architektora_Kom/project_2/project_2.srcs/sources_1/new/auto_baud_rate_control.v:2194]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111111111111...
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FD
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000110000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT6_2(INIT=64'b1100110000110011...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111011101110111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111111111111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100101000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111011100001000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1101000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100111111001111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1100000011001100...
Compiling module unisims_ver.FDR
Compiling module unisims_ver.LUT6_2(INIT=64'b1000000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.LUT6_2(INIT=64'b0100001110111100...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001100111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1010001010000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b01)
Compiling module unisims_ver.LUT6_2(INIT=64'b0110100000000000...
Compiling module unisims_ver.FDRE_default_1
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010010100110...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001001010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110100101101001...
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.kcpsm6(hwbuild=8'b01000001,inter...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b101010101...
Compiling module unisims_ver.BSCANE2(JTAG_CHAIN=2)
Compiling module xil_defaultlib.jtag_loader_6(C_FAMILY="7S",C_BR...
Compiling module xil_defaultlib.auto_baud_rate_control_default
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT6_2(INIT=64'b1100110010010000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111010011111100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1100111110101010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110110000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111111110000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module xil_defaultlib.uart_tx6_default
Compiling module unisims_ver.LUT6_2(INIT=64'b1100110011110000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1100101011111111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111000011001100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110110011001100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module xil_defaultlib.uart_rx6_default
Compiling module xil_defaultlib.uart6_kc705
Compiling architecture behavior of entity xil_defaultlib.testbench_uart6_kc705
Built simulation snapshot testbench_uart6_kc705_behav
