0.6
2018.3
Dec  7 2018
00:33:28
F:/WORK/prj_fpga/multi/mult_cell.v,1686722008,verilog,,F:/WORK/prj_fpga/multi/mult_line.v,,mult_cell,,,,,,,,
F:/WORK/prj_fpga/multi/mult_line.v,1686724003,verilog,,F:/WORK/prj_fpga/multi/tb_mult.v,,mult_line,,,,,,,,
F:/WORK/prj_fpga/multi/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/WORK/prj_fpga/multi/tb_mult.v,1686722444,verilog,,,,mult_line_tb,,,,,,,,
