datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity
stm32f722,What is the bit_offset of CC3P field from CCER register from TIM2 peripheral for STM32F722 microcontroller?,9,CC3P,CC3P,CC3P,CC3P,0.2156423,0.2156423,0.2156423,0.2156423
stm32f722,What is the description of TXE field from ISR register from I2C1 peripheral for STM32F722 microcontroller?,"Transmit data register empty
              (transmitters)",TXE: Transmit data register empty (transmitters),TXE: Transmit data register empty (transmitters),TXE: Transmit data register empty (transmitters),TXE: Transmit data register empty (transmitters),0.88057536,0.88057536,0.88057536,0.88057536
stm32f722,What is the bit_offset of MOE field from BDTR register from TIM8 peripheral for STM32F722 microcontroller?,15,15,0,15,0,0.9999998,0.9999998,0.36881483,0.36881483
stm32f722,What is the description of SCAN field from CR1 register from ADC1 peripheral for STM32F722 microcontroller?,Scan mode,Scan mode,Scan mode,Scan mode,Scan mode,0.9999999,0.9999999,0.9999999,0.9999999
stm32f722,What is the bit_offset of EPTYP field from OTG_HS_DIEPCTL6 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,18,14,12,14,12,0.7556212,0.7556212,0.6573684,0.6573684
stm32f722,List all the fields of BKP8R register from RTC peripheral for STM32F722 microcontroller.,BKP,"BKP8R, BKP9R, BKP10R, BKP11R, BKP12R, BKP13R, BKP14R, BKP15R, BKP16R, BKP17R, BKP18R, BKP19R, BKP20R, BKP21R, BKP22R, BKP23R, BKP24R, BKP25R, BKP26R, BKP27R, BKP28R, BKP29R, BKP30R, BKP31R, BKP32R, BKP33R, BKP34R, BKP35R, BKP36R, BKP37R, BKP38R, BKP39R, BKP40R, BKP41R, BKP42R, BKP43R, BKP44R, BKP45R, BKP46R, BKP47R, BKP48R, BKP49R, BKP50R, BKP51R, BKP52R, BKP53R, BKP54R, BKP55R, BKP56R, BKP57R, BKP58R, BKP59R, BKP60R, BKP61R, BKP62R, BKP63R, BKP64R, BKP65R, BKP66R, BKP67R, BKP68R, BKP69R, BKP70R, BKP71R, BKP72R, BKP73R, BKP74R, BKP75R, BKP76R, BKP77R, BKP78R, BKP79R, BKP80R, BKP81R, BKP82R, BKP83R, BKP84R, BKP85R, BKP86R, BKP87R, BKP88R, BKP89R, BKP90R, BKP91R, BKP92R, BKP93R, BKP94R, BKP95R, BKP96R, BKP97R, BKP98R, BKP99R, BKP100R, BKP101R, BKP102R, BKP103R, BKP104R, BKP105R, BKP106R, BKP107R, BKP108R, BKP109R, BKP110R, BKP111R, BKP112R, BKP113R, BKP114R, BKP115","BKPDRV8, BKPDS8, BKPDL8, BKPDR8, BKPDT8, BKPDU8, BKPDV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BK","BKP8R, BKP9R, BKP10R, BKP11R, BKP12R, BKP13R, BKP14R, BKP15R, BKP16R, BKP17R, BKP18R, BKP19R, BKP20R, BKP21R, BKP22R, BKP23R, BKP24R, BKP25R, BKP26R, BKP27R, BKP28R, BKP29R, BKP30R, BKP31R, BKP32R, BKP33R, BKP34R, BKP35R, BKP36R, BKP37R, BKP38R, BKP39R, BKP40R, BKP41R, BKP42R, BKP43R, BKP44R, BKP45R, BKP46R, BKP47R, BKP48R, BKP49R, BKP50R, BKP51R, BKP52R, BKP53R, BKP54R, BKP55R, BKP56R, BKP57R, BKP58R, BKP59R, BKP60R, BKP61R, BKP62R, BKP63R, BKP64R, BKP65R, BKP66R, BKP67R, BKP68R, BKP69R, BKP70R, BKP71R, BKP72R, BKP73R, BKP74R, BKP75R, BKP76R, BKP77R, BKP78R, BKP79R, BKP80R, BKP81R, BKP82R, BKP83R, BKP84R, BKP85R, BKP86R, BKP87R, BKP88R, BKP89R, BKP90R, BKP91R, BKP92R, BKP93R, BKP94R, BKP95R, BKP96R, BKP97R, BKP98R, BKP99R, BKP100R, BKP101R, BKP102R, BKP103R, BKP104R, BKP105R, BKP106R, BKP107R, BKP108R, BKP109R, BKP110R, BKP111R, BKP112R, BKP113R, BKP114R, BKP115","BKPDRV8, BKPDS8, BKPDL8, BKPDR8, BKPDT8, BKPDU8, BKPDV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BKPDT8, BKPDRV8, BKPDS8, BKPDR8, BKPDT8, BKPDU8, BKPDL8, BKPDR8, BK",0.28778666,0.28778666,0.27174073,0.27174073
stm32f722,What is the description of PRTADDR field from OTG_HS_HCSPLT6 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,Port address,Port address field for channel 6.,"Port address field of OTG_HS_HCSPLTx register (x = 0..15, where x = Channel number) for USB_OTG HS 0x6E0 0x504 OTG_HCSPLTx 0x524 ....",Port address field for channel 6.,"Port address field of OTG_HS_HCSPLTx register (x = 0..15, where x = Channel number) for USB_OTG HS 0x6E0 0x504 OTG_HCSPLTx 0x524 ....",0.6986163,0.6986163,0.50189054,0.50189054
stm32f722,What is the description of EPTYP field from OTG_FS_DIEPCTL5 register from OTG_FS_DEVICE peripheral for STM32F722 microcontroller?,EPTYP,Endpoint Type,"Endpoint Type (00 = Control, 01 = Isochronous, 10 = Bulk, 11 = Interrupt, 10 = Asynchronous)",Endpoint Type,"Endpoint Type (00 = Control, 01 = Isochronous, 10 = Bulk, 11 = Interrupt, 10 = Asynchronous)",0.2028397,0.2028397,0.20018137,0.20018137
stm32f722,What is the bit_offset of TAMP3E field from TAMPCR register from RTC peripheral for STM32F722 microcontroller?,5,24,3,24,3,0.6173279,0.6173279,0.75656724,0.75656724
stm32f722,What is the bit_offset of MPSIZ field from OTG_FS_HCCHAR0 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,0,0x40,0,0x40,0,0.5981135,0.5981135,1.0000001,1.0000001
stm32f722,What is the bit_width of REV_OUT field from CR register from CRC peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of BBERRM field from OTG_HS_HCINTMSK2 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
stm32f722,What is the bit_offset of HPRTINT field from OTG_HS_GINTSTS register from OTG_HS_GLOBAL peripheral for STM32F722 microcontroller?,24,15,15,15,15,0.69689786,0.69689786,0.69689786,0.69689786
stm32f722,What is the address_offset of OTG_HS_HCTSIZ6 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,0x1d0,0x530,0x530,0x530,0x530,0.77437246,0.77437246,0.77437246,0.77437246
stm32f722,What is the bit_width of OSPEEDR2 field from OSPEEDR register from GPIOA peripheral for STM32F722 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
stm32f722,What is the bit_width of PREDIV_A field from PRER register from RTC peripheral for STM32F722 microcontroller?,7,10,15,10,15,0.73856735,0.73856735,0.6241758,0.6241758
stm32f722,List all the fields of PSC register from TIM4 peripheral for STM32F722 microcontroller.,PSC,"PSC, ARR, RCR, CNT, TIMx_PSC, TIMx_ARR, TIMx_RCR, TIMx_CNT, TIM8_PSC, TIM8_ARR, TIM8_RCR, TIM8_CNT, TIM9_PSC, TIM9_ARR, TIM9_RCR, TIM9_CNT, TIM10_PSC, TIM10_ARR, TIM10_RCR, TIM10_CNT, TIM11_PSC, TIM11_ARR, TIM11_RCR, TIM11_CNT, TIM12_PSC, TIM12_ARR, TIM12_RCR, TIM12_CNT, TIM13_PSC, TIM13_ARR, TIM13_RCR, TIM13_CNT, TIM14_PSC, TIM14_ARR, TIM14_RCR, TIM14_CNT, TIM15_PSC, TIM15_ARR, TIM15_RCR, TIM15_CNT, TIM16_PSC, TIM16_ARR, TIM16_RCR, TIM16_CNT, TIM17_PSC, TIM17_ARR, TIM17_RCR, TIM17_CNT, TIM18_PSC, TIM18_ARR, TIM18_RCR, TIM18_CNT, TIM19_PSC, TIM19_ARR, TIM19_RCR, TIM19_CNT, TIM20_PSC, TIM20_ARR, TIM20_RCR, TIM20_CNT, TIM21_PSC, TIM21_ARR, TIM21_RCR, TIM21_CNT, TIM22_PSC, TIM22_ARR, TIM22_RCR, TIM22_CNT, TIM23_PSC, TIM23_ARR, TIM23_RCR, TIM23_CNT, TIM24_PSC, TIM24_ARR, TIM24_RCR, TIM24_CNT, TIM25_PSC, TIM25_ARR, TIM25_RCR, TIM25_CNT, TIM26_PSC, TIM26_ARR, TIM26_RCR, TIM26_CNT, TIM27_PSC, TIM27_ARR, TIM27_RCR, TIM27_CNT, TIM28_PSC, TIM28_ARR, TIM28_RCR, TIM28_CNT, TIM29_PSC, TIM29_ARR, TIM29_RCR, TIM29_CNT, TIM30_PSC, TIM30_ARR, TIM30_RCR, TIM30_CNT,","PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC,","PSC, ARR, RCR, CNT, TIMx_PSC, TIMx_ARR, TIMx_RCR, TIMx_CNT, TIM8_PSC, TIM8_ARR, TIM8_RCR, TIM8_CNT, TIM9_PSC, TIM9_ARR, TIM9_RCR, TIM9_CNT, TIM10_PSC, TIM10_ARR, TIM10_RCR, TIM10_CNT, TIM11_PSC, TIM11_ARR, TIM11_RCR, TIM11_CNT, TIM12_PSC, TIM12_ARR, TIM12_RCR, TIM12_CNT, TIM13_PSC, TIM13_ARR, TIM13_RCR, TIM13_CNT, TIM14_PSC, TIM14_ARR, TIM14_RCR, TIM14_CNT, TIM15_PSC, TIM15_ARR, TIM15_RCR, TIM15_CNT, TIM16_PSC, TIM16_ARR, TIM16_RCR, TIM16_CNT, TIM17_PSC, TIM17_ARR, TIM17_RCR, TIM17_CNT, TIM18_PSC, TIM18_ARR, TIM18_RCR, TIM18_CNT, TIM19_PSC, TIM19_ARR, TIM19_RCR, TIM19_CNT, TIM20_PSC, TIM20_ARR, TIM20_RCR, TIM20_CNT, TIM21_PSC, TIM21_ARR, TIM21_RCR, TIM21_CNT, TIM22_PSC, TIM22_ARR, TIM22_RCR, TIM22_CNT, TIM23_PSC, TIM23_ARR, TIM23_RCR, TIM23_CNT, TIM24_PSC, TIM24_ARR, TIM24_RCR, TIM24_CNT, TIM25_PSC, TIM25_ARR, TIM25_RCR, TIM25_CNT, TIM26_PSC, TIM26_ARR, TIM26_RCR, TIM26_CNT, TIM27_PSC, TIM27_ARR, TIM27_RCR, TIM27_CNT, TIM28_PSC, TIM28_ARR, TIM28_RCR, TIM28_CNT, TIM29_PSC, TIM29_ARR, TIM29_RCR, TIM29_CNT, TIM30_PSC, TIM30_ARR, TIM30_RCR, TIM30_CNT,","PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC, PSC,",0.307857,0.307857,0.5750265,0.5750265
stm32f722,What is the bit_offset of FSC11 field from FS1R register from CAN1 peripheral for STM32F722 microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999
stm32f722,What is the description of IREN field from SR register from FMC peripheral for STM32F722 microcontroller?,IREN,IENREN,Enable/Disable Interrupts,IENREN,Enable/Disable Interrupts,0.5920662,0.5920662,0.110724136,0.110724136
stm32f722,What is the bit_width of MODER7 field from MODER register from GPIOF peripheral for STM32F722 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
stm32f722,What is the address_offset of OTG_HS_DIEPINT7 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,0x1e8,0xB28,0xB28,0xB28,0xB28,0.6516609,0.6516609,0.6516609,0.6516609
stm32f722,What is the bit_offset of HTIE field from S3CR register from DMA1 peripheral for STM32F722 microcontroller?,3,15,19,15,19,0.6004617,0.6004617,0.48534328,0.48534328
stm32f722,What is the bit_offset of MME field from CR1 register from UART4 peripheral for STM32F722 microcontroller?,13,0x08),12) 0x0c) SYSCFG_MMECR1 . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R .,0x08),12) 0x0c) SYSCFG_MMECR1 . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R . s e R .,0.20911737,0.20911737,0.1122794,0.1122794
stm32f722,What is the bit_width of TEACK field from ISR register from UART8 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of FB5 field from F9R1 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the bit_offset of FB27 field from F10R2 register from CAN1 peripheral for STM32F722 microcontroller?,27,0x218,27,0x218,27,0.45923257,0.45923257,1.0000001,1.0000001
stm32f722,What is the bit_width of PS field from CR1 register from USART6 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of CKPOL field from CFGR register from LPTIM1 peripheral for STM32F722 microcontroller?,1,28,12,28,12,0.47213537,0.47213537,0.58160675,0.58160675
stm32f722,What is the address_offset of CNT register from TIM5 peripheral for STM32F722 microcontroller?,0x24,0x24,0x24,0x24,0x24,1.0000002,1.0000002,1.0000002,1.0000002
stm32f722,What is the description of MCNT field from OTG_FS_HCCHAR0 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,Multicount,MCNT field from OTG_FS_HCCHAR0 register from OTG_FS_HOST peripheral for STM32F722 microcontroller.,Number of microframes for host mode operation.,MCNT field from OTG_FS_HCCHAR0 register from OTG_FS_HOST peripheral for STM32F722 microcontroller.,Number of microframes for host mode operation.,0.029935453,0.029935453,0.25719482,0.25719482
stm32f722,What is the description of BKP22R register from RTC peripheral for STM32F722 microcontroller?,backup register,RTC_BKP22R BKP 21:0],BKP22R BKP 221°] [/INST] 0x54,RTC_BKP22R BKP 21:0],BKP22R BKP 221°] [/INST] 0x54,0.15182535,0.15182535,0.0400384,0.0400384
stm32f722,What is the description of FB9 field from F7R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x214,Fault Boundary 9 Register 13:0],0x214,Fault Boundary 9 Register 13:0],0.17754865,0.17754865,0.06494068,0.06494068
stm32f722,What is the bit_offset of FB7 field from F4R1 register from CAN1 peripheral for STM32F722 microcontroller?,7,0x180,10,0x180,10,0.255979,0.255979,0.73856735,0.73856735
stm32f722,What is the description of FB26 field from F21R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,Fault Buffer 26 Data Low Byte.,Fable 26. DMA1 request mapping ................................................... 221,Fault Buffer 26 Data Low Byte.,Fable 26. DMA1 request mapping ................................................... 221,0.23481336,0.23481336,0.053770624,0.053770624
stm32f722,What is the bit_width of STALLM field from OTG_FS_HCINTMSK8 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of MODER15 field from MODER register from GPIOA peripheral for STM32F722 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
stm32f722,What is the description of FB25 field from F16R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,FMC_FB25 register address for CAN1 peripheral.,Flexible data rate for FB25 bit times.,FMC_FB25 register address for CAN1 peripheral.,Flexible data rate for FB25 bit times.,0.097221635,0.097221635,0.36706805,0.36706805
stm32f722,What is the description of CRCEN field from CR1 register from SPI3 peripheral for STM32F722 microcontroller?,"Hardware CRC calculation
              enable",Enable CRC calculation.,Enable CRC calculation.,Enable CRC calculation.,Enable CRC calculation.,0.8482149,0.8482149,0.8482149,0.8482149
stm32f722,What is the bit_offset of MODER2 field from MODER register from GPIOB peripheral for STM32F722 microcontroller?,4,20,2,20,2,0.5678148,0.5678148,0.8337252,0.8337252
stm32f722,What is the description of FB22 field from F18R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x224 -,0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x,0x224 -,0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x22 0x,0.17736185,0.17736185,0.17154437,0.17154437
stm32f722,What is the bit_offset of BR8 field from BSRR register from GPIOH peripheral for STM32F722 microcontroller?,24,16,8,16,8,0.7363719,0.7363719,0.7101001,0.7101001
stm32f722,What is the description of OC2M field from CCMR1_Output register from TIM2 peripheral for STM32F722 microcontroller?,OC2M,Output Compare mode a 3 8 E 3 8 8 q. 8 00 2.0 M m m Lé 8 C04 S [110] m 8 8 DC 2.0 M m % 8 m 5: 8 003 S [110] 0x1C Reselvalue 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TIM8_CCER ﬁg o éug 00 IL LI] 00880 3g2§§§ U] 5553155393 80 m U] 8888,Output Compare mode a 3 8 E 3 8 8 q. 8 00 2.0 M m m % 8 m 5: 8 003 S [110] m 8 8 DC 2.0 M m % 8 m 5: 8 003 S [110] 0x1C Reselvalue 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TIM8_CCER ﬁg o éug 00 IL LI] 00880 3g2§§§ U] 5553155393 80 m U] 8888,Output Compare mode a 3 8 E 3 8 8 q. 8 00 2.0 M m m Lé 8 C04 S [110] m 8 8 DC 2.0 M m % 8 m 5: 8 003 S [110] 0x1C Reselvalue 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TIM8_CCER ﬁg o éug 00 IL LI] 00880 3g2§§§ U] 5553155393 80 m U] 8888,Output Compare mode a 3 8 E 3 8 8 q. 8 00 2.0 M m m % 8 m 5: 8 003 S [110] m 8 8 DC 2.0 M m % 8 m 5: 8 003 S [110] 0x1C Reselvalue 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 TIM8_CCER ﬁg o éug 00 IL LI] 00880 3g2§§§ U] 5553155393 80 m U] 8888,0.21644829,0.21644829,0.22809082,0.22809082
stm32f722,What is the description of ICPCS field from CCMR1_Input register from TIM1 peripheral for STM32F722 microcontroller?,Input capture 1 prescaler,Input capture 1 prescaler,CC1PSC: Capture/Compare 1 prescaler,Input capture 1 prescaler,CC1PSC: Capture/Compare 1 prescaler,0.99999994,0.99999994,0.6896416,0.6896416
stm32f722,What is the bit_width of FB13 field from F21R2 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the description of FB0 field from F24R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,Flexible Data [0] Bitfield Description,Flexible Data [0] Buffer 0 Register Low Byte.,Flexible Data [0] Bitfield Description,Flexible Data [0] Buffer 0 Register Low Byte.,0.46823984,0.46823984,0.3508311,0.3508311
stm32f722,What is the bit_width of NACKCF field from ICR register from I2C3 peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the bit_width of FB30 field from F17R1 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the bit_offset of CCR2 field from CCR2 register from TIM1 peripheral for STM32F722 microcontroller?,0,18,12,18,12,0.37322813,0.37322813,0.43830746,0.43830746
stm32f722,What is the description of MNU field from ALRMBR register from RTC peripheral for STM32F722 microcontroller?,Minute units in BCD format,Minute field from ALRMBR register from RTC peripheral for STM32F722 microcontroller.,Minute field from ALRMBR register from RTC peripheral for STM32F722 microcontroller.,Minute field from ALRMBR register from RTC peripheral for STM32F722 microcontroller.,Minute field from ALRMBR register from RTC peripheral for STM32F722 microcontroller.,0.47298566,0.47298566,0.47298566,0.47298566
stm32f722,What is the bit_width of HTIF3 field from LISR register from DMA2 peripheral for STM32F722 microcontroller?,1,128,1,128,1,0.4895569,0.4895569,1.0,1.0
stm32f722,What is the bit_offset of MME field from CR1 register from UART7 peripheral for STM32F722 microcontroller?,13,12],12,12],12,0.61395574,0.61395574,0.82327294,0.82327294
stm32f722,What is the description of TDH2R register from CAN1 peripheral for STM32F722 microcontroller?,mailbox data high register,TX data high register */,TX data high register */,TX data high register */,TX data high register */,0.60354125,0.60354125,0.60354125,0.60354125
stm32f722,What is the description of EPDISD field from OTG_HS_DIEPINT6 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,"Endpoint disabled
              interrupt",Endpoint Disabled Interrupt.,Endpoint Disabled Interrupt.,Endpoint Disabled Interrupt.,Endpoint Disabled Interrupt.,0.9722003,0.9722003,0.9722003,0.9722003
stm32f722,What is the size of ICR register from LPTIM1 peripheral for STM32F722 microcontroller?,32,0x18,32,0x18,32,0.38905215,0.38905215,0.9999999,0.9999999
stm32f722,What is the description of XFRC field from OTG_FS_DIEPINT0 register from OTG_FS_DEVICE peripheral for STM32F722 microcontroller?,XFRC,XferCompl ISO OUT Endpoint Interrupt. Set by the core when an OUT endpoint transfer is complete. Cleared by the application by writing 1 to CLEAROUTDATTOGGLE bit in DTOGGLE register.,"Transmitted IN Data Interrupt. Set by the application, cleared by hardware.",XferCompl ISO OUT Endpoint Interrupt. Set by the core when an OUT endpoint transfer is complete. Cleared by the application by writing 1 to CLEAROUTDATTOGGLE bit in DTOGGLE register.,"Transmitted IN Data Interrupt. Set by the application, cleared by hardware.",0.196997,0.196997,0.10818797,0.10818797
stm32f722,What is the bit_width of FB11 field from F6R2 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the bit_width of CSSC field from CIR register from RCC peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the bit_offset of ENUMSPD field from OTG_HS_DSTS register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,1,15,15,15,15,0.48225844,0.48225844,0.48225844,0.48225844
stm32f722,What is the bit_offset of PUPDR3 field from PUPDR register from GPIOG peripheral for STM32F722 microcontroller?,6,12,12,12,12,0.76992726,0.76992726,0.76992726,0.76992726
stm32f722,What is the description of ECCx field from ECCR register from FMC peripheral for STM32F722 microcontroller?,ECCx,ECC result for NAND Flash memory page x.,ECC result value for NAND Flash memory page x.,ECC result for NAND Flash memory page x.,ECC result value for NAND Flash memory page x.,0.4574476,0.4574476,0.42410284,0.42410284
stm32f722,What is the bit_offset of SUSP2R field from SUSP2R register from CRYP peripheral for STM32F722 microcontroller?,0,0x08,0x08,0x08,0x08,0.6668011,0.6668011,0.6668011,0.6668011
stm32f722,What is the bit_offset of ODR8 field from ODR register from GPIOA peripheral for STM32F722 microcontroller?,8,0x08,8,0x08,8,0.51874405,0.51874405,1.0,1.0
stm32f722,What is the description of HNPCAP field from OTG_FS_GUSBCFG register from OTG_FS_GLOBAL peripheral for STM32F722 microcontroller?,HNP-capable,HNP capability (HNP capability of device) 0x0100,HNP capability (HNP mode supported),HNP capability (HNP capability of device) 0x0100,HNP capability (HNP mode supported),0.67017317,0.67017317,0.8352221,0.8352221
stm32f722,What is the bit_offset of TXFIFOF field from STA register from SDMMC1 peripheral for STM32F722 microcontroller?,16,20,20,20,20,0.6954191,0.6954191,0.6954191,0.6954191
stm32f722,What is the bit_offset of FSC1 field from FS1R register from CAN1 peripheral for STM32F722 microcontroller?,1,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x000,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x000,0.37273112,0.37273112,0.36457324,0.36457324
stm32f722,What is the description of FB18 field from F16R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x214,0x214,0x214,0x214,0.17754865,0.17754865,0.17754865,0.17754865
stm32f722,What is the bit_width of TXFRQ field from RQR register from UART8 peripheral for STM32F722 microcontroller?,1,5,1,5,1,0.6379259,0.6379259,1.0,1.0
stm32f722,What is the bit_offset of BR5 field from BSRR register from GPIOD peripheral for STM32F722 microcontroller?,21,5,5,5,5,0.5143968,0.5143968,0.5143968,0.5143968
stm32f722,What is the bit_offset of FOVIE1 field from IER register from CAN1 peripheral for STM32F722 microcontroller?,6,1159,CC1IE,1159,CC1IE,0.3571705,0.3571705,0.24153578,0.24153578
stm32f722,What is the description of DIER register from TIM1 peripheral for STM32F722 microcontroller?,DMA/Interrupt enable register,TIM1 DMA/Interrupt enable register (TIM1_DIER) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,TIM1 DMA/Interrupt enable register (TIM1_DIER),TIM1 DMA/Interrupt enable register (TIM1_DIER) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,TIM1 DMA/Interrupt enable register (TIM1_DIER),0.5760038,0.5760038,0.77648944,0.77648944
stm32f722,What is the description of OC1M_3 field from CCMR1_Output register from TIM5 peripheral for STM32F722 microcontroller?,"Output Compare 1 mode - bit
              3",Output compare 1 mode 3 selection,Output compare mode 3,Output compare 1 mode 3 selection,Output compare mode 3,0.81941366,0.81941366,0.8666271,0.8666271
stm32f722,What is the address_offset of ASR register from SAI2 peripheral for STM32F722 microcontroller?,0x18,0x018,0x018,0x018,0x018,0.7887784,0.7887784,0.7887784,0.7887784
stm32f722,What is the bit_offset of XFRC field from OTG_HS_HCINT2 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,0,10,10,10,10,0.5376147,0.5376147,0.5376147,0.5376147
stm32f722,What is the bit_width of ODR1 field from ODR register from GPIOF peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the bit_width of DMEIE field from S7CR register from DMA2 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of ACCMOD field from BTR2 register from FMC peripheral for STM32F722 microcontroller?,ACCMOD,Access mode B,Access mode C,Access mode B,Access mode C,0.3290874,0.3290874,0.29412034,0.29412034
stm32f722,What is the bit_width of FB19 field from F8R2 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385
stm32f722,What is the bit_width of CC4OF field from SR register from TIM3 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the address_offset of LCKR register from GPIOC peripheral for STM32F722 microcontroller?,0x1c,0x008,0x00000004,0x008,0x00000004,0.6849128,0.6849128,0.60260016,0.60260016
stm32f722,What is the bit_width of WAVE2 field from CR register from DAC peripheral for STM32F722 microcontroller?,2,10,1,10,1,0.6143246,0.6143246,0.80541563,0.80541563
stm32f722,What is the bit_width of MODER1 field from MODER register from GPIOC peripheral for STM32F722 microcontroller?,2,32,16,32,16,0.56588167,0.56588167,0.5123863,0.5123863
stm32f722,What is the bit_offset of B2G field from EGR register from TIM1 peripheral for STM32F722 microcontroller?,8,8,8,8,8,1.0,1.0,1.0,1.0
stm32f722,What is the description of DS field from BCR1 register from SAI2 peripheral for STM32F722 microcontroller?,Data size,DMA Select,Data Size,DMA Select,Data Size,0.16200939,0.16200939,1.0000002,1.0000002
stm32f722,What is the bit_offset of EPTYP field from OTG_FS_DIEPCTL2 register from OTG_FS_DEVICE peripheral for STM32F722 microcontroller?,18,28,20,28,20,0.6621344,0.6621344,0.72139347,0.72139347
stm32f722,What is the bit_width of ECE field from SMCR register from TIM3 peripheral for STM32F722 microcontroller?,1,20,1,20,1,0.5279856,0.5279856,1.0,1.0
stm32f722,What is the bit_width of TIM8EN field from APB2ENR register from RCC peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of OA2EN field from OAR2 register from I2C2 peripheral for STM32F722 microcontroller?,Own Address 2 enable,Own Address 2 enable,Own Address 2 enable,Own Address 2 enable,Own Address 2 enable,1.0000001,1.0000001,1.0000001,1.0000001
stm32f722,What is the bit_width of CPHA field from CR1 register from SPI1 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of EXTI5 field from EXTICR2 register from SYSCFG peripheral for STM32F722 microcontroller?,4,32,16,32,16,0.6150483,0.6150483,0.63828933,0.63828933
stm32f722,What is the bit_offset of FB10 field from F16R1 register from CAN1 peripheral for STM32F722 microcontroller?,10,10 0x000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,10,10 0x000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,10,0.34390754,0.34390754,1.0,1.0
stm32f722,What is the bit_offset of HNPCAP field from OTG_HS_GUSBCFG register from OTG_HS_GLOBAL peripheral for STM32F722 microcontroller?,9,12,12,12,12,0.7158233,0.7158233,0.7158233,0.7158233
stm32f722,What is the bit_offset of FB30 field from F13R1 register from CAN1 peripheral for STM32F722 microcontroller?,30,28 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000,28,28 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000,28,0.16827703,0.16827703,0.79696196,0.79696196
stm32f722,What is the address_offset of OTG_HS_DEACHINTMSK register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,0x3c,0x534,0x534,0x534,0x534,0.642871,0.642871,0.642871,0.642871
stm32f722,What is the description of I2SDIV field from I2SPR register from SPI5 peripheral for STM32F722 microcontroller?,I2S Linear prescaler,I2SDIV[7:0]: I2S linear prescaler,I2S linear prescaler,I2SDIV[7:0]: I2S linear prescaler,I2S linear prescaler,0.8887577,0.8887577,1.0,1.0
stm32f722,What is the description of OT5 field from OTYPER register from GPIOD peripheral for STM32F722 microcontroller?,"Port x configuration bits (y =
              0..15)",Output Type field from OTYPER register from GPIOD peripheral for STM32F722 microcontroller.,Output Type field of OT_CTRL register.,Output Type field from OTYPER register from GPIOD peripheral for STM32F722 microcontroller.,Output Type field of OT_CTRL register.,0.14604045,0.14604045,0.17143919,0.17143919
stm32f722,What is the bit_offset of FB10 field from F8R2 register from CAN1 peripheral for STM32F722 microcontroller?,10,28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,10,28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,10,0.15894723,0.15894723,1.0,1.0
stm32f722,What is the bit_offset of DPID field from OTG_FS_GRXSTSP_Device register from OTG_FS_GLOBAL peripheral for STM32F722 microcontroller?,15,0x6f0,0,0x6f0,0,0.15363702,0.15363702,0.36881483,0.36881483
stm32f722,What is the bit_width of CC1S field from CCMR1_Output register from TIM10 peripheral for STM32F722 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
stm32f722,What is the description of MUXEN field from BCR1 register from FMC peripheral for STM32F722 microcontroller?,MUXEN,MUXEN,Mux Enable,MUXEN,Mux Enable,1.0000001,1.0000001,0.65202683,0.65202683
stm32f722,What is the description of CNRDY field from ASR register from SAI2 peripheral for STM32F722 microcontroller?,Codec not ready,CNRDY Ready Status,Clock Ready Status,CNRDY Ready Status,Clock Ready Status,0.29791293,0.29791293,0.252206,0.252206
stm32f722,What is the bit_offset of UART7RST field from APB1RSTR register from RCC peripheral for STM32F722 microcontroller?,30,24,28,24,28,0.7159389,0.7159389,0.79696196,0.79696196
stm32f722,What is the address_offset of CFGR register from LPTIM1 peripheral for STM32F722 microcontroller?,0xc,0x00C,0x00C,0x00C,0x00C,0.9180362,0.9180362,0.9180362,0.9180362
stm32f722,What is the bit_width of ACCMOD field from BWTR4 register from FMC peripheral for STM32F722 microcontroller?,2,288/1408,288/1408,288/1408,288/1408,0.29270643,0.29270643,0.29270643,0.29270643
stm32f722,What is the bit_width of WAITPEND field from CMD register from SDMMC1 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of LCK1 field from LCKR register from GPIOI peripheral for STM32F722 microcontroller?,1,0x10,16,0x10,16,0.39627868,0.39627868,0.4854614,0.4854614
stm32f722,What is the description of XFRC field from OTG_HS_DOEPINT0 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,"Transfer completed
              interrupt",XFRC: Transfer Complete Interrupt Enable (Write Protect),XFRC Interrupt received for OUT endpoint n (n = 0..7),XFRC: Transfer Complete Interrupt Enable (Write Protect),XFRC Interrupt received for OUT endpoint n (n = 0..7),0.61971045,0.61971045,0.45586607,0.45586607
stm32f722,What is the bit_width of FHMOD field from OTG_FS_GUSBCFG register from OTG_FS_GLOBAL peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the bit_width of EXTI13 field from EXTICR4 register from SYSCFG peripheral for STM32F722 microcontroller?,4,4,4,4,4,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of CHTIF6 field from HIFCR register from DMA1 peripheral for STM32F722 microcontroller?,20,20,20,20,20,0.99999994,0.99999994,0.99999994,0.99999994
stm32f722,What is the description of FB3 field from F13R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x214,Fault Boundary 3 register 1311,0x214,Fault Boundary 3 register 1311,0.17754865,0.17754865,0.07663143,0.07663143
stm32f722,What is the bit_offset of CNAK field from OTG_FS_DOEPCTL0 register from OTG_FS_DEVICE peripheral for STM32F722 microcontroller?,26,30,28,30,28,0.7294755,0.7294755,0.8479103,0.8479103
stm32f722,What is the description of EPDIR field from OTG_HS_HCCHAR9 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,Endpoint direction,"Direction of data in TxFIFO for this channel - 0: OUT direction, 1: IN direction.",Direction of Data Tx/Rx (IN/OUT) for Channel 9.,"Direction of data in TxFIFO for this channel - 0: OUT direction, 1: IN direction.",Direction of Data Tx/Rx (IN/OUT) for Channel 9.,0.4403123,0.4403123,0.41507852,0.41507852
stm32f722,What is the size of OTG_FS_HCINT5 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
stm32f722,What is the bit_width of PSPD field from OTG_HS_HPRT register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
stm32f722,What is the bit_width of STOP field from CR2 register from I2C2 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of KR register from IWDG peripheral for STM32F722 microcontroller?,Key register,Key register from IWDG peripheral for STM32F722 microcontroller.,Key register (KR),Key register from IWDG peripheral for STM32F722 microcontroller.,Key register (KR),0.63785464,0.63785464,0.8344912,0.8344912
stm32f722,What is the description of IRS field from SR register from FMC peripheral for STM32F722 microcontroller?,IRS,SPI status register (SPIx_SR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,"SRAM/NOR Flash ready/busy signal, low level active.",SPI status register (SPIx_SR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,"SRAM/NOR Flash ready/busy signal, low level active.",0.022499854,0.022499854,0.1217078,0.1217078
stm32f722,List all the fields of OTG_HS_HCDMA9 register from OTG_HS_HOST peripheral for STM32F722 microcontroller.,DMAADDR,"DMAADDR, DMAEN, DMADSCR, DMADSCREN, DMARSC, DMARSCEN, DMAADDREN, DMAADDRDAT, DMAADDRDATEN, DMABURSTEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABUR","HCADDR, HCCTRL, HCDMA, HCCHAR, HCINT, HCINTMSK, HCTSIZ, HCDMAADDR, HCDMACTRL, HCDMACTRLBits, HCDMACTRL_DMAEN, HCDMACTRL_DMAMODE, HCDMACTRL_DMAADDR, HCDMACTRL_DMACONTROL, HCDMACTRL_DMAMODE_NONE, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMA","DMAADDR, DMAEN, DMADSCR, DMADSCREN, DMARSC, DMARSCEN, DMAADDREN, DMAADDRDAT, DMAADDRDATEN, DMABURSTEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABURSTDAT, DMABURSTDATEN, DMABUR","HCADDR, HCCTRL, HCDMA, HCCHAR, HCINT, HCINTMSK, HCTSIZ, HCDMAADDR, HCDMACTRL, HCDMACTRLBits, HCDMACTRL_DMAEN, HCDMACTRL_DMAMODE, HCDMACTRL_DMAADDR, HCDMACTRL_DMACONTROL, HCDMACTRL_DMAMODE_NONE, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMAMODE_NONE_DMAMODE_NONE_DMAEN_DMAMODE_NONE_DMAADDR, HCDMACTRL_DMA",0.4541457,0.4541457,0.42556483,0.42556483
stm32f722,What is the size of BKP21R register from RTC peripheral for STM32F722 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
stm32f722,What is the bit_width of OVR field from SR register from SPI2 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the bit_offset of GPIOFLPEN field from AHB1LPENR register from RCC peripheral for STM32F722 microcontroller?,5,15,15,15,15,0.6658839,0.6658839,0.6658839,0.6658839
stm32f722,What is the description of OEPM field from OTG_HS_DAINTMSK register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,OUT EP interrupt mask bits,OEPPM interrupt mask,Output on Early Positive edge mask (OEPM),OEPPM interrupt mask,Output on Early Positive edge mask (OEPM),0.66160274,0.66160274,0.43544137,0.43544137
stm32f722,What is the description of CNAK field from OTG_HS_DIEPCTL3 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,Clear NAK,CNAK Set/Clear Enable,Clear NAK for Endpoint 3 During Next Transaction Direction In/OUT,CNAK Set/Clear Enable,Clear NAK for Endpoint 3 During Next Transaction Direction In/OUT,0.2927876,0.2927876,0.59603834,0.59603834
stm32f722,What is the bit_width of ARR field from ARR register from TIM12 peripheral for STM32F722 microcontroller?,16,32,16,32,16,0.69824684,0.69824684,1.0,1.0
stm32f722,What is the bit_width of FB14 field from F1R2 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the size of OTG_HS_HCCHAR1 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
stm32f722,What is the bit_width of MRD field from SDCMR register from FMC peripheral for STM32F722 microcontroller?,13,12,12,12,12,0.82327294,0.82327294,0.82327294,0.82327294
stm32f722,What is the bit_offset of PFCTRL field from S7CR register from DMA2 peripheral for STM32F722 microcontroller?,5,20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231,20,20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231,20,0.16478504,0.16478504,0.64838886,0.64838886
stm32f722,What is the description of CIRC field from S5CR register from DMA1 peripheral for STM32F722 microcontroller?,Circular mode,Circular mode of operation.,Circular mode enable,Circular mode of operation.,Circular mode enable,0.88658375,0.88658375,0.85874426,0.85874426
stm32f722,What is the description of TRP field from SDTR1 register from FMC peripheral for STM32F722 microcontroller?,Row precharge delay,TRP Timeout Period,Transaction prefetch enable,TRP Timeout Period,Transaction prefetch enable,0.22525,0.22525,0.35214862,0.35214862
stm32f722,What is the description of TXINV field from CR2 register from UART4 peripheral for STM32F722 microcontroller?,"TX pin active level
              inversion",TXINV: Transmit Invert,Transmit Data Inversion,TXINV: Transmit Invert,Transmit Data Inversion,0.52029735,0.52029735,0.54747117,0.54747117
stm32f722,What is the description of CC1S field from CCMR1_Input register from TIM1 peripheral for STM32F722 microcontroller?,"Capture/Compare 1
              selection",CC1S[1:0]: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,0.81965643,0.81965643,0.81965643,0.81965643
stm32f722,What is the bit_width of PRELOAD field from CFGR register from LPTIM1 peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the description of CRCPOLY field from CRCPR register from SPI5 peripheral for STM32F722 microcontroller?,CRC polynomial register,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,CRC polynomial,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,CRC polynomial,-0.017544596,-0.017544596,0.84265983,0.84265983
stm32f722,What is the bit_width of ODR6 field from ODR register from GPIOD peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of FB25 field from F26R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x254,FD Format Blocking Enable 0x0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x254,FD Format Blocking Enable 0x0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.18423481,0.18423481,0.18487675,0.18487675
stm32f722,What is the description of DEAT4 field from CR1 register from UART8 peripheral for STM32F722 microcontroller?,"Driver Enable assertion
              time",DEAT4 Enable 4-bit Character Access to TX Data Register from UART8 peripheral for STM32F722 microcontroller.,4-bit Character Timeout for UART DEAT4 Selection.,DEAT4 Enable 4-bit Character Access to TX Data Register from UART8 peripheral for STM32F722 microcontroller.,4-bit Character Timeout for UART DEAT4 Selection.,0.13337383,0.13337383,0.25184333,0.25184333
stm32f722,What is the bit_width of DEAT4 field from CR1 register from USART2 peripheral for STM32F722 microcontroller?,1,1,4,1,4,1.0,1.0,0.768664,0.768664
stm32f722,What is the size of CCER register from TIM1 peripheral for STM32F722 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
stm32f722,What is the description of CFEIF7 field from HIFCR register from DMA2 peripheral for STM32F722 microcontroller?,"Stream x clear FIFO error interrupt flag
              (x = 7..4)",CFEIF7 interrupt flag 7 set/clear register 221,CC7 DMA channel fifo empty interrupt flag.,CFEIF7 interrupt flag 7 set/clear register 221,CC7 DMA channel fifo empty interrupt flag.,0.56641984,0.56641984,0.5740858,0.5740858
stm32f722,List all the fields of SMCR register from TIM13 peripheral for STM32F722 microcontroller.,Res,"ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF,","CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS, ARPE, CCPOL0, CCEN0, CCMS0, ICEDG0, CCUS0, CCEI0, CCIS0, CCPOL1, OSEL1, OE1, MMS1, ARPE1, CCPOL2, OSEL2, OE2, MMS2, ARPE2, CCPOL3, OSEL3, OE3, MMS3, ARPE3, CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS, ARPE, CCPOL0, CCEN0, CCMS0, ICEDG0, CCUS0, CCEI0, CCIS0, CCPOL1, OSEL1, OE1, MMS1, ARPE1, CCPOL2, OSEL2, OE2, MMS2, ARPE2, CCPOL3, OSEL3, OE3, MMS3, ARPE3, CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS, ARPE, CCPOL0, CCEN0, CCMS0, ICEDG0, CCUS0, CCEI0, CCIS0, CCPOL1, OSEL1, OE1, MMS1, ARPE1, CCPOL2, OSEL2, OE2, MMS2, ARPE2, CCPOL3, OSEL3, OE3, MMS3, ARPE3, CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS, ARPE, CCPOL0, CCEN0, CCMS0, ICEDG0, CCUS0, CCEI0, CCIS0, CCPOL1, OSEL1, OE1, MMS1, ARPE1, CCPOL2, OSEL2, OE2, MMS2, ARPE2, CCPOL3, OSEL3, OE3, MMS3, ARPE3, CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS, ARPE, CCPOL0, CCEN0, CCMS0, ICEDG0, CCUS0, CCEI0, CCIS0, CCPOL1, OSEL1, OE1, MMS1, ARPE1, CCPOL2, OSEL2, OE2, MMS2, ARPE2, CCPOL3, OSEL3, OE3, MMS3, ARPE3, CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS, ARPE, CCPOL0, CCEN0, CCMS0, ICEDG0, CCUS0, CCEI0, CCIS0, CCPOL1, OSEL1, OE1, MMS1, ARPE1, CCPOL2, OSEL2, OE2, MMS2, ARPE2, CCPOL3, OSEL3, OE3, MMS3, ARPE3, CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS,","ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF, ETP, ECE, ETF,","CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS, ARPE, CCPOL0, CCEN0, CCMS0, ICEDG0, CCUS0, CCEI0, CCIS0, CCPOL1, OSEL1, OE1, MMS1, ARPE1, CCPOL2, OSEL2, OE2, MMS2, ARPE2, CCPOL3, OSEL3, OE3, MMS3, ARPE3, CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS, ARPE, CCPOL0, CCEN0, CCMS0, ICEDG0, CCUS0, CCEI0, CCIS0, CCPOL1, OSEL1, OE1, MMS1, ARPE1, CCPOL2, OSEL2, OE2, MMS2, ARPE2, CCPOL3, OSEL3, OE3, MMS3, ARPE3, CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS, ARPE, CCPOL0, CCEN0, CCMS0, ICEDG0, CCUS0, CCEI0, CCIS0, CCPOL1, OSEL1, OE1, MMS1, ARPE1, CCPOL2, OSEL2, OE2, MMS2, ARPE2, CCPOL3, OSEL3, OE3, MMS3, ARPE3, CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS, ARPE, CCPOL0, CCEN0, CCMS0, ICEDG0, CCUS0, CCEI0, CCIS0, CCPOL1, OSEL1, OE1, MMS1, ARPE1, CCPOL2, OSEL2, OE2, MMS2, ARPE2, CCPOL3, OSEL3, OE3, MMS3, ARPE3, CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS, ARPE, CCPOL0, CCEN0, CCMS0, ICEDG0, CCUS0, CCEI0, CCIS0, CCPOL1, OSEL1, OE1, MMS1, ARPE1, CCPOL2, OSEL2, OE2, MMS2, ARPE2, CCPOL3, OSEL3, OE3, MMS3, ARPE3, CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS, ARPE, CCPOL0, CCEN0, CCMS0, ICEDG0, CCUS0, CCEI0, CCIS0, CCPOL1, OSEL1, OE1, MMS1, ARPE1, CCPOL2, OSEL2, OE2, MMS2, ARPE2, CCPOL3, OSEL3, OE3, MMS3, ARPE3, CCUS, CCEI, CCIS, CCPOL, OSEL, OE, MMS,",0.17083688,0.17083688,0.12376574,0.12376574
stm32f722,What is the bit_width of REV_IN field from CR register from CRC peripheral for STM32F722 microcontroller?,2,2:0,2,2:0,2,0.51637053,0.51637053,1.0000002,1.0000002
stm32f722,List all the fields of EGR register from TIM14 peripheral for STM32F722 microcontroller.,"CC1G, UG","EGIF, UGIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3P, CC2P, CC1P, UDP, CC3P, CC2P, CC1P, UDP, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF,","CC0G, CC1G, CC2G, CC3G, CC4G, COMG0, COMG1, TDE, UDE, CC0P, CC1P, CC2P, CC3P, CC4P, COM0P, COM1P, TCCP, UCCP, TIFCPY, TIFCPYNEXT, TIFCPYNEXTNEXT, TIFCPYNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPY","EGIF, UGIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3P, CC2P, CC1P, UDP, CC3P, CC2P, CC1P, UDP, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF, CC1GIF, COMG, TIF, CC3GIF, CC2GIF,","CC0G, CC1G, CC2G, CC3G, CC4G, COMG0, COMG1, TDE, UDE, CC0P, CC1P, CC2P, CC3P, CC4P, COM0P, COM1P, TCCP, UCCP, TIFCPY, TIFCPYNEXT, TIFCPYNEXTNEXT, TIFCPYNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPYNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, TIFCPY",0.35510248,0.35510248,0.32850218,0.32850218
stm32f722,What is the bit_offset of MSBFIRST field from CR2 register from USART3 peripheral for STM32F722 microcontroller?,19,15:1,15,15:1,15,0.4484841,0.4484841,0.7745202,0.7745202
stm32f722,What is the description of DMAADDR field from OTG_HS_HCDMA9 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,DMA address,DMAADDR[15:0]: Data buffer address,DMAADDR[31:16],DMAADDR[15:0]: Data buffer address,DMAADDR[31:16],0.6295878,0.6295878,0.5515675,0.5515675
stm32f722,What is the bit_width of CCDS field from CR2 register from TIM2 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of BOFIE field from IER register from CAN1 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of BS12 field from BSRR register from GPIOI peripheral for STM32F722 microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001
stm32f722,What is the description of EHEN field from OTG_FS_GOTGCTL register from OTG_FS_GLOBAL peripheral for STM32F722 microcontroller?,Embedded host enable,Enable Host Negotiation,Enable Host Negotiation,Enable Host Negotiation,Enable Host Negotiation,0.5735086,0.5735086,0.5735086,0.5735086
stm32f722,What is the bit_width of DEDT3 field from CR1 register from UART5 peripheral for STM32F722 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385
stm32f722,What is the description of SLKIE field from IER register from CAN1 peripheral for STM32F722 microcontroller?,SLKIE,1 Sleep request interrupt enable,Sleep event interrupt enable,1 Sleep request interrupt enable,Sleep event interrupt enable,0.0731487,0.0731487,0.06361079,0.06361079
stm32f722,What is the address_offset of CCMR1_Output register from TIM12 peripheral for STM32F722 microcontroller?,0x18,0x18,0x18,0x18,0x18,0.9999999,0.9999999,0.9999999,0.9999999
stm32f722,What is the description of HSRST field from OTG_FS_GRSTCTL register from OTG_FS_GLOBAL peripheral for STM32F722 microcontroller?,HCLK soft reset,1239 OTG_HSRST,1239 HSRST,1239 OTG_HSRST,1239 HSRST,0.20833787,0.20833787,0.19374982,0.19374982
stm32f722,What is the bit_offset of UDIS field from CR1 register from TIM7 peripheral for STM32F722 microcontroller?,1,15,16,15,16,0.48225844,0.48225844,0.4854614,0.4854614
stm32f722,What is the bit_width of MBKEN field from BCR3 register from FMC peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of FB8 field from F8R1 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the bit_width of AFRL0 field from AFRL register from GPIOB peripheral for STM32F722 microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933
stm32f722,What is the address_offset of OPTKEYR register from FLASH peripheral for STM32F722 microcontroller?,0x8,0x08,0x18,0x08,0x18,0.9500388,0.9500388,0.8242874,0.8242874
stm32f722,What is the address_offset of OTG_FS_HCTSIZ5 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,0x1b0,0x530,0x530,0x530,0x530,0.7484716,0.7484716,0.7484716,0.7484716
stm32f722,What is the description of BR7 field from BSRR register from GPIOH peripheral for STM32F722 microcontroller?,"Port x reset bit y (y =
              0..15)",BR7 bit set/reset register (GPIOx_BSRR) (x = A to K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Set bit 7 of GPIO port BSRR register from GPIOH peripheral for STM32F722 microcontroller.,BR7 bit set/reset register (GPIOx_BSRR) (x = A to K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Set bit 7 of GPIO port BSRR register from GPIOH peripheral for STM32F722 microcontroller.,0.40454537,0.40454537,0.24722527,0.24722527
stm32f722,What is the bit_offset of EN field from S7CR register from DMA1 peripheral for STM32F722 microcontroller?,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0,0.3871085,0.3871085,1.0000001,1.0000001
stm32f722,What is the description of CTEIF6 field from HIFCR register from DMA1 peripheral for STM32F722 microcontroller?,"Stream x clear transfer error interrupt
              flag (x = 7..4)",CTCIF6 Interrupt Flag Clear Register (DMA_HIFCR),Stream 6 Clear Transfer Error Interrupt Flag Clear Register (DMA_HIFCR),CTCIF6 Interrupt Flag Clear Register (DMA_HIFCR),Stream 6 Clear Transfer Error Interrupt Flag Clear Register (DMA_HIFCR),0.41975182,0.41975182,0.7368849,0.7368849
stm32f722,What is the description of FB7 field from F12R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,Fault Boundary Register 7 Selector for CAN1.,Fault Boundary 7 Register 2 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0,Fault Boundary Register 7 Selector for CAN1.,Fault Boundary 7 Register 2 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0x21C 0,0.15968826,0.15968826,0.20094654,0.20094654
stm32f722,What is the size of PSC register from TIM2 peripheral for STM32F722 microcontroller?,32,15:0,16,15:0,16,0.31321564,0.31321564,0.69824684,0.69824684
stm32f722,What is the bit_offset of MCO2 field from CFGR register from RCC peripheral for STM32F722 microcontroller?,30,18,18,18,18,0.63533723,0.63533723,0.63533723,0.63533723
stm32f722,What is the bit_width of FEIF6 field from HISR register from DMA1 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of LBDF field from ISR register from UART8 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the description of ALRBE field from CR register from RTC peripheral for STM32F722 microcontroller?,Alarm B enable,11.4.2 Independent data register (CRC_IDR) ............................... 267,Alarm B enable.,11.4.2 Independent data register (CRC_IDR) ............................... 267,Alarm B enable.,0.06342021,0.06342021,0.9569082,0.9569082
stm32f722,What is the description of FB3 field from F4R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,Fault Boundary 3 Register 1 0x214 0x218 0x21c 0x220 0x224 0x240 0x244 0x248 0x318 0x31c 0x320 0x324 0x328 0x330 0x334 0x338 0x340 0x344 0x348 0x350 0x354 0x358 0x360 0x364 0x368 0x370 0x374 0x378 0x380 0x384 0x388 0x390 0x394 0x398 0x3a0 0x3a4 0x3a8 0x3b0 0x3b4 0x3b8 0x3c0 0x3c4 0x3c8 0x3d0 0x3d4 0x3d8 0x3e0 0x3e4 0x3e8 0x3f0 0x3f4 0x3f8 0x400 0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420 0x424 0x428 0x430 0x434 0x438 0x440 0x444 0x448 0x450 0x454 0x458 0x460 0x464 0x468 0x470 0x474 0x478 0x480 0x484 0x488 0x490 0x494 0x498 0x4a0 0x4a4 0x4a8 0x4b0 0x4b4 0x4b8 0x4c0 0x4c4 0x4c8 0x4d0 0x4d4 0x4d8 0x4e0 0x4e4 0x4e8 0x4f0 0x4f4 0x4f8 0x500 0x504 0x508 0x50c 0x510 0x514 0x518 0x520 0x524 0x528 0x530 0x534 0x538 0x540 0x544 0x548 0x550 0x554 0x558 0x560 0x564 0x568 0x570 0x574 0,Fault Boundary 3 Register 1 0x21c 0x00000000 0x21c 0x00000001 0x21c 0x00000002 0x21c 0x00000003 0x21c 0x00000004 0x21c 0x00000005 0x21c 0x00000006 0x21c 0x00000007 0x21c 0x00000008 0x21c 0x00000009 0x21c 0x0000000a 0x21c 0x0000000b 0x21c 0x0000000c 0x21c 0x0000000d 0x21c 0x0000000e 0x21c 0x0000000f 0x21c 0x00000010 0x21c 0x00000011 0x21c 0x00000012 0x21c 0x00000013 0x21c 0x00000014 0x21c 0x00000015 0x21c 0x00000016 0x21c 0x00000017 0x21c 0x00000018 0x21c 0x00000019 0x21c 0x0000001a 0x21c 0x0000001b 0x21c 0x0000001c 0x21c 0x0000001d 0x21c 0x0000001e 0x21c 0x0000001f 0x21c 0x00000020 0x21c 0x00000021 0x21c 0x00000022 0x21c 0x00000023 0x21c 0x00000024 0x21c 0x00000025 0x21c 0x00000026 0x21c 0x00000027 0x21c 0x00000028 0x21c 0x00000029 0x21c 0x0000002a 0x21c 0x0000002b 0x21c 0x0,Fault Boundary 3 Register 1 0x214 0x218 0x21c 0x220 0x224 0x240 0x244 0x248 0x318 0x31c 0x320 0x324 0x328 0x330 0x334 0x338 0x340 0x344 0x348 0x350 0x354 0x358 0x360 0x364 0x368 0x370 0x374 0x378 0x380 0x384 0x388 0x390 0x394 0x398 0x3a0 0x3a4 0x3a8 0x3b0 0x3b4 0x3b8 0x3c0 0x3c4 0x3c8 0x3d0 0x3d4 0x3d8 0x3e0 0x3e4 0x3e8 0x3f0 0x3f4 0x3f8 0x400 0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420 0x424 0x428 0x430 0x434 0x438 0x440 0x444 0x448 0x450 0x454 0x458 0x460 0x464 0x468 0x470 0x474 0x478 0x480 0x484 0x488 0x490 0x494 0x498 0x4a0 0x4a4 0x4a8 0x4b0 0x4b4 0x4b8 0x4c0 0x4c4 0x4c8 0x4d0 0x4d4 0x4d8 0x4e0 0x4e4 0x4e8 0x4f0 0x4f4 0x4f8 0x500 0x504 0x508 0x50c 0x510 0x514 0x518 0x520 0x524 0x528 0x530 0x534 0x538 0x540 0x544 0x548 0x550 0x554 0x558 0x560 0x564 0x568 0x570 0x574 0,Fault Boundary 3 Register 1 0x21c 0x00000000 0x21c 0x00000001 0x21c 0x00000002 0x21c 0x00000003 0x21c 0x00000004 0x21c 0x00000005 0x21c 0x00000006 0x21c 0x00000007 0x21c 0x00000008 0x21c 0x00000009 0x21c 0x0000000a 0x21c 0x0000000b 0x21c 0x0000000c 0x21c 0x0000000d 0x21c 0x0000000e 0x21c 0x0000000f 0x21c 0x00000010 0x21c 0x00000011 0x21c 0x00000012 0x21c 0x00000013 0x21c 0x00000014 0x21c 0x00000015 0x21c 0x00000016 0x21c 0x00000017 0x21c 0x00000018 0x21c 0x00000019 0x21c 0x0000001a 0x21c 0x0000001b 0x21c 0x0000001c 0x21c 0x0000001d 0x21c 0x0000001e 0x21c 0x0000001f 0x21c 0x00000020 0x21c 0x00000021 0x21c 0x00000022 0x21c 0x00000023 0x21c 0x00000024 0x21c 0x00000025 0x21c 0x00000026 0x21c 0x00000027 0x21c 0x00000028 0x21c 0x00000029 0x21c 0x0000002a 0x21c 0x0000002b 0x21c 0x0,0.20993418,0.20993418,0.21949214,0.21949214
stm32f722,What is the bit_offset of CC2E field from CCER register from TIM9 peripheral for STM32F722 microcontroller?,4,20,20,20,20,0.5678148,0.5678148,0.5678148,0.5678148
stm32f722,What is the bit_offset of FB21 field from F6R1 register from CAN1 peripheral for STM32F722 microcontroller?,21,21,21,21,21,1.0000001,1.0000001,1.0000001,1.0000001
stm32f722,What is the description of BR5 field from BSRR register from GPIOI peripheral for STM32F722 microcontroller?,"Port x reset bit y (y =
              0..15)",GPIO5 bit set/reset register (GPIOx_BSRR) (x = A to K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Pull-down selection for OD5/OD7/OD9/OD10/OD11/OD12/OD13/OD14/OD15 pin/Port A reset (RST) input/output register (GPIOx_BSRR) (x = A to K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,GPIO5 bit set/reset register (GPIOx_BSRR) (x = A to K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Pull-down selection for OD5/OD7/OD9/OD10/OD11/OD12/OD13/OD14/OD15 pin/Port A reset (RST) input/output register (GPIOx_BSRR) (x = A to K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.4146785,0.4146785,0.3807968,0.3807968
stm32f722,What is the bit_offset of BRR field from BRR register from UART4 peripheral for STM32F722 microcontroller?,0,15,0,15,0,0.36881483,0.36881483,1.0000001,1.0000001
stm32f722,What is the bit_offset of GONAKEFFM field from OTG_HS_GINTMSK register from OTG_HS_GLOBAL peripheral for STM32F722 microcontroller?,7,11,11,11,11,0.6989467,0.6989467,0.6989467,0.6989467
stm32f722,What is the bit_offset of CC2NE field from CCER register from TIM8 peripheral for STM32F722 microcontroller?,6,11,12,11,12,0.68945944,0.68945944,0.76992726,0.76992726
stm32f722,What is the bit_offset of TXERRM field from OTG_FS_HCINTMSK4 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,7,1249,10,1249,10,0.37388545,0.37388545,0.73856735,0.73856735
stm32f722,What is the description of OT9 field from OTYPER register from GPIOA peripheral for STM32F722 microcontroller?,"Port x configuration bits (y =
              0..15)","Output type selection (0 = Output push-pull, 1 = Output open-drain) (OT9)",Output type selection (OT9),"Output type selection (0 = Output push-pull, 1 = Output open-drain) (OT9)",Output type selection (OT9),0.19639964,0.19639964,0.19153626,0.19153626
stm32f722,What is the bit_offset of TXERRM field from OTG_HS_HCINTMSK10 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,7,10,17,10,17,0.73856735,0.73856735,0.6070162,0.6070162
stm32f722,What is the base address of DBG peripheral for STM32F722 microcontroller?,0xe0042000,0x40010000,0x40010000,0x40010000,0x40010000,0.82585853,0.82585853,0.82585853,0.82585853
stm32f722,What is the description of FB29 field from F27R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x218 -,0x224,0x218 -,0x224,0.20153597,0.20153597,0.16579664,0.16579664
stm32f722,What is the description of S6M0AR register from DMA1 peripheral for STM32F722 microcontroller?,"stream x memory 0 address
          register",DMA1 request mapping ................................................... 221 Fable 27. DMA2 request mapping ................................................... 221 Fable 28. Source and destination address ............................................ 222 Fable 29. Source and destination address registers in doubIe—buffer mode (DBM = 1) .......... 227 Fable 30. Packing/unpacking and endian behavior (bit PINC = MINC = 1) ................... 228 Fable 31. Restriction NDT PSIZE and MSIZE 228 Fable 32. on versus ................................. FIFO threshold 230 configurations ................................................ 234 Fable 33. DMA and values 248 Fable 34. register map ......................................... NOR/PSRAM bank selection 275 Fable 35. SDRAM bank selection 276 Fable 36. SDRAM address mapping 276 Fable 37. register map reset ......................................... STM32F72xxx and STM32F73xxx vector table 252 ................................ Fable 38. NAND bank selection 275 Fable 39. CRC internal inputloutput signals 275 Fable 40. register map ......................................... NOR/PSRAM bank selection 276 Fable 41. .............................................. NOR/PSRAM External address 276 Fable 42. memory 277 Fable 43. OTG power and clock gating control register 278 Fable 44. OTG programming model 279 Fable 45. OTG initialization 280 Fable 46. OTG programming model 281 Fable 47. OTG programming model 282 Fable 48. OTG programming model 283 Fable 49. OTG programming model 284 Fable 50. OTG programming model 285 Fable 51. OTG programming model 286 Fable 52. OTG programming model 287 Fable 53. OTG programming model 288 Fable 54. OTG programming model 289 Fable 55. OTG programming model 290 Fable 56. OTG programming model 291 Fable 57. OTG programming model 292 Fable 58. OTG programming model 293 Fable 59. OTG programming model 294 Fable 60. OTG programming model 295 Fable 61. OTG programming model 296 Fable 62. OTG programming model 297 Fable 63. OTG programming model 298 Fable 64. OTG programming model 299 Fable 70. OTG programming model 300 Fable 71. OTG programming model 301 Fable 72. OTG programming model 302 Fable 73. OTG programming model 303 Fable 74. OTG programming,DMA1 memory 0 address (used in case of double-buffer mode),DMA1 request mapping ................................................... 221 Fable 27. DMA2 request mapping ................................................... 221 Fable 28. Source and destination address ............................................ 222 Fable 29. Source and destination address registers in doubIe—buffer mode (DBM = 1) .......... 227 Fable 30. Packing/unpacking and endian behavior (bit PINC = MINC = 1) ................... 228 Fable 31. Restriction NDT PSIZE and MSIZE 228 Fable 32. on versus ................................. FIFO threshold 230 configurations ................................................ 234 Fable 33. DMA and values 248 Fable 34. register map ......................................... NOR/PSRAM bank selection 275 Fable 35. SDRAM bank selection 276 Fable 36. SDRAM address mapping 276 Fable 37. register map reset ......................................... STM32F72xxx and STM32F73xxx vector table 252 ................................ Fable 38. NAND bank selection 275 Fable 39. CRC internal inputloutput signals 275 Fable 40. register map ......................................... NOR/PSRAM bank selection 276 Fable 41. .............................................. NOR/PSRAM External address 276 Fable 42. memory 277 Fable 43. OTG power and clock gating control register 278 Fable 44. OTG programming model 279 Fable 45. OTG initialization 280 Fable 46. OTG programming model 281 Fable 47. OTG programming model 282 Fable 48. OTG programming model 283 Fable 49. OTG programming model 284 Fable 50. OTG programming model 285 Fable 51. OTG programming model 286 Fable 52. OTG programming model 287 Fable 53. OTG programming model 288 Fable 54. OTG programming model 289 Fable 55. OTG programming model 290 Fable 56. OTG programming model 291 Fable 57. OTG programming model 292 Fable 58. OTG programming model 293 Fable 59. OTG programming model 294 Fable 60. OTG programming model 295 Fable 61. OTG programming model 296 Fable 62. OTG programming model 297 Fable 63. OTG programming model 298 Fable 64. OTG programming model 299 Fable 70. OTG programming model 300 Fable 71. OTG programming model 301 Fable 72. OTG programming model 302 Fable 73. OTG programming model 303 Fable 74. OTG programming,DMA1 memory 0 address (used in case of double-buffer mode),0.32515475,0.32515475,0.54612315,0.54612315
stm32f722,What is the address_offset of LTR register from ADC2 peripheral for STM32F722 microcontroller?,0x28,0x30,0x30,0x30,0x30,0.7772658,0.7772658,0.7772658,0.7772658
stm32f722,What is the bit_width of KEY field from KR register from IWDG peripheral for STM32F722 microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of UG field from EGR register from TIM3 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of LCK14 field from LCKR register from GPIOG peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the description of CHHM field from OTG_HS_HCINTMSK1 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,Channel halted mask,Channel halted mask (CHHM),Channel halted mask (CHHM),Channel halted mask (CHHM),Channel halted mask (CHHM),0.89447546,0.89447546,0.89447546,0.89447546
stm32f722,What is the bit_offset of NYET field from OTG_HS_HCINT14 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,6,15,15,15,15,0.60066557,0.60066557,0.60066557,0.60066557
stm32f722,What is the description of OT3 field from OTYPER register from GPIOI peripheral for STM32F722 microcontroller?,"Port x configuration bits (y =
              0..15)",Output type (push-pull or open-drain),Output type register (OTG_OTYPER0) (x = A to K),Output type (push-pull or open-drain),Output type register (OTG_OTYPER0) (x = A to K),0.10787351,0.10787351,0.25499853,0.25499853
stm32f722,What is the bit_width of FB26 field from F21R2 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the bit_offset of FB13 field from F13R2 register from CAN1 peripheral for STM32F722 microcontroller?,13,13,12,13,12,1.0000001,1.0000001,0.82327294,0.82327294
stm32f722,What is the bit_width of TCBGTIE field from CR3 register from USART3 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of RXFIFOF field from STA register from SDMMC2 peripheral for STM32F722 microcontroller?,17,20,21,20,21,0.69325936,0.69325936,0.8257061,0.8257061
stm32f722,What is the bit_offset of CHDIS field from OTG_FS_HCCHAR7 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,30,0x00000002,0,0x00000002,0,0.23167148,0.23167148,0.473819,0.473819
stm32f722,What is the bit_offset of ODR0 field from ODR register from GPIOB peripheral for STM32F722 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
stm32f722,What is the bit_offset of EIE field from CR3 register from USART2 peripheral for STM32F722 microcontroller?,0,0x08,19,0x08,19,0.6668011,0.6668011,0.3951269,0.3951269
stm32f722,What is the bit_offset of CLFSDET field from ACLRFR register from SAI2 peripheral for STM32F722 microcontroller?,6,6,15,6,15,1.0000001,1.0000001,0.60066557,0.60066557
stm32f722,What is the bit_offset of NYET field from OTG_HS_HCINT3 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,6,15,15,15,15,0.60066557,0.60066557,0.60066557,0.60066557
stm32f722,What is the bit_offset of SWS0 field from CFGR register from RCC peripheral for STM32F722 microcontroller?,2,19,19,19,19,0.45777643,0.45777643,0.45777643,0.45777643
stm32f722,What is the bit_width of DR field from DR register from SPI3 peripheral for STM32F722 microcontroller?,16,32,16,32,16,0.69824684,0.69824684,1.0,1.0
stm32f722,What is the bit_offset of CTS field from ISR register from UART5 peripheral for STM32F722 microcontroller?,10,1,1,1,1,0.61559385,0.61559385,0.61559385,0.61559385
stm32f722,What is the description of FB22 field from F20R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x20 0000 - 0x20 0FFF FDCAN Frame Buffer 22 Register AHB2 Section 13.5.14: FDCAN register map on page 375 0x20 0000 - 0x20 0FFF FDCAN Frame Buffer 22 Register AHB3 Section 13.5.14: FDCAN register map on page 375 0x20 0000 - 0x20 0FFF FDCAN Frame Buffer 22 Register 0x21 0000 - 0x21 0FFF FDCAN Frame Acceptance Register AHB2 Section 13.5.14: FDCAN register map on page 375 0x21 0000 - 0x21 0FFF FDCAN Frame Acceptance Register AHB3 Section 13.5.14: FDCAN register map on page 375 0x21 0000 - 0x21 0FFF FDCAN Frame Acceptance Register 0x22 0000 - 0x22 0FFF FDCAN Frame Buffer 22 Register AHB2 Section 13.5.14: FDCAN register map on page 375 0x22 0000 - 0x22 0FFF FDCAN Frame Buffer 22 Register AHB3 Section 13.5.14: FDCAN register map on page 375 0x22 0000 - 0x22 0FFF FDCAN Frame Buffer 22 Register 0x23 0000 - 0x23 0FFF FDCAN Frame Acceptance Register AHB2 Section 13.5.14: FDCAN register map on page 375 0x23 0000 - 0x23 0FFF FDCAN Frame Acceptance Register AHB3 Section 13.5.14: FDCAN register map on page 375 0x23 0000 - 0x23 0FFF FDCAN Frame Buffer 22 Register AHB2 Section 13.5.14: FDCAN register map on page 375 0x23 0000 - 0x23 0FFF FDCAN Frame Buffer 22 Register AHB3 Section 13.5.14: FDCAN register map on page 375 0x24 0000 - 0x24 0FFF FDCAN Frame Buffer 22 Register AHB2 Section 13.5.14: FDCAN register map on page 375 0x24 0000 - 0x24 0FFF FDCAN Frame Buffer 22 Register AHB3 Section 13.5.14: FDCAN register map on page 375 0x25 0000 - 0x25 0FFF FDCAN Frame Buffer 22 Register AHB2 Section 13.5.14:,0x22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0x20 0000 - 0x20 0FFF FDCAN Frame Buffer 22 Register AHB2 Section 13.5.14: FDCAN register map on page 375 0x20 0000 - 0x20 0FFF FDCAN Frame Buffer 22 Register AHB3 Section 13.5.14: FDCAN register map on page 375 0x20 0000 - 0x20 0FFF FDCAN Frame Buffer 22 Register 0x21 0000 - 0x21 0FFF FDCAN Frame Acceptance Register AHB2 Section 13.5.14: FDCAN register map on page 375 0x21 0000 - 0x21 0FFF FDCAN Frame Acceptance Register AHB3 Section 13.5.14: FDCAN register map on page 375 0x21 0000 - 0x21 0FFF FDCAN Frame Acceptance Register 0x22 0000 - 0x22 0FFF FDCAN Frame Buffer 22 Register AHB2 Section 13.5.14: FDCAN register map on page 375 0x22 0000 - 0x22 0FFF FDCAN Frame Buffer 22 Register AHB3 Section 13.5.14: FDCAN register map on page 375 0x22 0000 - 0x22 0FFF FDCAN Frame Buffer 22 Register 0x23 0000 - 0x23 0FFF FDCAN Frame Acceptance Register AHB2 Section 13.5.14: FDCAN register map on page 375 0x23 0000 - 0x23 0FFF FDCAN Frame Acceptance Register AHB3 Section 13.5.14: FDCAN register map on page 375 0x23 0000 - 0x23 0FFF FDCAN Frame Buffer 22 Register AHB2 Section 13.5.14: FDCAN register map on page 375 0x23 0000 - 0x23 0FFF FDCAN Frame Buffer 22 Register AHB3 Section 13.5.14: FDCAN register map on page 375 0x24 0000 - 0x24 0FFF FDCAN Frame Buffer 22 Register AHB2 Section 13.5.14: FDCAN register map on page 375 0x24 0000 - 0x24 0FFF FDCAN Frame Buffer 22 Register AHB3 Section 13.5.14: FDCAN register map on page 375 0x25 0000 - 0x25 0FFF FDCAN Frame Buffer 22 Register AHB2 Section 13.5.14:,0x22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.15467212,0.15467212,0.17068565,0.17068565
stm32f722,What is the bit_offset of FB3 field from F6R2 register from CAN1 peripheral for STM32F722 microcontroller?,3,0x00000005,12,0x00000005,12,0.28751117,0.28751117,0.65279293,0.65279293
stm32f722,What is the bit_offset of WUPP4 field from CR2 register from PWR peripheral for STM32F722 microcontroller?,11,20,28,20,28,0.6532858,0.6532858,0.5530411,0.5530411
stm32f722,What is the bit_offset of FB12 field from F21R1 register from CAN1 peripheral for STM32F722 microcontroller?,12,12 0x0,12,12 0x0,12,0.52565444,0.52565444,1.0000001,1.0000001
stm32f722,What is the bit_width of EOCIE field from CR1 register from ADC2 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of FB14 field from F2R2 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the bit_offset of EONUM_DPID field from OTG_HS_DIEPCTL3 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,16,15,15,15,15,0.8802326,0.8802326,0.8802326,0.8802326
stm32f722,What is the bit_width of BKP field from BKP9R register from RTC peripheral for STM32F722 microcontroller?,32,12,12,12,12,0.6645521,0.6645521,0.6645521,0.6645521
stm32f722,What is the bit_offset of FB3 field from F27R1 register from CAN1 peripheral for STM32F722 microcontroller?,3,28,30 FB3,28,30 FB3,0.5558185,0.5558185,0.4367702,0.4367702
stm32f722,What is the bit_offset of Stall field from OTG_FS_DIEPCTL2 register from OTG_FS_DEVICE peripheral for STM32F722 microcontroller?,21,14,15,14,15,0.7991169,0.7991169,0.7435976,0.7435976
stm32f722,What is the description of OTG_HS_DIEPTXF2 register from OTG_HS_GLOBAL peripheral for STM32F722 microcontroller?,"OTG_HS device IN endpoint transmit FIFO size
          register",OTG_HS USB endpoint 2 transmit FIFO size register (OTG_HS_DIEPTXF2),OTG_HS USB endpoint 2 transmit FIFO size register (OTG_HS_DIEPTXF2),OTG_HS USB endpoint 2 transmit FIFO size register (OTG_HS_DIEPTXF2),OTG_HS USB endpoint 2 transmit FIFO size register (OTG_HS_DIEPTXF2),0.8667867,0.8667867,0.8667867,0.8667867
stm32f722,What is the bit_offset of DMAR field from CR3 register from UART4 peripheral for STM32F722 microcontroller?,6,0x08,12,0x08,12,0.33900568,0.33900568,0.76992726,0.76992726
stm32f722,What is the bit_offset of FB6 field from F5R2 register from CAN1 peripheral for STM32F722 microcontroller?,6,12,12,12,12,0.76992726,0.76992726,0.76992726,0.76992726
stm32f722,What is the bit_width of BR2 field from BSRR register from GPIOB peripheral for STM32F722 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
stm32f722,List all the fields of OTG_FS_HCINT9 register from OTG_FS_HOST peripheral for STM32F722 microcontroller.,"XFRC, CHH, STALL, NAK, ACK, TXERR, BBERR, FRMOR, DTERR","H_XferCompl, [/INST] H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H","CC1IF, CC2IF, CC3IF, PXFRDY, DDREMPTY, CDMEXT, CIDSTS, DTGLERR, BBERR, FRMERR, KKBERR, PIDERR, NACK, ACK, STALL, ARBLOST, RXOF, RXTO, HBXFERR, BLK, FLRECVD, DMAREQRM, DMAREQSCM, DMAREQP, DMAREQPM, DMAREQPMC, DMAREQPMDIS, DMAREQPEN, DMAREQPDIS, DMAREQPENIS, DMAREQPDISIS, DMAREQPENCLR, DMAREQPDISCLR, DMAREQPENSET, DMAREQPDISSET, DMAREQPENCLRSET, DMAREQPDISCLRSET, DMAREQPENTOG, DMAREQPDISTOG, DMAREQPENCLRTX, DMAREQPDISCLRTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENSETTX, DMAREQPDISSETTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENSETTX, DMAREQPDISSETTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENTOG, DMAREQPDISTOG, DMAREQPENCLRTX, DMAREQPDISCLRTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENSETTX, DMAREQPDISSETTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENTOG, DMAREQPDISTOG, DMAREQPENCLRTX, DMAREQPDISCLRTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENSETTX, DMAREQPDISSETTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENTOG, DMAREQPDISTOG, DMAREQPENCLRTX, DMAREQPDISCLRTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENSETTX, DMAREQPDISSETTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENTOG, DMAREQPDISTOG, DMAREQPENCLRTX, DMAREQPDISCLRTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENSETTX, DMAREQPDISSETTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENTOG, D","H_XferCompl, [/INST] H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H_XferCompl, H","CC1IF, CC2IF, CC3IF, PXFRDY, DDREMPTY, CDMEXT, CIDSTS, DTGLERR, BBERR, FRMERR, KKBERR, PIDERR, NACK, ACK, STALL, ARBLOST, RXOF, RXTO, HBXFERR, BLK, FLRECVD, DMAREQRM, DMAREQSCM, DMAREQP, DMAREQPM, DMAREQPMC, DMAREQPMDIS, DMAREQPEN, DMAREQPDIS, DMAREQPENIS, DMAREQPDISIS, DMAREQPENCLR, DMAREQPDISCLR, DMAREQPENSET, DMAREQPDISSET, DMAREQPENCLRSET, DMAREQPDISCLRSET, DMAREQPENTOG, DMAREQPDISTOG, DMAREQPENCLRTX, DMAREQPDISCLRTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENSETTX, DMAREQPDISSETTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENSETTX, DMAREQPDISSETTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENTOG, DMAREQPDISTOG, DMAREQPENCLRTX, DMAREQPDISCLRTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENSETTX, DMAREQPDISSETTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENTOG, DMAREQPDISTOG, DMAREQPENCLRTX, DMAREQPDISCLRTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENSETTX, DMAREQPDISSETTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENTOG, DMAREQPDISTOG, DMAREQPENCLRTX, DMAREQPDISCLRTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENSETTX, DMAREQPDISSETTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENTOG, DMAREQPDISTOG, DMAREQPENCLRTX, DMAREQPDISCLRTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENSETTX, DMAREQPDISSETTX, DMAREQPENCLRRX, DMAREQPDISCLRRX, DMAREQPENTOG, D",0.35805833,0.35805833,0.51063013,0.51063013
stm32f722,What is the description of CFEIF1 field from LIFCR register from DMA2 peripheral for STM32F722 microcontroller?,"Stream x clear FIFO error interrupt flag
              (x = 3..0)",CFEIF1 Interrupt Flag Clear Enable Bit 1.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,DMA channel 1 FIFO empty interrupt flag set/clear register.,CFEIF1 Interrupt Flag Clear Enable Bit 1.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,DMA channel 1 FIFO empty interrupt flag set/clear register.,0.46916467,0.46916467,0.552776,0.552776
stm32f722,What is the bit_width of CC1OF field from SR register from TIM13 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of FSOFF field from AFRCR register from SAI1 peripheral for STM32F722 microcontroller?,1,19,1,19,1,0.47876823,0.47876823,1.0,1.0
stm32f722,What is the description of FB0 field from F4R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,F0 RX Buffer 0 Full/Not Empty Flag,Fault Boundary 0 Register 0x21C,F0 RX Buffer 0 Full/Not Empty Flag,Fault Boundary 0 Register 0x21C,0.20970578,0.20970578,0.1442572,0.1442572
stm32f722,What is the bit_width of OT12 field from OTYPER register from GPIOA peripheral for STM32F722 microcontroller?,1,12,12,12,12,0.58160675,0.58160675,0.58160675,0.58160675
stm32f722,What is the bit_width of BOFF2 field from CR register from DAC peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of OVR field from SR register from SPI1 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the size of S3PAR register from DMA2 peripheral for STM32F722 microcontroller?,32,0x4001 0000 - 0x4001 03FF,0x4001 0000 - 0x4001 03FF,0x4001 0000 - 0x4001 03FF,0x4001 0000 - 0x4001 03FF,0.23153082,0.23153082,0.23153082,0.23153082
stm32f722,What is the bit_width of PINCOS field from S7CR register from DMA1 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of QSPIEN field from AHB3ENR register from RCC peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of PL field from S7CR register from DMA2 peripheral for STM32F722 microcontroller?,16,24,28,24,28,0.7363719,0.7363719,0.66749024,0.66749024
stm32f722,What is the bit_width of ODR4 field from ODR register from GPIOG peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of BKP field from BKP18R register from RTC peripheral for STM32F722 microcontroller?,BKP,BKP BKP18[3:0],BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R,BKP BKP18[3:0],BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R BKP18R,0.7217181,0.7217181,0.36456168,0.36456168
stm32f722,List all the fields of OTG_FS_HCINTMSK5 register from OTG_FS_HOST peripheral for STM32F722 microcontroller.,"XFRCM, CHHM, STALLM, NAKM, ACKM, NYET, TXERRM, BBERRM, FRMORM, DTERRM","H_XferCompl, [/INST] H_XferComplEn, [/INST] H_ChHalted, [/INST] H_ChHaltedEn, [/INST] H_AHBErr, [/INST] H_AHBERrEn, [/INST] H_Frame [/INST] H_FrameEn, [/INST] H_RxFIFOOverflows, [/INST] H_RxFIFOOverflowsEn, [/INST] H_RxFIFODataLosses, [/INST] H_RxFIFODataLossesEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_","CC1IE, CC2IE, CC3IE, CC4IE, DDREIE, RXOUTIE, RXUIDLEIE, SOFIE, SLEEIE, WKUIE, ERRATICIE, STALLIE, NAKIE, ACKIE, TXOUTIE, RXFIFOEMPTYIE, RXFIFOFULLIE, TXFIFOEMPTYIE, TXFIFOFULLIE, RESRV0IE, RESRV1IE, RESRV2IE, RESRV3IE, RESRV4IE, RESRV5IE, RESRV6IE, RESRV7IE, RESRV8IE, RESRV9IE, RESRV10IE, RESRV11IE, RESRV12IE, RESRV13IE, RESRV14IE, RESRV15IE, DMAREQIE, IDCHNGIE, DPIDCHNGIE, DISCONNIES, CCERR, PTXFERR, RESRV0, RESRV1, RESRV2, RESRV3, RESRV4, RESRV5, RESRV6, RESRV7, RESRV8, RESRV9, RESRV10, RESRV11, RESRV12, RESRV13, RESRV14, RESRV15, CIDSCHG, NREPLY, PETXFERR, PETXFIN, PMIST, FLRECVD, FLLE, FLFULL, FLDATWRIT, FLDATRDY, FLINREQ, FLDATFULL, FLIN, FLFULLF, FLFULLE, FLFULLM, FLFULLR, FLFULLW, FLFULLB, FLFULLD, FLFULLU, FLFULLC, FLFULLT, FLFULLP, FLFULLI, FLFULLN, FLFULLO, FLFULLM, FLFULLP, FLFULLI, FLFULLD, FLFULLB, FLFULLC, FLFULLT, FLFULLU, FLFULLO, FLFULLM, FLFULLP, FLFULLI, FLFULLD, FLFULLB, FLFULLC, FLFULLT, FLFULLU, FLFULLO, FLFULLM, FLFULLP, FLFULLI, FLFULLD, FLFULLB, FLFULLC, FLFULLT, FLFULLU, FLFULLO, FLFULLM, FLFULLP, FLFULLI, FLFULLD, FLFULLB, FLFULLC, FLFULLT, FLFULLU, FLFULLO, FLFULLM, FLFULLP, FLFULLI, FLFULLD, FLFULLB, FLFULLC, FLFULLT, F","H_XferCompl, [/INST] H_XferComplEn, [/INST] H_ChHalted, [/INST] H_ChHaltedEn, [/INST] H_AHBErr, [/INST] H_AHBERrEn, [/INST] H_Frame [/INST] H_FrameEn, [/INST] H_RxFIFOOverflows, [/INST] H_RxFIFOOverflowsEn, [/INST] H_RxFIFODataLosses, [/INST] H_RxFIFODataLossesEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_RxFIFODataLossEn, [/INST] H_RxFIFODataLoss, [/INST] H_","CC1IE, CC2IE, CC3IE, CC4IE, DDREIE, RXOUTIE, RXUIDLEIE, SOFIE, SLEEIE, WKUIE, ERRATICIE, STALLIE, NAKIE, ACKIE, TXOUTIE, RXFIFOEMPTYIE, RXFIFOFULLIE, TXFIFOEMPTYIE, TXFIFOFULLIE, RESRV0IE, RESRV1IE, RESRV2IE, RESRV3IE, RESRV4IE, RESRV5IE, RESRV6IE, RESRV7IE, RESRV8IE, RESRV9IE, RESRV10IE, RESRV11IE, RESRV12IE, RESRV13IE, RESRV14IE, RESRV15IE, DMAREQIE, IDCHNGIE, DPIDCHNGIE, DISCONNIES, CCERR, PTXFERR, RESRV0, RESRV1, RESRV2, RESRV3, RESRV4, RESRV5, RESRV6, RESRV7, RESRV8, RESRV9, RESRV10, RESRV11, RESRV12, RESRV13, RESRV14, RESRV15, CIDSCHG, NREPLY, PETXFERR, PETXFIN, PMIST, FLRECVD, FLLE, FLFULL, FLDATWRIT, FLDATRDY, FLINREQ, FLDATFULL, FLIN, FLFULLF, FLFULLE, FLFULLM, FLFULLR, FLFULLW, FLFULLB, FLFULLD, FLFULLU, FLFULLC, FLFULLT, FLFULLP, FLFULLI, FLFULLN, FLFULLO, FLFULLM, FLFULLP, FLFULLI, FLFULLD, FLFULLB, FLFULLC, FLFULLT, FLFULLU, FLFULLO, FLFULLM, FLFULLP, FLFULLI, FLFULLD, FLFULLB, FLFULLC, FLFULLT, FLFULLU, FLFULLO, FLFULLM, FLFULLP, FLFULLI, FLFULLD, FLFULLB, FLFULLC, FLFULLT, FLFULLU, FLFULLO, FLFULLM, FLFULLP, FLFULLI, FLFULLD, FLFULLB, FLFULLC, FLFULLT, FLFULLU, FLFULLO, FLFULLM, FLFULLP, FLFULLI, FLFULLD, FLFULLB, FLFULLC, FLFULLT, F",0.3397507,0.3397507,0.4493035,0.4493035
stm32f722,What is the bit_offset of DHNPEN field from OTG_FS_GOTGCTL register from OTG_FS_GLOBAL peripheral for STM32F722 microcontroller?,11,25,20,25,20,0.5761567,0.5761567,0.6532858,0.6532858
stm32f722,What is the description of EOBIE field from CR1 register from USART1 peripheral for STM32F722 microcontroller?,"End of Block interrupt
              enable",End of Block Interrupt Enable. Set to 1 to enable the EOBIE interrupt. Clearing this bit disables the EOBIE interrupt. 0x0 (no effect in Asynchronous mode) 15 ASYNCEN 0x0 14 EXTEN 0x0 13 RXEN 0x0 12 TXEN 0x0 11 SLEEP 0x0 10 RXINV 0x0 9 TXINV 0x0 8 RXDIR 0x0 7 TXDIR 0x0 6 RXEN 0x0 5 TXEN 0x0 4 SLEEP 0x0 3 RXINV 0x0 2 TXINV 0x0 1 RXDIR 0x0 0 TXDIR 0x0,End of Block Interrupt Enable. Set to 1 to enable the EOBIE interrupt. EOBIE is generated at the end of each block transfer. EOBIE is cleared by software writing a 1 to it. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. E,End of Block Interrupt Enable. Set to 1 to enable the EOBIE interrupt. Clearing this bit disables the EOBIE interrupt. 0x0 (no effect in Asynchronous mode) 15 ASYNCEN 0x0 14 EXTEN 0x0 13 RXEN 0x0 12 TXEN 0x0 11 SLEEP 0x0 10 RXINV 0x0 9 TXINV 0x0 8 RXDIR 0x0 7 TXDIR 0x0 6 RXEN 0x0 5 TXEN 0x0 4 SLEEP 0x0 3 RXINV 0x0 2 TXINV 0x0 1 RXDIR 0x0 0 TXDIR 0x0,End of Block Interrupt Enable. Set to 1 to enable the EOBIE interrupt. EOBIE is generated at the end of each block transfer. EOBIE is cleared by software writing a 1 to it. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. EOBIE is generated for all block sizes. E,0.65131474,0.65131474,0.5026071,0.5026071
stm32f722,What is the description of UG field from EGR register from TIM11 peripheral for STM32F722 microcontroller?,Update generation,Generate update event,Update generation,Generate update event,Update generation,0.58140266,0.58140266,0.9999998,0.9999998
stm32f722,What is the bit_offset of OC1M_3 field from CCMR1_Output register from TIM3 peripheral for STM32F722 microcontroller?,16,15,11,15,11,0.8802326,0.8802326,0.5957118,0.5957118
stm32f722,What is the bit_width of LCK11 field from LCKR register from GPIOF peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the bit_width of FB15 field from F14R1 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,List all the fields of CR2 register from TIM6 peripheral for STM32F722 microcontroller.,MMS,"ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETRSEL, ETRP, ETP, ETF, ETPOL, ETIF, ETFLT, COMS, CCE, CCPOL, CCUS, OSSI, OSSIPOL, OSSIPOLPOL, OSSIPOLPOLPOL, OSSIPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL,","CCUS, CCPOL, COMS, CCPRE, CCPREP, CCPREP1, CCPREP2, CCPREP3, CCPREP4, CCPREP5, CCPREP6, CCPREP7, CCPREP8, CCPREP9, CCPREP10, CCPREP11, CCPREP12, CCPREP13, CCPREP14, CCPREP15, CCPREP16, CCPREP17, CCPREP18, CCPREP19, CCPREP20, CCPREP21, CCPREP22, CCPREP23, CCPREP24, CCPREP25, CCPREP26, CCPREP27, CCPREP28, CCPREP29, CCPREP30, CCPREP31, CCPREP32, CCPREP33, CCPREP34, CCPREP35, CCPREP36, CCPREP37, CCPREP38, CCPREP39, CCPREP40, CCPREP41, CCPREP42, CCPREP43, CCPREP44, CCPREP45, CCPREP46, CCPREP47, CCPREP48, CCPREP49, CCPREP50, CCPREP51, CCPREP52, CCPREP53, CCPREP54, CCPREP55, CCPREP56, CCPREP57, CCPREP58, CCPREP59, CCPREP60, CCPREP61, CCPREP62, CCPREP63, CCPREP64, CCPREP65, CCPREP66, CCPREP67, CCPREP68, CCPREP69, CCPREP70, CCPREP71, CCPREP72, CCPREP73, CCPREP74, CCPREP75, CCPREP76, CCPREP77, CCPREP78, CCPREP79, CCPREP80, CCPREP81, CCPREP82, CCPREP83, CCPREP84, CCPREP85, CCPREP86, CCPREP87, CCPREP88, CCPREP89, CCPREP90, CCPREP91, CCPREP92, CCPREP93, CCPREP94, CCPREP95, CCPREP96, CCPREP97, CCPREP98, CCPREP99, CCPREP100, CCPREP101, CCPREP102, CCPREP103, CCPREP104, CCPREP105, CCPREP106, CCPREP107, C","ETI0, ETI1, ETI2, ETI3, ETI4, ETI5, ETI6, ETI7, ETI8, ETI9, ETI10, ETI11, ETI12, ETI13, ETI14, ETI15, ETRSEL, ETRP, ETP, ETF, ETPOL, ETIF, ETFLT, COMS, CCE, CCPOL, CCUS, OSSI, OSSIPOL, OSSIPOLPOL, OSSIPOLPOLPOL, OSSIPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL, OSSIPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOLPOL,","CCUS, CCPOL, COMS, CCPRE, CCPREP, CCPREP1, CCPREP2, CCPREP3, CCPREP4, CCPREP5, CCPREP6, CCPREP7, CCPREP8, CCPREP9, CCPREP10, CCPREP11, CCPREP12, CCPREP13, CCPREP14, CCPREP15, CCPREP16, CCPREP17, CCPREP18, CCPREP19, CCPREP20, CCPREP21, CCPREP22, CCPREP23, CCPREP24, CCPREP25, CCPREP26, CCPREP27, CCPREP28, CCPREP29, CCPREP30, CCPREP31, CCPREP32, CCPREP33, CCPREP34, CCPREP35, CCPREP36, CCPREP37, CCPREP38, CCPREP39, CCPREP40, CCPREP41, CCPREP42, CCPREP43, CCPREP44, CCPREP45, CCPREP46, CCPREP47, CCPREP48, CCPREP49, CCPREP50, CCPREP51, CCPREP52, CCPREP53, CCPREP54, CCPREP55, CCPREP56, CCPREP57, CCPREP58, CCPREP59, CCPREP60, CCPREP61, CCPREP62, CCPREP63, CCPREP64, CCPREP65, CCPREP66, CCPREP67, CCPREP68, CCPREP69, CCPREP70, CCPREP71, CCPREP72, CCPREP73, CCPREP74, CCPREP75, CCPREP76, CCPREP77, CCPREP78, CCPREP79, CCPREP80, CCPREP81, CCPREP82, CCPREP83, CCPREP84, CCPREP85, CCPREP86, CCPREP87, CCPREP88, CCPREP89, CCPREP90, CCPREP91, CCPREP92, CCPREP93, CCPREP94, CCPREP95, CCPREP96, CCPREP97, CCPREP98, CCPREP99, CCPREP100, CCPREP101, CCPREP102, CCPREP103, CCPREP104, CCPREP105, CCPREP106, CCPREP107, C",0.028461885,0.028461885,0.093255445,0.093255445
stm32f722,What is the bit_width of HNSSCHG field from OTG_FS_GOTGINT register from OTG_FS_GLOBAL peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of STALL field from OTG_FS_HCINT4 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,"STALL response received
              interrupt",Stall condition detected on OUT endpoint 4 interrupt mask,Stall condition detected interrupt,Stall condition detected on OUT endpoint 4 interrupt mask,Stall condition detected interrupt,0.6943408,0.6943408,0.8613861,0.8613861
stm32f722,What is the bit_width of INEPTFSAV field from OTG_FS_DTXFSTS2 register from OTG_FS_DEVICE peripheral for STM32F722 microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
stm32f722,What is the description of CFEIF6 field from HIFCR register from DMA2 peripheral for STM32F722 microcontroller?,"Stream x clear FIFO error interrupt flag
              (x = 7..4)",CFEIF6: Stream 6 clear FIFO error interrupt flag. This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_HIFCR register. 0: no FIFO error event on stream 6 1: a FIFO error event occurred on stream 6,CFEIF6: Stream 6 Clear FIFO Error Interrupt Flag,CFEIF6: Stream 6 clear FIFO error interrupt flag. This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_HIFCR register. 0: no FIFO error event on stream 6 1: a FIFO error event occurred on stream 6,CFEIF6: Stream 6 Clear FIFO Error Interrupt Flag,0.6912744,0.6912744,0.81955403,0.81955403
stm32f722,What is the bit_width of MOE field from BDTR register from TIM8 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of FB19 field from F23R2 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385
stm32f722,List all the fields of F5R1 register from CAN1 peripheral for STM32F722 microcontroller.,"FB0, FB1, FB2, FB3, FB4, FB5, FB6, FB7, FB8, FB9, FB10, FB11, FB12, FB13, FB14, FB15, FB16, FB17, FB18, FB19, FB20, FB21, FB22, FB23, FB24, FB25, FB26, FB27, FB28, FB29, FB30, FB31","F5R1_0, F5R1_1, F5R1_2, F5R1_3, F5R1_4, F5R1_5, F5R1_6, F5R1_7, F5R1_8, F5R1_9, F5R1_10, F5R1_11, F5R1_12, F5R1_13, F5R1_14, F5R1_15, F5R1_16, F5R1_17, F5R1_18, F5R1_19, F5R1_20, F5R1_21, F5R1_22, F5R1_23, F5R1_24, F5R1_25, F5R1_26, F5R1_27, F5R1_28, F5R1_29, F5R1_30, F5R1_31, F5R1_32, F5R1_33, F5R1_34, F5R1_35, F5R1_36, F5R1_37, F5R1_38, F5R1_39, F5R1_40, F5R1_41, F5R1_42, F5R1_43, F5R1_44, F5R1_45, F5R1_46, F5R1_47, F5R1_48, F5R1_49, F5R1_50, F5R1_51, F5R1_52, F5R1_53, F5R1_54, F5R1_55, F5R1_56, F5R1_57, F5R1_58, F5R1_59, F5R1_60, F5R1_61, F5R1_62, F5R1_63, F5R1_64, F5R1_65, F5R1_66, F5R1_67, F5R1_68, F5R1_69, F5R1_70, F5R1_71, F5R1_72, F5R1_73, F5R1_74, F5R1_75, F5R1_76, F5R1_77, F5R1_78, F5R1_79, F5R1_80, F5R1_81, F5R1_82, F5R1_83, F5R1_84, F5R1_85, F5R1_86, F5R1_87, F5R1_88, F5R1_89, F5R1_90, F5R1_91, F5R1_92, F5R1_93, F5R1_94, F5R1_95, F5R1_96, F5","CC1IE, CC1IP, CC2IE, CC2IP, CC3IE, CC3IP, CC4IE, CC4IP, PRSSEL, PRSEN, RRS, INTPND, TXRQSTEN, TXRQSTCLR, TXRQSTSET, RXDATAV, FMPSEL, FMPEN, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET,","F5R1_0, F5R1_1, F5R1_2, F5R1_3, F5R1_4, F5R1_5, F5R1_6, F5R1_7, F5R1_8, F5R1_9, F5R1_10, F5R1_11, F5R1_12, F5R1_13, F5R1_14, F5R1_15, F5R1_16, F5R1_17, F5R1_18, F5R1_19, F5R1_20, F5R1_21, F5R1_22, F5R1_23, F5R1_24, F5R1_25, F5R1_26, F5R1_27, F5R1_28, F5R1_29, F5R1_30, F5R1_31, F5R1_32, F5R1_33, F5R1_34, F5R1_35, F5R1_36, F5R1_37, F5R1_38, F5R1_39, F5R1_40, F5R1_41, F5R1_42, F5R1_43, F5R1_44, F5R1_45, F5R1_46, F5R1_47, F5R1_48, F5R1_49, F5R1_50, F5R1_51, F5R1_52, F5R1_53, F5R1_54, F5R1_55, F5R1_56, F5R1_57, F5R1_58, F5R1_59, F5R1_60, F5R1_61, F5R1_62, F5R1_63, F5R1_64, F5R1_65, F5R1_66, F5R1_67, F5R1_68, F5R1_69, F5R1_70, F5R1_71, F5R1_72, F5R1_73, F5R1_74, F5R1_75, F5R1_76, F5R1_77, F5R1_78, F5R1_79, F5R1_80, F5R1_81, F5R1_82, F5R1_83, F5R1_84, F5R1_85, F5R1_86, F5R1_87, F5R1_88, F5R1_89, F5R1_90, F5R1_91, F5R1_92, F5R1_93, F5R1_94, F5R1_95, F5R1_96, F5","CC1IE, CC1IP, CC2IE, CC2IP, CC3IE, CC3IP, CC4IE, CC4IP, PRSSEL, PRSEN, RRS, INTPND, TXRQSTEN, TXRQSTCLR, TXRQSTSET, RXDATAV, FMPSEL, FMPEN, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET, FMPRQ, FMPRQCLR, FMPRQSET,",0.5804945,0.5804945,0.46183777,0.46183777
stm32f722,What is the bit_offset of FB10 field from F1R1 register from CAN1 peripheral for STM32F722 microcontroller?,10,28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,10,28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,10,0.15894723,0.15894723,1.0,1.0
stm32f722,What is the description of B2BSTUP field from OTG_FS_DOEPINT3 register from OTG_FS_DEVICE peripheral for STM32F722 microcontroller?,B2BSTUP,B2BSTUP bit of OTG_FS_DINTF register.,B2BSTUP bit of OTG_FS_DINTF register.,B2BSTUP bit of OTG_FS_DINTF register.,B2BSTUP bit of OTG_FS_DINTF register.,0.47304922,0.47304922,0.47304922,0.47304922
stm32f722,What is the bit_offset of FB15 field from F13R2 register from CAN1 peripheral for STM32F722 microcontroller?,15,15,15,15,15,0.9999998,0.9999998,0.9999998,0.9999998
stm32f722,What is the description of PRTADDR field from OTG_HS_HCSPLT3 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,Port address,Port address field for channel 3.,Port address field of OTG_HS_HCSPLTx register.,Port address field for channel 3.,Port address field of OTG_HS_HCSPLTx register.,0.6950693,0.6950693,0.5854672,0.5854672
stm32f722,What is the size of JOFR4 register from ADC2 peripheral for STM32F722 microcontroller?,32,4,4,4,4,0.6150483,0.6150483,0.6150483,0.6150483
stm32f722,What is the bit_offset of FB26 field from F24R1 register from CAN1 peripheral for STM32F722 microcontroller?,26,0x26,26,0x26,26,0.44823682,0.44823682,1.0,1.0
stm32f722,What is the description of OTG_HS_DIEPDMA2 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,"OTG_HS device endpoint-3 DMA address
          register",OTG_HS_DIEPDMA2 register (OTG_DIEPDMA2) (FS) / (HS) OTG_HS_DEVICE peripheral base address 0x50040000.,OTG_HS_DIEPDMA2 register (OTG_HS_DIEPDMA2) (FS) / (HS) Description / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (D,OTG_HS_DIEPDMA2 register (OTG_DIEPDMA2) (FS) / (HS) OTG_HS_DEVICE peripheral base address 0x50040000.,OTG_HS_DIEPDMA2 register (OTG_HS_DIEPDMA2) (FS) / (HS) Description / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (DMAADDR) / Bit [31:0] DMA Address Buffer Pointer (D,0.74397504,0.74397504,0.58452946,0.58452946
stm32f722,What is the description of FB3 field from F12R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,Fable 39. CRC internal inputloutput signals ........................................... 269,Fault Buffer 3 Data Byte 3.,Fable 39. CRC internal inputloutput signals ........................................... 269,Fault Buffer 3 Data Byte 3.,0.10835138,0.10835138,0.26181358,0.26181358
stm32f722,What is the description of PUPDR6 field from PUPDR register from GPIOD peripheral for STM32F722 microcontroller?,"Port x configuration bits (y =
              0..15)",Pull-up/pull-down whatever the I/O direction.,Pull-up/Pull-down selection for Port D GPIO pins 6/7/8/9/10/11/12/13/14/15. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b0,Pull-up/pull-down whatever the I/O direction.,Pull-up/Pull-down selection for Port D GPIO pins 6/7/8/9/10/11/12/13/14/15. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b01: Pull-down selected. 0b10: Pull-up selected. 0b11: Reserved. 0b00: No pull-up/down selected. 0b0,0.18715532,0.18715532,0.30272844,0.30272844
stm32f722,What is the bit_offset of EPDIR field from OTG_HS_HCCHAR6 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,15,0x1f,0,0x1f,0,0.20676117,0.20676117,0.36881483,0.36881483
stm32f722,What is the bit_width of OT10 field from OTYPER register from GPIOG peripheral for STM32F722 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385
stm32f722,What is the description of ODR2 field from ODR register from GPIOE peripheral for STM32F722 microcontroller?,"Port output data (y =
              0..15)",Output Data Register 2 (ODR2),Output Data Register 2 (ODR2),Output Data Register 2 (ODR2),Output Data Register 2 (ODR2),0.2723558,0.2723558,0.2723558,0.2723558
stm32f722,What is the description of TXDMAEN field from CR1 register from I2C2 peripheral for STM32F722 microcontroller?,"DMA transmission requests
              enable",TX DMA request enable,DMA transmission enable,TX DMA request enable,DMA transmission enable,0.7760221,0.7760221,0.91404474,0.91404474
stm32f722,What is the description of CR2 register from TIM5 peripheral for STM32F722 microcontroller?,control register 2,19.3.2 TIM5 control register 2 (TIM5_CR2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,TIMx control register 2 (TIMx_CR2)(x = 2 to 5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,19.3.2 TIM5 control register 2 (TIM5_CR2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,TIMx control register 2 (TIMx_CR2)(x = 2 to 5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.49289003,0.49289003,0.5033395,0.5033395
stm32f722,What is the bit_offset of FB9 field from F0R2 register from CAN1 peripheral for STM32F722 microcontroller?,9,12,12,12,12,0.7158233,0.7158233,0.7158233,0.7158233
stm32f722,What is the bit_width of EOPF field from OTG_FS_GINTSTS register from OTG_FS_GLOBAL peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of EPTYP field from OTG_FS_DOEPCTL0 register from OTG_FS_DEVICE peripheral for STM32F722 microcontroller?,EPTYP,"Endpoint Type (00 = Control, 01 = Isochronous, 10 = Bulk, 11 = Interrupt, 100 = Stream)","Endpoint Type (00 = Control, 01 = Isochronous, 10 = Bulk, 11 = Interrupt, 100 = Isochronous [High-speed] Only, 101 = Bulk [High-speed] Only, 110 = Interrupt [High-speed] Only)","Endpoint Type (00 = Control, 01 = Isochronous, 10 = Bulk, 11 = Interrupt, 100 = Stream)","Endpoint Type (00 = Control, 01 = Isochronous, 10 = Bulk, 11 = Interrupt, 100 = Isochronous [High-speed] Only, 101 = Bulk [High-speed] Only, 110 = Interrupt [High-speed] Only)",0.18285513,0.18285513,0.18758917,0.18758917
stm32f722,What is the bit_width of OT15 field from OTYPER register from GPIOB peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the size of BRR register from UART7 peripheral for STM32F722 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
stm32f722,What is the bit_offset of OTGHSULPIEN field from AHB1ENR register from RCC peripheral for STM32F722 microcontroller?,30,158/1408,25,158/1408,25,0.29973966,0.29973966,0.78411454,0.78411454
stm32f722,What is the bit_offset of TR0 field from FTSR register from EXTI peripheral for STM32F722 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
stm32f722,List all the fields of DTIMER register from SDMMC1 peripheral for STM32F722 microcontroller.,DATATIME,"DTIMER0, DTIMER1, DTIMER2, DTIMER3, DTIMER4, DTIMER5, DTIMER6, DTIMER7, DTIMER8, DTIMER9, DTIMER10, DTIMER11, DTIMER12, DTIMER13, DTIMER14, DTIMER15, DTIMER16, DTIMER17, DTIMER18, DTIMER19, DTIMER20, DTIMER21, DTIMER22, DTIMER23, DTIMER24, DTIMER25, DTIMER26, DTIMER27, DTIMER28, DTIMER29, DTIMER30, DTIMER31, DTIMER32, DTIMER33, DTIMER34, DTIMER35, DTIMER36, DTIMER37, DTIMER38, DTIMER39, DTIMER40, DTIMER41, DTIMER42, DTIMER43, DTIMER44, DTIMER45, DTIMER46, DTIMER47, DTIMER48, DTIMER49, DTIMER50, DTIMER51, DTIMER52, DTIMER53, DTIMER54, DTIMER55, DTIMER56, DTIMER57, DTIMER58, DTIMER59, DTIMER60, DTIMER61, DTIMER62, DTIMER63, DTIMER64, DTIMER65, DTIMER66, DTIMER67, DTIMER68, DTIMER69, DTIMER70, DTIMER71, DTIMER72, DTIMER73, DTIMER74, DTIMER75, DTIMER76, DTIMER77, DTIMER78, DTIMER79, DTIMER80, DTIMER81, DTIMER82, DTIMER83, DTIMER84, DTIMER85, DTIMER86, DTIMER87, DTIMER88, DTIMER89, DTIMER90, DTIMER91, DTIMER92, DTIMER93, DTIMER94, DTIMER95, DTIMER96, DTIMER97, DTIMER98, DTIMER99, DTIMER100, DTIMER101, DTIMER102, DTIMER103, DTIMER104, DTIMER105, DTIMER106, DTIMER107, DTIMER108, DTIMER10","CC0IF, CC0OF, CC1IF, CC1OF, CC2IF, CC2OF, CC3IF, CC3OF, CC4IF, CC4OF, DTEN, DTMODE, DTPRESCALE, DTBLKCMPEN, DTBLKCMP, DTAR, DTOR, DTPICE, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL","DTIMER0, DTIMER1, DTIMER2, DTIMER3, DTIMER4, DTIMER5, DTIMER6, DTIMER7, DTIMER8, DTIMER9, DTIMER10, DTIMER11, DTIMER12, DTIMER13, DTIMER14, DTIMER15, DTIMER16, DTIMER17, DTIMER18, DTIMER19, DTIMER20, DTIMER21, DTIMER22, DTIMER23, DTIMER24, DTIMER25, DTIMER26, DTIMER27, DTIMER28, DTIMER29, DTIMER30, DTIMER31, DTIMER32, DTIMER33, DTIMER34, DTIMER35, DTIMER36, DTIMER37, DTIMER38, DTIMER39, DTIMER40, DTIMER41, DTIMER42, DTIMER43, DTIMER44, DTIMER45, DTIMER46, DTIMER47, DTIMER48, DTIMER49, DTIMER50, DTIMER51, DTIMER52, DTIMER53, DTIMER54, DTIMER55, DTIMER56, DTIMER57, DTIMER58, DTIMER59, DTIMER60, DTIMER61, DTIMER62, DTIMER63, DTIMER64, DTIMER65, DTIMER66, DTIMER67, DTIMER68, DTIMER69, DTIMER70, DTIMER71, DTIMER72, DTIMER73, DTIMER74, DTIMER75, DTIMER76, DTIMER77, DTIMER78, DTIMER79, DTIMER80, DTIMER81, DTIMER82, DTIMER83, DTIMER84, DTIMER85, DTIMER86, DTIMER87, DTIMER88, DTIMER89, DTIMER90, DTIMER91, DTIMER92, DTIMER93, DTIMER94, DTIMER95, DTIMER96, DTIMER97, DTIMER98, DTIMER99, DTIMER100, DTIMER101, DTIMER102, DTIMER103, DTIMER104, DTIMER105, DTIMER106, DTIMER107, DTIMER108, DTIMER10","CC0IF, CC0OF, CC1IF, CC1OF, CC2IF, CC2OF, CC3IF, CC3OF, CC4IF, CC4OF, DTEN, DTMODE, DTPRESCALE, DTBLKCMPEN, DTBLKCMP, DTAR, DTOR, DTPICE, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL, DTFIFOFULL",0.2943673,0.2943673,0.09959152,0.09959152
stm32f722,List all the fields of BSRR register from GPIOC peripheral for STM32F722 microcontroller.,"BR15, BR14, BR13, BR12, BR11, BR10, BR9, BR8, BR7, BR6, BR5, BR4, BR3, BR2, BR1, BR0, BS15, BS14, BS13, BS12, BS11, BS10, BS9, BS8, BS7, BS6, BS5, BS4, BS3, BS2, BS1, BS0","BSR0, BSR1, BSR2, BSR3, BSR4, BSR5, BSR6, BSR7, BSR8, BSR9, BSR10, BSR11, BSR12, BSR13, BSR14, BSR15, BSR16, BSR17, BSR18, BSR19, BSR20, BSR21, BSR22, BSR23, BSR24, BSR25, BSR26, BSR27, BSR28, BSR29, BSR30, BSR31, BSR32, BSR33, BSR34, BSR35, BSR36, BSR37, BSR38, BSR39, BSR40, BSR41, BSR42, BSR43, BSR44, BSR45, BSR46, BSR47, BSR48, BSR49, BSR50, BSR51, BSR52, BSR53, BSR54, BSR55, BSR56, BSR57, BSR58, BSR59, BSR60, BSR61, BSR62, BSR63, BSR64, BSR65, BSR66, BSR67, BSR68, BSR69, BSR70, BSR71, BSR72, BSR73, BSR74, BSR75, BSR76, BSR77, BSR78, BSR79, BSR80, BSR81, BSR82, BSR83, BSR84, BSR85, BSR86, BSR87, BSR88, BSR89, BSR90, BSR91, BSR92, BSR93, BSR94, BSR95, BSR96, BSR97, BSR98, BSR99, BSR100, BSR101, BSR102, BSR103, BSR104, BSR105, BSR106, BSR107, BSR108, BSR109, BSR110, BSR111, BSR112, BSR113, BSR114, BSR115, BSR116, BSR117, BSR118, BSR119, BSR120, BSR121, BSR122, BSR123, BSR124, BSR125, BSR126, BSR127, BSR128, BSR129, BSR130, BSR131, BSR132, BSR133, BSR134, BSR135, BSR136, BSR137, BSR138, BSR139, BSR140, BSR141, BSR142, BSR143, BSR144, BSR145, BSR","CC1ISRCCR, CC1ISTR, CC1ICLR, CC1IFR, CC1IENR, CC2ISRCCR, CC2ISTR, CC2ICLR, CC2IFR, CC2IENR, CC3ISRCCR, CC3ISTR, CC3ICLR, CC3IFR, CC3IENR, CC4ISRCCR, CC4ISTR, CC4ICLR, CC4IFR, CC4IENR, CC5ISRCCR, CC5ISTR, CC5ICLR, CC5IFR, CC5IENR, CC6ISRCCR, CC6ISTR, CC6ICLR, CC6IFR, CC6IENR, CC7ISRCCR, CC7ISTR, CC7ICLR, CC7IFR, CC7IENR, CC8ISRCCR, CC8ISTR, CC8ICLR, CC8IFR, CC8IENR, CC9ISRCCR, CC9ISTR, CC9ICLR, CC9IFR, CC9IENR, CC10ISRCCR, CC10ISTR, CC10ICLR, CC10IFR, CC10IENR, CC11ISRCCR, CC11ISTR, CC11ICLR, CC11IFR, CC11IENR, CC12ISRCCR, CC12ISTR, CC12ICLR, CC12IFR, CC12IENR, CC13ISRCCR, CC13ISTR, CC13ICLR, CC13IFR, CC13IENR, CC14ISRCCR, CC14ISTR, CC14ICLR, CC14IFR, CC14IENR, CC15ISRCCR, CC15ISTR, CC15ICLR, CC15IFR, CC15IENR, CC16ISRCCR, CC16ISTR, CC16ICLR, CC16IFR, CC16IENR, CC17ISRCCR, CC17ISTR, CC17ICLR, CC17IFR, CC17IENR, CC18ISRCCR, CC18ISTR, CC18ICLR, CC18IFR, CC18IENR, CC19ISRCCR, CC19ISTR, CC19ICLR, CC19IFR, CC19IENR, CC20ISRCCR, CC20ISTR, CC20ICLR, CC20IFR, CC20IENR, CC21ISRCCR, CC21ISTR, CC21ICLR, CC21IFR, CC21IENR, CC22ISRCCR, CC22ISTR, CC22ICLR, CC22IFR, CC22IENR, CC23ISRCCR, CC23ISTR, CC23ICLR, CC23IFR, CC23IENR, CC24ISRCCR, CC24ISTR, CC24ICLR, CC24IFR, CC24IENR, CC25ISRCCR, CC25ISTR, CC25ICLR, CC","BSR0, BSR1, BSR2, BSR3, BSR4, BSR5, BSR6, BSR7, BSR8, BSR9, BSR10, BSR11, BSR12, BSR13, BSR14, BSR15, BSR16, BSR17, BSR18, BSR19, BSR20, BSR21, BSR22, BSR23, BSR24, BSR25, BSR26, BSR27, BSR28, BSR29, BSR30, BSR31, BSR32, BSR33, BSR34, BSR35, BSR36, BSR37, BSR38, BSR39, BSR40, BSR41, BSR42, BSR43, BSR44, BSR45, BSR46, BSR47, BSR48, BSR49, BSR50, BSR51, BSR52, BSR53, BSR54, BSR55, BSR56, BSR57, BSR58, BSR59, BSR60, BSR61, BSR62, BSR63, BSR64, BSR65, BSR66, BSR67, BSR68, BSR69, BSR70, BSR71, BSR72, BSR73, BSR74, BSR75, BSR76, BSR77, BSR78, BSR79, BSR80, BSR81, BSR82, BSR83, BSR84, BSR85, BSR86, BSR87, BSR88, BSR89, BSR90, BSR91, BSR92, BSR93, BSR94, BSR95, BSR96, BSR97, BSR98, BSR99, BSR100, BSR101, BSR102, BSR103, BSR104, BSR105, BSR106, BSR107, BSR108, BSR109, BSR110, BSR111, BSR112, BSR113, BSR114, BSR115, BSR116, BSR117, BSR118, BSR119, BSR120, BSR121, BSR122, BSR123, BSR124, BSR125, BSR126, BSR127, BSR128, BSR129, BSR130, BSR131, BSR132, BSR133, BSR134, BSR135, BSR136, BSR137, BSR138, BSR139, BSR140, BSR141, BSR142, BSR143, BSR144, BSR145, BSR","CC1ISRCCR, CC1ISTR, CC1ICLR, CC1IFR, CC1IENR, CC2ISRCCR, CC2ISTR, CC2ICLR, CC2IFR, CC2IENR, CC3ISRCCR, CC3ISTR, CC3ICLR, CC3IFR, CC3IENR, CC4ISRCCR, CC4ISTR, CC4ICLR, CC4IFR, CC4IENR, CC5ISRCCR, CC5ISTR, CC5ICLR, CC5IFR, CC5IENR, CC6ISRCCR, CC6ISTR, CC6ICLR, CC6IFR, CC6IENR, CC7ISRCCR, CC7ISTR, CC7ICLR, CC7IFR, CC7IENR, CC8ISRCCR, CC8ISTR, CC8ICLR, CC8IFR, CC8IENR, CC9ISRCCR, CC9ISTR, CC9ICLR, CC9IFR, CC9IENR, CC10ISRCCR, CC10ISTR, CC10ICLR, CC10IFR, CC10IENR, CC11ISRCCR, CC11ISTR, CC11ICLR, CC11IFR, CC11IENR, CC12ISRCCR, CC12ISTR, CC12ICLR, CC12IFR, CC12IENR, CC13ISRCCR, CC13ISTR, CC13ICLR, CC13IFR, CC13IENR, CC14ISRCCR, CC14ISTR, CC14ICLR, CC14IFR, CC14IENR, CC15ISRCCR, CC15ISTR, CC15ICLR, CC15IFR, CC15IENR, CC16ISRCCR, CC16ISTR, CC16ICLR, CC16IFR, CC16IENR, CC17ISRCCR, CC17ISTR, CC17ICLR, CC17IFR, CC17IENR, CC18ISRCCR, CC18ISTR, CC18ICLR, CC18IFR, CC18IENR, CC19ISRCCR, CC19ISTR, CC19ICLR, CC19IFR, CC19IENR, CC20ISRCCR, CC20ISTR, CC20ICLR, CC20IFR, CC20IENR, CC21ISRCCR, CC21ISTR, CC21ICLR, CC21IFR, CC21IENR, CC22ISRCCR, CC22ISTR, CC22ICLR, CC22IFR, CC22IENR, CC23ISRCCR, CC23ISTR, CC23ICLR, CC23IFR, CC23IENR, CC24ISRCCR, CC24ISTR, CC24ICLR, CC24IFR, CC24IENR, CC25ISRCCR, CC25ISTR, CC25ICLR, CC",0.66932404,0.66932404,0.5055692,0.5055692
stm32f722,What is the bit_offset of LCK5 field from LCKR register from GPIOA peripheral for STM32F722 microcontroller?,5,0x1000 0x0005,5,0x1000 0x0005,5,0.2341297,0.2341297,1.0000001,1.0000001
stm32f722,What is the description of DACC2DHR field from DHR12R2 register from DAC peripheral for STM32F722 microcontroller?,"DAC channel2 12-bit right-aligned
              data",DACC2DHR[7:0]: DAC channel2 8-bit right-aligned data,DACC2DHR[11:0] Dual DAC 12-bit right-aligned data holding register (DAC_DHR12R2),DACC2DHR[7:0]: DAC channel2 8-bit right-aligned data,DACC2DHR[11:0] Dual DAC 12-bit right-aligned data holding register (DAC_DHR12R2),0.8815358,0.8815358,0.7621415,0.7621415
stm32f722,What is the description of EOC field from SR register from ADC1 peripheral for STM32F722 microcontroller?,"Regular channel end of
              conversion",End of conversion,End of conversion,End of conversion,End of conversion,0.6018509,0.6018509,0.6018509,0.6018509
stm32f722,List all the fields of OTG_HS_HCINT6 register from OTG_HS_HOST peripheral for STM32F722 microcontroller.,"XFRC, CHH, AHBERR, STALL, NAK, ACK, NYET, TXERR, BBERR, FRMOR, DTERR","HXFR_ERR, AHBERR, [/INST] HBSTLE_ERR, DATTGLERR, BLKNUMRXERR, BLKNUMTXERR, PTXFR_ERR, RXDATAPKTRXED, RXDATAPKTNRXED, RXDATAPKTSTS, RXDATAPKTSTSCHNG, HBCHG, HBSTLECHG, HBSTLEERRCHNG, AHBERRCHNG, FRMOVRUN, FRMOVRIDLE, DTERR, DTIDLE, DTWAKEUP, SOF, EOP, SUSP, RST, MDIS, LPMTRN, LPMRCVD, LPMNACK, LPMSTALLSENT, LPMNACKRCVD, LPMSTALL, LPMRES, LPMRCVDTRANS, LPMRCVDTRANSRCVD, LPMRCVDTRANSSTALL, LPMRCVDTRANSSTALLRCVD, LPMRCVDTRANSSTALLNACK, LPMRCVDTRANSSTALLNACKRCVD, LPMRCVDTRANSSTALLNACKSTALL, LPMRCVDTRANSSTALLNACKSTALLRCVD, LPMRCVDTRANSSTALLNACKSTALLNACK, LPMRCVDTRANSSTALLNACKSTALLNACK, LPMRCVDTRANSSTALLNACKSTALLNACKRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALL, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACK, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALL, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACK, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALL, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACK, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALL, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACK, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALL, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACK, LPM","CC0IF, CC1IF, CC2IF, CC3IF, CC4IF, CC5IF, CC6IF, CC7IF, CC8IF, CC9IF, CC10IF, CC11IF, CC12IF, CC13IF, CC14IF, CC15IF, NACKIF, STALLIF, DTGOUTIF, DTGINIF, SOF, EORSM, MISS, DMAREQSCNT, DMAREQSENT, BNAIN, BNPRXRX, BNPRTX, BNPTXRX, BNPTXFR, BNPRXFR, BNPTXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR,","HXFR_ERR, AHBERR, [/INST] HBSTLE_ERR, DATTGLERR, BLKNUMRXERR, BLKNUMTXERR, PTXFR_ERR, RXDATAPKTRXED, RXDATAPKTNRXED, RXDATAPKTSTS, RXDATAPKTSTSCHNG, HBCHG, HBSTLECHG, HBSTLEERRCHNG, AHBERRCHNG, FRMOVRUN, FRMOVRIDLE, DTERR, DTIDLE, DTWAKEUP, SOF, EOP, SUSP, RST, MDIS, LPMTRN, LPMRCVD, LPMNACK, LPMSTALLSENT, LPMNACKRCVD, LPMSTALL, LPMRES, LPMRCVDTRANS, LPMRCVDTRANSRCVD, LPMRCVDTRANSSTALL, LPMRCVDTRANSSTALLRCVD, LPMRCVDTRANSSTALLNACK, LPMRCVDTRANSSTALLNACKRCVD, LPMRCVDTRANSSTALLNACKSTALL, LPMRCVDTRANSSTALLNACKSTALLRCVD, LPMRCVDTRANSSTALLNACKSTALLNACK, LPMRCVDTRANSSTALLNACKSTALLNACK, LPMRCVDTRANSSTALLNACKSTALLNACKRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALL, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACK, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALL, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACK, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALL, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACK, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALL, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLRCVD, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACK, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALL, LPMRCVDTRANSSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACKSTALLNACK, LPM","CC0IF, CC1IF, CC2IF, CC3IF, CC4IF, CC5IF, CC6IF, CC7IF, CC8IF, CC9IF, CC10IF, CC11IF, CC12IF, CC13IF, CC14IF, CC15IF, NACKIF, STALLIF, DTGOUTIF, DTGINIF, SOF, EORSM, MISS, DMAREQSCNT, DMAREQSENT, BNAIN, BNPRXRX, BNPRTX, BNPTXRX, BNPTXFR, BNPRXFR, BNPTXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR, BNPRXFR,",0.4648992,0.4648992,0.48081717,0.48081717
stm32f722,List all the fields of KEYR7 register from CRYP peripheral for STM32F722 microcontroller.,KEYR7,"KEY, KEYCLR, KEYSET, KEYINV, KEYCLRSET, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET","KEY, KEYCLR, KEYSET, KEYINV, KEYCLRSET, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLRSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEY","KEY, KEYCLR, KEYSET, KEYINV, KEYCLRSET, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET, KEYINVCLRSET","KEY, KEYCLR, KEYSET, KEYINV, KEYCLRSET, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLRSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEYINVCLR, KEYINVSET, KEY",0.49617758,0.49617758,0.46919924,0.46919924
stm32f722,What is the bit_width of WAKE field from CR1 register from USART6 peripheral for STM32F722 microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
stm32f722,What is the bit_width of FB11 field from F4R1 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the address_offset of CCMR2_Input register from TIM4 peripheral for STM32F722 microcontroller?,0x1c,0x1C,0x1C,0x1C,0x1C,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of STALLM field from OTG_FS_HCINTMSK1 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,3,15,1,15,1,0.6004617,0.6004617,0.790561,0.790561
stm32f722,What is the bit_offset of FB12 field from F7R1 register from CAN1 peripheral for STM32F722 microcontroller?,12,12 0x0,12,12 0x0,12,0.52565444,0.52565444,1.0000001,1.0000001
stm32f722,What is the description of FB20 field from F27R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x200000,Fault Boundary 20 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000,0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x20000000 0x200000,Fault Boundary 20 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000,0.21601507,0.21601507,0.21394357,0.21394357
stm32f722,What is the description of FB21 field from F19R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x214,0x214,0x214,0x214,0.17754865,0.17754865,0.17754865,0.17754865
stm32f722,What is the description of LCK12 field from LCKR register from GPIOG peripheral for STM32F722 microcontroller?,"Port x lock bit y (y=
              0..15)",Lock Register 12 (LCK12),Lock port 12,Lock Register 12 (LCK12),Lock port 12,0.30191842,0.30191842,0.5640379,0.5640379
stm32f722,What is the bit_offset of HDSEL field from CR3 register from UART8 peripheral for STM32F722 microcontroller?,3,15,12,15,12,0.6004617,0.6004617,0.65279293,0.65279293
stm32f722,List all the fields of DCR register from TIM2 peripheral for STM32F722 microcontroller.,"DBL, DBA","ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL,","DMAUDRRSTC, DMABREQ, DMABREQ2, DMABREQ3, DMABREQ4, DMABREQ5, DMABREQ6, DMABREQ7, DMABREQ8, DMABREQ9, DMABREQ10, DMABREQ11, DMABREQ12, DMABREQ13, DMABREQ14, DMABREQ15, DMABREQTSEL, DMABREQTSEL2, DMABREQTSEL3, DMABREQTSEL4, DMABREQTSEL5, DMABREQTSEL6, DMABREQTSEL7, DMABREQTSEL8, DMABREQTSEL9, DMABREQTSEL10, DMABREQTSEL11, DMABREQTSEL12, DMABREQTSEL13, DMABREQTSEL14, DMABREQTSEL15, DMABREQTSELCLR, DMABREQTSELCLR2, DMABREQTSELCLR3, DMABREQTSELCLR4, DMABREQTSELCLR5, DMABREQTSELCLR6, DMABREQTSELCLR7, DMABREQTSELCLR8, DMABREQTSELCLR9, DMABREQTSELCLR10, DMABREQTSELCLR11, DMABREQTSELCLR12, DMABREQTSELCLR13, DMABREQTSELCLR14, DMABREQTSELCLR15, DMABREQTSELCLRCLR, DMABREQTSELCLR2CLR, DMABREQTSELCLR3CLR, DMABREQTSELCLR4CLR, DMABREQTSELCLR5CLR, DMABREQTSELCLR6CLR, DMABREQTSELCLR7CLR, DMABREQTSELCLR8CLR, DMABREQTSELCLR9CLR, DMABREQTSELCLR10CLR, DMABREQTSELCLR11CLR, DMABREQTSELCLR12CLR, DMABREQTSELCLR13CLR, DMABREQTSELCLR14CLR, DMABREQTSELCLR15CLR, DMABREQTSELCLRCLRCLR, DMABREQTSELCLR2CLRCLR, DMABREQTSELCLR3CLRCLR, DMABREQTSELCLR4CLRCLR, DMABREQTSELCLR5CLRCLR, DMABREQTSELCLR6CLRCLR,","ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL, ETRGSEL,","DMAUDRRSTC, DMABREQ, DMABREQ2, DMABREQ3, DMABREQ4, DMABREQ5, DMABREQ6, DMABREQ7, DMABREQ8, DMABREQ9, DMABREQ10, DMABREQ11, DMABREQ12, DMABREQ13, DMABREQ14, DMABREQ15, DMABREQTSEL, DMABREQTSEL2, DMABREQTSEL3, DMABREQTSEL4, DMABREQTSEL5, DMABREQTSEL6, DMABREQTSEL7, DMABREQTSEL8, DMABREQTSEL9, DMABREQTSEL10, DMABREQTSEL11, DMABREQTSEL12, DMABREQTSEL13, DMABREQTSEL14, DMABREQTSEL15, DMABREQTSELCLR, DMABREQTSELCLR2, DMABREQTSELCLR3, DMABREQTSELCLR4, DMABREQTSELCLR5, DMABREQTSELCLR6, DMABREQTSELCLR7, DMABREQTSELCLR8, DMABREQTSELCLR9, DMABREQTSELCLR10, DMABREQTSELCLR11, DMABREQTSELCLR12, DMABREQTSELCLR13, DMABREQTSELCLR14, DMABREQTSELCLR15, DMABREQTSELCLRCLR, DMABREQTSELCLR2CLR, DMABREQTSELCLR3CLR, DMABREQTSELCLR4CLR, DMABREQTSELCLR5CLR, DMABREQTSELCLR6CLR, DMABREQTSELCLR7CLR, DMABREQTSELCLR8CLR, DMABREQTSELCLR9CLR, DMABREQTSELCLR10CLR, DMABREQTSELCLR11CLR, DMABREQTSELCLR12CLR, DMABREQTSELCLR13CLR, DMABREQTSELCLR14CLR, DMABREQTSELCLR15CLR, DMABREQTSELCLRCLRCLR, DMABREQTSELCLR2CLRCLR, DMABREQTSELCLR3CLRCLR, DMABREQTSELCLR4CLRCLR, DMABREQTSELCLR5CLRCLR, DMABREQTSELCLR6CLRCLR,",0.07796849,0.07796849,0.03194967,0.03194967
stm32f722,What is the bit_width of OTEPDIS field from OTG_FS_DOEPINT2 register from OTG_FS_DEVICE peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of CC1P field from CCER register from TIM12 peripheral for STM32F722 microcontroller?,"Capture/Compare 1 output
              Polarity",CC1P Output Pulse Mode Enable,CC Channel 1 Polarity,CC1P Output Pulse Mode Enable,CC Channel 1 Polarity,0.20845036,0.20845036,0.44071138,0.44071138
stm32f722,What is the address_offset of OTG_FS_HCTSIZ6 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,0x1d0,0x530,0x530,0x530,0x530,0.77437246,0.77437246,0.77437246,0.77437246
stm32f722,What is the size of OTG_HS_DOEPTSIZ3 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,32,1280,32,1280,32,0.50577784,0.50577784,0.9999999,0.9999999
stm32f722,What is the bit_width of ODR10 field from ODR register from GPIOI peripheral for STM32F722 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385
stm32f722,What is the bit_width of RBURST field from SDCR2 register from FMC peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,List all the fields of S6M0AR register from DMA2 peripheral for STM32F722 microcontroller.,M0A,"DATA0, DATA1, DATA2, DATA3, DATA4, DATA5, DATA6, DATA7, DATA8, DATA9, DATA10, DATA11, DATA12, DATA13, DATA14, DATA15, DATA16, DATA17, DATA18, DATA19, DATA20, DATA21, DATA22, DATA23, DATA24, DATA25, DATA26, DATA27, DATA28, DATA29, DATA30, DATA31, DATA32, DATA33, DATA34, DATA35, DATA36, DATA37, DATA38, DATA39, DATA40, DATA41, DATA42, DATA43, DATA44, DATA45, DATA46, DATA47, DATA48, DATA49, DATA50, DATA51, DATA52, DATA53, DATA54, DATA55, DATA56, DATA57, DATA58, DATA59, DATA60, DATA61, DATA62, DATA63, DATA64, DATA65, DATA66, DATA67, DATA68, DATA69, DATA70, DATA71, DATA72, DATA73, DATA74, DATA75, DATA76, DATA77, DATA78, DATA79, DATA80, DATA81, DATA82, DATA83, DATA84, DATA85, DATA86, DATA87, DATA88, DATA89, DATA90, DATA91, DATA92, DATA93, DATA94, DATA95, DATA96, DATA97, DATA98, DATA99, DATA100, DATA101, DATA102, DATA103, DATA104, DATA105, DATA106, DATA107, DATA108, DATA109, DATA110, DATA111, DATA112, DATA113, DATA114, DATA115, DATA116, DATA117, DATA118, DATA119, DATA120, DATA121, DATA122, DATA123, DATA124, DATA125, DATA126, DATA127, DATA128, DATA129, DATA130, DATA131, DATA132, DATA133, DATA134, DATA135, DATA136, DATA137, DATA138, DATA139, DATA140, DATA141, DATA142, DATA143, DATA144, DATA145, DATA","DATA0, DATA1, DATA2, DATA3, DATA4, DATA5, DATA6, DATA7, DATA8, DATA9, DATA10, DATA11, DATA12, DATA13, DATA14, DATA15, DATA16, DATA17, DATA18, DATA19, DATA20, DATA21, DATA22, DATA23, DATA24, DATA25, DATA26, DATA27, DATA28, DATA29, DATA30, DATA31, DATA32, DATA33, DATA34, DATA35, DATA36, DATA37, DATA38, DATA39, DATA40, DATA41, DATA42, DATA43, DATA44, DATA45, DATA46, DATA47, DATA48, DATA49, DATA50, DATA51, DATA52, DATA53, DATA54, DATA55, DATA56, DATA57, DATA58, DATA59, DATA60, DATA61, DATA62, DATA63, DATA64, DATA65, DATA66, DATA67, DATA68, DATA69, DATA70, DATA71, DATA72, DATA73, DATA74, DATA75, DATA76, DATA77, DATA78, DATA79, DATA80, DATA81, DATA82, DATA83, DATA84, DATA85, DATA86, DATA87, DATA88, DATA89, DATA90, DATA91, DATA92, DATA93, DATA94, DATA95, DATA96, DATA97, DATA98, DATA99, DATA100, DATA101, DATA102, DATA103, DATA104, DATA105, DATA106, DATA107, DATA108, DATA109, DATA110, DATA111, DATA112, DATA113, DATA114, DATA115, DATA116, DATA117, DATA118, DATA119, DATA120, DATA121, DATA122, DATA123, DATA124, DATA125, DATA126, DATA127, DATA128, DATA129, DATA130, DATA131, DATA132, DATA133, DATA134, DATA135, DATA136, DATA137, DATA138, DATA139, DATA140, DATA141, DATA142, DATA143, DATA144, DATA145, DATA","DATA0, DATA1, DATA2, DATA3, DATA4, DATA5, DATA6, DATA7, DATA8, DATA9, DATA10, DATA11, DATA12, DATA13, DATA14, DATA15, DATA16, DATA17, DATA18, DATA19, DATA20, DATA21, DATA22, DATA23, DATA24, DATA25, DATA26, DATA27, DATA28, DATA29, DATA30, DATA31, DATA32, DATA33, DATA34, DATA35, DATA36, DATA37, DATA38, DATA39, DATA40, DATA41, DATA42, DATA43, DATA44, DATA45, DATA46, DATA47, DATA48, DATA49, DATA50, DATA51, DATA52, DATA53, DATA54, DATA55, DATA56, DATA57, DATA58, DATA59, DATA60, DATA61, DATA62, DATA63, DATA64, DATA65, DATA66, DATA67, DATA68, DATA69, DATA70, DATA71, DATA72, DATA73, DATA74, DATA75, DATA76, DATA77, DATA78, DATA79, DATA80, DATA81, DATA82, DATA83, DATA84, DATA85, DATA86, DATA87, DATA88, DATA89, DATA90, DATA91, DATA92, DATA93, DATA94, DATA95, DATA96, DATA97, DATA98, DATA99, DATA100, DATA101, DATA102, DATA103, DATA104, DATA105, DATA106, DATA107, DATA108, DATA109, DATA110, DATA111, DATA112, DATA113, DATA114, DATA115, DATA116, DATA117, DATA118, DATA119, DATA120, DATA121, DATA122, DATA123, DATA124, DATA125, DATA126, DATA127, DATA128, DATA129, DATA130, DATA131, DATA132, DATA133, DATA134, DATA135, DATA136, DATA137, DATA138, DATA139, DATA140, DATA141, DATA142, DATA143, DATA144, DATA145, DATA","DATA0, DATA1, DATA2, DATA3, DATA4, DATA5, DATA6, DATA7, DATA8, DATA9, DATA10, DATA11, DATA12, DATA13, DATA14, DATA15, DATA16, DATA17, DATA18, DATA19, DATA20, DATA21, DATA22, DATA23, DATA24, DATA25, DATA26, DATA27, DATA28, DATA29, DATA30, DATA31, DATA32, DATA33, DATA34, DATA35, DATA36, DATA37, DATA38, DATA39, DATA40, DATA41, DATA42, DATA43, DATA44, DATA45, DATA46, DATA47, DATA48, DATA49, DATA50, DATA51, DATA52, DATA53, DATA54, DATA55, DATA56, DATA57, DATA58, DATA59, DATA60, DATA61, DATA62, DATA63, DATA64, DATA65, DATA66, DATA67, DATA68, DATA69, DATA70, DATA71, DATA72, DATA73, DATA74, DATA75, DATA76, DATA77, DATA78, DATA79, DATA80, DATA81, DATA82, DATA83, DATA84, DATA85, DATA86, DATA87, DATA88, DATA89, DATA90, DATA91, DATA92, DATA93, DATA94, DATA95, DATA96, DATA97, DATA98, DATA99, DATA100, DATA101, DATA102, DATA103, DATA104, DATA105, DATA106, DATA107, DATA108, DATA109, DATA110, DATA111, DATA112, DATA113, DATA114, DATA115, DATA116, DATA117, DATA118, DATA119, DATA120, DATA121, DATA122, DATA123, DATA124, DATA125, DATA126, DATA127, DATA128, DATA129, DATA130, DATA131, DATA132, DATA133, DATA134, DATA135, DATA136, DATA137, DATA138, DATA139, DATA140, DATA141, DATA142, DATA143, DATA144, DATA145, DATA",0.083719015,0.083719015,0.083719015,0.083719015
stm32f722,What is the description of OSPEEDR1 field from OSPEEDR register from GPIOG peripheral for STM32F722 microcontroller?,"Port x configuration bits (y =
              0..15)",OSPEEDR1 field description,Output speed of Port A pins 1/8 MHz/2 MHz/4 MHz/8 MHz.,OSPEEDR1 field description,Output speed of Port A pins 1/8 MHz/2 MHz/4 MHz/8 MHz.,0.13223377,0.13223377,0.37201476,0.37201476
stm32f722,What is the bit_width of BR11 field from BSRR register from GPIOB peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the bit_offset of NAK field from OTG_HS_HCINT6 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,4,13,13,13,13,0.53879976,0.53879976,0.53879976,0.53879976
stm32f722,What is the bit_width of MAMP1 field from CR register from DAC peripheral for STM32F722 microcontroller?,4,12,12,12,12,0.6974304,0.6974304,0.6974304,0.6974304
stm32f722,What is the bit_width of ACCMOD field from BTR1 register from FMC peripheral for STM32F722 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
stm32f722,What is the description of FB16 field from F7R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x214,Fault Boundary Register 16,0x214,Fault Boundary Register 16,0.17754865,0.17754865,0.12063005,0.12063005
stm32f722,What is the bit_offset of FB14 field from F3R2 register from CAN1 peripheral for STM32F722 microcontroller?,14,14,14,14,14,0.99999994,0.99999994,0.99999994,0.99999994
stm32f722,What is the description of IDR3 field from IDR register from GPIOB peripheral for STM32F722 microcontroller?,"Port input data (y =
              0..15)",GPIO Port Input Data Register (GPIOx_IDR) (x = A to K),GPIO Data Read Value of Port x Pin 3/Port Data Direction Readback Value of Pin 3/Port Input Data Value of Pin 3/Port Output Value of Pin 3/Port Analog Switch Control for Pin 3/Port Alternate Function Control for Pin 3/Port Slewrate Control for Pin 3/Port Pull-up/Pull-down Control for Pin 3/Port Open-drain Output Enable/Floating Alternate Function 0 Selection for Pin 3/Port Alternate Function 1 Selection for Pin 3/Port Alternate Function 2 Selection for Pin 3/Port Alternate Function 3 Selection for Pin 3/Port Alternate Function 4 Selection for Pin 3/Port Alternate Function 5 Selection for Pin 3/Port Alternate Function 6 Selection for Pin 3/Port Alternate Function 7 Selection for Pin 3/Port Alternate Function 8 Selection for Pin 3/Port Alternate Function 9 Selection for Pin 3/Port Alternate Function 10 Selection for Pin 3/Port Alternate Function 11 Selection for Pin 3/Port Alternate Function 12 Selection for Pin 3/Port Alternate Function 13 Selection for Pin 3/Port Alternate Function 14 Selection for Pin 3/Port Alternate Function 15 Selection for Pin 3/Port Analog Switch Control for Pin 3/Port Data Direction Readback Value of Pin 3/Port Input Data Value of Pin 3/Port Output Value of Pin 3/Port Analog Switch Control for Pin 3/Port Slewrate Control for Pin 3/Port Pull-up/Pull-down Control for Pin 3/Port Open-drain Output Enable/Floating Alternate Function 0 Selection for Pin 3/Port Alternate Function 1 Selection for Pin 3/Port Alternate Function 2 Selection for Pin 3/Port Alternate Function 3 Selection for Pin 3/Port Alternate Function 4 Selection for Pin 3/Port Alternate Function 5 Selection for Pin 3/Port Alternate Function 6 Selection for Pin 3/Port Alternate Function 7 Selection for Pin 3/Port Alternate Function 8 Selection for Pin 3/Port Alternate Function 9 Selection for Pin 3/Port Alternate Function 10 Selection for Pin 3/Port Alternate Function 11 Selection for Pin 3/Port Alternate Function 12 Selection for Pin 3/Port Alternate Function 13 Selection for Pin 3/Port Alternate Function 14 Selection for Pin 3/Port Alternate Function 15 Selection for Pin 3/Port Analog Switch Control for Pin 3/Port Data Direction Readback Value of Pin 3/Port Input Data Value of Pin 3/Port Output Value of Pin 3/Port Analog Switch Control for Pin 3/Port Slewrate Control for Pin 3/Port Pull-up/Pull-down Control for Pin 3/Port Open-drain Output Enable/Floating Alternate Function 0 Selection for Pin 3/Port Alternate Function 1 Selection for Pin 3/Port Alternate Function 2 Selection for Pin 3/Port Alternate Function 3 Selection for Pin 3/Port Alternate Function 4 Selection for Pin 3/Port Alternate Function 5 Selection for Pin 3/Port Alternate Function 6 Selection for Pin 3/Port Alternate Function 7 Selection for Pin 3/Port Altern,GPIO Port Input Data Register (GPIOx_IDR) (x = A to K),GPIO Data Read Value of Port x Pin 3/Port Data Direction Readback Value of Pin 3/Port Input Data Value of Pin 3/Port Output Value of Pin 3/Port Analog Switch Control for Pin 3/Port Alternate Function Control for Pin 3/Port Slewrate Control for Pin 3/Port Pull-up/Pull-down Control for Pin 3/Port Open-drain Output Enable/Floating Alternate Function 0 Selection for Pin 3/Port Alternate Function 1 Selection for Pin 3/Port Alternate Function 2 Selection for Pin 3/Port Alternate Function 3 Selection for Pin 3/Port Alternate Function 4 Selection for Pin 3/Port Alternate Function 5 Selection for Pin 3/Port Alternate Function 6 Selection for Pin 3/Port Alternate Function 7 Selection for Pin 3/Port Alternate Function 8 Selection for Pin 3/Port Alternate Function 9 Selection for Pin 3/Port Alternate Function 10 Selection for Pin 3/Port Alternate Function 11 Selection for Pin 3/Port Alternate Function 12 Selection for Pin 3/Port Alternate Function 13 Selection for Pin 3/Port Alternate Function 14 Selection for Pin 3/Port Alternate Function 15 Selection for Pin 3/Port Analog Switch Control for Pin 3/Port Data Direction Readback Value of Pin 3/Port Input Data Value of Pin 3/Port Output Value of Pin 3/Port Analog Switch Control for Pin 3/Port Slewrate Control for Pin 3/Port Pull-up/Pull-down Control for Pin 3/Port Open-drain Output Enable/Floating Alternate Function 0 Selection for Pin 3/Port Alternate Function 1 Selection for Pin 3/Port Alternate Function 2 Selection for Pin 3/Port Alternate Function 3 Selection for Pin 3/Port Alternate Function 4 Selection for Pin 3/Port Alternate Function 5 Selection for Pin 3/Port Alternate Function 6 Selection for Pin 3/Port Alternate Function 7 Selection for Pin 3/Port Alternate Function 8 Selection for Pin 3/Port Alternate Function 9 Selection for Pin 3/Port Alternate Function 10 Selection for Pin 3/Port Alternate Function 11 Selection for Pin 3/Port Alternate Function 12 Selection for Pin 3/Port Alternate Function 13 Selection for Pin 3/Port Alternate Function 14 Selection for Pin 3/Port Alternate Function 15 Selection for Pin 3/Port Analog Switch Control for Pin 3/Port Data Direction Readback Value of Pin 3/Port Input Data Value of Pin 3/Port Output Value of Pin 3/Port Analog Switch Control for Pin 3/Port Slewrate Control for Pin 3/Port Pull-up/Pull-down Control for Pin 3/Port Open-drain Output Enable/Floating Alternate Function 0 Selection for Pin 3/Port Alternate Function 1 Selection for Pin 3/Port Alternate Function 2 Selection for Pin 3/Port Alternate Function 3 Selection for Pin 3/Port Alternate Function 4 Selection for Pin 3/Port Alternate Function 5 Selection for Pin 3/Port Alternate Function 6 Selection for Pin 3/Port Alternate Function 7 Selection for Pin 3/Port Altern,0.43096107,0.43096107,0.29095656,0.29095656
stm32f722,What is the description of TIM11LPEN field from APB2LPENR register from RCC peripheral for STM32F722 microcontroller?,"TIM11 clock enable during Sleep
              mode",TIM11 clock enable in low-power mode.,TIM11 clock enable in low-power mode.,TIM11 clock enable in low-power mode.,TIM11 clock enable in low-power mode.,0.7874213,0.7874213,0.7874213,0.7874213
stm32f722,What is the bit_width of ADD0_3 field from CR2 register from UART4 peripheral for STM32F722 microcontroller?,4,16,4,16,4,0.63828933,0.63828933,1.0,1.0
stm32f722,What is the bit_offset of EPDISD field from OTG_HS_DOEPINT1 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,1,13,12,13,12,0.46641022,0.46641022,0.58160675,0.58160675
stm32f722,What is the description of FB18 field from F24R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x240,Fault Boundary 18 Register 13:0],0x240,Fault Boundary 18 Register 13:0],0.1823225,0.1823225,0.06683472,0.06683472
stm32f722,What is the bit_width of BS2 field from BSRR register from GPIOH peripheral for STM32F722 microcontroller?,1,16,2,16,2,0.4854614,0.4854614,0.80541563,0.80541563
stm32f722,What is the bit_width of LCK7 field from LCKR register from GPIOE peripheral for STM32F722 microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
stm32f722,What is the bit_offset of TEACK field from ISR register from USART2 peripheral for STM32F722 microcontroller?,21,12,12,12,12,0.6948294,0.6948294,0.6948294,0.6948294
stm32f722,List all the fields of CCR1 register from TIM4 peripheral for STM32F722 microcontroller.,"CCR1_H, CCR1_L","CC1, CC2, CC3, CC4, CC1NP, CC2NP, CC3NP, CC4NP, DIR, CC1P, CC2P, CC3P, CC4P, OC1FE, OC2FE, OC3FE, OC4FE, OC1PE, OC2PE, OC3PE, OC4PE, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSCSEL, URI, URS, DIR, CC1P, CC2P, CC3P, CC4P, OC1FE, OC2FE, OC3FE, OC4FE, OC1PE, OC2PE, OC3PE, OC4PE, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL","CC1IF, CC1OF, CC2IF, CC2OF, CC3IF, CC3OF, CC4IF, CC4OF, PSC, ARR, CNT, CCPOL, CCEN, COMS, CCE, CCPRE, CCPOL0, CCPOL1, CCPOL2, CCPOL3, CCPOL4, CCPOL5, CCPOL6, CCPOL7, CCPOL8, CCPOL9, CCPOL10, CCPOL11, CCPOL12, CCPOL13, CCPOL14, CCPOL15, CCEN0, CCEN1, CCEN2, CCEN3, CCEN4, CCEN5, CCEN6, CCEN7, CCEN8, CCEN9, CCEN10, CCEN11, CCEN12, CCEN13, CCEN14, CCEN15, COMS0, COMS1, COMS2, COMS3, COMS4, COMS5, COMS6, COMS7, COMS8, COMS9, COMS10, COMS11, COMS12, COMS13, COMS14, COMS15, CCEA0, CCEA1, CCEA2, CCEA3, CCEA4, CCEA5, CCEA6, CCEA7, CCEA8, CCEA9, CCEA10, CCEA11, CCEA12, CCEA13, CCEA14, CCEA15, CCPOL0, CCPOL1, CCPOL2, CCPOL3, CCPOL4, CCPOL5, CCPOL6, CCPOL7, CCPOL8, CCPOL9, CCPOL10, CCPOL11, CCPOL12, CCPOL13, CCPOL14, CCPOL15, CCPOL0, CCPOL1, CCPOL2, CCPOL3, CCPOL4, CCPOL5, CCPOL6, CCPOL7, CCPOL8, CCPOL9, CCPOL10, CCPOL11, CCPOL12, CCPOL13, CCPOL14, CCPOL15, CCEN0, CCEN1, CCEN2, CCEN3, CCEN4, CCEN5, CCEN6, CCEN7, CCEN8, CCEN9, CCEN10, CCEN11, CCEN12, CCEN13, CCEN14, CCEN15, COMS0, COMS1, COMS2, COMS3, COMS4, COMS5, COMS6, COMS7, COMS8, COMS9, COMS10, COMS11, COMS12, COMS13, COMS14, COMS15, CCEA0, CCEA1, CCEA2, CCEA3, CCEA4, CCEA5, CCEA6, CCEA7, CCEA8, CCEA9, CCEA10, CCEA11, CCEA12, CCEA13, CCEA14, CCEA15,","CC1, CC2, CC3, CC4, CC1NP, CC2NP, CC3NP, CC4NP, DIR, CC1P, CC2P, CC3P, CC4P, OC1FE, OC2FE, OC3FE, OC4FE, OC1PE, OC2PE, OC3PE, OC4PE, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSCSEL, URI, URS, DIR, CC1P, CC2P, CC3P, CC4P, OC1FE, OC2FE, OC3FE, OC4FE, OC1PE, OC2PE, OC3PE, OC4PE, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL, CCMS, COMS, COE, COD, MMS, MSB, OCE, OC1, OC2, OC3, OC4, PSC, ARR, CNT, CC1, CC2, CC3, CC4, CCE, CCPOL","CC1IF, CC1OF, CC2IF, CC2OF, CC3IF, CC3OF, CC4IF, CC4OF, PSC, ARR, CNT, CCPOL, CCEN, COMS, CCE, CCPRE, CCPOL0, CCPOL1, CCPOL2, CCPOL3, CCPOL4, CCPOL5, CCPOL6, CCPOL7, CCPOL8, CCPOL9, CCPOL10, CCPOL11, CCPOL12, CCPOL13, CCPOL14, CCPOL15, CCEN0, CCEN1, CCEN2, CCEN3, CCEN4, CCEN5, CCEN6, CCEN7, CCEN8, CCEN9, CCEN10, CCEN11, CCEN12, CCEN13, CCEN14, CCEN15, COMS0, COMS1, COMS2, COMS3, COMS4, COMS5, COMS6, COMS7, COMS8, COMS9, COMS10, COMS11, COMS12, COMS13, COMS14, COMS15, CCEA0, CCEA1, CCEA2, CCEA3, CCEA4, CCEA5, CCEA6, CCEA7, CCEA8, CCEA9, CCEA10, CCEA11, CCEA12, CCEA13, CCEA14, CCEA15, CCPOL0, CCPOL1, CCPOL2, CCPOL3, CCPOL4, CCPOL5, CCPOL6, CCPOL7, CCPOL8, CCPOL9, CCPOL10, CCPOL11, CCPOL12, CCPOL13, CCPOL14, CCPOL15, CCPOL0, CCPOL1, CCPOL2, CCPOL3, CCPOL4, CCPOL5, CCPOL6, CCPOL7, CCPOL8, CCPOL9, CCPOL10, CCPOL11, CCPOL12, CCPOL13, CCPOL14, CCPOL15, CCEN0, CCEN1, CCEN2, CCEN3, CCEN4, CCEN5, CCEN6, CCEN7, CCEN8, CCEN9, CCEN10, CCEN11, CCEN12, CCEN13, CCEN14, CCEN15, COMS0, COMS1, COMS2, COMS3, COMS4, COMS5, COMS6, COMS7, COMS8, COMS9, COMS10, COMS11, COMS12, COMS13, COMS14, COMS15, CCEA0, CCEA1, CCEA2, CCEA3, CCEA4, CCEA5, CCEA6, CCEA7, CCEA8, CCEA9, CCEA10, CCEA11, CCEA12, CCEA13, CCEA14, CCEA15,",0.4807948,0.4807948,0.5264239,0.5264239
stm32f722,What is the description of OTG_HS_DIEPDMA10 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,"OTG Device channel-x DMA address
          register",OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description [/INST] OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEP,OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) (HASH_DMA10) (OTG_HS) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel D,OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description [/INST] OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) Description OTG_HS_DIEP,OTG_HS_DIEPDMA10 register (OTG_HS_DIEPDMA10) (HASH_DMA10) (OTG_HS) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel DMA Address Register (DIEPDMA10) (0x10000000) (R/W) Channel D,0.28558835,0.28558835,0.58444124,0.58444124
stm32f722,What is the description of CTSIE field from CR3 register from USART2 peripheral for STM32F722 microcontroller?,CTS interrupt enable,CTS interrupt enable,CTS interrupt enable,CTS interrupt enable,CTS interrupt enable,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of FB21 field from F1R2 register from CAN1 peripheral for STM32F722 microcontroller?,21,21,21,21,21,1.0000001,1.0000001,1.0000001,1.0000001
stm32f722,What is the bit_offset of OC3PE field from CCMR2_Output register from TIM4 peripheral for STM32F722 microcontroller?,3,19,12,19,12,0.48534328,0.48534328,0.65279293,0.65279293
stm32f722,What is the address_offset of CCR1 register from TIM1 peripheral for STM32F722 microcontroller?,0x34,0x18,0x18,0x18,0x18,0.72554225,0.72554225,0.72554225,0.72554225
stm32f722,What is the bit_width of BS2 field from BSRR register from GPIOD peripheral for STM32F722 microcontroller?,1,32,2,32,2,0.49268645,0.49268645,0.80541563,0.80541563
stm32f722,What is the size of PSC register from TIM13 peripheral for STM32F722 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
stm32f722,What is the bit_offset of TXEIE field from CR1 register from USART1 peripheral for STM32F722 microcontroller?,7,10,20,10,20,0.73856735,0.73856735,0.5739974,0.5739974
stm32f722,What is the bit_width of FB24 field from F3R1 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the description of JOFR2 register from ADC3 peripheral for STM32F722 microcontroller?,"injected channel data offset register
          x",JOFFR2 JDATA[11:0],JOFFR2 JOFFSET2[11:0],JOFFR2 JDATA[11:0],JOFFR2 JOFFSET2[11:0],0.072866224,0.072866224,0.00051082484,0.00051082484
stm32f722,What is the description of LTR register from ADC3 peripheral for STM32F722 microcontroller?,"watchdog lower threshold
          register",19.4.5 TIMx capture/compare register 1 (TIMx_CCR1)(x = 2 to 5) . . 657,TIM3/TIM4/TIM5 registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,19.4.5 TIMx capture/compare register 1 (TIMx_CCR1)(x = 2 to 5) . . 657,TIM3/TIM4/TIM5 registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.3408317,0.3408317,0.06024451,0.06024451
stm32f722,What is the description of SQ6 field from SQR3 register from ADC3 peripheral for STM32F722 microcontroller?,"6th conversion in regular
              sequence",12-bit conversion from channel 6.,12th conversion in regular sequence,12-bit conversion from channel 6.,12th conversion in regular sequence,0.39584485,0.39584485,0.8127359,0.8127359
stm32f722,What is the bit_width of MODER7 field from MODER register from GPIOC peripheral for STM32F722 microcontroller?,2,16,1,16,1,0.5123863,0.5123863,0.80541563,0.80541563
stm32f722,What is the address_offset of SQR3 register from ADC1 peripheral for STM32F722 microcontroller?,0x34,0x34,0x30,0x34,0x30,1.0,1.0,0.77917314,0.77917314
stm32f722,What is the bit_width of DMAR field from CR3 register from UART5 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of FB29 field from F14R1 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the bit_width of CHSEL field from S5CR register from DMA1 peripheral for STM32F722 microcontroller?,3,1,1,1,1,0.790561,0.790561,0.790561,0.790561
stm32f722,What is the description of EOCIE field from CR1 register from ADC2 peripheral for STM32F722 microcontroller?,Interrupt enable for EOC,Interrupt enable for injected channels,Interrupt enable for EOC,Interrupt enable for injected channels,Interrupt enable for EOC,0.60610783,0.60610783,1.0000002,1.0000002
stm32f722,What is the description of CC1P field from CCER register from TIM11 peripheral for STM32F722 microcontroller?,"Capture/Compare 1 output
              Polarity",CC1P Output Pulse Mode Enable,Output Compare 1 Polarity,CC1P Output Pulse Mode Enable,Output Compare 1 Polarity,0.20845036,0.20845036,0.8952714,0.8952714
stm32f722,What is the description of BS9 field from BSRR register from GPIOG peripheral for STM32F722 microcontroller?,"Port x set bit y (y=
              0..15)",Set bit 9 of ODR register from GPIOG peripheral for STM32F722 microcontroller.,Set bit 9 of BSRR register from GPIOG peripheral for STM32F722 microcontroller.,Set bit 9 of ODR register from GPIOG peripheral for STM32F722 microcontroller.,Set bit 9 of BSRR register from GPIOG peripheral for STM32F722 microcontroller.,0.23373981,0.23373981,0.19942692,0.19942692
stm32f722,What is the description of OC3M_3 field from CCMR2_Output register from TIM4 peripheral for STM32F722 microcontroller?,"Output Compare 1 mode - bit
              3",Output Compare 3 mode 3,Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3:,Output Compare 3 mode 3,Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3: Output Compare 3 mode bits 3 OC3M_3:,0.89232826,0.89232826,0.64502126,0.64502126
stm32f722,What is the address_offset of OTYPER register from GPIOG peripheral for STM32F722 microcontroller?,0x4,0x40008000,0x40008c00,0x40008000,0x40008c00,0.60448194,0.60448194,0.6267619,0.6267619
stm32f722,What is the bit_width of RTSE field from CR3 register from USART2 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of ECCPS field from PCR register from FMC peripheral for STM32F722 microcontroller?,ECCPS,ECC Page Size,ECC Page Size,ECC Page Size,ECC Page Size,0.37612897,0.37612897,0.37612897,0.37612897
stm32f722,What is the bit_offset of BRR field from CSR1 register from PWR peripheral for STM32F722 microcontroller?,3,0x24,0x04,0x24,0x04,0.37309188,0.37309188,0.33252314,0.33252314
stm32f722,What is the description of FB4 field from F8R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,Fault Boundary 4 Register 2 0x214 0x218 - 0x21c 0x220 - 0x224 0x228 - 0x22c 0x230 - 0x234 0x238 - 0x23c 0x240 - 0x244 0x248 - 0x24c 0x250 - 0x254 0x258 - 0x25c 0x260 - 0x264 0x268 - 0x26c 0x270 - 0x274 0x278 - 0x27c 0x280 - 0x284 0x288 - 0x28c 0x290 - 0x294 0x298 - 0x29c 0x2a0 - 0x2a4 0x2a8 - 0x2ac 0x2b0 - 0x2b4 0x2b8 - 0x2bc 0x2c0 - 0x2c4 0x2c8 - 0x2cc 0x2d0 - 0x2d4 0x2d8 - 0x2dc 0x2e0 - 0x2e4 0x2e8 - 0x2ec 0x2f0 - 0x2f4 0x2f8 - 0x2fc 0x300 - 0x304 0x308 - 0x30c 0x310 - 0x314 0x318 - 0x31c 0x320 - 0x324 0x328 - 0x32c 0x330 - 0x334 0x338 - 0x33c 0x340 - 0x344 0x348 - 0x34c 0x350 - 0x354 0x358 - 0x35c 0x360 - 0x364 0x368 - 0x36c 0x370 - 0x374 0x378 - 0x37c 0x380 - 0x384 0x388 - 0x38c 0x390 - 0x394 0x398 - 0x39c 0x3a0 - 0x3a4 0x3a8 - 0x3ac 0x3b0 - 0x3b4 0x3b8 - 0x3bc 0x3c0 - 0x3c4 0x3c8 - 0x3cc 0x3d0 - 0x3d4 0x3d8 - 0x3dc 0x3e0 - 0x3e4 0x3e8 -,Fault Boundary 4 Register 2 0x214 0x218 0x21c 0x220 0x224 0x240 0x244 0x318 0x31c 0x320 0x324 0x330 0x334 0x340 0x344 0x350 0x354 0x360 0x364 0x370 0x374 0x380 0x384 0x390 0x394 0x3a0 0x3a4 0x3b0 0x3b4 0x3c0 0x3c4 0x3d0 0x3d4 0x3e0 0x3e4 0x3f0 0x3f4 0x400 0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420 0x424 0x430 0x434 0x440 0x444 0x450 0x454 0x460 0x464 0x470 0x474 0x480 0x484 0x490 0x494 0x4a0 0x4a4 0x4b0 0x4b4 0x4c0 0x4c4 0x4d0 0x4d4 0x4e0 0x4e4 0x4f0 0x4f4 0x500 0x504 0x510 0x514 0x520 0x524 0x530 0x534 0x540 0x544 0x550 0x554 0x560 0x564 0x570 0x574 0x580 0x584 0x590 0x594 0x5a0 0x5a4 0x5b0 0x5b4 0x5c0 0x5c4 0x5d0 0x5d4 0x5e0 0x5e4 0x5f0 0x5f4 0x600 0x604 0x610 0x614 0x620 0x624 0x630 0x634 0x640 0x644 0x650 0x654 0x660 0x664 0x670 0x674 0x680 0x684 0x690 0x694 0x6a0 0,Fault Boundary 4 Register 2 0x214 0x218 - 0x21c 0x220 - 0x224 0x228 - 0x22c 0x230 - 0x234 0x238 - 0x23c 0x240 - 0x244 0x248 - 0x24c 0x250 - 0x254 0x258 - 0x25c 0x260 - 0x264 0x268 - 0x26c 0x270 - 0x274 0x278 - 0x27c 0x280 - 0x284 0x288 - 0x28c 0x290 - 0x294 0x298 - 0x29c 0x2a0 - 0x2a4 0x2a8 - 0x2ac 0x2b0 - 0x2b4 0x2b8 - 0x2bc 0x2c0 - 0x2c4 0x2c8 - 0x2cc 0x2d0 - 0x2d4 0x2d8 - 0x2dc 0x2e0 - 0x2e4 0x2e8 - 0x2ec 0x2f0 - 0x2f4 0x2f8 - 0x2fc 0x300 - 0x304 0x308 - 0x30c 0x310 - 0x314 0x318 - 0x31c 0x320 - 0x324 0x328 - 0x32c 0x330 - 0x334 0x338 - 0x33c 0x340 - 0x344 0x348 - 0x34c 0x350 - 0x354 0x358 - 0x35c 0x360 - 0x364 0x368 - 0x36c 0x370 - 0x374 0x378 - 0x37c 0x380 - 0x384 0x388 - 0x38c 0x390 - 0x394 0x398 - 0x39c 0x3a0 - 0x3a4 0x3a8 - 0x3ac 0x3b0 - 0x3b4 0x3b8 - 0x3bc 0x3c0 - 0x3c4 0x3c8 - 0x3cc 0x3d0 - 0x3d4 0x3d8 - 0x3dc 0x3e0 - 0x3e4 0x3e8 -,Fault Boundary 4 Register 2 0x214 0x218 0x21c 0x220 0x224 0x240 0x244 0x318 0x31c 0x320 0x324 0x330 0x334 0x340 0x344 0x350 0x354 0x360 0x364 0x370 0x374 0x380 0x384 0x390 0x394 0x3a0 0x3a4 0x3b0 0x3b4 0x3c0 0x3c4 0x3d0 0x3d4 0x3e0 0x3e4 0x3f0 0x3f4 0x400 0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420 0x424 0x430 0x434 0x440 0x444 0x450 0x454 0x460 0x464 0x470 0x474 0x480 0x484 0x490 0x494 0x4a0 0x4a4 0x4b0 0x4b4 0x4c0 0x4c4 0x4d0 0x4d4 0x4e0 0x4e4 0x4f0 0x4f4 0x500 0x504 0x510 0x514 0x520 0x524 0x530 0x534 0x540 0x544 0x550 0x554 0x560 0x564 0x570 0x574 0x580 0x584 0x590 0x594 0x5a0 0x5a4 0x5b0 0x5b4 0x5c0 0x5c4 0x5d0 0x5d4 0x5e0 0x5e4 0x5f0 0x5f4 0x600 0x604 0x610 0x614 0x620 0x624 0x630 0x634 0x640 0x644 0x650 0x654 0x660 0x664 0x670 0x674 0x680 0x684 0x690 0x694 0x6a0 0,0.20940027,0.20940027,0.21345012,0.21345012
stm32f722,What is the bit_offset of TIF field from SR register from TIM3 peripheral for STM32F722 microcontroller?,6,0x00000001,0,0x00000001,0,0.23289305,0.23289305,0.5109592,0.5109592
stm32f722,What is the bit_width of RESPCMD field from RESPCMD register from SDMMC2 peripheral for STM32F722 microcontroller?,6,128,12,128,12,0.59725106,0.59725106,0.76992726,0.76992726
stm32f722,What is the description of PUPDR6 field from PUPDR register from GPIOI peripheral for STM32F722 microcontroller?,"Port x configuration bits (y =
              0..15)",PUPDR6[1:0] PUPDR6[1:0] PUPDR5[1:0] PUPDR4[1:0] PUPDR3[1:0] PUPDR2[1:0] PUPDR1[1:0] PUPDR0[1:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw,Pull-up/pull-down on GPIO6,PUPDR6[1:0] PUPDR6[1:0] PUPDR5[1:0] PUPDR4[1:0] PUPDR3[1:0] PUPDR2[1:0] PUPDR1[1:0] PUPDR0[1:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw,Pull-up/pull-down on GPIO6,0.020920433,0.020920433,0.057766754,0.057766754
stm32f722,What is the bit_width of LCK6 field from LCKR register from GPIOE peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the address_offset of S0PAR register from DMA1 peripheral for STM32F722 microcontroller?,0x18,0x20 + 0x18 * 0,0x18000000,0x20 + 0x18 * 0,0x18000000,0.8010927,0.8010927,0.806872,0.806872
stm32f722,What is the description of CPOL field from CR2 register from UART4 peripheral for STM32F722 microcontroller?,Clock polarity,0/1 Output Polarity Selector,0: 0 1: 1,0/1 Output Polarity Selector,0: 0 1: 1,0.38452065,0.38452065,0.18285507,0.18285507
stm32f722,What is the description of DMEIF3 field from LISR register from DMA1 peripheral for STM32F722 microcontroller?,"Stream x direct mode error interrupt
              flag (x=3..0)",DMA channel 3 transfer complete flag. Cleared by writing 1 to LIFCR0.DMEIF3 bit. Set by DMA channel 3 transfer complete event. 0x00000008.,DMA channel 3 DMA transfer complete interrupt flag. Cleared by writing 1 to LIFCEN3 bit of LIFCTRL register. 0x00000008.,DMA channel 3 transfer complete flag. Cleared by writing 1 to LIFCR0.DMEIF3 bit. Set by DMA channel 3 transfer complete event. 0x00000008.,DMA channel 3 DMA transfer complete interrupt flag. Cleared by writing 1 to LIFCEN3 bit of LIFCTRL register. 0x00000008.,0.41811782,0.41811782,0.49510598,0.49510598
stm32f722,What is the bit_width of BR8 field from BSRR register from GPIOF peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the bit_offset of UIE field from DIER register from TIM2 peripheral for STM32F722 microcontroller?,0,8,0,8,0,0.5250482,0.5250482,1.0000001,1.0000001
stm32f722,What is the description of FB5 field from F23R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,Fable 5. DMA1 request mapping ................................................... 221,Fault Boundary 5 Register 13:0],Fable 5. DMA1 request mapping ................................................... 221,Fault Boundary 5 Register 13:0],0.0626909,0.0626909,0.06748535,0.06748535
stm32f722,What is the description of BBERR field from OTG_HS_HCINT5 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,Babble error,BERR BUS ERROR Interrupt Enable Set/Clear Register (OTG_HCINT5) 0x528 OTG_HCFG 0x400 Section 32.15.18: OTG host configuration register (OTG_HCFG) OTG_HFIR 0x404 Section 32.15.19: OTG host frame interval register (OTG_HFIR) OTG_HFNUM 0x408 Section 32.15.20: OTG host frame number/frame time remaining register (OTG_HFNUM) OTG_HPTXSTS 0x410 Section 32.15.21: OTG_Host periodic transmit FIFO/queue status register (OTG_HPTXSTS) OTG_HAINT 0x414 Section 32.15.22: OTG host all channels interrupt register (OTG_HAINT) OTG_HAINTMSK 0x418 Section 32.15.23: OTG host all channels interrupt mask register (OTG_HAINTMSK),BUS ERROR BBERR,BERR BUS ERROR Interrupt Enable Set/Clear Register (OTG_HCINT5) 0x528 OTG_HCFG 0x400 Section 32.15.18: OTG host configuration register (OTG_HCFG) OTG_HFIR 0x404 Section 32.15.19: OTG host frame interval register (OTG_HFIR) OTG_HFNUM 0x408 Section 32.15.20: OTG host frame number/frame time remaining register (OTG_HFNUM) OTG_HPTXSTS 0x410 Section 32.15.21: OTG_Host periodic transmit FIFO/queue status register (OTG_HPTXSTS) OTG_HAINT 0x414 Section 32.15.22: OTG host all channels interrupt register (OTG_HAINT) OTG_HAINTMSK 0x418 Section 32.15.23: OTG host all channels interrupt mask register (OTG_HAINTMSK),BUS ERROR BBERR,0.22116989,0.22116989,0.42968827,0.42968827
stm32f722,What is the description of CCMR1_Output register from TIM5 peripheral for STM32F722 microcontroller?,"capture/compare mode register 1 (output
          mode)",TIM5_CCMR1 Output register (TIM5_CCMR1_OUT) (0x184),CCMR1_Output Register Description,TIM5_CCMR1 Output register (TIM5_CCMR1_OUT) (0x184),CCMR1_Output Register Description,0.42738864,0.42738864,0.5619415,0.5619415
stm32f722,What is the description of CC1S field from CCMR1_Input register from TIM3 peripheral for STM32F722 microcontroller?,"Capture/Compare 1
              selection",CC1S[1:0]: Capture/Compare 1 selection,CC1S: Capture/Compare 1 selection,CC1S[1:0]: Capture/Compare 1 selection,CC1S: Capture/Compare 1 selection,0.81965643,0.81965643,0.85790133,0.85790133
stm32f722,What is the size of OTG_HS_DIEPCTL2 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,32,1280,1280,1280,1280,0.50577784,0.50577784,0.50577784,0.50577784
stm32f722,What is the description of PSC field from GTPR register from USART1 peripheral for STM32F722 microcontroller?,Prescaler value,PSC + 1,PSC + 1,PSC + 1,PSC + 1,0.17952235,0.17952235,0.17952235,0.17952235
stm32f722,What is the description of ODR register from GPIOI peripheral for STM32F722 microcontroller?,GPIO port output data register,GPIO port output data register (GPIOx_ODR) (x = A to K),GPIO port output data register (GPIOx_ODR) (x = A to K),GPIO port output data register (GPIOx_ODR) (x = A to K),GPIO port output data register (GPIOx_ODR) (x = A to K),0.74337983,0.74337983,0.74337983,0.74337983
stm32f722,What is the bit_offset of TXFRQ field from RQR register from UART5 peripheral for STM32F722 microcontroller?,4,4,20,4,20,1.0,1.0,0.5678148,0.5678148
stm32f722,What is the bit_width of MCKOE field from I2SPR register from SPI1 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of COVRUDR field from BCLRFR register from SAI1 peripheral for STM32F722 microcontroller?,Clear overrun / underrun,"Overrun / underrun. This bit is read only. 0: No overrun/underrun error. 1: Overrun/underrun error detection. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.","Overrun / underrun. This bit is read only. 0: No overrun/underrun error. 1: Overrun/underrun error detection. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.","Overrun / underrun. This bit is read only. 0: No overrun/underrun error. 1: Overrun/underrun error detection. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.","Overrun / underrun. This bit is read only. 0: No overrun/underrun error. 1: Overrun/underrun error detection. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.",0.5902724,0.5902724,0.5902724,0.5902724
stm32f722,What is the description of FB27 field from F23R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,Fable 27. DMA2 request mapping ................................................... 227 Fable 28. Source and destination address registers in doubIe—buffer mode (DBM = 1) .......... 228 Fable 29. Source and destination address registers in doubIe—buffer mode (DBM = 1) ............................................ 228 Fable 30. Packing/unpacking and endian behavior (bit PINC = MINC = 1) ................... 228 Fable 31. Restriction NDT PSIZE and MSIZE 228 Fable 32. on versus ................................. FIFO threshold 230 configurations ............................................. Fable 33. DMA and values 248 Fable 34. register map reset ......................................... STM32F72xxx and STM32F73xxx vector table 252 ................................ Fable 35. DMA and values 248 Fable 36. register map ......................................... NOR/PSRAM bank selection 275 Fable 37. SDRAM bank selection ................................................... 276 Fable 38. SDRAM address mapping ................................................ 276 Fable 39. memory ..................................... NOR/PSRAM bank selection 275 Fable 40. register map ......................................... NOR/PSRAM bank selection 275 Fable 41. SDRAM address mapping ................................................ 276 Fable 42. SDRAM address mapping with 8—bit data bus width ............................. 277 Fable 43. SDRAM bank selection ................................................... 276 Fable 44. SDRAM address mapping with 16—bit data bus width ............................ 278,Fable 27. DMA2 request mapping ................................................... 227 Fable 30. Packing/unpacking and endian behavior (bit PINC = MINC = 1) ................... 228 Fable 31. Restriction NDT PSIZE and MSIZE 228 Fable 32. on versus ................................. FIFO threshold 230 configurations ............................................. Fable 33. DMA and values 248 Fable 34. DMA interrupt requests ................................................... 237 Fable 35. DMA and values 248 Fable 36. register map reset ......................................... STM32F72xxx and STM32F73xxx vector table 252 ................................ Fable 37. External interruptlevent controller register map on page 375 0xA000 0000 - 0xA0001FFF QuadSPI Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x5006 0800 - 0x5006 0BFF RNG Section 16.8.4: RNG register map on page 456 0x5006 0000 - 0x5006 03FF AES AHB2 Section 17.7.18: AES register map on page 508 0x4002 6000 - 0x4002 67FF DMA2 Section 8.5.11: DMA register map on page 248 0x4002 6000 - 0x4002 67FF DMA1 0x4002 4000 - 0x4002 4FFF BKPSRAM Section 5.3.27: RCC register map on page 190 0x4002 3C00 - 0x4002 3FFF Flash interface register Section 3.7.9: Flash interface register map 0x4002 3800 - 0x4002 3BFF RCC Section 5.3.27: RCC register map on page 190 0x4002 3000 - 0x4002 33FF CRC Section 11.4.6: CRC register map on page 269 0x4002 2000 - 0x4002 23FF GPIOI AHB1 0x4002 1C00 - 0x4002 1FFF GPIOH 0x4002 1800 - 0x4002 1BFF GPIOG 0x4002 1400 - 0x4002 17FF GPIOF 0x4002 1000 - 0x4002 13FF GPIOE Section 6.4.11: GPIO register map on page 20,Fable 27. DMA2 request mapping ................................................... 227 Fable 28. Source and destination address registers in doubIe—buffer mode (DBM = 1) .......... 228 Fable 29. Source and destination address registers in doubIe—buffer mode (DBM = 1) ............................................ 228 Fable 30. Packing/unpacking and endian behavior (bit PINC = MINC = 1) ................... 228 Fable 31. Restriction NDT PSIZE and MSIZE 228 Fable 32. on versus ................................. FIFO threshold 230 configurations ............................................. Fable 33. DMA and values 248 Fable 34. register map reset ......................................... STM32F72xxx and STM32F73xxx vector table 252 ................................ Fable 35. DMA and values 248 Fable 36. register map ......................................... NOR/PSRAM bank selection 275 Fable 37. SDRAM bank selection ................................................... 276 Fable 38. SDRAM address mapping ................................................ 276 Fable 39. memory ..................................... NOR/PSRAM bank selection 275 Fable 40. register map ......................................... NOR/PSRAM bank selection 275 Fable 41. SDRAM address mapping ................................................ 276 Fable 42. SDRAM address mapping with 8—bit data bus width ............................. 277 Fable 43. SDRAM bank selection ................................................... 276 Fable 44. SDRAM address mapping with 16—bit data bus width ............................ 278,Fable 27. DMA2 request mapping ................................................... 227 Fable 30. Packing/unpacking and endian behavior (bit PINC = MINC = 1) ................... 228 Fable 31. Restriction NDT PSIZE and MSIZE 228 Fable 32. on versus ................................. FIFO threshold 230 configurations ............................................. Fable 33. DMA and values 248 Fable 34. DMA interrupt requests ................................................... 237 Fable 35. DMA and values 248 Fable 36. register map reset ......................................... STM32F72xxx and STM32F73xxx vector table 252 ................................ Fable 37. External interruptlevent controller register map on page 375 0xA000 0000 - 0xA0001FFF QuadSPI Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x5006 0800 - 0x5006 0BFF RNG Section 16.8.4: RNG register map on page 456 0x5006 0000 - 0x5006 03FF AES AHB2 Section 17.7.18: AES register map on page 508 0x4002 6000 - 0x4002 67FF DMA2 Section 8.5.11: DMA register map on page 248 0x4002 6000 - 0x4002 67FF DMA1 0x4002 4000 - 0x4002 4FFF BKPSRAM Section 5.3.27: RCC register map on page 190 0x4002 3C00 - 0x4002 3FFF Flash interface register Section 3.7.9: Flash interface register map 0x4002 3800 - 0x4002 3BFF RCC Section 5.3.27: RCC register map on page 190 0x4002 3000 - 0x4002 33FF CRC Section 11.4.6: CRC register map on page 269 0x4002 2000 - 0x4002 23FF GPIOI AHB1 0x4002 1C00 - 0x4002 1FFF GPIOH 0x4002 1800 - 0x4002 1BFF GPIOG 0x4002 1400 - 0x4002 17FF GPIOF 0x4002 1000 - 0x4002 13FF GPIOE Section 6.4.11: GPIO register map on page 20,0.2513423,0.2513423,0.20115626,0.20115626
stm32f722,What is the description of CHH field from OTG_HS_HCINT6 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,Channel halted,Channel [6] Host Channel [H] Status,Channel [6] Host Channel [H] Status,Channel [6] Host Channel [H] Status,Channel [6] Host Channel [H] Status,0.5235692,0.5235692,0.5235692,0.5235692
stm32f722,What is the bit_offset of FB22 field from F3R1 register from CAN1 peripheral for STM32F722 microcontroller?,22,22,22,22,22,1.0000001,1.0000001,1.0000001,1.0000001
stm32f722,What is the description of CHH field from OTG_FS_HCINT4 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,Channel halted,Channel halted status - Channel i halted.,Channel [4] Host Channel [H] Status,Channel halted status - Channel i halted.,Channel [4] Host Channel [H] Status,0.8931181,0.8931181,0.5012225,0.5012225
stm32f722,List all the fields of ISR register from I2C2 peripheral for STM32F722 microcontroller.,"ADDCODE, DIR, BUSY, ALERT, TIMEOUT, PECERR, OVR, ARLO, BERR, TCR, TC, STOPF, NACKF, ADDR, RXNE, TXIS, TXE",TXIS TXISC TXISC2 TXISC3 TXISC4 TXISC5 TXISC6 TXISC7 TXISC8 TXISC9 TXISC10 TXISC11 TXISC12 TXISC13 TXISC14 TXISC15 TXISC16 TXISC17 TXISC18 TXISC19 TXISC20 TXISC21 TXISC22 TXISC23 TXISC24 TXISC25 TXISC26 TXISC27 TXISC28 TXISC29 TXISC30 TXISC31 TXISC32 TXISC33 TXISC34 TXISC35 TXISC36 TXISC37 TXISC38 TXISC39 TXISC40 TXISC41 TXISC42 TXISC43 TXISC44 TXISC45 TXISC46 TXISC47 TXISC48 TXISC49 TXISC50 TXISC51 TXISC52 TXISC53 TXISC54 TXISC55 TXISC56 TXISC57 TXISC58 TXISC59 TXISC60 TXISC61 TXISC62 TXISC63 TXISC64 TXISC65 TXISC66 TXISC67 TXISC68 TXISC69 TXISC70 TXISC71 TXISC72 TXISC73 TXISC74 TXISC75 TXISC76 TXISC77 TXISC78 TXISC79 TXISC80 TXISC81 TXISC82 TXISC83 TXISC84 TXISC85 TXISC86 TXISC87 TXISC88 TXISC89 TXISC90 TXISC91 TXISC92 TXISC93 TXISC94 TXISC95 TXISC96 TXISC97 TXISC98 TXISC99 TXISC100 TXISC101 TXISC102 TXISC103 TXISC104 TXISC105 TXISC106 TXISC107 TXISC108 TXISC109 TXISC110 TXISC111 TXISC112 TXISC113 TXISC114 TXISC115 TXISC116 TXISC117 TXISC118 TXISC119 TXISC120 TXISC121 TXISC122 TXISC123 TXISC124 TXISC1,CC0IF CC0IE CC0OCF CC0OIE CC1IF CC1IE CC1OCF CC1OIE CC2IF CC2IE CC2OCF CC2OIE CC3IF CC3IE CC3OCF CC3OIE CC4IF CC4IE CC4OCF CC4OIE TC UF UI F DL O ERR TERR ARLO ARLO AWLO ABRT SCL_ERR STO_ARBLO STO_TMPLO STO_TMPLO STO_ARBL OSERR OSRDY RXDATA_LOST SMBALT SMBTOUT SMBSEND TXDATA_LOST TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA,TXIS TXISC TXISC2 TXISC3 TXISC4 TXISC5 TXISC6 TXISC7 TXISC8 TXISC9 TXISC10 TXISC11 TXISC12 TXISC13 TXISC14 TXISC15 TXISC16 TXISC17 TXISC18 TXISC19 TXISC20 TXISC21 TXISC22 TXISC23 TXISC24 TXISC25 TXISC26 TXISC27 TXISC28 TXISC29 TXISC30 TXISC31 TXISC32 TXISC33 TXISC34 TXISC35 TXISC36 TXISC37 TXISC38 TXISC39 TXISC40 TXISC41 TXISC42 TXISC43 TXISC44 TXISC45 TXISC46 TXISC47 TXISC48 TXISC49 TXISC50 TXISC51 TXISC52 TXISC53 TXISC54 TXISC55 TXISC56 TXISC57 TXISC58 TXISC59 TXISC60 TXISC61 TXISC62 TXISC63 TXISC64 TXISC65 TXISC66 TXISC67 TXISC68 TXISC69 TXISC70 TXISC71 TXISC72 TXISC73 TXISC74 TXISC75 TXISC76 TXISC77 TXISC78 TXISC79 TXISC80 TXISC81 TXISC82 TXISC83 TXISC84 TXISC85 TXISC86 TXISC87 TXISC88 TXISC89 TXISC90 TXISC91 TXISC92 TXISC93 TXISC94 TXISC95 TXISC96 TXISC97 TXISC98 TXISC99 TXISC100 TXISC101 TXISC102 TXISC103 TXISC104 TXISC105 TXISC106 TXISC107 TXISC108 TXISC109 TXISC110 TXISC111 TXISC112 TXISC113 TXISC114 TXISC115 TXISC116 TXISC117 TXISC118 TXISC119 TXISC120 TXISC121 TXISC122 TXISC123 TXISC124 TXISC1,CC0IF CC0IE CC0OCF CC0OIE CC1IF CC1IE CC1OCF CC1OIE CC2IF CC2IE CC2OCF CC2OIE CC3IF CC3IE CC3OCF CC3OIE CC4IF CC4IE CC4OCF CC4OIE TC UF UI F DL O ERR TERR ARLO ARLO AWLO ABRT SCL_ERR STO_ARBLO STO_TMPLO STO_TMPLO STO_ARBL OSERR OSRDY RXDATA_LOST SMBALT SMBTOUT SMBSEND TXDATA_LOST TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA SMBALT TXDATA,0.39170954,0.39170954,0.3621183,0.3621183
stm32f722,What is the bit_width of CC2G field from EGR register from TIM4 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the address_offset of OTG_FS_HCCHAR0 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,0x100,0x500,0x500,0x500,0x500,0.79260635,0.79260635,0.79260635,0.79260635
stm32f722,What is the description of F16R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bank 16 register 1,CAN1_F16R1 register.,CAN1_F16R1 register.,CAN1_F16R1 register.,CAN1_F16R1 register.,0.39392185,0.39392185,0.39392185,0.39392185
stm32f722,What is the address_offset of DHR12RD register from DAC peripheral for STM32F722 microcontroller?,0x20,0x18,0x20,0x18,0x20,0.8137804,0.8137804,1.0000001,1.0000001
stm32f722,What is the bit_width of PWRSAV field from CLKCR register from SDMMC1 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of BKP field from BDTR register from TIM8 peripheral for STM32F722 microcontroller?,Break polarity,BKP,BKP bit set or cleared by software. 0: BKP bit set or cleared by software. 1: BKP bit set or cleared by software. 00: BKP bit set or cleared by software. 01: BKP bit set or cleared by software. 10: BKP bit set or cleared by software. 11: BKP bit set or cleared by software. 100: BKP bit set or cleared by software. 101: BKP bit set or cleared by software. 110: BKP bit set or cleared by software. 111: BKP bit set or cleared by software. 1111: BKP bit set or cleared by software. 11111: BKP bit set or cleared by software. 111111: BKP bit set or cleared by software. 1111111: BKP bit set or cleared by software. 11111111: BKP bit set or cleared by software. 111111111: BKP bit set or cleared by software. 1111111111: BKP bit set or cleared by software. 11111111111: BKP bit set or cleared by software. 111111111111: BKP bit set or cleared by software. 1111111111111: BKP bit set or cleared by software. 11111111111111: BKP bit set or cleared by software. 111111111111111: BKP bit set or cleared by software. 1111111111111111: BKP bit set or cleared by software. 11111111111111111: BKP bit set or cleared by software. 111111111111111111: BKP bit set or cleared by software. 1111111111111111111: BKP bit set or cleared by software. 11111111111111111111: BKP bit set or cleared by software. 111111111111111111111: BKP bit set or cleared by software. 1111111111111111111111: BKP bit set or cleared by software. 11111111111111111111111: BKP bit set or cleared by software. 111111111111111111111111: BKP bit set or cleared by software. 1111111111111111111111111: BKP bit set or cleared by software. 11111111111111111111111111: BKP bit set,BKP,BKP bit set or cleared by software. 0: BKP bit set or cleared by software. 1: BKP bit set or cleared by software. 00: BKP bit set or cleared by software. 01: BKP bit set or cleared by software. 10: BKP bit set or cleared by software. 11: BKP bit set or cleared by software. 100: BKP bit set or cleared by software. 101: BKP bit set or cleared by software. 110: BKP bit set or cleared by software. 111: BKP bit set or cleared by software. 1111: BKP bit set or cleared by software. 11111: BKP bit set or cleared by software. 111111: BKP bit set or cleared by software. 1111111: BKP bit set or cleared by software. 11111111: BKP bit set or cleared by software. 111111111: BKP bit set or cleared by software. 1111111111: BKP bit set or cleared by software. 11111111111: BKP bit set or cleared by software. 111111111111: BKP bit set or cleared by software. 1111111111111: BKP bit set or cleared by software. 11111111111111: BKP bit set or cleared by software. 111111111111111: BKP bit set or cleared by software. 1111111111111111: BKP bit set or cleared by software. 11111111111111111: BKP bit set or cleared by software. 111111111111111111: BKP bit set or cleared by software. 1111111111111111111: BKP bit set or cleared by software. 11111111111111111111: BKP bit set or cleared by software. 111111111111111111111: BKP bit set or cleared by software. 1111111111111111111111: BKP bit set or cleared by software. 11111111111111111111111: BKP bit set or cleared by software. 111111111111111111111111: BKP bit set or cleared by software. 1111111111111111111111111: BKP bit set or cleared by software. 11111111111111111111111111: BKP bit set,0.08478859,0.08478859,-0.061557814,-0.061557814
stm32f722,What is the bit_offset of SCLL field from TIMINGR register from I2C2 peripheral for STM32F722 microcontroller?,0,28,0,28,0,0.4157711,0.4157711,1.0000001,1.0000001
stm32f722,What is the description of TE field from CR1 register from USART6 peripheral for STM32F722 microcontroller?,Transmitter enable,Transmit enable,Transmitter enable,Transmit enable,Transmitter enable,0.80131245,0.80131245,1.0,1.0
stm32f722,What is the description of OT0 field from OTYPER register from GPIOD peripheral for STM32F722 microcontroller?,"Port x configuration bits (y =
              0..15)",Output type register (OTG_OTYPER0) (x = A to K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Output Type 0 (OT0) Selector,Output type register (OTG_OTYPER0) (x = A to K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Output Type 0 (OT0) Selector,0.19048351,0.19048351,0.24556684,0.24556684
stm32f722,What is the description of OT3 field from OTYPER register from GPIOC peripheral for STM32F722 microcontroller?,"Port x configuration bits (y =
              0..15)",Output type (Push-pull/Open-drain) select.,"Output type register (OTG_OTYPER0) (x = 0..8, where x = endpoint number) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Output type (Push-pull/Open-drain) select.,"Output type register (OTG_OTYPER0) (x = 0..8, where x = endpoint number) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",0.14238185,0.14238185,0.25498322,0.25498322
stm32f722,What is the bit_width of MUTEDET field from BSR register from SAI1 peripheral for STM32F722 microcontroller?,1,11,1,11,1,0.58286226,0.58286226,1.0,1.0
stm32f722,What is the bit_width of NACKF field from ISR register from I2C1 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the bit_width of STALL field from OTG_FS_HCINT10 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of IDR7 field from IDR register from GPIOD peripheral for STM32F722 microcontroller?,1,8,1,8,1,0.605199,0.605199,1.0,1.0
stm32f722,What is the bit_width of AWDSGL field from CR1 register from ADC3 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the description of SR register from ADC1 peripheral for STM32F722 microcontroller?,status register,ADC status register (ADC_SR),ADC Status Register (ADC_SR),ADC status register (ADC_SR),ADC Status Register (ADC_SR),0.6057334,0.6057334,0.6057334,0.6057334
stm32f722,What is the bit_width of ODR12 field from ODR register from GPIOE peripheral for STM32F722 microcontroller?,1,12,12,12,12,0.58160675,0.58160675,0.58160675,0.58160675
stm32f722,What is the address_offset of JDR1 register from ADC2 peripheral for STM32F722 microcontroller?,0x3c,0x3C,0x3C,0x3C,0x3C,1.0,1.0,1.0,1.0
stm32f722,What is the description of SCEN field from CR3 register from USART6 peripheral for STM32F722 microcontroller?,Smartcard mode enable,SCEN As needed 20,SCEN As needed 20,SCEN As needed 20,SCEN As needed 20,-0.032766182,-0.032766182,-0.032766182,-0.032766182
stm32f722,What is the address_offset of CR1 register from ADC1 peripheral for STM32F722 microcontroller?,0x4,0x300,0x04,0x300,0x04,0.6628949,0.6628949,0.9548875,0.9548875
stm32f722,What is the description of LTR register from ADC2 peripheral for STM32F722 microcontroller?,"watchdog lower threshold
          register",0x28,0x28,0x28,0x28,0.13780648,0.13780648,0.13780648,0.13780648
stm32f722,What is the bit_width of FSDEF field from AFRCR register from SAI1 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of Stall field from OTG_FS_DOEPCTL5 register from OTG_FS_DEVICE peripheral for STM32F722 microcontroller?,1,21,1,21,1,0.465342,0.465342,1.0,1.0
stm32f722,What is the bit_width of TOM field from OTG_FS_DIEPMSK register from OTG_FS_DEVICE peripheral for STM32F722 microcontroller?,1,128,1,128,1,0.4895569,0.4895569,1.0,1.0
stm32f722,What is the bit_width of RXNEIE field from CR1 register from UART5 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of ARR_H field from ARR register from TIM2 peripheral for STM32F722 microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of FB18 field from F12R1 register from CAN1 peripheral for STM32F722 microcontroller?,18,18,18,18,18,1.0,1.0,1.0,1.0
stm32f722,What is the size of CR2 register from USART2 peripheral for STM32F722 microcontroller?,32,16/1408,32,16/1408,32,0.42512232,0.42512232,0.9999999,0.9999999
stm32f722,What is the description of FB21 field from F4R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x214,0x214,0x214,0x214,0.17754865,0.17754865,0.17754865,0.17754865
stm32f722,What is the bit_offset of ARPE field from CR1 register from TIM6 peripheral for STM32F722 microcontroller?,7,18,1,18,1,0.46956706,0.46956706,0.65823686,0.65823686
stm32f722,What is the bit_offset of FB11 field from F10R2 register from CAN1 peripheral for STM32F722 microcontroller?,11,11 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,11,11 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,11,0.79616606,0.79616606,0.9999999,0.9999999
stm32f722,What is the bit_offset of STUP field from OTG_HS_DOEPINT3 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,3,15,19,15,19,0.6004617,0.6004617,0.48534328,0.48534328
stm32f722,What is the bit_offset of DMAR field from CR3 register from UART7 peripheral for STM32F722 microcontroller?,6,0x08,12,0x08,12,0.33900568,0.33900568,0.76992726,0.76992726
stm32f722,What is the bit_width of FB5 field from F27R2 register from CAN1 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the address_offset of EXTICR2 register from SYSCFG peripheral for STM32F722 microcontroller?,0xc,0x0c,0x0c,0x0c,0x0c,0.94442093,0.94442093,0.94442093,0.94442093
stm32f722,What is the description of SQ1 field from SQR3 register from ADC3 peripheral for STM32F722 microcontroller?,"1st conversion in regular
              sequence",SQ1[4:0] SQ15[4:0],SQ1[4:0] SQ15[4:0],SQ1[4:0] SQ15[4:0],SQ1[4:0] SQ15[4:0],0.2975879,0.2975879,0.2975879,0.2975879
stm32f722,What is the size of TDH2R register from CAN1 peripheral for STM32F722 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
stm32f722,What is the bit_width of FB6 field from F26R1 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the description of FB28 field from F9R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x28 0000 - 0x28 03FF FB28 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28,Flexible Data [28] 28 Bit Identifier 0x2800 0000 - 0x2800 0FFF F9R1 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R2 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R3 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R4 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R5 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R6 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R7 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R8 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R9 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R10 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R11 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R12 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R13 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R14 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R15 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R16 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R17 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R18 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R19 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R20 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R21 FB[28:0] 0x2800,0x28 0000 - 0x28 03FF FB28 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28 03FF FSCM Control Register AHB3 Section 13.5.14: QUADSPI register map on page 375 0x28 0000 - 0x28,Flexible Data [28] 28 Bit Identifier 0x2800 0000 - 0x2800 0FFF F9R1 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R2 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R3 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R4 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R5 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R6 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R7 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R8 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R9 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R10 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R11 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R12 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R13 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R14 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R15 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R16 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R17 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R18 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R19 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R20 FB[28:0] 0x2800 0000 - 0x2800 0FFF F9R21 FB[28:0] 0x2800,0.14888288,0.14888288,0.40817708,0.40817708
stm32f722,List all the fields of RDR register from USART2 peripheral for STM32F722 microcontroller.,RDR,"RDR0, RDR1, RDR2, RDR3, RDR4, RDR5, RDR6, RDR7, RDR8, RDR9, RDR10, RDR11, RDR12, RDR13, RDR14, RDR15, RDR16, RDR17, RDR18, RDR19, RDR20, RDR21, RDR22, RDR23, RDR24, RDR25, RDR26, RDR27, RDR28, RDR29, RDR30, RDR31, RDR32, RDR33, RDR34, RDR35, RDR36, RDR37, RDR38, RDR39, RDR40, RDR41, RDR42, RDR43, RDR44, RDR45, RDR46, RDR47, RDR48, RDR49, RDR50, RDR51, RDR52, RDR53, RDR54, RDR55, RDR56, RDR57, RDR58, RDR59, RDR60, RDR61, RDR62, RDR63, RDR64, RDR65, RDR66, RDR67, RDR68, RDR69, RDR70, RDR71, RDR72, RDR73, RDR74, RDR75, RDR76, RDR77, RDR78, RDR79, RDR80, RDR81, RDR82, RDR83, RDR84, RDR85, RDR86, RDR87, RDR88, RDR89, RDR90, RDR91, RDR92, RDR93, RDR94, RDR95, RDR96, RDR97, RDR98, RDR99, RDR100, RDR101, RDR102, RDR103, RDR104, RDR105, RDR106, RDR107, RDR108, RDR109, RDR110, RDR111, RDR112, RDR113, RDR114, RDR115, RDR116, RDR117, RDR118, RDR119, RDR120, RDR121, RDR122, RDR123, RDR124, RDR125, RDR126, RDR127, RDR128, RDR129, RDR130, RDR131, RDR132, RDR133, RDR134, RDR135, RDR136, RDR137, RDR138, RDR139, RDR140, RDR141, RDR142, RDR143, RDR144, RDR145, RDR","RXDATA0, RXDATA1, RXDATA2, RXDATA3, RXDATA4, RXDATA5, RXDATA6, RXDATA7, RXDATA8, RXDATA9, RXDATA10, RXDATA11, RXDATA12, RXDATA13, RXDATA14, RXDATA15, RXDATA16, RXDATA17, RXDATA18, RXDATA19, RXDATA20, RXDATA21, RXDATA22, RXDATA23, RXDATA24, RXDATA25, RXDATA26, RXDATA27, RXDATA28, RXDATA29, RXDATA30, RXDATA31, RXDATA32, RXDATA33, RXDATA34, RXDATA35, RXDATA36, RXDATA37, RXDATA38, RXDATA39, RXDATA40, RXDATA41, RXDATA42, RXDATA43, RXDATA44, RXDATA45, RXDATA46, RXDATA47, RXDATA48, RXDATA49, RXDATA50, RXDATA51, RXDATA52, RXDATA53, RXDATA54, RXDATA55, RXDATA56, RXDATA57, RXDATA58, RXDATA59, RXDATA60, RXDATA61, RXDATA62, RXDATA63, RXDATA64, RXDATA65, RXDATA66, RXDATA67, RXDATA68, RXDATA69, RXDATA70, RXDATA71, RXDATA72, RXDATA73, RXDATA74, RXDATA75, RXDATA76, RXDATA77, RXDATA78, RXDATA79, RXDATA80, RXDATA81, RXDATA82, RXDATA83, RXDATA84, RXDATA85, RXDATA86, RXDATA87, RXDATA88, RXDATA89, RXDATA90, RXDATA91, RXDATA92, RXDATA93, RXDATA94, RXDATA95, RXDATA96, RXDATA97, RXDATA98, RXDATA99, RXDATA100, RXDATA101, RXDATA102, RXDATA103, RXDATA104, RXDATA105, RXDATA106, RXDATA107, RXDATA108, RXDATA109, RXDATA110, RXDATA111, RXDATA112, RXDATA113, RXDATA114, RXDATA115, RXDATA116, RXDATA117, RXDATA118, RXDATA119, RXDATA120, RXDATA121, RXDATA122, RXDATA123, RXDATA124, RXDATA","RDR0, RDR1, RDR2, RDR3, RDR4, RDR5, RDR6, RDR7, RDR8, RDR9, RDR10, RDR11, RDR12, RDR13, RDR14, RDR15, RDR16, RDR17, RDR18, RDR19, RDR20, RDR21, RDR22, RDR23, RDR24, RDR25, RDR26, RDR27, RDR28, RDR29, RDR30, RDR31, RDR32, RDR33, RDR34, RDR35, RDR36, RDR37, RDR38, RDR39, RDR40, RDR41, RDR42, RDR43, RDR44, RDR45, RDR46, RDR47, RDR48, RDR49, RDR50, RDR51, RDR52, RDR53, RDR54, RDR55, RDR56, RDR57, RDR58, RDR59, RDR60, RDR61, RDR62, RDR63, RDR64, RDR65, RDR66, RDR67, RDR68, RDR69, RDR70, RDR71, RDR72, RDR73, RDR74, RDR75, RDR76, RDR77, RDR78, RDR79, RDR80, RDR81, RDR82, RDR83, RDR84, RDR85, RDR86, RDR87, RDR88, RDR89, RDR90, RDR91, RDR92, RDR93, RDR94, RDR95, RDR96, RDR97, RDR98, RDR99, RDR100, RDR101, RDR102, RDR103, RDR104, RDR105, RDR106, RDR107, RDR108, RDR109, RDR110, RDR111, RDR112, RDR113, RDR114, RDR115, RDR116, RDR117, RDR118, RDR119, RDR120, RDR121, RDR122, RDR123, RDR124, RDR125, RDR126, RDR127, RDR128, RDR129, RDR130, RDR131, RDR132, RDR133, RDR134, RDR135, RDR136, RDR137, RDR138, RDR139, RDR140, RDR141, RDR142, RDR143, RDR144, RDR145, RDR","RXDATA0, RXDATA1, RXDATA2, RXDATA3, RXDATA4, RXDATA5, RXDATA6, RXDATA7, RXDATA8, RXDATA9, RXDATA10, RXDATA11, RXDATA12, RXDATA13, RXDATA14, RXDATA15, RXDATA16, RXDATA17, RXDATA18, RXDATA19, RXDATA20, RXDATA21, RXDATA22, RXDATA23, RXDATA24, RXDATA25, RXDATA26, RXDATA27, RXDATA28, RXDATA29, RXDATA30, RXDATA31, RXDATA32, RXDATA33, RXDATA34, RXDATA35, RXDATA36, RXDATA37, RXDATA38, RXDATA39, RXDATA40, RXDATA41, RXDATA42, RXDATA43, RXDATA44, RXDATA45, RXDATA46, RXDATA47, RXDATA48, RXDATA49, RXDATA50, RXDATA51, RXDATA52, RXDATA53, RXDATA54, RXDATA55, RXDATA56, RXDATA57, RXDATA58, RXDATA59, RXDATA60, RXDATA61, RXDATA62, RXDATA63, RXDATA64, RXDATA65, RXDATA66, RXDATA67, RXDATA68, RXDATA69, RXDATA70, RXDATA71, RXDATA72, RXDATA73, RXDATA74, RXDATA75, RXDATA76, RXDATA77, RXDATA78, RXDATA79, RXDATA80, RXDATA81, RXDATA82, RXDATA83, RXDATA84, RXDATA85, RXDATA86, RXDATA87, RXDATA88, RXDATA89, RXDATA90, RXDATA91, RXDATA92, RXDATA93, RXDATA94, RXDATA95, RXDATA96, RXDATA97, RXDATA98, RXDATA99, RXDATA100, RXDATA101, RXDATA102, RXDATA103, RXDATA104, RXDATA105, RXDATA106, RXDATA107, RXDATA108, RXDATA109, RXDATA110, RXDATA111, RXDATA112, RXDATA113, RXDATA114, RXDATA115, RXDATA116, RXDATA117, RXDATA118, RXDATA119, RXDATA120, RXDATA121, RXDATA122, RXDATA123, RXDATA124, RXDATA",0.5297295,0.5297295,0.23548639,0.23548639
stm32f722,What is the bit_offset of POCA field from OTG_FS_HPRT register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,4,29,28,29,28,0.4548376,0.4548376,0.5567951,0.5567951
stm32f722,What is the bit_width of FB22 field from F14R2 register from CAN1 peripheral for STM32F722 microcontroller?,1,22,22,22,22,0.44852442,0.44852442,0.44852442,0.44852442
stm32f722,What is the description of FB14 field from F10R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,F10R2 FB[31:0],Fault Boundary 14 Register 13.5.14: CAN_FB14 register map on page 375 0x21C,F10R2 FB[31:0],Fault Boundary 14 Register 13.5.14: CAN_FB14 register map on page 375 0x21C,0.10497253,0.10497253,0.050378323,0.050378323
stm32f722,What is the description of PKTDRPSTS field from OTG_HS_DIEPINT5 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,Packet dropped status,0x000000000000000000000000000000000,Packet dropped status of channel x,0x000000000000000000000000000000000,Packet dropped status of channel x,0.10585598,0.10585598,0.76545644,0.76545644
stm32f722,What is the bit_offset of FB4 field from F18R2 register from CAN1 peripheral for STM32F722 microcontroller?,4,0x18,12,0x18,12,0.39217204,0.39217204,0.6974304,0.6974304
stm32f722,What is the size of CCER register from TIM9 peripheral for STM32F722 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
stm32f722,What is the bit_width of NYET field from OTG_HS_HCINT2 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of BR field from CR1 register from SPI3 peripheral for STM32F722 microcontroller?,3,0x0000 0004,0,0x0000 0004,0,0.31787956,0.31787956,0.517039,0.517039
stm32f722,What is the description of ICPCS field from CCMR1_Input register from TIM13 peripheral for STM32F722 microcontroller?,Input capture 1 prescaler,IC1PSC: Input capture 1 prescaler,Input capture 1 prescaler,IC1PSC: Input capture 1 prescaler,Input capture 1 prescaler,0.8133966,0.8133966,0.99999994,0.99999994
stm32f722,What is the description of FB29 field from F9R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x29 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB,0x29 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB29 FB,0.1649374,0.1649374,0.15755653,0.15755653
stm32f722,What is the bit_offset of GCEN field from CR1 register from I2C3 peripheral for STM32F722 microcontroller?,19,19,19,19,19,1.0,1.0,1.0,1.0
stm32f722,What is the description of FB12 field from F5R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,FD Format Enable for Message Object 12.,Fault Boundary 12 Register 2,FD Format Enable for Message Object 12.,Fault Boundary 12 Register 2,0.06419767,0.06419767,0.09407872,0.09407872
stm32f722,What is the bit_offset of FB18 field from F22R1 register from CAN1 peripheral for STM32F722 microcontroller?,18,18,18,18,18,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of CC4DE field from DIER register from TIM5 peripheral for STM32F722 microcontroller?,12,12,28,12,28,1.0000001,1.0000001,0.61369216,0.61369216
stm32f722,What is the description of MMIS field from OTG_FS_GINTSTS register from OTG_FS_GLOBAL peripheral for STM32F722 microcontroller?,Mode mismatch interrupt,Masked interrupt in service status register (OTG_FS_GINTSTS) (Read Only),Mismatch interrupt status (MMIS),Masked interrupt in service status register (OTG_FS_GINTSTS) (Read Only),Mismatch interrupt status (MMIS),0.4171245,0.4171245,0.672449,0.672449
stm32f722,What is the description of FB7 field from F14R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,Fault Boundary Register 7 Value 0x214,Fault Boundary Register 7 */,Fault Boundary Register 7 Value 0x214,Fault Boundary Register 7 */,0.123774305,0.123774305,0.12632936,0.12632936
stm32f722,What is the description of FB24 field from F26R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x244,0x24 0000 - 0x24 0FFF FMC control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.,0x244,0x24 0000 - 0x24 0FFF FMC control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.5.14: QUADSPI control register AHB3 Section 13.,0.16199106,0.16199106,0.17336497,0.17336497
stm32f722,What is the bit_width of TIM8LPEN field from APB2LPENR register from RCC peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of FB6 field from F15R2 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,Fault Boundary 6 Register 2 0x21C,Flexible Data [0] 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0,Fault Boundary 6 Register 2 0x21C,Flexible Data [0] 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0,0.12085856,0.12085856,0.2516967,0.2516967
stm32f722,What is the bit_offset of ODR12 field from ODR register from GPIOI peripheral for STM32F722 microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001
stm32f722,What is the bit_width of FB10 field from F8R2 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,10,16,10,0.4854614,0.4854614,0.61559385,0.61559385
stm32f722,What is the bit_width of CTEIF6 field from HIFCR register from DMA1 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of DTERR field from OTG_FS_HCINT11 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,10,13,10,13,10,0.58384466,0.58384466,1.0,1.0
stm32f722,What is the bit_offset of ODR2 field from ODR register from GPIOE peripheral for STM32F722 microcontroller?,2,24,2,24,2,0.60712874,0.60712874,1.0000002,1.0000002
stm32f722,What is the description of BS9 field from BSRR register from GPIOF peripheral for STM32F722 microcontroller?,"Port x set bit y (y=
              0..15)",Set bit 9 of ODR register from GPIOF peripheral.,Bit Set 9 of GPIOF Port Output Register (ODR) / Bit Reset 9 of GPIOF Port Output Register (BRR),Set bit 9 of ODR register from GPIOF peripheral.,Bit Set 9 of GPIOF Port Output Register (ODR) / Bit Reset 9 of GPIOF Port Output Register (BRR),0.3035258,0.3035258,0.3887835,0.3887835
stm32f722,What is the bit_width of NEGEDGE field from CLKCR register from SDMMC2 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of BKP field from BKP1R register from RTC peripheral for STM32F722 microcontroller?,BKP,RTC_BKP BKP11:0],BKP1R BKP11:0],RTC_BKP BKP11:0],BKP1R BKP11:0],0.4999111,0.4999111,0.6437514,0.6437514
stm32f722,What is the description of BR15 field from BSRR register from GPIOF peripheral for STM32F722 microcontroller?,"Port x reset bit y (y =
              0..15)",BR15 bit set/reset register (GPIOx_BSRR) (x = A to K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Pull-down selection for OD15/AF15 GPIO pin/Alternate Function (GPIO_PuPd_BSRR),BR15 bit set/reset register (GPIOx_BSRR) (x = A to K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Pull-down selection for OD15/AF15 GPIO pin/Alternate Function (GPIO_PuPd_BSRR),0.43654078,0.43654078,0.22056347,0.22056347
stm32f722,What is the base address of OTG_FS_GLOBAL peripheral for STM32F722 microcontroller?,0x50000000,0x40046000,0x40046000,0x40046000,0x40046000,0.84001917,0.84001917,0.84001917,0.84001917
stm32f722,What is the description of CDMEIF0 field from LIFCR register from DMA2 peripheral for STM32F722 microcontroller?,"Stream x clear direct mode error
              interrupt flag (x = 3..0)",CDMEIF0,CDMEI0 Interrupt Flag Clear Enable.,CDMEIF0,CDMEI0 Interrupt Flag Clear Enable.,0.15795341,0.15795341,0.48245442,0.48245442
stm32f722,What is the description of CLKEN field from CR2 register from UART7 peripheral for STM32F722 microcontroller?,Clock enable,CLKEN Enable Clock Output.,Clock Enable.,CLKEN Enable Clock Output.,Clock Enable.,0.64807856,0.64807856,0.94159,0.94159
stm32f722,What is the bit_offset of MME field from CR1 register from USART6 peripheral for STM32F722 microcontroller?,13,12 15:12 MME: Mode Master Enable,12,12 15:12 MME: Mode Master Enable,12,0.1559751,0.1559751,0.82327294,0.82327294
stm32f722,What is the description of DBM field from S5CR register from DMA2 peripheral for STM32F722 microcontroller?,Double buffer mode,DMA buffer mode 00: 8-bit 01: 16-bit 10: 32-bit 11: Reserved - -,DMA buffer mode 00: 8-bit 01: 16-bit 10: 32-bit 11: Reserved - -,DMA buffer mode 00: 8-bit 01: 16-bit 10: 32-bit 11: Reserved - -,DMA buffer mode 00: 8-bit 01: 16-bit 10: 32-bit 11: Reserved - -,0.44835007,0.44835007,0.44835007,0.44835007
stm32f722,What is the bit_offset of TCIE field from CR1 register from USART2 peripheral for STM32F722 microcontroller?,6,6,0,6,0,1.0000001,1.0000001,0.5109592,0.5109592
stm32f722,What is the bit_offset of RXNEIE field from CR2 register from SPI4 peripheral for STM32F722 microcontroller?,6,19,1,19,1,0.6190171,0.6190171,0.65244377,0.65244377
stm32f722,What is the bit_offset of MMS field from CR2 register from TIM4 peripheral for STM32F722 microcontroller?,4,4,12,4,12,1.0,1.0,0.6974304,0.6974304
stm32f722,What is the description of FS field from S7FCR register from DMA2 peripheral for STM32F722 microcontroller?,FIFO status,FS,FS,FS,FS,0.4580657,0.4580657,0.4580657,0.4580657
stm32f722,What is the description of S0CR register from DMA1 peripheral for STM32F722 microcontroller?,"stream x configuration
          register","DMA1_S0CR, DMA1_S1CR, DMA1_S2CR, DMA1_S3CR, DMA1_S4CR, DMA1_S5CR, DMA1_S6CR, DMA1_S7CR, DMA1_S8CR, DMA1_S9CR, DMA1_S10CR, DMA1_S11CR, DMA1_S12CR, DMA1_S13CR, DMA1_S14CR, DMA1_S15CR, DMA1_S16CR, DMA1_S17CR, DMA1_S18CR, DMA1_S19CR, DMA1_S20CR, DMA1_S21CR, DMA1_S22CR, DMA1_S23CR, DMA1_S24CR, DMA1_S25CR, DMA1_S26CR, DMA1_S27CR, DMA1_S28CR, DMA1_S29CR, DMA1_S30CR, DMA1_S31CR, DMA1_S32CR, DMA1_S33CR, DMA1_S34CR, DMA1_S35CR, DMA1_S36CR, DMA1_S37CR, DMA1_S38CR, DMA1_S39CR, DMA1_S40CR, DMA1_S41CR, DMA1_S42CR, DMA1_S43CR, DMA1_S44CR, DMA1_S45CR, DMA1_S46CR, DMA1_S47CR, DMA1_S48CR, DMA1_S49CR, DMA1_S50CR, DMA1_S51CR, DMA1_S52CR, DMA1_S53CR, DMA1_S54CR, DMA1_S55CR, DMA1_S56CR, DMA1_S57CR, DMA1_S58CR, DMA1_S59CR, DMA1_S60CR, DMA1_S61CR, DMA1_S62CR, DMA1_S63CR, DMA1_S64CR, DMA1_S65CR, DMA1_S66CR, DMA1_S67CR, DMA1_S68CR, DMA1_S69CR, DMA1_S70CR, DMA1_S71CR, DMA1_S72CR, DMA1_S73CR, DMA1_S74CR, DMA1_S75CR, DMA1_S76CR, DMA1_S77CR, DMA1_S78CR, DMA1_S79CR, DMA1_S80CR, DMA1_S81CR, DMA1_S82CR, DMA1_S83CR, DMA1_S84CR, DMA1_S85CR, DMA1_",Control Register 0x00000000/0x00000004/0x00000008/0x0000000c/0x00000010/0x00000014/0x00000018/0x0000001c/0x00000020/0x00000024/0x00000028/0x0000002c/0x00000030/0x00000034/0x00000038/0x0000003c/0x00000040/0x00000044/0x00000048/0x0000004c/0x00000050/0x00000054/0x00000058/0x0000005c/0x00000060/0x00000064/0x00000068/0x0000006c/0x00000070/0x00000074/0x00000078/0x0000007c/0x00000080/0x00000084/0x00000088/0x0000008c/0x00000090/0x00000094/0x00000098/0x0000009c/0x000000a0/0x000000a4/0x000000ac/0x000000b0/0x000000b4/0x000000bc/0x000000c0/0x000000c4/0x000000cc/0x000000d0/0x000000d4/0x000000dc/0x000000e0/0x000000e4/0x000000ec/0x000000f0/0x000000f4/0x000000fc/0x00000100/0x00000104/0x00000108/0x0000010c/0x00000110/0x00000114/0x00000118/0x0000011c/0x00000120/0x00000124/0x00000128/0x0000012c/0,"DMA1_S0CR, DMA1_S1CR, DMA1_S2CR, DMA1_S3CR, DMA1_S4CR, DMA1_S5CR, DMA1_S6CR, DMA1_S7CR, DMA1_S8CR, DMA1_S9CR, DMA1_S10CR, DMA1_S11CR, DMA1_S12CR, DMA1_S13CR, DMA1_S14CR, DMA1_S15CR, DMA1_S16CR, DMA1_S17CR, DMA1_S18CR, DMA1_S19CR, DMA1_S20CR, DMA1_S21CR, DMA1_S22CR, DMA1_S23CR, DMA1_S24CR, DMA1_S25CR, DMA1_S26CR, DMA1_S27CR, DMA1_S28CR, DMA1_S29CR, DMA1_S30CR, DMA1_S31CR, DMA1_S32CR, DMA1_S33CR, DMA1_S34CR, DMA1_S35CR, DMA1_S36CR, DMA1_S37CR, DMA1_S38CR, DMA1_S39CR, DMA1_S40CR, DMA1_S41CR, DMA1_S42CR, DMA1_S43CR, DMA1_S44CR, DMA1_S45CR, DMA1_S46CR, DMA1_S47CR, DMA1_S48CR, DMA1_S49CR, DMA1_S50CR, DMA1_S51CR, DMA1_S52CR, DMA1_S53CR, DMA1_S54CR, DMA1_S55CR, DMA1_S56CR, DMA1_S57CR, DMA1_S58CR, DMA1_S59CR, DMA1_S60CR, DMA1_S61CR, DMA1_S62CR, DMA1_S63CR, DMA1_S64CR, DMA1_S65CR, DMA1_S66CR, DMA1_S67CR, DMA1_S68CR, DMA1_S69CR, DMA1_S70CR, DMA1_S71CR, DMA1_S72CR, DMA1_S73CR, DMA1_S74CR, DMA1_S75CR, DMA1_S76CR, DMA1_S77CR, DMA1_S78CR, DMA1_S79CR, DMA1_S80CR, DMA1_S81CR, DMA1_S82CR, DMA1_S83CR, DMA1_S84CR, DMA1_S85CR, DMA1_",Control Register 0x00000000/0x00000004/0x00000008/0x0000000c/0x00000010/0x00000014/0x00000018/0x0000001c/0x00000020/0x00000024/0x00000028/0x0000002c/0x00000030/0x00000034/0x00000038/0x0000003c/0x00000040/0x00000044/0x00000048/0x0000004c/0x00000050/0x00000054/0x00000058/0x0000005c/0x00000060/0x00000064/0x00000068/0x0000006c/0x00000070/0x00000074/0x00000078/0x0000007c/0x00000080/0x00000084/0x00000088/0x0000008c/0x00000090/0x00000094/0x00000098/0x0000009c/0x000000a0/0x000000a4/0x000000ac/0x000000b0/0x000000b4/0x000000bc/0x000000c0/0x000000c4/0x000000cc/0x000000d0/0x000000d4/0x000000dc/0x000000e0/0x000000e4/0x000000ec/0x000000f0/0x000000f4/0x000000fc/0x00000100/0x00000104/0x00000108/0x0000010c/0x00000110/0x00000114/0x00000118/0x0000011c/0x00000120/0x00000124/0x00000128/0x0000012c/0,0.03701745,0.03701745,0.26035678,0.26035678
stm32f722,What is the description of MPSIZ field from OTG_HS_DIEPCTL5 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,Maximum packet size,Maximum Packet Size for This Endpoint (MPSIZ),Maximum Packet Size for OUT Endpoint 5/HS_EPT_MPSIZ5 Register Address (OTG_EPT_MPSIZ5),Maximum Packet Size for This Endpoint (MPSIZ),Maximum Packet Size for OUT Endpoint 5/HS_EPT_MPSIZ5 Register Address (OTG_EPT_MPSIZ5),0.75920653,0.75920653,0.6202494,0.6202494
stm32f722,What is the bit_width of FB1 field from F11R1 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the bit_offset of FB31 field from F9R2 register from CAN1 peripheral for STM32F722 microcontroller?,31,0x18,29,0x18,29,0.33285004,0.33285004,0.7898417,0.7898417
stm32f722,What is the bit_width of FB14 field from F18R1 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the address_offset of OTG_HS_HCTSIZ10 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,0x250,0x530,0x530,0x530,0x530,0.7565769,0.7565769,0.7565769,0.7565769
stm32f722,What is the address_offset of OTG_HS_DOEPINT0 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,0x308,0xB08,0xB08,0xB08,0xB08,0.77020514,0.77020514,0.77020514,0.77020514
stm32f722,What is the description of ACKM field from OTG_FS_HCINTMSK11 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,"ACK response received/transmitted
              interrupt mask",ACK Mask for Endpoint 11 Interrupts.,ACK Mask for Endpoint 11 Interrupts.,ACK Mask for Endpoint 11 Interrupts.,ACK Mask for Endpoint 11 Interrupts.,0.7278657,0.7278657,0.7278657,0.7278657
stm32f722,What is the size of OSPEEDR register from GPIOH peripheral for STM32F722 microcontroller?,32,30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30,32,30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30,32,0.25679258,0.25679258,0.9999999,0.9999999
stm32f722,What is the description of CC2IF field from SR register from TIM9 peripheral for STM32F722 microcontroller?,"Capture/Compare 2 interrupt
              flag",CC2IF: Capture/compare 2 interrupt flag,CC2IF Output compare 2 interrupt flag,CC2IF: Capture/compare 2 interrupt flag,CC2IF Output compare 2 interrupt flag,0.86766326,0.86766326,0.78479004,0.78479004
stm32f722,What is the description of LCK2 field from LCKR register from GPIOI peripheral for STM32F722 microcontroller?,"Port x lock bit y (y=
              0..15)",Port configuration lock register (GPIOx_LCKR) (x = A to K),Port configuration lock register (LCKR) (x = A to K),Port configuration lock register (GPIOx_LCKR) (x = A to K),Port configuration lock register (LCKR) (x = A to K),0.48790753,0.48790753,0.5085268,0.5085268
stm32f722,What is the bit_offset of TXFE field from OTG_HS_DIEPINT6 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,7,27,20,27,20,0.6517033,0.6517033,0.5739974,0.5739974
stm32f722,What is the bit_width of IDR8 field from IDR register from GPIOG peripheral for STM32F722 microcontroller?,1,8,1,8,1,0.605199,0.605199,1.0,1.0
stm32f722,List all the fields of CR1 register from UART8 peripheral for STM32F722 microcontroller.,"M1, EOBIE, RTOIE, DEAT4, DEAT3, DEAT2, DEAT1, DEAT0, DEDT4, DEDT3, DEDT2, DEDT1, DEDT0, OVER8, CMIE, MME, M0, WAKE, PCE, PS, PEIE, TXEIE, TCIE, RXNEIE, IDLEIE, TE, RE, UE","ETIEN, ETIEP, ETIF, ETIE, ETIP, ETIM, ETIPD, ETIPEN, ETIPOL, ETIREN, ETIRP, ETIR, ETISEN, ETISPOL, ETIXEN, ETIX, ETMREN, ETMRP, ETMR, ETRIEN, ETRIP, ETRI, ETROEN, ETROP, ETRO, ETSAEN, ETSA, ETSAMP, ETSAEN, ETSA, ETSBK, ETSBKEN, ETSBK, ETSCEN, ETSC, ETSCMP, ETSCEN, ETSC, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL,","CC1IE, CC1IP, CC1P, CC1E, CC2IE, CC2IP, CC2P, CC2E, CC3IE, CC3IP, CC3P, CC3E, CC4IE, CC4IP, CC4P, CC4E, WUF, RXINV, RXSEL, TXINV, TXSEL, DTRINV, DTREN, RTSINV, RTSEN, CKSEL, CKPOL, CKPHA, CKPOL, CKPHA, CKEN, START, SWRSTSTA, RXENS, TXENS, RXB8, TXB8, RXENC, TXENC, RXDIS, TXDIS, RXFLUSH, TXFLUSH, RXIGEN, TXIGEN, RXIEN, TXIEN, RXOVERR, TXUARTSRGEN, RXUARTSRGEN, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXFULL, TXFULL, RXFULL, TXFULL, RXOF, TXOF, RXOF, TXOF, RXEDG, TXEDG, RXEDG, TXEDG, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RX","ETIEN, ETIEP, ETIF, ETIE, ETIP, ETIM, ETIPD, ETIPEN, ETIPOL, ETIREN, ETIRP, ETIR, ETISEN, ETISPOL, ETIXEN, ETIX, ETMREN, ETMRP, ETMR, ETRIEN, ETRIP, ETRI, ETROEN, ETROP, ETRO, ETSAEN, ETSA, ETSAMP, ETSAEN, ETSA, ETSBK, ETSBKEN, ETSBK, ETSCEN, ETSC, ETSCMP, ETSCEN, ETSC, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL, ETSEL,","CC1IE, CC1IP, CC1P, CC1E, CC2IE, CC2IP, CC2P, CC2E, CC3IE, CC3IP, CC3P, CC3E, CC4IE, CC4IP, CC4P, CC4E, WUF, RXINV, RXSEL, TXINV, TXSEL, DTRINV, DTREN, RTSINV, RTSEN, CKSEL, CKPOL, CKPHA, CKPOL, CKPHA, CKEN, START, SWRSTSTA, RXENS, TXENS, RXB8, TXB8, RXENC, TXENC, RXDIS, TXDIS, RXFLUSH, TXFLUSH, RXIGEN, TXIGEN, RXIEN, TXIEN, RXOVERR, TXUARTSRGEN, RXUARTSRGEN, RXDATAV, TXDATAV, RXDATAV, TXDATAV, RXFULL, TXFULL, RXFULL, TXFULL, RXOF, TXOF, RXOF, TXOF, RXEDG, TXEDG, RXEDG, TXEDG, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RXTC, TXTC, RX",0.5375878,0.5375878,0.60743296,0.60743296
stm32f722,What is the description of MODER10 field from MODER register from GPIOE peripheral for STM32F722 microcontroller?,"Port x configuration bits (y =
              0..15)",GPIO_E_10 Alternate Function Selection (0x4002 000C),GPIO port mode register (GPIOx_MODER) (x =A to K),GPIO_E_10 Alternate Function Selection (0x4002 000C),GPIO port mode register (GPIOx_MODER) (x =A to K),0.24537957,0.24537957,0.40905458,0.40905458
stm32f722,What is the description of FB14 field from F17R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,FD Format Enable for Buffer 14 of CAN1.,Fault Buffer 14 Register Address 0x21C,FD Format Enable for Buffer 14 of CAN1.,Fault Buffer 14 Register Address 0x21C,0.18405965,0.18405965,0.11079663,0.11079663
stm32f722,What is the description of SDADEL field from TIMINGR register from I2C3 peripheral for STM32F722 microcontroller?,Data hold time,SDADEL[3:0]: Data hold time,SDADEL[3:0]: Data hold time,SDADEL[3:0]: Data hold time,SDADEL[3:0]: Data hold time,0.6422695,0.6422695,0.6422695,0.6422695
stm32f722,What is the bit_offset of XFRCM field from OTG_HS_HCINTMSK11 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,0,1250,10,1250,10,0.5036987,0.5036987,0.5376147,0.5376147
stm32f722,What is the bit_width of PUPDR4 field from PUPDR register from GPIOE peripheral for STM32F722 microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
stm32f722,What is the bit_offset of AFRL3 field from AFRL register from GPIOB peripheral for STM32F722 microcontroller?,12,240 248 252 256 260 264 268 272 280 288 292 296 304 312 320 328 336 344 352 360 368 376 384 392 400 408 416 424 432 440 448 456 464 472 480 488 496 504 512 520 528 536 544 552 560 568 576 584 592 600 608 616 624 632 640 648 656 664 672 680 688 696 704 712 720 728 736 744 752 760 768 776 784 792 800 808 816 824 832 840 848 856 864 872 880 888 896 904 912 920 928 936 944 952 960 968 976 984 992 1000 1008 1016 1024 1032 1040 1048 1056 1064 1072 1080 1088 1096 1104 1112 1120 1128 1136 1144 1152 1160 1168 1176 1184 1192 1200 1208 1216 1224 1232 1240 1248 1256 1264 1272 1280 1288 1296 1304 1312 1320 1328 1336 1344 1352 1360 1368 1376 1384 1392 1400 1408 1416 1424 1432 1440 1448 1456 1464 1472 1480 1488 1496 1504 1512 1520 1528 1536 1544 1552 1560 1568 1576 1584 1,12,240 248 252 256 260 264 268 272 280 288 292 296 304 312 320 328 336 344 352 360 368 376 384 392 400 408 416 424 432 440 448 456 464 472 480 488 496 504 512 520 528 536 544 552 560 568 576 584 592 600 608 616 624 632 640 648 656 664 672 680 688 696 704 712 720 728 736 744 752 760 768 776 784 792 800 808 816 824 832 840 848 856 864 872 880 888 896 904 912 920 928 936 944 952 960 968 976 984 992 1000 1008 1016 1024 1032 1040 1048 1056 1064 1072 1080 1088 1096 1104 1112 1120 1128 1136 1144 1152 1160 1168 1176 1184 1192 1200 1208 1216 1224 1232 1240 1248 1256 1264 1272 1280 1288 1296 1304 1312 1320 1328 1336 1344 1352 1360 1368 1376 1384 1392 1400 1408 1416 1424 1432 1440 1448 1456 1464 1472 1480 1488 1496 1504 1512 1520 1528 1536 1544 1552 1560 1568 1576 1584 1,12,0.18815619,0.18815619,1.0000001,1.0000001
stm32f722,What is the bit_width of FB11 field from F17R2 register from CAN1 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of VBUSDT field from OTG_FS_DVBUSDIS register from OTG_FS_DEVICE peripheral for STM32F722 microcontroller?,Device VBUS discharge time,VBUS discharge time (OTG_FS) / VBUS discharge time (OTG_HS) (OTG_DVBUSDIS),VBUS discharge time (OTG_FS) / VBUS discharge time (OTG_HS) (0-1275 ms) (0x0000-0x000F) (R/W) 1261,VBUS discharge time (OTG_FS) / VBUS discharge time (OTG_HS) (OTG_DVBUSDIS),VBUS discharge time (OTG_FS) / VBUS discharge time (OTG_HS) (0-1275 ms) (0x0000-0x000F) (R/W) 1261,0.7692336,0.7692336,0.7942653,0.7942653
stm32f722,What is the description of TXDMAEN field from CR2 register from SPI1 peripheral for STM32F722 microcontroller?,Tx buffer DMA enable,Enable DMA for TX transfer.,Enable DMA for Transmission,Enable DMA for TX transfer.,Enable DMA for Transmission,0.80706227,0.80706227,0.65317404,0.65317404
stm32f722,What is the bit_width of AHBERR field from OTG_HS_HCINT13 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
stm32f722,What is the bit_width of DATA7 field from TDH0R register from CAN1 peripheral for STM32F722 microcontroller?,8,8,8,8,8,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of DIR field from CR1 register from TIM4 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the bit_offset of AFRH8 field from AFRH register from GPIOF peripheral for STM32F722 microcontroller?,0,0x10,24,0x10,24,0.6226061,0.6226061,0.43377078,0.43377078
stm32f722,What is the description of IDR15 field from IDR register from GPIOI peripheral for STM32F722 microcontroller?,"Port input data (y =
              0..15)",Input data from input data register (GPIOx_IDR) or peripheral (alternate function input) (x = A to K),Input data from input data register (GPIOx_IDR) or peripheral (alternate function input) (x = A to K),Input data from input data register (GPIOx_IDR) or peripheral (alternate function input) (x = A to K),Input data from input data register (GPIOx_IDR) or peripheral (alternate function input) (x = A to K),0.35581166,0.35581166,0.35581166,0.35581166
stm32f722,What is the bit_offset of CC3G field from EGR register from TIM8 peripheral for STM32F722 microcontroller?,3,15:9,3,15:9,3,0.3404008,0.3404008,1.0000001,1.0000001
stm32f722,What is the bit_offset of TSEL1 field from CR register from DAC peripheral for STM32F722 microcontroller?,3,15,12,15,12,0.6004617,0.6004617,0.65279293,0.65279293
stm32f722,What is the bit_width of DTERRM field from OTG_FS_HCINTMSK9 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the description of FTHRES field from CR register from QUADSPI peripheral for STM32F722 microcontroller?,IFO threshold level,FTHRES[4:0] FIFO threshold level,FTHRES[4:0] FIFO threshold level,FTHRES[4:0] FIFO threshold level,FTHRES[4:0] FIFO threshold level,0.5166569,0.5166569,0.5166569,0.5166569
stm32f722,What is the bit_width of BKP field from BKP25R register from RTC peripheral for STM32F722 microcontroller?,32,16,12,16,12,0.69824684,0.69824684,0.6645521,0.6645521
stm32f722,What is the description of FEIF5 field from HISR register from DMA1 peripheral for STM32F722 microcontroller?,"Stream x FIFO error interrupt flag
              (x=7..4)",FIFO error interrupt flag (x = 5) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_LIFCR register. 0: no FIFO error event on stream x 1: a FIFO error event occurred on stream x,FIFO error interrupt flag (x = 5) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_LIFCR register. 0: no FIFO error event on stream x 1: a FIFO error event occurred on stream x,FIFO error interrupt flag (x = 5) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_LIFCR register. 0: no FIFO error event on stream x 1: a FIFO error event occurred on stream x,FIFO error interrupt flag (x = 5) This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_LIFCR register. 0: no FIFO error event on stream x 1: a FIFO error event occurred on stream x,0.74879956,0.74879956,0.74879956,0.74879956
stm32f722,What is the description of S5CR register from DMA2 peripheral for STM32F722 microcontroller?,"stream x configuration
          register","Context Control Register S5CR DMA,S5CTRL DMA,S5FCR DMA,S5FCR DMA,S5FCTRL DMA,S5FESR DMA,S5ESR DMA,S5IF DMA,S5IER DMA,S5IFS DMA,S5IFC DMA,S5IM DMA,S5IR DMA,S5IL DMA,S5FTH DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA",Configuration register for DMA channel 5.,"Context Control Register S5CR DMA,S5CTRL DMA,S5FCR DMA,S5FCR DMA,S5FCTRL DMA,S5FESR DMA,S5ESR DMA,S5IF DMA,S5IER DMA,S5IFS DMA,S5IFC DMA,S5IM DMA,S5IR DMA,S5IL DMA,S5FTH DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA,S5FTHU DMA,S5FTHD DMA",Configuration register for DMA channel 5.,0.2853205,0.2853205,0.42182535,0.42182535
stm32f722,What is the bit_width of FRMNUM field from OTG_FS_GRXSTSP_Device register from OTG_FS_GLOBAL peripheral for STM32F722 microcontroller?,4,15,15,15,15,0.58196014,0.58196014,0.58196014,0.58196014
stm32f722,What is the bit_offset of CTS field from ISR register from USART2 peripheral for STM32F722 microcontroller?,10,1,1,1,1,0.61559385,0.61559385,0.61559385,0.61559385
stm32f722,What is the bit_offset of HEAD10R field from CR2 register from I2C3 peripheral for STM32F722 microcontroller?,12,0x10,10,0x10,10,0.3585896,0.3585896,0.68204635,0.68204635
stm32f722,What is the bit_offset of NYET field from OTG_HS_HCINT6 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,6,15,20,15,20,0.60066557,0.60066557,0.6261145,0.6261145
stm32f722,What is the size of FIFOCNT register from SDMMC2 peripheral for STM32F722 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
stm32f722,What is the description of STALLM field from OTG_FS_HCINTMSK6 register from OTG_FS_HOST peripheral for STM32F722 microcontroller?,"STALL response received interrupt
              mask",Mask for Stall Interrupt,Mask Interrupt for STALL Response Received for Endpoint 6,Mask for Stall Interrupt,Mask Interrupt for STALL Response Received for Endpoint 6,0.81768334,0.81768334,0.84913623,0.84913623
stm32f722,What is the bit_width of M1 field from CR1 register from USART6 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the size of IER register from LPTIM1 peripheral for STM32F722 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
stm32f722,What is the description of OSPEEDR15 field from OSPEEDR register from GPIOG peripheral for STM32F722 microcontroller?,"Port x configuration bits (y =
              0..15)",OSPEEDR15 OSPEEDR15 OSPEEDR14 OSPEEDR13 OSPEEDR12 OSPEEDR11 OSPEEDR10 OSPEEDR9 OSPEEDR8 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw,Output speed of I/O 15.,OSPEEDR15 OSPEEDR15 OSPEEDR14 OSPEEDR13 OSPEEDR12 OSPEEDR11 OSPEEDR10 OSPEEDR9 OSPEEDR8 rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw,Output speed of I/O 15.,0.16942817,0.16942817,0.32403144,0.32403144
stm32f722,What is the address_offset of FA1R register from CAN1 peripheral for STM32F722 microcontroller?,0x21c,0x214,0x214,0x214,0x214,0.8506553,0.8506553,0.8506553,0.8506553
stm32f722,What is the bit_offset of IDR10 field from IDR register from GPIOD peripheral for STM32F722 microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0
stm32f722,What is the bit_width of CC2OF field from SR register from TIM12 peripheral for STM32F722 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
stm32f722,What is the size of OTG_HS_DOEPCTL3 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
stm32f722,What is the bit_offset of CRCPOLY field from CRCPR register from SPI2 peripheral for STM32F722 microcontroller?,0,0x08,0,0x08,0,0.6668011,0.6668011,1.0000001,1.0000001
stm32f722,What is the description of OTG_HS_HCDMA9 register from OTG_HS_HOST peripheral for STM32F722 microcontroller?,"OTG_HS host channel-9 DMA address
          register",OTG_HCDMA9 register (OTG_HS_HCDMA9),HCDMA9 Register Description,OTG_HCDMA9 register (OTG_HS_HCDMA9),HCDMA9 Register Description,0.53459,0.53459,0.42900765,0.42900765
stm32f722,What is the description of FB18 field from F7R1 register from CAN1 peripheral for STM32F722 microcontroller?,Filter bits,0x214,18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus,0x214,18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus 18th Frame Bus,0.17754865,0.17754865,-0.002251448,-0.002251448
stm32f722,What is the address_offset of JOFR4 register from ADC2 peripheral for STM32F722 microcontroller?,0x20,0x58,0x20,0x58,0x20,0.7551851,0.7551851,1.0000001,1.0000001
stm32f722,What is the description of NACK field from CR3 register from UART5 peripheral for STM32F722 microcontroller?,Smartcard NACK enable,"NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, N",NACK Detection/Indication Control,"NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, NACK of character 3-bit mode, NACK of character 2-bit mode, NACK of character 1-bit mode, NACK of character 10-bit mode, NACK of character 9-bit mode, NACK of character 8-bit mode, NACK of character 7-bit mode, NACK of character 6-bit mode, NACK of character 5-bit mode, NACK of character 4-bit mode, N",NACK Detection/Indication Control,0.31188178,0.31188178,0.44854522,0.44854522
stm32f722,What is the description of OTG_HS_DIEPTSIZ3 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,"OTG_HS device endpoint transfer size
          register","OTG_HS device IN endpoint transmit FIFO size register (OTG_DIEPTSIZ3) (x = 1..5[FS] /8[HS], where x is the FIFO number) for USB_OTG HS","OTG_HS device IN endpoint transmit FIFO size register (OTG_HS_DIEPTSIZ3) (x = 1..5[FS] /8[HS], where x is the FIFO number) for USB_OTG HS 0x120","OTG_HS device IN endpoint transmit FIFO size register (OTG_DIEPTSIZ3) (x = 1..5[FS] /8[HS], where x is the FIFO number) for USB_OTG HS","OTG_HS device IN endpoint transmit FIFO size register (OTG_HS_DIEPTSIZ3) (x = 1..5[FS] /8[HS], where x is the FIFO number) for USB_OTG HS 0x120",0.7667881,0.7667881,0.7512718,0.7512718
stm32f722,What is the bit_offset of RW field from OTG_FS_GI2CCTL register from OTG_FS_GLOBAL peripheral for STM32F722 microcontroller?,30,0,20,0,20,0.473819,0.473819,0.7067647,0.7067647
stm32f722,What is the bit_width of IDR9 field from IDR register from GPIOD peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the bit_offset of TSINSEL field from OR register from RTC peripheral for STM32F722 microcontroller?,1,18,18,18,18,0.43743575,0.43743575,0.43743575,0.43743575
stm32f722,What is the bit_offset of PSIZE field from CR register from FLASH peripheral for STM32F722 microcontroller?,8,"0x10, 0x14, 0x18, 0x1c, 0x20, 0x24, 0x28, 0x2c, 0x30, 0x34, 0x38, 0x3c, 0x40, 0x44, 0x48, 0x4c, 0x50, 0x54, 0x58, 0x5c, 0x60, 0x64, 0x68, 0x6c, 0x70, 0x74, 0x78, 0x7c, 0x80, 0x84, 0x88, 0x8c, 0x90, 0x94, 0x98, 0x9c, 0xa0, 0xa4, 0xa8, 0xac, 0xb0, 0xb4, 0xb8, 0xbc, 0xc0, 0xc4, 0xc8, 0xcc, 0xd0, 0xd4, 0xd8, 0xdc, 0xe0, 0xe4, 0xe8, 0xec, 0xf0, 0xf4, 0xf8, 0xfc, 0x100, 0x104, 0x108, 0x10c, 0x110, 0x114, 0x118, 0x11c, 0x120, 0x124, 0x128, 0x12c, 0x130, 0x134, 0x138, 0x13c, 0x140, 0x144, 0x148, 0x14c, 0x150, 0x154, 0x158, 0x15c, 0x160, 0x164, 0x168, 0x16c, 0x170, 0x174, 0x178, 0x17c, 0x180, 0x184, 0x188, 0x18c, 0x190, 0x194, 0x198, 0x19c, 0x1a0, 0x1a4, 0x1a8, 0x1ac, 0x1b0, 0x1b4, 0x1b8, 0x1bc, 0x1c0, 0x1c4, 0x1c8, 0x1cc, 0x1d0, 0x1d4, 0x1d8, 0x1dc, 0x1e0, 0x1e4, 0x1e8, 0x1ec, 0x1f0, 0x1",24,"0x10, 0x14, 0x18, 0x1c, 0x20, 0x24, 0x28, 0x2c, 0x30, 0x34, 0x38, 0x3c, 0x40, 0x44, 0x48, 0x4c, 0x50, 0x54, 0x58, 0x5c, 0x60, 0x64, 0x68, 0x6c, 0x70, 0x74, 0x78, 0x7c, 0x80, 0x84, 0x88, 0x8c, 0x90, 0x94, 0x98, 0x9c, 0xa0, 0xa4, 0xa8, 0xac, 0xb0, 0xb4, 0xb8, 0xbc, 0xc0, 0xc4, 0xc8, 0xcc, 0xd0, 0xd4, 0xd8, 0xdc, 0xe0, 0xe4, 0xe8, 0xec, 0xf0, 0xf4, 0xf8, 0xfc, 0x100, 0x104, 0x108, 0x10c, 0x110, 0x114, 0x118, 0x11c, 0x120, 0x124, 0x128, 0x12c, 0x130, 0x134, 0x138, 0x13c, 0x140, 0x144, 0x148, 0x14c, 0x150, 0x154, 0x158, 0x15c, 0x160, 0x164, 0x168, 0x16c, 0x170, 0x174, 0x178, 0x17c, 0x180, 0x184, 0x188, 0x18c, 0x190, 0x194, 0x198, 0x19c, 0x1a0, 0x1a4, 0x1a8, 0x1ac, 0x1b0, 0x1b4, 0x1b8, 0x1bc, 0x1c0, 0x1c4, 0x1c8, 0x1cc, 0x1d0, 0x1d4, 0x1d8, 0x1dc, 0x1e0, 0x1e4, 0x1e8, 0x1ec, 0x1f0, 0x1",24,0.25462437,0.25462437,0.7101001,0.7101001
stm32f722,What is the bit_width of FB16 field from F8R1 register from CAN1 peripheral for STM32F722 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
stm32f722,What is the bit_offset of SSOE field from CR2 register from SPI5 peripheral for STM32F722 microcontroller?,2,12,12,12,12,0.6423191,0.6423191,0.6423191,0.6423191
stm32f722,What is the description of CEIS field from SR register from RNG peripheral for STM32F722 microcontroller?,"Clock error interrupt
              status",Clock error interrupt status.,Clock error interrupt status.,Clock error interrupt status.,Clock error interrupt status.,0.98114204,0.98114204,0.98114204,0.98114204
stm32f722,What is the bit_width of IDR13 field from IDR register from GPIOH peripheral for STM32F722 microcontroller?,1,13,16,13,16,0.46641022,0.46641022,0.4854614,0.4854614
stm32f722,What is the bit_offset of IDR9 field from IDR register from GPIOI peripheral for STM32F722 microcontroller?,9,15,9,15,9,0.6111282,0.6111282,1.0,1.0
stm32f722,What is the size of DCR register from TIM2 peripheral for STM32F722 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
stm32f722,What is the description of ABREN field from CR2 register from USART2 peripheral for STM32F722 microcontroller?,Auto baud rate enable,Auto baud rate enable,Auto baud rate enable,Auto baud rate enable,Auto baud rate enable,1.0000002,1.0000002,1.0000002,1.0000002
stm32f722,What is the bit_width of DEP field from CR3 register from UART4 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
stm32f722,What is the description of EPDISD field from OTG_HS_DOEPINT7 register from OTG_HS_DEVICE peripheral for STM32F722 microcontroller?,"Endpoint disabled
              interrupt",Endpoint Disabled Interrupt.,Endpoint Disabled Interrupt Disable,Endpoint Disabled Interrupt.,Endpoint Disabled Interrupt Disable,0.9722003,0.9722003,0.9725214,0.9725214
stm32f722,What is the description of LCK15 field from LCKR register from GPIOD peripheral for STM32F722 microcontroller?,"Port x lock bit y (y=
              0..15)",LCK15 Lock Key for Port A Pin 15.,Lock Register 15 of Port A (GPIOA_LCKR15),LCK15 Lock Key for Port A Pin 15.,Lock Register 15 of Port A (GPIOA_LCKR15),0.5286145,0.5286145,0.5514904,0.5514904
stm32f722,What is the bit_width of CHTIF6 field from HIFCR register from DMA1 peripheral for STM32F722 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
