============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:20:06 pm
  Module:                 ripple_carry_adder_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (980 ps) Path Delay Check
     Startpoint: (F) B[0]
       Endpoint: (R) S[15]

                   Capture    Launch  
      Path Delay:+    8000         -  
      Drv Adjust:+       0         0  
         Arrival:=    8000            
                                      
   Required Time:=    8000            
       Data Path:-    7020            
           Slack:=     980            

Exceptions/Constraints:
  max_delay             8000            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags     Arc     Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  B[0]                                  -       -         F     (arrival)                  1  4.2  1000     0       0    (-,-) 
  F1A/g28__2398/COUT                    -       A->COUT   F     sky130_fd_sc_hd__ha_1      1  7.9    86   601     601    (-,-) 
  full_adder_loop[1].FA/g65__5107/COUT  -       A->COUT   F     sky130_fd_sc_hd__fa_1      1  5.8    96   445    1047    (-,-) 
  full_adder_loop[2].FA/g61__6260/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    1443    (-,-) 
  full_adder_loop[3].FA/g61__4319/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    1839    (-,-) 
  full_adder_loop[4].FA/g61__8428/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    2236    (-,-) 
  full_adder_loop[5].FA/g61__5526/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    2632    (-,-) 
  full_adder_loop[6].FA/g61__6783/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    3028    (-,-) 
  full_adder_loop[7].FA/g61__3680/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    3424    (-,-) 
  full_adder_loop[8].FA/g65__1617/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    3821    (-,-) 
  full_adder_loop[9].FA/g65__2802/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    4217    (-,-) 
  full_adder_loop[10].FA/g65__1705/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    4613    (-,-) 
  full_adder_loop[11].FA/g65__5122/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    5010    (-,-) 
  full_adder_loop[12].FA/g65__8246/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    5406    (-,-) 
  full_adder_loop[13].FA/g65__7098/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    5802    (-,-) 
  full_adder_loop[14].FA/g65__6131/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1      1  5.8    96   396    6198    (-,-) 
  full_adder_loop[15].FA/g65__1881/SUM  -       CIN->SUM  R     sky130_fd_sc_hd__fa_1      1 51.3   506   822    7020    (-,-) 
  S[15]                                 <<<     -         R     (port)                     -    -     -     0    7020    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------

