
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1220 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 363.504 ; gain = 101.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:134]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:5' bound to instance 'bitmask_reg' of component 'reg' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:191]
INFO: [Synth 8-638] synthesizing module '\reg ' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:22]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (1#1) [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:22]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:5' bound to instance 'ev_point_x_reg' of component 'reg' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:193]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:5' bound to instance 'ev_point_y_reg' of component 'reg' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:195]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:5' bound to instance 'curr_x_reg' of component 'reg' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:197]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:5' bound to instance 'curr_y_reg' of component 'reg' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:199]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:48' bound to instance 'address_counter' of component 'counter' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:203]
INFO: [Synth 8-638] synthesizing module 'counter' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:66]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:66]
WARNING: [Synth 8-614] signal 'output' is read in the process but is not in the sensitivity list [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:258]
WARNING: [Synth 8-614] signal 'new_address' is read in the process but is not in the sensitivity list [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:258]
WARNING: [Synth 8-614] signal 'shift_mask' is read in the process but is not in the sensitivity list [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:258]
WARNING: [Synth 8-614] signal 'old_shift_mask' is read in the process but is not in the sensitivity list [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:258]
WARNING: [Synth 8-614] signal 'x_y_sub_sum' is read in the process but is not in the sensitivity list [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:258]
WARNING: [Synth 8-614] signal 'min_distance' is read in the process but is not in the sensitivity list [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (3#1) [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:134]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 419.949 ; gain = 157.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 419.949 ; gain = 157.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 419.949 ; gain = 157.586
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'project_reti_logiche'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                       0000000001 |                             0000
            bitmask_read |                       0000000010 |                             0001
      evaluation_point_x |                       0000000100 |                             0010
      evaluation_point_y |                       0000001000 |                             0011
                  next_x |                       0000010000 |                             0100
                  next_y |                       0000100000 |                             0101
           calc_distance |                       0001000000 |                             0110
          check_distance |                       0010000000 |                             0111
                   write |                       0100000000 |                             1000
                    done |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'project_reti_logiche'
WARNING: [Synth 8-327] inferring latch for variable 'min_distance_reg' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:294]
WARNING: [Synth 8-327] inferring latch for variable 'x_y_sub_sum_reg' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:360]
WARNING: [Synth 8-327] inferring latch for variable 'old_shift_mask_reg' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:352]
WARNING: [Synth 8-327] inferring latch for variable 'output_reg' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:295]
WARNING: [Synth 8-327] inferring latch for variable 'shift_mask_reg' [D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/UUT.vhd:293]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 419.949 ; gain = 157.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 5     
+---Muxes : 
	  10 Input     16 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 3     
+---Muxes : 
	  10 Input     16 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 6     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 627.219 ; gain = 364.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 627.219 ; gain = 364.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 627.219 ; gain = 364.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 627.219 ; gain = 364.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 627.219 ; gain = 364.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 627.219 ; gain = 364.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 627.219 ; gain = 364.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 627.219 ; gain = 364.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 627.219 ; gain = 364.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |     1|
|4     |LUT2   |    98|
|5     |LUT3   |    24|
|6     |LUT4   |    62|
|7     |LUT5   |     9|
|8     |LUT6   |    70|
|9     |FDCE   |    65|
|10    |FDPE   |     1|
|11    |LD     |    42|
|12    |IBUF   |    11|
|13    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------+------+
|      |Instance          |Module  |Cells |
+------+------------------+--------+------+
|1     |top               |        |   448|
|2     |  address_counter |counter |    62|
|3     |  bitmask_reg     |\reg    |    14|
|4     |  curr_x_reg      |reg_0   |    47|
|5     |  curr_y_reg      |reg_1   |    29|
|6     |  ev_point_x_reg  |reg_2   |    57|
|7     |  ev_point_y_reg  |reg_3   |    53|
+------+------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 627.219 ; gain = 364.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 627.219 ; gain = 364.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 627.219 ; gain = 364.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 713.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  LD => LDCE: 42 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 713.605 ; gain = 463.719
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 713.605 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ProgettoRetiLogiche/Reti-Logiche-Project/RetiLogicheProject.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 30 17:26:11 2019...
