

================================================================
== Vitis HLS Report for 'fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:45:39 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.086 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n_images_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_images"   --->   Operation 7 'read' 'n_images_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_fftInData_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_fftInData"   --->   Operation 8 'read' 'p_fftInData_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n_images_c8 = alloca i64 1"   --->   Operation 9 'alloca' 'n_images_c8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_images_c = alloca i64 1"   --->   Operation 10 'alloca' 'n_images_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%fftInStrm = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:116]   --->   Operation 11 'alloca' 'fftInStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 16> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fftOutStrm = alloca i64 1" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:118]   --->   Operation 12 'alloca' 'fftOutStrm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 16> <FIFO>
ST_1 : Operation 13 [2/2] (1.39ns)   --->   "%call_ln121 = call void @readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >, i512 %gmem, i64 %p_fftInData_read, i512 %fftInStrm, i32 %n_images_read, i32 %n_images_c8" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:121]   --->   Operation 13 'call' 'call_ln121' <Predicate = true> <Delay = 1.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln121 = call void @readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >, i512 %gmem, i64 %p_fftInData_read, i512 %fftInStrm, i32 %n_images_read, i32 %n_images_c8" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:121]   --->   Operation 14 'call' 'call_ln121' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft2dKernel<512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >_Loop_VITIS_LOOP_126_1_proc, i32 %n_images_c8, i512 %fftInStrm, i512 %fftOutStrm, i32 %n_images_c, i2 %control_count_V_7, i2 %control_bits_V_7, i2 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i45 %delayline_Array_14, i45 %delayline_Array_16, i45 %delayline_Array_19, i32 %control_delayline_Array_17, i32 %control_delayline_Array_2, i32 %control_delayline_Array_18, i45 %delayline_Array_12, i45 %delayline_Array_15, i45 %delayline_Array_17, i18 %twiddleObj_twiddleTable_M_imag_V_2, i2 %control_count_V_6, i2 %control_bits_V_6, i2 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i51 %delayline_Array_4, i51 %delayline_Array_8, i51 %delayline_Array_10, i32 %control_delayline_Array_14, i32 %control_delayline_Array_15, i32 %control_delayline_Array_16, i51 %delayline_Array_3, i51 %delayline_Array_7, i51 %delayline_Array_9, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26, i2 %control_count_V_3, i2 %control_bits_V_3, i2 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i55 %delayline_Array_38, i55 %delayline_Array_40, i55 %delayline_Array_18, i32 %control_delayline_Array_4, i32 %control_delayline_Array_5, i32 %control_delayline_Array_7, i55 %delayline_Array_37, i55 %delayline_Array_39, i55 %delayline_Array_6, i18 %twiddleObj_twiddleTable_M_imag_V, i2 %control_count_V, i2 %control_bits_V, i2 %sample_in_read_count_V, i1 %delay_line_stall, i61 %delayline_Array_1, i61 %delayline_Array_11, i61 %delayline_Array_36, i32 %control_delayline_Array, i32 %control_delayline_Array_6, i32 %control_delayline_Array_21, i61 %delayline_Array, i61 %delayline_Array_45, i61 %delayline_Array_25, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft2dKernel<512u, 8u, 16u, 16u, 4096u, 22u, 32u, 2u, FFTParams, FFTParams2, 40000u, 80000u, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<32, 18, 5, 3, 0> > >_Loop_VITIS_LOOP_126_1_proc, i32 %n_images_c8, i512 %fftInStrm, i512 %fftOutStrm, i32 %n_images_c, i2 %control_count_V_7, i2 %control_bits_V_7, i2 %sample_in_read_count_V_7, i1 %delay_line_stall_7, i45 %delayline_Array_14, i45 %delayline_Array_16, i45 %delayline_Array_19, i32 %control_delayline_Array_17, i32 %control_delayline_Array_2, i32 %control_delayline_Array_18, i45 %delayline_Array_12, i45 %delayline_Array_15, i45 %delayline_Array_17, i18 %twiddleObj_twiddleTable_M_imag_V_2, i2 %control_count_V_6, i2 %control_bits_V_6, i2 %sample_in_read_count_V_6, i1 %delay_line_stall_6, i51 %delayline_Array_4, i51 %delayline_Array_8, i51 %delayline_Array_10, i32 %control_delayline_Array_14, i32 %control_delayline_Array_15, i32 %control_delayline_Array_16, i51 %delayline_Array_3, i51 %delayline_Array_7, i51 %delayline_Array_9, i2 %control_count_V_2, i2 %control_bits_V_2, i2 %sample_in_read_count_V_2, i1 %delay_line_stall_2, i45 %delayline_Array_29, i45 %delayline_Array_32, i45 %delayline_Array_34, i32 %control_delayline_Array_23, i32 %control_delayline_Array_1, i32 %control_delayline_Array_3, i45 %delayline_Array_28, i45 %delayline_Array_31, i45 %delayline_Array_33, i18 %twiddleObj_twiddleTable_M_imag_V_3, i2 %control_count_V_1, i2 %control_bits_V_1, i2 %sample_in_read_count_V_1, i1 %delay_line_stall_1, i51 %delayline_Array_21, i51 %delayline_Array_23, i51 %delayline_Array_27, i32 %control_delayline_Array_19, i32 %control_delayline_Array_20, i32 %control_delayline_Array_22, i51 %delayline_Array_20, i51 %delayline_Array_22, i51 %delayline_Array_26, i2 %control_count_V_3, i2 %control_bits_V_3, i2 %sample_in_read_count_V_3, i1 %delay_line_stall_3, i55 %delayline_Array_38, i55 %delayline_Array_40, i55 %delayline_Array_18, i32 %control_delayline_Array_4, i32 %control_delayline_Array_5, i32 %control_delayline_Array_7, i55 %delayline_Array_37, i55 %delayline_Array_39, i55 %delayline_Array_6, i18 %twiddleObj_twiddleTable_M_imag_V, i2 %control_count_V, i2 %control_bits_V, i2 %sample_in_read_count_V, i1 %delay_line_stall, i61 %delayline_Array_1, i61 %delayline_Array_11, i61 %delayline_Array_36, i32 %control_delayline_Array, i32 %control_delayline_Array_6, i32 %control_delayline_Array_21, i61 %delayline_Array, i61 %delayline_Array_45, i61 %delayline_Array_25, i2 %control_count_V_5, i2 %control_bits_V_5, i2 %sample_in_read_count_V_5, i1 %delay_line_stall_5, i55 %delayline_Array_35, i55 %delayline_Array_47, i55 %delayline_Array_2, i32 %control_delayline_Array_13, i32 %control_delayline_Array_11, i32 %control_delayline_Array_12, i55 %delayline_Array_24, i55 %delayline_Array_46, i55 %delayline_Array_5, i18 %twiddleObj_twiddleTable_M_imag_V_1, i2 %control_count_V_4, i2 %control_bits_V_4, i2 %sample_in_read_count_V_4, i1 %delay_line_stall_4, i61 %delayline_Array_41, i61 %delayline_Array_43, i61 %delayline_Array_13, i32 %control_delayline_Array_8, i32 %control_delayline_Array_9, i32 %control_delayline_Array_10, i61 %delayline_Array_30, i61 %delayline_Array_42, i61 %delayline_Array_44"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%p_fftOutData_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_fftOutData"   --->   Operation 17 'read' 'p_fftOutData_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%p_fftOutData_c_channel = call i64 @entry_proc, i64 %p_fftOutData_read"   --->   Operation 18 'call' 'p_fftOutData_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln129 = call void @writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >, i512 %fftOutStrm, i512 %gmem, i64 %p_fftOutData_c_channel, i32 %n_images_c" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:129]   --->   Operation 19 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @n_images_c8_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %n_images_c8, i32 %n_images_c8"   --->   Operation 20 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_images_c8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%empty_371 = specchannel i32 @_ssdm_op_SpecChannel, void @n_images_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %n_images_c, i32 %n_images_c"   --->   Operation 22 'specchannel' 'empty_371' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_images_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13"   --->   Operation 24 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_14, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_12, void @empty_4, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%empty_372 = specchannel i32 @_ssdm_op_SpecChannel, void @fftInStrm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i512 %fftInStrm, i512 %fftInStrm"   --->   Operation 26 'specchannel' 'empty_372' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fftInStrm, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%empty_373 = specchannel i32 @_ssdm_op_SpecChannel, void @fftOutStrm_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i512 %fftOutStrm, i512 %fftOutStrm"   --->   Operation 28 'specchannel' 'empty_373' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fftOutStrm, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln129 = call void @writeImages<512u, 16u, 16u, 4096u, 32u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<32, 18, 5, 3, 0> > > >, i512 %fftOutStrm, i512 %gmem, i64 %p_fftOutData_c_channel, i32 %n_images_c" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:129]   --->   Operation 30 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [/home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:131]   --->   Operation 31 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	wire read operation ('n_images_read') on port 'n_images' [113]  (0 ns)
	'call' operation ('call_ln121', /home/centos/Vitis_Libraries/dsp/L2/include/hw/vitis_2dfft/fixed/vitis_fft/fft_kernel.hpp:121) to 'readImages<512u, 16u, 16u, 4096u, 22u, 8u, complex<ap_fixed<22, 8, 5, 3, 0> >, SuperSampleContainer<8, complex<ap_fixed<22, 8, 5, 3, 0> > > >' [131]  (1.4 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
