<profile>

<section name = "Vitis HLS Report for 'compute_3'" level="0">
<item name = "Date">Fri Jul 18 13:04:04 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 10.071 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2439574, 2439574, 24.569 ms, 24.569 ms, 2439574, 2439574, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_load_params_func_1_fu_74">load_params_func_1, 27767, 27767, 0.278 ms, 0.278 ms, 27767, 27767, no</column>
<column name="grp_prepare_input_buf_func_1_fu_90">prepare_input_buf_func_1, 55687, 55687, 0.557 ms, 0.557 ms, 55687, 55687, no</column>
<column name="grp_convolution_func_1_fu_98">convolution_func_1, 2359304, 2359304, 23.593 ms, 23.593 ms, 2359297, 2359297, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_write_output_func_1_fu_106">write_output_func_1, 24578, 24578, 0.246 ms, 0.246 ms, 24577, 24577, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 1902, 3023, -</column>
<column name="Memory">40, -, 16, 8, 0</column>
<column name="Multiplexer">-, -, 0, 187, -</column>
<column name="Register">-, -, 76, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">14, ~0, 1, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_convolution_func_1_fu_98">convolution_func_1, 0, 1, 1533, 1462, 0</column>
<column name="grp_load_params_func_1_fu_74">load_params_func_1, 0, 0, 198, 751, 0</column>
<column name="grp_prepare_input_buf_func_1_fu_90">prepare_input_buf_func_1, 0, 0, 126, 607, 0</column>
<column name="grp_write_output_func_1_fu_106">write_output_func_1, 0, 0, 45, 203, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_buf_U">compute_3_input_buf_RAM_AUTO_1R1W, 16, 0, 0, 0, 10368, 16, 1, 165888</column>
<column name="local_bias_U">compute_3_local_bias_RAM_AUTO_1R1W, 0, 16, 8, 0, 32, 16, 1, 512</column>
<column name="local_weights_U">compute_3_local_weights_RAM_AUTO_1R1W, 16, 0, 0, 0, 9216, 16, 1, 147456</column>
<column name="output_buf_U">compute_3_output_buf_RAM_AUTO_1R1W, 8, 0, 0, 0, 8192, 15, 1, 122880</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">29, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="input_buf_address0">13, 3, 14, 42</column>
<column name="input_buf_ce0">13, 3, 1, 3</column>
<column name="input_buf_we0">9, 2, 1, 2</column>
<column name="local_bias_address0">13, 3, 5, 15</column>
<column name="local_bias_ce0">13, 3, 1, 3</column>
<column name="local_bias_we0">9, 2, 1, 2</column>
<column name="local_weights_address0">13, 3, 14, 42</column>
<column name="local_weights_ce0">13, 3, 1, 3</column>
<column name="local_weights_we0">9, 2, 1, 2</column>
<column name="output_buf_address0">13, 3, 13, 39</column>
<column name="output_buf_ce0">13, 3, 1, 3</column>
<column name="output_buf_we0">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_convolution_func_1_fu_98_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_params_func_1_fu_74_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_prepare_input_buf_func_1_fu_90_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_write_output_func_1_fu_106_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="this_bias_read_reg_113">32, 0, 32, 0</column>
<column name="this_weights_read_reg_118">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute.3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute.3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute.3, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, compute.3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute.3, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, compute.3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute.3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute.3, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, compute.3, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, compute.3, return value</column>
<column name="m_axi_gmem4_0_AWVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_AWREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_AWADDR">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_AWID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_AWLEN">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_AWSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_AWBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_AWLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_AWCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_AWPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_AWQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_AWREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_AWUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_WVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_WREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_WDATA">out, 16, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_WSTRB">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_WLAST">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_WID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_WUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARADDR">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARLEN">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_ARUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_RVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_RREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_RDATA">in, 16, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_RLAST">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_RID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_RFIFONUM">in, 11, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_RUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_RRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_BVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_BREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_BRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_BID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_0_BUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="this_weights">in, 32, ap_none, this_weights, scalar</column>
<column name="m_axi_gmem5_0_AWVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_AWREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_AWADDR">out, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_AWID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_AWLEN">out, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_AWSIZE">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_AWBURST">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_AWLOCK">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_AWCACHE">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_AWPROT">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_AWQOS">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_AWREGION">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_AWUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_WVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_WREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_WDATA">out, 16, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_WSTRB">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_WLAST">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_WID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_WUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARADDR">out, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARLEN">out, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARSIZE">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARBURST">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARLOCK">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARCACHE">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARPROT">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARQOS">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARREGION">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_ARUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_RVALID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_RREADY">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_RDATA">in, 16, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_RLAST">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_RID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_RFIFONUM">in, 11, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_RUSER">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_RRESP">in, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_BVALID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_BREADY">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_BRESP">in, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_BID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_0_BUSER">in, 1, m_axi, gmem5, pointer</column>
<column name="this_bias">in, 32, ap_none, this_bias, scalar</column>
<column name="conv1_out_dout">in, 16, ap_fifo, conv1_out, pointer</column>
<column name="conv1_out_empty_n">in, 1, ap_fifo, conv1_out, pointer</column>
<column name="conv1_out_read">out, 1, ap_fifo, conv1_out, pointer</column>
<column name="conv1_out_num_data_valid">in, 14, ap_fifo, conv1_out, pointer</column>
<column name="conv1_out_fifo_cap">in, 14, ap_fifo, conv1_out, pointer</column>
<column name="conv2_out_din">out, 16, ap_fifo, conv2_out, pointer</column>
<column name="conv2_out_full_n">in, 1, ap_fifo, conv2_out, pointer</column>
<column name="conv2_out_write">out, 1, ap_fifo, conv2_out, pointer</column>
<column name="conv2_out_num_data_valid">in, 14, ap_fifo, conv2_out, pointer</column>
<column name="conv2_out_fifo_cap">in, 14, ap_fifo, conv2_out, pointer</column>
</table>
</item>
</section>
</profile>
