#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Apr  7 18:18:04 2021
# Process ID: 86900
# Current directory: c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex
# Command line: vivado.exe -notrace -source c:/Projects/Xilinx/DisplayPort/.Xil/v_dp_rxss1_0/tmp_v_dp_rxss1_0.srcs/sources_1/ip/v_dp_rxss1_0/v_dp_rxss1_0_ex.tcl
# Log file: c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/vivado.log
# Journal file: c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Projects/Xilinx/DisplayPort/.Xil/v_dp_rxss1_0/tmp_v_dp_rxss1_0.srcs/sources_1/ip/v_dp_rxss1_0/v_dp_rxss1_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1032.746 ; gain = 0.000
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [BD_TCL-3] Currently there is no design <dpss_zcu102_rx> in project, so creating one...
Wrote  : <c:\Projects\Xilinx\DisplayPort\DisplayPort_1_4_ss2_1_rx_example_vivado2020p1\v_dp_rxss1_0_ex\v_dp_rxss1_0_ex.srcs\sources_1\bd\dpss_zcu102_rx\dpss_zcu102_rx.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1067.719 ; gain = 34.973
INFO: [BD_TCL-4] Making design <dpss_zcu102_rx> as current_bd_design.
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "dpss_zcu102_rx".
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
create_bd_cell: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2165.070 ; gain = 1073.508
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKOUT1_DIVIDE' from '3' to '4' has been ignored for IP 'clk_wiz_0'
BEGIN1: update_boundary
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2209.289 ; gain = 37.566
BEGIN1: update_boundary
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
create_bd_cell: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2482.562 ; gain = 264.793
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/util_ds_buf_1/IBUF_DS_N is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/util_ds_buf_0/IBUF_DS_N is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/util_ds_buf_1/IBUF_DS_P is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/util_ds_buf_0/IBUF_DS_P is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/v_dp_rxss1_0/edid_iic_scl_i is being overridden by the user. This pin will not be connected as a part of interface connection edid_iic
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/v_dp_rxss1_0/edid_iic_scl_t is being overridden by the user. This pin will not be connected as a part of interface connection edid_iic
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/v_dp_rxss1_0/edid_iic_sda_t is being overridden by the user. This pin will not be connected as a part of interface connection edid_iic
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/v_dp_rxss1_0/ext_iic_scl_i is being overridden by the user. This pin will not be connected as a part of interface connection ext_iic
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/v_dp_rxss1_0/ext_iic_sda_i is being overridden by the user. This pin will not be connected as a part of interface connection ext_iic
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/v_dp_rxss1_0/edid_iic_sda_i is being overridden by the user. This pin will not be connected as a part of interface connection edid_iic
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/v_dp_rxss1_0/ext_iic_scl_o is being overridden by the user. This pin will not be connected as a part of interface connection ext_iic
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/v_dp_rxss1_0/ext_iic_scl_t is being overridden by the user. This pin will not be connected as a part of interface connection ext_iic
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/v_dp_rxss1_0/ext_iic_sda_o is being overridden by the user. This pin will not be connected as a part of interface connection ext_iic
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/v_dp_rxss1_0/ext_iic_sda_t is being overridden by the user. This pin will not be connected as a part of interface connection ext_iic
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_BRAM_CNT' from '6' to '0' has been ignored for IP 'system_ila_1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_BRAM_CNT' from '6' to '0' has been ignored for IP 'system_ila_2'
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-1306] The connection to interface pin /axi_iic_0/scl_o is being overridden by the user. This pin will not be connected as a part of interface connection IIC
WARNING: [BD 41-1306] The connection to interface pin /axi_iic_0/scl_t is being overridden by the user. This pin will not be connected as a part of interface connection IIC
WARNING: [BD 41-1306] The connection to interface pin /axi_iic_0/sda_o is being overridden by the user. This pin will not be connected as a part of interface connection IIC
WARNING: [BD 41-1306] The connection to interface pin /axi_iic_0/sda_t is being overridden by the user. This pin will not be connected as a part of interface connection IIC
WARNING: [BD 41-1306] The connection to interface pin /axi_iic_0/scl_i is being overridden by the user. This pin will not be connected as a part of interface connection IIC
WARNING: [BD 41-1306] The connection to interface pin /axi_iic_0/sda_i is being overridden by the user. This pin will not be connected as a part of interface connection IIC
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/Vid_Out_AXIS_tready is being overridden by the user. This pin will not be connected as a part of interface connection Vid_Out_AXIS
WARNING: [BD 41-1306] The connection to interface pin /dp_rx_hier_0/aud_axi_egress_tready is being overridden by the user. This pin will not be connected as a part of interface connection aud_axi_egress
WARNING: [BD 41-1306] The connection to interface pin /system_ila_1/SLOT_0_AXIS_tready is being overridden by the user. This pin will not be connected as a part of interface connection SLOT_0_AXIS
WARNING: [BD 41-1306] The connection to interface pin /system_ila_2/SLOT_0_AXIS_tready is being overridden by the user. This pin will not be connected as a part of interface connection SLOT_0_AXIS
Wrote  : <c:\Projects\Xilinx\DisplayPort\DisplayPort_1_4_ss2_1_rx_example_vivado2020p1\v_dp_rxss1_0_ex\v_dp_rxss1_0_ex.srcs\sources_1\bd\dpss_zcu102_rx\dpss_zcu102_rx.bd> 
Wrote  : <c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ui/bd_a8cd27ab.ui> 
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <dpss_zcu102_rx> may result in errors during validation.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [xilinx.com:ip:smartconnect:1.0-1] bd_6311_xbar_0: IP bd_6311_xbar_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /bd_6311_xbar_0]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'HAS_LOCK' of cell '/m00_exit_pipeline/m00_exit' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'HAS_LOCK' of cell '/m01_exit_pipeline/m01_exit' is ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m05_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M05_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m05_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M05_AXI(16)
WARNING: [BD 41-927] Following properties on pin /dp_rx_hier_0/video_frame_crc_0/s_axi_aclk have been updated from connected ip, but BD cell '/dp_rx_hier_0/video_frame_crc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </dp_rx_hier_0/video_frame_crc_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dp_rx_hier_0/video_frame_crc_0/vid_in_axis_aclk have been updated from connected ip, but BD cell '/dp_rx_hier_0/video_frame_crc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dp_rx_hier_0/video_frame_crc_0> to completely resolve these warnings.
Wrote  : <c:\Projects\Xilinx\DisplayPort\DisplayPort_1_4_ss2_1_rx_example_vivado2020p1\v_dp_rxss1_0_ex\v_dp_rxss1_0_ex.srcs\sources_1\bd\dpss_zcu102_rx\dpss_zcu102_rx.bd> 
Wrote  : <c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ui/bd_a8cd27ab.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dp_rx_hier_0/v_dp_rxss1_0/s_axis_phy_rx_sb_status_tdata'(32) to pin: '/dp_rx_hier_0/vid_phy_controller_0/vid_phy_status_sb_rx_tdata'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_arid'(17) to pin: '/ps8_0_axi_periph/s00_couplers/M_AXI_arid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_awid'(17) to pin: '/ps8_0_axi_periph/s00_couplers/M_AXI_awid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_awid'(17) to pin: '/ps8_0_axi_periph/s01_couplers/M_AXI_awid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_arid'(17) to pin: '/ps8_0_axi_periph/s01_couplers/M_AXI_arid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp0_rid'(16) to pin: '/ps8_0_axi_periph/S01_AXI_rid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp0_bid'(16) to pin: '/ps8_0_axi_periph/S01_AXI_bid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp1_rid'(16) to pin: '/ps8_0_axi_periph/S00_AXI_rid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp1_bid'(16) to pin: '/ps8_0_axi_periph/S00_AXI_bid'(17) - Only lower order bits will be connected.
VHDL Output written to : c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/synth/dpss_zcu102_rx.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dp_rx_hier_0/v_dp_rxss1_0/s_axis_phy_rx_sb_status_tdata'(32) to pin: '/dp_rx_hier_0/vid_phy_controller_0/vid_phy_status_sb_rx_tdata'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_arid'(17) to pin: '/ps8_0_axi_periph/s00_couplers/M_AXI_arid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_awid'(17) to pin: '/ps8_0_axi_periph/s00_couplers/M_AXI_awid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_awid'(17) to pin: '/ps8_0_axi_periph/s01_couplers/M_AXI_awid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_arid'(17) to pin: '/ps8_0_axi_periph/s01_couplers/M_AXI_arid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp0_rid'(16) to pin: '/ps8_0_axi_periph/S01_AXI_rid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp0_bid'(16) to pin: '/ps8_0_axi_periph/S01_AXI_bid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp1_rid'(16) to pin: '/ps8_0_axi_periph/S00_AXI_rid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp1_bid'(16) to pin: '/ps8_0_axi_periph/S00_AXI_bid'(17) - Only lower order bits will be connected.
VHDL Output written to : c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/sim/dpss_zcu102_rx.v
VHDL Output written to : c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/hdl/dpss_zcu102_rx_wrapper.v
make_wrapper: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3025.699 ; gain = 252.352
WARNING: [Vivado 12-818] No files matched 'v_dp_rxss1_0.xci'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {300} CONFIG.MMCM_CLKFBOUT_MULT_F {4.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {30.000} CONFIG.MMCM_CLKOUT1_DIVIDE {4} CONFIG.CLKOUT1_JITTER {121.731} CONFIG.CLKOUT1_PHASE_ERROR {77.836} CONFIG.CLKOUT2_JITTER {81.814} CONFIG.CLKOUT2_PHASE_ERROR {77.836}] [get_bd_cells clk_wiz_0]
endgroup
create_bd_intf_pin -mode Monitor -vlnv xilinx.com:interface:axis_rtl:1.0 dp_rx_hier_0/m_axis_video_stream1
set_property location {1745 419} [get_bd_intf_pins dp_rx_hier_0/m_axis_video_stream1]
connect_bd_intf_net [get_bd_intf_pins dp_rx_hier_0/m_axis_video_stream1] [get_bd_intf_pins dp_rx_hier_0/video_frame_crc_0/Vid_In_AXIS]
save_bd_design
Wrote  : <c:\Projects\Xilinx\DisplayPort\DisplayPort_1_4_ss2_1_rx_example_vivado2020p1\v_dp_rxss1_0_ex\v_dp_rxss1_0_ex.srcs\sources_1\bd\dpss_zcu102_rx\dpss_zcu102_rx.bd> 
Wrote  : <c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ui/bd_a8cd27ab.ui> 
Wrote  : <c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ui/bd_6b521a50.ui> 
delete_bd_objs [get_bd_intf_nets dp_rx_hier_0_Vid_Out_AXIS]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins dp_rx_hier_0/m_axis_video_stream1] [get_bd_intf_pins system_ila_2/SLOT_0_AXIS]
regenerate_bd_layout
save_bd_design
Wrote  : <c:\Projects\Xilinx\DisplayPort\DisplayPort_1_4_ss2_1_rx_example_vivado2020p1\v_dp_rxss1_0_ex\v_dp_rxss1_0_ex.srcs\sources_1\bd\dpss_zcu102_rx\dpss_zcu102_rx.bd> 
Wrote  : <c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ui/bd_a8cd27ab.ui> 
Wrote  : <c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ui/bd_6b521a50.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
WARNING: [xilinx.com:ip:smartconnect:1.0-1] bd_6311_xbar_0: IP bd_6311_xbar_0 is configured in Low area mode since all the endpoint slaves are AXI4LITE. One of the SIs has propert HAS_BURST == 1. This will be ignored. If wrap transactions are required then turn off Low area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /bd_6311_xbar_0]
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'HAS_LOCK' of cell '/m00_exit_pipeline/m00_exit' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'HAS_LOCK' of cell '/m01_exit_pipeline/m01_exit' is ignored
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /dprxss_dp_irq
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m00_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m01_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m02_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M02_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m03_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M03_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m04_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M04_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/m05_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M05_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/m05_couplers/auto_ds/S_AXI(0) and /ps8_0_axi_periph/xbar/M05_AXI(16)
WARNING: [BD 41-927] Following properties on pin /dp_rx_hier_0/video_frame_crc_0/s_axi_aclk have been updated from connected ip, but BD cell '/dp_rx_hier_0/video_frame_crc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </dp_rx_hier_0/video_frame_crc_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dp_rx_hier_0/video_frame_crc_0/vid_in_axis_aclk have been updated from connected ip, but BD cell '/dp_rx_hier_0/video_frame_crc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dp_rx_hier_0/video_frame_crc_0> to completely resolve these warnings.
WARNING: [BD 41-1271] The connection to the pin: /system_ila_2/SLOT_0_AXIS_tready has been overridden by the user. This pin will not be connected as a part of the interface connection: Conn 
Wrote  : <c:\Projects\Xilinx\DisplayPort\DisplayPort_1_4_ss2_1_rx_example_vivado2020p1\v_dp_rxss1_0_ex\v_dp_rxss1_0_ex.srcs\sources_1\bd\dpss_zcu102_rx\dpss_zcu102_rx.bd> 
Wrote  : <c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ui/bd_a8cd27ab.ui> 
Wrote  : <c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ui/bd_6b521a50.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dp_rx_hier_0/v_dp_rxss1_0/s_axis_phy_rx_sb_status_tdata'(32) to pin: '/dp_rx_hier_0/vid_phy_controller_0/vid_phy_status_sb_rx_tdata'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_arid'(17) to pin: '/ps8_0_axi_periph/s00_couplers/M_AXI_arid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_awid'(17) to pin: '/ps8_0_axi_periph/s00_couplers/M_AXI_awid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_awid'(17) to pin: '/ps8_0_axi_periph/s01_couplers/M_AXI_awid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_arid'(17) to pin: '/ps8_0_axi_periph/s01_couplers/M_AXI_arid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp0_rid'(16) to pin: '/ps8_0_axi_periph/S01_AXI_rid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp0_bid'(16) to pin: '/ps8_0_axi_periph/S01_AXI_bid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp1_rid'(16) to pin: '/ps8_0_axi_periph/S00_AXI_rid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp1_bid'(16) to pin: '/ps8_0_axi_periph/S00_AXI_bid'(17) - Only lower order bits will be connected.
VHDL Output written to : c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/synth/dpss_zcu102_rx.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/dp_rx_hier_0/v_dp_rxss1_0/s_axis_phy_rx_sb_status_tdata'(32) to pin: '/dp_rx_hier_0/vid_phy_controller_0/vid_phy_status_sb_rx_tdata'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_arid'(17) to pin: '/ps8_0_axi_periph/s00_couplers/M_AXI_arid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_awid'(17) to pin: '/ps8_0_axi_periph/s00_couplers/M_AXI_awid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_awid'(17) to pin: '/ps8_0_axi_periph/s01_couplers/M_AXI_awid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/ps8_0_axi_periph/xbar/s_axi_arid'(17) to pin: '/ps8_0_axi_periph/s01_couplers/M_AXI_arid'(16) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp0_rid'(16) to pin: '/ps8_0_axi_periph/S01_AXI_rid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp0_bid'(16) to pin: '/ps8_0_axi_periph/S01_AXI_bid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp1_rid'(16) to pin: '/ps8_0_axi_periph/S00_AXI_rid'(17) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e_0/maxigp1_bid'(16) to pin: '/ps8_0_axi_periph/S00_AXI_bid'(17) - Only lower order bits will be connected.
VHDL Output written to : c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/sim/dpss_zcu102_rx.v
VHDL Output written to : c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/hdl/dpss_zcu102_rx_wrapper.v
Wrote  : <c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ui/bd_a8cd27ab.ui> 
Wrote  : <c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ui/bd_6b521a50.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_axi_timer_0_0/dpss_zcu102_rx_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_rx_hier_0/util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_rx_hier_0/util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_rx_hier_0/util_reduced_logic_0 .
WARNING: [IP_Flow 19-650] IP license key 'displayport@2018.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'displayport@2018.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'displayport@2018.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'displayport@2018.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'rs_decoder@2013.03' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'rs_decoder@2013.03' is enabled with a Hardware_Evaluation license.
Exporting to file c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_1/hw_handoff/bd_6311_xbar_0.hwh
Generated Block Design Tcl file c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_1/hw_handoff/bd_6311_xbar_0_bd.tcl
Generated Hardware Definition File c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_1/synth/bd_6311_xbar_0.hwdef
Exporting to file c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/hw_handoff/dpss_zcu102_rx_v_dp_rxss1_0_0.hwh
Generated Block Design Tcl file c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/hw_handoff/dpss_zcu102_rx_v_dp_rxss1_0_0_bd.tcl
Generated Hardware Definition File c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_v_dp_rxss1_0_0/bd_0/synth/dpss_zcu102_rx_v_dp_rxss1_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_rx_hier_0/v_dp_rxss1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_rx_hier_0/vid_edid_0 .
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/hdl/src/verilog/dpss_zcu102_rx_vid_phy_controller_0_0_gt_usrclk_source_8series.v
Please consider using the OS subst command to shorten the path length by mapping part of the path to a virtual drive letter. See Answer Record AR52787 for more information.
Resolution: In Windows 7 or later, the mklink command can also be used to create a symbolic link and shorten the path.
ERROR: [Ipptcl 7-5] XIT evaluation error: Invalid file name: c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_vid_phy_controller_0_0/hdl/src/verilog/dpss_zcu102_rx_vid_phy_controller_0_0_gt_usrclk_source_8series.v
ERROR: [Common 17-39] 'xit::add_ipfile' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2020.1/data/ip/xilinx/vid_phy_controller_v2_2/ttcl/vid_phy_controller_v2_2_gt_usrclk_source_8series.ttcl': ERROR: [Common 17-39] 'xit::add_ipfile' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'dp_rx_hier_0/vid_phy_controller_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'dp_rx_hier_0/vid_phy_controller_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block dp_rx_hier_0/vid_phy_controller_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_rx_hier_0/video_frame_crc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_rx_hier_0/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_rx_hier_0/xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_rx_hier_0/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dp_rx_hier_0/xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2c_mux/util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2c_mux/util_ds_buf_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2c_mux/util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2c_mux/util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2c_mux/util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2c_mux/util_vector_logic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
Exporting to file c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_1_0/bd_0/hw_handoff/dpss_zcu102_rx_system_ila_1_0.hwh
Generated Block Design Tcl file c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_1_0/bd_0/hw_handoff/dpss_zcu102_rx_system_ila_1_0_bd.tcl
Generated Hardware Definition File c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_1_0/bd_0/synth/dpss_zcu102_rx_system_ila_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
Exporting to file c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_2_0/bd_0/hw_handoff/dpss_zcu102_rx_system_ila_2_0.hwh
Generated Block Design Tcl file c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_2_0/bd_0/hw_handoff/dpss_zcu102_rx_system_ila_2_0_bd.tcl
Generated Hardware Definition File c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_system_ila_2_0/bd_0/synth/dpss_zcu102_rx_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] dpss_zcu102_rx_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_0/dpss_zcu102_rx_auto_ds_0_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_pc_0/dpss_zcu102_rx_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_1/dpss_zcu102_rx_auto_ds_1_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_pc_1/dpss_zcu102_rx_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_2/dpss_zcu102_rx_auto_ds_2_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_pc_2/dpss_zcu102_rx_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_3/dpss_zcu102_rx_auto_ds_3_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m03_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_pc_3/dpss_zcu102_rx_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_4/dpss_zcu102_rx_auto_ds_4_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m04_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_pc_4/dpss_zcu102_rx_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_ds_5/dpss_zcu102_rx_auto_ds_5_ooc.xdc'
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m05_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/ip/dpss_zcu102_rx_auto_pc_5/dpss_zcu102_rx_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/m05_couplers/auto_pc .
Exporting to file c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/hw_handoff/dpss_zcu102_rx.hwh
Generated Block Design Tcl file c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/hw_handoff/dpss_zcu102_rx_bd.tcl
Generated Hardware Definition File c:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_example_vivado2020p1/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.srcs/sources_1/bd/dpss_zcu102_rx/synth/dpss_zcu102_rx.hwdef
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  7 18:38:04 2021...
