[
  {
    "author": [
      {
        "family": "Abraham",
        "given": "S.G."
      },
      {
        "family": "Rau",
        "given": "B.R."
      }
    ],
    "container-title": [
      "International Conference on Compilers, Architectures, and Synthesis for Embedded Systems"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "71–79"
    ],
    "title": [
      "Efficient Design Space Exploration in PICO"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aditya",
        "given": "S."
      },
      {
        "family": "Rau",
        "given": "B.R."
      },
      {
        "family": "Kathail",
        "given": "V."
      }
    ],
    "container-title": [
      "International Symposium on System Synthesis"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "107–113"
    ],
    "title": [
      "Automatic Architectural Synthesis of VLIW and EPIC Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A."
      },
      {
        "family": "Ganapathi",
        "given": "M."
      },
      {
        "family": "Tjiang",
        "given": "S."
      }
    ],
    "container-title": [
      "ACM Transactions on Programming Languages and Systems"
    ],
    "date": [
      "1989"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "491–561"
    ],
    "title": [
      "Code Generation using Tree Matching and Dynamic Programming"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Alippi",
        "given": "C."
      },
      {
        "family": "Fornaciari",
        "given": "W."
      },
      {
        "family": "Pozzi",
        "given": "L."
      },
      {
        "family": "Sami",
        "given": "M."
      }
    ],
    "container-title": [
      "Design, Automation and Test in Europe Conference and Exhibition"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "778–780"
    ],
    "title": [
      "A DAG-based Design Approach for Reconfigurable VLIW Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Henkel",
        "given": "Jorg"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "publisher": [
      "Delft University of Technology"
    ],
    "title": [
      "Instruction Set Extension for Embedded Processors"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Atasu",
        "given": "K."
      },
      {
        "family": "Pozzi",
        "given": "L."
      },
      {
        "family": "Ienne",
        "given": "P."
      }
    ],
    "container-title": [
      "ACM/ IEEE Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "256–261"
    ],
    "title": [
      "Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural Constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "container-title": [
      "IEEE/ACM Proc. of Design Automation and Test in Europe Conference (DATE"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "418–419"
    ],
    "title": [
      "Networks On Chip: A New Paradigm for Systems On Chip Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bhatt",
        "given": "V."
      },
      {
        "family": "Balakrishnan",
        "given": "M."
      },
      {
        "family": "Kumar",
        "given": "A."
      }
    ],
    "container-title": [
      "International Conference on VLSI Design"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "233–238"
    ],
    "title": [
      "Exploring the Number of Register Windows in ASIP Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Biswas",
        "given": "P."
      },
      {
        "family": "Choudhary",
        "given": "V."
      },
      {
        "family": "Atasu",
        "given": "K."
      },
      {
        "family": "Pozzi",
        "given": "L."
      },
      {
        "family": "Ienne",
        "given": "P."
      },
      {
        "family": "Dutt",
        "given": "N."
      }
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "729–734"
    ],
    "title": [
      "Introduction of Local Memory Elements in Instruction Set Extensions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brisk",
        "given": "P."
      },
      {
        "family": "Japlan",
        "given": "A."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "395–400"
    ],
    "title": [
      "Area-Efficient Instruction Set Synthesis for Reconfigurable System-on-Chip Designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brisk",
        "given": "P."
      },
      {
        "family": "Kaplan",
        "given": "A."
      },
      {
        "family": "Kastner",
        "given": "R."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "container-title": [
      "International Conference on Compilers, Architecture, and Synthesis for Embedded Systems"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "262–269"
    ],
    "title": [
      "Instruction Generation and Regularity Extraction for Reconfigurable Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cataldo",
        "given": "A."
      }
    ],
    "container-title": [
      "EE-Times"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Nec makes series push for asic-lite"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "DeGreef",
        "given": "E."
      },
      {
        "family": "Suytack",
        "given": "S."
      }
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Norwell, USA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "H."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Yoon",
        "given": "C."
      },
      {
        "family": "Park",
        "given": "I."
      },
      {
        "family": "Hwang",
        "given": "S."
      },
      {
        "family": "Kyung",
        "given": "C."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "603–614"
    ],
    "title": [
      "Synthesis of Application Specific Instructions for Embedded DSP Software"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "H."
      },
      {
        "family": "Yi",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Park",
        "given": "I."
      },
      {
        "family": "Kyung",
        "given": "C."
      }
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "939–944"
    ],
    "title": [
      "Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chu",
        "given": "P.C."
      },
      {
        "family": "Beasley",
        "given": "J.E."
      }
    ],
    "container-title": [
      "Journal of Heuristics"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "63–86"
    ],
    "title": [
      "A Genetic Algorithm for the Multidimensional Knapsack Problem"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "N."
      },
      {
        "family": "Zhong",
        "given": "H."
      },
      {
        "family": "Mahlke",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE/ACM International Symposium on Microarchitecture"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "129–140"
    ],
    "title": [
      "Processor Acceleration through Automated Instruction Set Customization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "E."
      },
      {
        "family": "Kroening",
        "given": "D."
      },
      {
        "family": "Yorav",
        "given": "K."
      }
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "368–371"
    ],
    "title": [
      "Behavioral Consistency of C and Verilog Programs Using Bounded Model Checking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "container-title": [
      "IEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "48–53"
    ],
    "title": [
      "An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-table Based FPGA Designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Fan",
        "given": "Y."
      },
      {
        "family": "Han",
        "given": "G."
      },
      {
        "family": "Zhang",
        "given": "Z."
      }
    ],
    "container-title": [
      "International Symposium on Field Programmable Gate Array"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "183–189"
    ],
    "title": [
      "Application-Specific Instruction Generation for Configurable Processor Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corazao",
        "given": "M."
      },
      {
        "family": "Khalaf",
        "given": "M."
      },
      {
        "family": "Guerra",
        "given": "L."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "container-title": [
      "IEEE International Conference on Computer Aided Design"
    ],
    "date": [
      "1993"
    ],
    "pages": [
      "518–521"
    ],
    "title": [
      "Instruction Set Mapping for Performance Optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fei",
        "given": "Y."
      },
      {
        "family": "Ravi",
        "given": "S."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "652–664"
    ],
    "title": [
      "A Hybrid Energy Estimation Technique for Extensible Processors"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Chung",
        "given": "K."
      }
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1990"
    ],
    "pages": [
      "613–619"
    ],
    "title": [
      "Chortle: a Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goodwin",
        "given": "D."
      },
      {
        "family": "Petkov",
        "given": "D."
      }
    ],
    "container-title": [
      "International Conference on Compilers Architectrue and Synthesis for Embedded Systems"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "137–147"
    ],
    "title": [
      "Automatic Generation of Application Specific Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "T."
      },
      {
        "family": "Ko",
        "given": "R."
      },
      {
        "family": "Barua",
        "given": "R."
      }
    ],
    "container-title": [
      "International Symposium on Hardware/Software Co-Design"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "97–102"
    ],
    "title": [
      "Compiler-Directed Customization of ASIP Cores"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "T."
      },
      {
        "family": "Sharma",
        "given": "P."
      },
      {
        "family": "Balakrishnan",
        "given": "M."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "container-title": [
      "International Conference on VLSI Design"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "98–103"
    ],
    "title": [
      "Processor Evaluation in an Embedded Systems Design Environment"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Holmer",
        "given": "B."
      }
    ],
    "container-title": [
      "European Conference on Design Automation"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "150–155"
    ],
    "title": [
      "A Tool for Processor Instruction Set Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Holt",
        "given": "D."
      }
    ],
    "container-title": [
      "EE-Times"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Standard cell is broken"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "I."
      },
      {
        "family": "Despain",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "663–675"
    ],
    "title": [
      "Synthesis of Application Specific Instruction Sets"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "M.K."
      },
      {
        "family": "Balakrishnan",
        "given": "M."
      },
      {
        "family": "Kumar",
        "given": "A."
      }
    ],
    "container-title": [
      "Euromicro-Symposium on Digital System Design"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "120–127"
    ],
    "title": [
      "Exploring Storage Organization in ASIP Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "M.K."
      },
      {
        "family": "Balakrishnan",
        "given": "M."
      },
      {
        "family": "Kumar",
        "given": "A."
      }
    ],
    "container-title": [
      "International Conference on VLSI Design"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "274–279"
    ],
    "title": [
      "Integrated On-Chip Storage Evaluation in ASIP Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jain",
        "given": "M.K."
      },
      {
        "family": "Wehmeyer",
        "given": "L."
      },
      {
        "family": "Steinke",
        "given": "S."
      },
      {
        "family": "Marwedel",
        "given": "P."
      },
      {
        "family": "Balakrishnan",
        "given": "M."
      }
    ],
    "container-title": [
      "International Symposium on Hardware/Software Codesign"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "109–114"
    ],
    "title": [
      "Evaluating Register File Size in ASIP Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kathail",
        "given": "V."
      },
      {
        "family": "Aditya",
        "given": "S."
      },
      {
        "family": "Schreiber",
        "given": "R."
      },
      {
        "family": "Rau",
        "given": "B."
      },
      {
        "family": "Cronquist",
        "given": "D."
      },
      {
        "family": "Sivaraman",
        "given": "M."
      }
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "39–47"
    ],
    "title": [
      "PICO: Automatically Designing Custom Computers"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1987"
    ],
    "pages": [
      "617–623"
    ],
    "title": [
      "DAGON: Technology Binding and Local Optimization by DAG Matching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Henkel",
        "given": "Jorg"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "International Conference on Computer Aid Design"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "649–654"
    ],
    "title": [
      "Efficient Instruction Encoding for Automatic Instruction Set Design of Configurable ASIPs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "B."
      },
      {
        "family": "Hsu",
        "given": "S."
      }
    ],
    "container-title": [
      "Gartner"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Asic/soc: Rebuilding after the storm"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Choi",
        "given": "K."
      },
      {
        "family": "Dutt",
        "given": "N."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "330–333"
    ],
    "title": [
      "Energy-Efficient Instruction Set Synthesis for Application-Specific Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leupers",
        "given": "R."
      },
      {
        "family": "Marwedel",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE International Conference on VLSI Design"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "77–80"
    ],
    "title": [
      "Instruction-Set Modelling for ASIP Code Generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leupers",
        "given": "R."
      },
      {
        "family": "Marwedel",
        "given": "P."
      }
    ],
    "container-title": [
      "Design Automation for Embedded Systems"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "1–36"
    ],
    "title": [
      "Retargetable Code Generation Based on Structural Processor Descriptions"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Liem",
        "given": "C."
      },
      {
        "family": "May",
        "given": "T."
      },
      {
        "family": "Paulin",
        "given": "P."
      }
    ],
    "container-title": [
      "European Conference on Design Automation"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "31–37"
    ],
    "title": [
      "Instruction-Set Matching and Selection for DSP and ASIP Code Generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Martello",
        "given": "S."
      },
      {
        "family": "Toth",
        "given": "P."
      }
    ],
    "date": [
      "1990"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "publisher": [
      "John Wiley & Sons, Inc"
    ],
    "title": [
      "Knapsack Problems: Algorithms and Computer Implementations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "N.E.C."
      }
    ],
    "container-title": [
      "NEC Corporation"
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "Press Release"
    ],
    "title": [
      "Nec boosts tcp/ip protocol processing with 10 cpu cores on one chip"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P."
      }
    ],
    "container-title": [
      "Talk at DAC Panel, 40th Design Automation Conference (DAC"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim"
    ],
    "title": [
      "Extending SOC Life beyond the 90 nm Wall"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pozzi",
        "given": "L."
      }
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "publisher": [
      "Politecnico di Milano"
    ],
    "title": [
      "Methodologies for the Design of Application-Specific Reconfigurable VLIW Processors"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Rowen",
        "given": "C."
      }
    ],
    "date": [
      "2003"
    ],
    "note": [
      "presentation at NEC technology forum."
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Semeria",
        "given": "L."
      },
      {
        "family": "Seawright",
        "given": "A."
      },
      {
        "family": "Mehra",
        "given": "R."
      },
      {
        "family": "Ng",
        "given": "D."
      },
      {
        "family": "Ekanayake",
        "given": "A."
      },
      {
        "family": "Pangrle",
        "given": "B."
      }
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "123–128"
    ],
    "title": [
      "RTL C-Based Methodology for Designing and Verifying a Multi-Threaded Processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shu",
        "given": "J."
      },
      {
        "family": "Wilson",
        "given": "T.C."
      },
      {
        "family": "Banerji",
        "given": "D.K."
      }
    ],
    "container-title": [
      "International Conference on VLSI Design"
    ],
    "date": [
      "1996"
    ],
    "pages": [
      "73–76"
    ],
    "title": [
      "Instruction-Set Matching and GA-Based Selection for Embedded-Processor Code Generation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "G."
      }
    ],
    "container-title": [
      "40th Design Automation Conference (DAC"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim"
    ],
    "title": [
      "DAC panel presentation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "F."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Ravi",
        "given": "S."
      },
      {
        "family": "Jha",
        "given": "N."
      }
    ],
    "container-title": [
      "International Conference on Computer Aid Design"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "283–290"
    ],
    "title": [
      "A Scalable Application Specific Processor Synthesis Methodology"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "F."
      },
      {
        "family": "Ravi",
        "given": "S."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "216–228"
    ],
    "title": [
      "Custom-Instruction Synthesis for Extensible-Processor Platforms"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Sun",
        "given": "F."
      },
      {
        "family": "Ravi",
        "given": "S."
      },
      {
        "family": "Raghunathan",
        "given": "A."
      },
      {
        "family": "Jha",
        "given": "N."
      }
    ],
    "container-title": [
      "International Conference on VLSI Design"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "551–556"
    ],
    "title": [
      "Synthesis of Application-Specific Heterogeneous Multiprocessor Architectures Using Application-Specific Embedded Processors 23 Extensible Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W."
      },
      {
        "family": "Kandemir",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "165–182"
    ],
    "title": [
      "Memory System Optimization of Embedded Software"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "date": [
      "2007"
    ],
    "director": [
      {
        "family": "Tensilica",
        "given": "Xtensa Processor"
      },
      {
        "given": "Inc"
      }
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "P."
      },
      {
        "family": "Mitra",
        "given": "T."
      }
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "723–728"
    ],
    "title": [
      "Characterizing Embedded Applications for Instruction-Set Extensible Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "P."
      },
      {
        "family": "Mitra",
        "given": "T."
      }
    ],
    "container-title": [
      "International Conference on Compilers, Architectures, and Synthesis for Embedded Systems"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "69–78"
    ],
    "title": [
      "Scalable Custom Instructions Identification for Instruction-Set Extensible Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Reshadi",
        "given": "M."
      },
      {
        "family": "Gorjiara",
        "given": "B."
      },
      {
        "family": "Gajski",
        "given": "D."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Design (ICCD"
    ],
    "date": [
      "2005-10"
    ],
    "pages": [
      "69–76,"
    ],
    "title": [
      "Utilizing Horizontal and Vertical Parallelism Using a No-Instruction-Set Compiler and Custom Datapaths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Reshadi",
        "given": "M."
      },
      {
        "family": "Gajski",
        "given": "D."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Hardware/Software Codesign and System Synthesis (CODES + ISSS"
    ],
    "date": [
      "2005-09"
    ],
    "pages": [
      "21–26,"
    ],
    "title": [
      "A Cycle-Accurate Compilation Algorithm for Custom Pipelined Datapaths"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      },
      {
        "family": "Knight",
        "given": "J."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1989"
    ],
    "publisher": [
      "IEEE Design & Test of Computers"
    ],
    "title": [
      "Algorithms for High-Level Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Paulin",
        "given": "P.G."
      },
      {
        "family": "Knight",
        "given": "J.P."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1989"
    ],
    "title": [
      "Force-Directed Scheduling for the Behavioral Synthesis of ASIC’s"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Camposano",
        "given": "R."
      }
    ],
    "citation-number": [
      "5"
    ],
    "date": [
      "1991"
    ],
    "publisher": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "title": [
      "Path-Based Scheduling for Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Wu",
        "given": "A."
      },
      {
        "family": "Lin",
        "given": "S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "The Netherlands"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "High-Level Synthesis Introduction to Chip and System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Xu",
        "given": "M."
      },
      {
        "family": "Kurdahi",
        "given": "F.J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "DATE"
    ],
    "title": [
      "Layout-Driven High Level Synthesis for FPGA Based Architectures"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ohm",
        "given": "S.Y."
      },
      {
        "family": "Kurdahi",
        "given": "F.J."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Xu",
        "given": "M."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "International Symposium on Systems Synthesis"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "A Comprehensive Estimation Technique for High-Level Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "D."
      },
      {
        "family": "Jung",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "S."
      },
      {
        "family": "Jeon",
        "given": "J."
      },
      {
        "family": "Choi",
        "given": "K."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "International Conference Computer Aided Design"
    ],
    "title": [
      "Behavior-to-Placed RTL Synthesis with Performance-Driven Placement"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "J."
      },
      {
        "family": "Gajski",
        "given": "D."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Soft Scheduling in High Level Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dougherty",
        "given": "W.E."
      },
      {
        "family": "Thomas",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Unifying Behavioral Synthesis and Physical Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kapadia",
        "given": "H."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.D."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "405–414"
    ],
    "title": [
      "Reducing Switching Activity on Datapath Buses with Control-Signal Gating"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "H."
      },
      {
        "family": "Bhunia",
        "given": "S."
      },
      {
        "family": "Chen",
        "given": "Y."
      },
      {
        "family": "Vijaykumar",
        "given": "T.N."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "113–122,"
    ],
    "title": [
      "Deterministic Clock Gating for Microprocessor Power Reduction"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "14"
    ],
    "title": [
      "MIPS32® M4KTM Core"
    ],
    "type": null,
    "url": [
      "http://www.mips.com"
    ]
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "N."
      },
      {
        "family": "Natarajan",
        "given": "T."
      },
      {
        "family": "Rao",
        "given": "K.R."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1974"
    ],
    "title": [
      "Discrete Cosine Transform"
    ],
    "type": "article-journal",
    "volume": [
      "C-23"
    ]
  },
  {
    "author": [
      {
        "family": "Gorjiara",
        "given": "B."
      },
      {
        "family": "Gajski",
        "given": "D."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of Workshop on Embedded Systems for Real-time Multimedia (ESTIMEDIA"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Custom Processor Design Using NISC: A Case-Study on DCT Algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      },
      {
        "family": "Macii",
        "given": "A."
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Poncino",
        "given": "M."
      }
    ],
    "container-title": [
      "Great Lakes Symposium on VLSI (GLSVLSI"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Reducing power consumption of dedicated processors through instruction set encoding"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Macii",
        "given": "A."
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Poncino",
        "given": "M."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design (ISLPED"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Selective instruction compression for memory energy reduction in embedded systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bunda",
        "given": "J."
      },
      {
        "family": "Fussell",
        "given": "D."
      },
      {
        "family": "Athas",
        "given": "W.C."
      }
    ],
    "container-title": [
      "Twenty-Eighth Hawaii International Conference on System Sciences"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Energy-efficient instruction set architecture for CMOS microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandar",
        "given": "S."
      },
      {
        "family": "Mehendale",
        "given": "M."
      },
      {
        "family": "Govindarajan",
        "given": "R."
      }
    ],
    "container-title": [
      "International Conference on Computer Aided Design (ICCAD"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Area and power reduction of embedded dsp systems using instruction compression and re-configurable encoding"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dougherty",
        "given": "W."
      },
      {
        "family": "Pursley",
        "given": "D."
      },
      {
        "family": "Thomas",
        "given": "D."
      }
    ],
    "container-title": [
      "Workshop on System Level Design"
    ],
    "date": [
      "1998"
    ],
    "title": [
      "Instruction subsetting: Trading power for programmability"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Gajski",
        "given": "D."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Wu",
        "given": "A."
      },
      {
        "family": "Lin",
        "given": "S."
      }
    ],
    "date": [
      "1992"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "High-Level Synthesis: Introduction to Chip and System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Glokler",
        "given": "T."
      },
      {
        "family": "Bitterlich",
        "given": "S."
      }
    ],
    "container-title": [
      "International Conference on Acoustics, Speech, and Signal Processing (ICASSP"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "1169–1172"
    ],
    "title": [
      "Power efficient semi-automatic instruction encoding for application specific instruction set processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Halambi",
        "given": "A."
      },
      {
        "family": "Shrivastava",
        "given": "A."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "container-title": [
      "Workshop on Software and Compilers for Embedded Systems (SCOPES"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "A customizable compiler framework for embedded systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Inoue",
        "given": "K."
      },
      {
        "family": "Moshnyaga",
        "given": "V."
      },
      {
        "family": "Murakami",
        "given": "K."
      }
    ],
    "container-title": [
      "Asia-Pacific Conference on Circuits and Systems"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Reducing power consumption of instruction ROMs by exploiting instruction frequency"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "S."
      },
      {
        "family": "Kim",
        "given": "J."
      }
    ],
    "container-title": [
      "IEE Electronics Letters"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "13"
    ],
    "pages": [
      "1064–1065"
    ],
    "title": [
      "Opcode encoding for low-power instruction fetch"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J.-E."
      }
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Seoul National University"
    ],
    "title": [
      "Architecture Customization for Configurable Processors and Reconfigurable ALU Arrays"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "J.-E."
      },
      {
        "family": "Choi",
        "given": "K."
      },
      {
        "family": "Dutt",
        "given": "N."
      }
    ],
    "container-title": [
      "International Conference on Computer Aided Design (ICCAD"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Efficient instruction encoding for automatic instruction set design of configurable ASIPs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Liao",
        "given": "S."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "12–38"
    ],
    "title": [
      "A text-compression-based method for code size minimization in embedded systems"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "Hennessy",
        "given": "J."
      }
    ],
    "date": [
      "1997"
    ],
    "edition": [
      "2nd"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Computer Organization and Design: The Hardware/Software Interface"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Segars",
        "given": "S."
      }
    ],
    "container-title": [
      "International Solid State Circuits Conference (ISSCC"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Low power design techniques for microprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eatherton",
        "given": "W."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Symp. Architectures for Networking and Communications Systems"
    ],
    "date": [
      "2005-10"
    ],
    "title": [
      "The push of network processing to the top of the pyramid"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kahle",
        "given": "J.A."
      },
      {
        "family": "Day",
        "given": "M.N."
      },
      {
        "family": "Hofstee",
        "given": "H.P."
      },
      {
        "family": "Johns",
        "given": "C.R."
      },
      {
        "family": "Maeurer",
        "given": "T.R."
      },
      {
        "family": "Shippy",
        "given": "D."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "IBM J. Research and Development"
    ],
    "date": [
      "2005-07"
    ],
    "issue": [
      "4/5"
    ],
    "pages": [
      "589–604,"
    ],
    "title": [
      "Introduction to the cell multiprocessor"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Vangal",
        "given": "S."
      },
      {
        "family": "Howard",
        "given": "J."
      },
      {
        "family": "G.Ruhl",
        "given": "S.Dighe"
      },
      {
        "family": "Wilson",
        "given": "H."
      },
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Finan",
        "given": "D."
      },
      {
        "family": "Iyer",
        "given": "P."
      },
      {
        "family": "Singh",
        "given": "A."
      },
      {
        "family": "Jacob",
        "given": "T."
      },
      {
        "family": "Jain",
        "given": "S."
      },
      {
        "family": "Venkataraman",
        "given": "S."
      },
      {
        "family": "Hoskote",
        "given": "Y."
      },
      {
        "family": "Borkar",
        "given": "N."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proc. Int. Solid-State Circuits Conf., Feb"
    ],
    "date": [
      "2007"
    ],
    "pages": [
      "98–99"
    ],
    "title": [
      "An 80-tile 1.28TFLOPS network-on-chip in 60nm CMOS"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Girkar",
        "given": "M."
      },
      {
        "family": "Polychronopoulos",
        "given": "C.D."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Trans. Parallel & Distrib. Systems"
    ],
    "date": [
      "1992-03"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "166–178,"
    ],
    "title": [
      "Automatic extraction of functional parallelism from ordinary programs"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "C."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proc. Int. Symp. Microarchitecture"
    ],
    "date": [
      "1997-12"
    ],
    "pages": [
      "330–337"
    ],
    "title": [
      "MediaBench: A tool for evaluating and synthesizing multimedia and communications systems"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "11"
    ],
    "title": [
      "Aristotle manual, Aristotle research group"
    ],
    "type": null,
    "url": [
      "http://www.cc."
    ]
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D.A."
      },
      {
        "family": "Hennessy",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "12"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "San Mateo, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Computer Architecture: A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Compiler",
        "given": "Design"
      }
    ],
    "citation-number": [
      "13"
    ],
    "title": [
      "Synopsys Inc"
    ],
    "type": null,
    "url": [
      "http://www.synopsys.com"
    ]
  },
  {
    "citation-number": [
      "14"
    ],
    "container-title": [
      "NEC Electronics, Inc"
    ],
    "location": [
      "http"
    ],
    "publisher": [
      "//www.necel.com"
    ],
    "title": [
      "CB-11 Cell Based IC Product Family"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "PowerTheater"
      }
    ],
    "citation-number": [
      "15"
    ],
    "title": [
      "Sequence Design Inc"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "author": [
      {
        "family": "Deb",
        "given": "K."
      },
      {
        "family": "Pratap",
        "given": "A."
      },
      {
        "family": "Agarwal",
        "given": "S."
      },
      {
        "family": "Meyarivan",
        "given": "T."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "IEEE Trans. Evolutionary Computation"
    ],
    "date": [
      "2002-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "182–197,"
    ],
    "title": [
      "A fast and elitist multiobjective genetic algorithm: NSGA-II"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Wakabayashi",
        "given": "K."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proc. Design Automation & Test Europe Conf"
    ],
    "date": [
      "1999-03"
    ],
    "pages": [
      "390–393"
    ],
    "title": [
      "C-based synthesis experiences with a behavior synthesizer, “Cyber”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dick",
        "given": "R.P."
      },
      {
        "family": "Rhodes",
        "given": "D.L."
      },
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proc. Int. Symp. Hardware/Software Codesign"
    ],
    "date": [
      "1998-03"
    ],
    "pages": [
      "97–101"
    ],
    "title": [
      "TGFF: Task graphs for free"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kwok",
        "given": "Y.-K."
      },
      {
        "family": "Ahmad",
        "given": "I."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "J. Parallel & Distributed Computing"
    ],
    "date": [
      "1999-12"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "381–422,"
    ],
    "title": [
      "Benchmarking and comparison of the task graph scheduling algorithms"
    ],
    "type": "article-journal",
    "volume": [
      "59"
    ]
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "M.-Y."
      },
      {
        "family": "Gajski",
        "given": "D.D."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "IEEE Trans. Parallel & Distrib. Systems"
    ],
    "date": [
      "1990-07"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "330–343,"
    ],
    "title": [
      "Hypertool: A programming aid for message-passing systems"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Gonzalez",
        "given": "R.C."
      },
      {
        "family": "Woods",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "21"
    ],
    "date": [
      "1992"
    ],
    "edition": [
      "2nd"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "publisher": [
      "Addison-Wesley Longman Publishing Co., Inc"
    ],
    "title": [
      "Digital Image Processing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2003-04"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "38–43,"
    ],
    "title": [
      "A decade of hardware/software codesign"
    ],
    "type": "article-journal",
    "volume": [
      "36"
    ]
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      },
      {
        "family": "Ernst",
        "given": "R."
      },
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "23"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers Inc"
    ],
    "title": [
      "Readings in Hardware/Software Co-design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yu",
        "given": "P."
      },
      {
        "family": "Mitra",
        "given": "T."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2004-06"
    ],
    "pages": [
      "723–728"
    ],
    "title": [
      "Characterizing embedded applications for instruction-set extensible processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Atasu",
        "given": "K."
      },
      {
        "family": "Pozzi",
        "given": "L."
      },
      {
        "family": "Ienne",
        "given": "P."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proc. Design Automation Conf"
    ],
    "date": [
      "2003-06"
    ],
    "pages": [
      "256–261"
    ],
    "title": [
      "Automatic application-specific instruction-set extensions under microarchitectural constraints"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Clark",
        "given": "N."
      },
      {
        "family": "Zhong",
        "given": "H."
      },
      {
        "family": "Tang",
        "given": "W."
      },
      {
        "family": "Mahlke",
        "given": "S."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Proc. Int. Symp. Microarchitecture"
    ],
    "date": [
      "2003-12"
    ],
    "pages": [
      "40–47"
    ],
    "title": [
      "Processor acceleration through automated instruction set customization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cheung",
        "given": "N."
      },
      {
        "family": "Parameswaran",
        "given": "S."
      },
      {
        "family": "Henkel",
        "given": "J."
      },
      {
        "family": "Chan",
        "given": "J."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proc. Design Automation & Test Europe Conf., Feb"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1020–1027"
    ],
    "title": [
      "MINCE: Matching instructions using combinational equivalence for extensible proces-A Framework for Extensible Processor Based MPSoC Design 95 sors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Goodwin",
        "given": "D."
      },
      {
        "family": "Petkov",
        "given": "D."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proc. Int. Conf. Compilers, Architecture, and Synthesis for Embedded Systems"
    ],
    "date": [
      "2003-10"
    ],
    "pages": [
      "137–147"
    ],
    "title": [
      "Automatic generation of application specific processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Fan",
        "given": "Y."
      },
      {
        "family": "Han",
        "given": "G."
      },
      {
        "family": "Zhang",
        "given": "Z."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proc. Symp. Field Programmable Gate Arrays, Feb"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "183–189"
    ],
    "title": [
      "Application-specific instruction generation for configurable processor architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Henkel",
        "given": "J."
      },
      {
        "family": "Ernst",
        "given": "R."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "IEEE Trans. VLSI Systems"
    ],
    "date": [
      "2001-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "273–289,"
    ],
    "title": [
      "An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "date": [
      "2007"
    ],
    "type": null,
    "url": [
      "http://www.prodesigncad.com"
    ]
  },
  {
    "author": [
      {
        "family": "Bell",
        "given": "Timothy C."
      },
      {
        "family": "Cleary",
        "given": "John G."
      },
      {
        "family": "Witten",
        "given": "Ian H."
      }
    ],
    "date": [
      "1990"
    ],
    "publisher": [
      "Englewood Cliffs. Prentice-Hall"
    ],
    "title": [
      "Text compression"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Bruni",
        "given": "D."
      },
      {
        "family": "Macii",
        "given": "A."
      },
      {
        "family": "Macii",
        "given": "E."
      }
    ],
    "container-title": [
      "DATE ’02: Proceedings of the Conference on Design, Automation and Test in Europe"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "449,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Hardware-assisted data compression for energy minimization in systems with embedded processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "Luca"
      },
      {
        "family": "Macii",
        "given": "Alberto"
      },
      {
        "family": "Nannarelli",
        "given": "Alberto"
      }
    ],
    "container-title": [
      "ISLPED ’01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "322–327,"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Cached-code compression for energy minimization in embedded processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burtscher",
        "given": "Martin"
      }
    ],
    "container-title": [
      "SIGMETRICS ’04/Performance ’04: Proceedings of the Joint International Conference on Measurement and Modeling of Computer Systems"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "167–176,"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Vpc3: A fast and effective trace-compression algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corliss",
        "given": "Marc L."
      },
      {
        "family": "Lewis",
        "given": "E.Christopher"
      },
      {
        "family": "Roth",
        "given": "Amir"
      }
    ],
    "container-title": [
      "ISCA ’03: Proceedings of the 30th Annual International Symposium on Computer Architecture"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "362–373,"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Dise: a programmable macro engine for customizing applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "Dipankar"
      },
      {
        "family": "Kumar",
        "given": "Rajeev"
      },
      {
        "family": "Chakrabarti",
        "given": "P.P."
      }
    ],
    "container-title": [
      "Proceedings of the 8th VLSI Design and Test Workshop (VDAT"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Mysore, India"
    ],
    "title": [
      "Code compression using unused encoding space for variable length instruction encodings"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Das",
        "given": "Dipankar"
      },
      {
        "family": "Kumar",
        "given": "Rajeev"
      },
      {
        "family": "Chakrabarti",
        "given": "P.P."
      }
    ],
    "container-title": [
      "VLSID ’05: Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID’05"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "545–550,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Dictionary based code compression for variable length instruction encodings"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Edler",
        "given": "Jan"
      },
      {
        "family": "Hill",
        "given": "Mark D."
      }
    ],
    "container-title": [
      "In http://www.cs.wisc.edu/ ̃markhill/DineroIV/"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Dinero iv trace-driven uniprocessor cache simulator"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Game",
        "given": "Mark B."
      }
    ],
    "container-title": [
      "PowerPC Embedded Processor Solutions"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Codepack: Code compression for powerpc processors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Helsgaun",
        "given": "K."
      }
    ],
    "container-title": [
      "European Journal of Operational Research"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "106–130"
    ],
    "title": [
      "An effective implementation of the Lin-Kernighan traveling salesman heuristic"
    ],
    "type": "article-journal",
    "volume": [
      "126"
    ]
  },
  {
    "author": [
      {
        "family": "Johnson",
        "given": "Eric E."
      },
      {
        "family": "Ha",
        "given": "Jiheng"
      }
    ],
    "container-title": [
      "Proceedings of 1994 IEEE International Phoenix Conference on Computers and Communication"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "PDATS: Lossless address space compression for reducing file size and access time"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parameswaran",
        "given": "Sri"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "126"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "158–173"
    ],
    "title": [
      "Lossless trace compression"
    ],
    "type": "article-journal",
    "volume": [
      "50"
    ]
  },
  {
    "author": [
      {
        "family": "Klein",
        "given": "Shmuel T."
      }
    ],
    "container-title": [
      "CPM ’97: Proceedings of the 8th Annual Symposium on Combinatorial Pattern Matching"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "London, UK"
    ],
    "pages": [
      "65–75,"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Space- and time-efficient decoding with canonical huffman trees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Larin",
        "given": "Sergei Y."
      },
      {
        "family": "Conte",
        "given": "Thomas M."
      }
    ],
    "container-title": [
      "MICRO 32: Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "82–92,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Compiler-driven cached code compression schemes for embedded ilp processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "Chunho"
      },
      {
        "family": "Potkonjak",
        "given": "Miodrag"
      },
      {
        "family": "Mangione-Smith",
        "given": "William H."
      }
    ],
    "container-title": [
      "MICRO 30: Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "330–335,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lefurgy",
        "given": "Charles"
      },
      {
        "family": "Bird",
        "given": "Peter"
      },
      {
        "family": "Chen",
        "given": "I.-Cheng"
      },
      {
        "family": "Mudge",
        "given": "Trevor"
      }
    ],
    "container-title": [
      "MICRO 30: Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "194–203,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Improving code density using compression techniques"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lekatsas",
        "given": "H."
      },
      {
        "family": "Wolf",
        "given": "Wayne"
      }
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "1689–1701"
    ],
    "title": [
      "SAMC: A code compression algorithm for embedded processors"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Lekatsas",
        "given": "Haris"
      },
      {
        "family": "Henkel",
        "given": "Joerg"
      },
      {
        "family": "Wolf",
        "given": "Wayne"
      }
    ],
    "container-title": [
      "DAC ’00: Proceedings of the 37th Conference on Design Automation"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "294–299,"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Code compression for low power embedded system design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lekatsas",
        "given": "Haris"
      },
      {
        "family": "Henkel",
        "given": "Joerg"
      },
      {
        "family": "Jakkula",
        "given": "Venkata"
      },
      {
        "family": "Chakradhar",
        "given": "Srimat"
      }
    ],
    "container-title": [
      "VLSID ’05: Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design (VLSID’05"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "117–123,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "A unified architecture for adaptive compression of data and code on embedded systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Luo",
        "given": "Yue"
      },
      {
        "family": "John",
        "given": "Lizy Kurian"
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "723–731"
    ],
    "title": [
      "Locality-based online trace compression"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Milenkovic",
        "given": "Aleksandar"
      },
      {
        "family": "Milenkovic",
        "given": "Milena"
      }
    ],
    "container-title": [
      "WWC-6 2003 IEEE International Workshop on Workload Characterization"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "99–107"
    ],
    "title": [
      "Exploiting streams in instruction and data address trace compression"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Nekritch",
        "given": "Yakov"
      }
    ],
    "container-title": [
      "DCC ’00: Proceedings of the Conference on Data Compression"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "566,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Decoding of canonical huffman codes with look-up tables"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nevill-Manning",
        "given": "C."
      },
      {
        "family": "Witten",
        "given": "I."
      }
    ],
    "container-title": [
      "Journal of Artificial Intelligence Research (JAIR"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "67–82"
    ],
    "title": [
      "Identifying hierarchical structure in sequences: A linear-time algorithm"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "title": [
      "Design and Run Time Code Compression for Embedded Systems 127"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Okuma",
        "given": "T."
      },
      {
        "family": "Tomiyama",
        "given": "H."
      },
      {
        "family": "Inoue",
        "given": "A."
      },
      {
        "family": "Fajar",
        "given": "E."
      },
      {
        "family": "Yasuura",
        "given": "H."
      }
    ],
    "container-title": [
      "ISSS ’98: Proceedings of the 11th International Symposium on System Synthesis"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "125–130,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Instruction encoding techniques for area minimization of instruction rom"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pleszkun",
        "given": "Andrew R."
      }
    ],
    "container-title": [
      "MICRO 27: Proceedings of the 27th Annual International Symposium on Microarchitecture"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "note": [
      "Processor, Xtensa."
    ],
    "pages": [
      "32–39,"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "Techniques for compressing program address traces"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.tensilica.com."
    ]
  },
  {
    "author": [
      {
        "family": "Rudberg",
        "given": "Mikael K."
      },
      {
        "family": "Wanhammar",
        "given": "Lars"
      }
    ],
    "container-title": [
      "ISCAS ’97: Proceedings of 1997 IEEE International Symposium on Circuits and Systems"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "2080–2083"
    ],
    "title": [
      "High speed pipelined parallel huffman decoding"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Technology"
      }
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Seagate"
    ],
    "type": null,
    "url": [
      "http://www.seagate.com/docs/pdf/marketing/"
    ]
  },
  {
    "author": [
      {
        "family": "Tuduce",
        "given": "Irina C."
      },
      {
        "family": "Gross",
        "given": "Thomas"
      }
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "237–250"
    ],
    "title": [
      "Adaptive main memory compression"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Welch",
        "given": "Terry A."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "8–19"
    ],
    "title": [
      "A technique for high-performance data compression"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Wolfe",
        "given": "Andrew"
      },
      {
        "family": "Chanin",
        "given": "Alex"
      }
    ],
    "container-title": [
      "MICRO 25: Proceedings of the 25th Annual International Symposium on Microarchitecture"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Los Alamitos, CA, USA"
    ],
    "pages": [
      "81–91,"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Executing compressed programs on an embedded risc architecture"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Xu",
        "given": "X.H."
      },
      {
        "family": "Clarke",
        "given": "C.T."
      },
      {
        "family": "Jones",
        "given": "S.R."
      }
    ],
    "container-title": [
      "CF ’04: Proceedings of the 1st Conference on Computing Frontiers"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "451–456,"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "High performance code compression architecture for the embedded arm/thumb processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "Lei"
      },
      {
        "family": "Dick",
        "given": "Robert P."
      },
      {
        "family": "Lekatsas",
        "given": "Haris"
      },
      {
        "family": "Chakradhar",
        "given": "Srimat"
      }
    ],
    "container-title": [
      "CODES+ISSS ’05: Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "93–98"
    ],
    "title": [
      "Crames: Compressed ram for embedded systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yoshida",
        "given": "Yukihiro"
      },
      {
        "family": "Song",
        "given": "Bao-Yu"
      },
      {
        "family": "Okuhata",
        "given": "Hiroyuki"
      },
      {
        "family": "Onoye",
        "given": "Takao"
      },
      {
        "family": "Shirakawa",
        "given": "Isao"
      }
    ],
    "container-title": [
      "ISLPED ’97: Proceedings of the 1997 International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York, NY, USA"
    ],
    "pages": [
      "265–268,"
    ],
    "publisher": [
      "ACM Press"
    ],
    "title": [
      "An object code compression approach to embedded processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Xiangyu"
      },
      {
        "family": "Gupta",
        "given": "Rajiv"
      }
    ],
    "container-title": [
      "MICRO 37: Proceedings of the 37th Annual IEEE/ACM International Symposium on Microarchitecture"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "pages": [
      "105–116,"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Whole execution traces"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Xiangyu"
      },
      {
        "family": "Gupta",
        "given": "Rajiv"
      }
    ],
    "container-title": [
      "ACM Trans. Archit. Code Optim"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "301–334"
    ],
    "title": [
      "Whole execution traces and their applications"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Parameswaran",
        "given": "Sri"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "128"
    ],
    "container-title": [
      "IEEE Transactions on Information Theory"
    ],
    "date": [
      "1977"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "337–343"
    ],
    "title": [
      "A universal algorithm for sequential data compression"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Ziv",
        "given": "Jacob"
      },
      {
        "family": "Lempel",
        "given": "Abraham"
      }
    ],
    "container-title": [
      "IEEE Transactions on Information Theory"
    ],
    "date": [
      "1978"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "530–536"
    ],
    "title": [
      "Compression of individual sequences via variable-rate coding"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Bajwa",
        "given": "R.S."
      },
      {
        "family": "Hiraki",
        "given": "M."
      },
      {
        "family": "Kojima",
        "given": "H."
      },
      {
        "family": "Gorny",
        "given": "D.J."
      },
      {
        "family": "Nitta",
        "given": "K."
      },
      {
        "family": "Shridhar",
        "given": "A."
      },
      {
        "family": "Seki",
        "given": "K."
      },
      {
        "family": "Sasaki",
        "given": "K."
      }
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "417–424"
    ],
    "title": [
      "Instruction buffering to reduce power in processors for signal processing"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Bellas",
        "given": "N."
      },
      {
        "family": "Hajj",
        "given": "I."
      },
      {
        "family": "Polychronopoulos",
        "given": "C."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Diego, USA"
    ],
    "pages": [
      "64–69,"
    ],
    "title": [
      "Using dynamic cache management techniques to reduce energy in a high-performance processor"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bellas",
        "given": "N."
      },
      {
        "family": "Hajj",
        "given": "I.N."
      },
      {
        "family": "Polychronopoulos",
        "given": "C.D."
      },
      {
        "family": "Stamoulis",
        "given": "G."
      }
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "317–326"
    ],
    "title": [
      "Architectural and compiler techniques for energy reduction in highperformance microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "GDe"
      }
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "115–192"
    ],
    "title": [
      "System level power optimization: Techniques and tools"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "de"
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Poncino",
        "given": "M."
      },
      {
        "family": "Quer",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "554–562"
    ],
    "title": [
      "Power optimization of core-based systems by address bus encoding"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Macii",
        "given": "A."
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Poncino",
        "given": "M."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Diego, USA"
    ],
    "pages": [
      "206–211,"
    ],
    "title": [
      "Selective instruction compression for memory energy reduction in embedded systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Macii",
        "given": "A."
      },
      {
        "family": "Poncino",
        "given": "M."
      }
    ],
    "container-title": [
      "International Symopsium on Low Power Electronics and Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Rapallo, Italy"
    ],
    "title": [
      "A recursive algorithm for lowpower memory partitioning"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Macii",
        "given": "A."
      },
      {
        "family": "Nannarelli",
        "given": "A."
      }
    ],
    "container-title": [
      "International symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Huntington Beach, USA"
    ],
    "note": [
      "Power Optimisation Strategies Targeting the Memory Subsystem 151"
    ],
    "pages": [
      "322–327,"
    ],
    "title": [
      "Cached-code compression for energy minimization in embedded processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Bruni",
        "given": "D."
      },
      {
        "family": "Macii",
        "given": "A."
      },
      {
        "family": "Macii",
        "given": "E."
      }
    ],
    "container-title": [
      "Design Automation and Test in Europe"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "449–453,"
    ],
    "title": [
      "Hardware-assisted data compression for energy minimization in systems with embedded processors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Cao",
        "given": "Y."
      },
      {
        "family": "Tomiyama",
        "given": "H."
      },
      {
        "family": "Okuma",
        "given": "T."
      },
      {
        "family": "Yasuura",
        "given": "H."
      }
    ],
    "container-title": [
      "International Symposium on System Synthesis"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "pages": [
      "201–206,"
    ],
    "title": [
      "Data memory design considering effective bitwidth for low-energy embedded systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chandar",
        "given": "S.G."
      },
      {
        "family": "Mehendale",
        "given": "M."
      },
      {
        "family": "Govindarajan",
        "given": "R."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer Aided Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "631–634,"
    ],
    "title": [
      "Area and power reduction of embedded dsp systems using instruction compression and re-configurable encoding"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chiou",
        "given": "D."
      },
      {
        "family": "Jain",
        "given": "P."
      },
      {
        "family": "Rudolph",
        "given": "L."
      },
      {
        "family": "Devadas",
        "given": "S."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Los Angeles, USA"
    ],
    "pages": [
      "416–419,"
    ],
    "title": [
      "Application-specific memory management for embedded systems using software-controlled caches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cho",
        "given": "Y."
      },
      {
        "family": "Chang",
        "given": "N."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Newport Beach, USA"
    ],
    "pages": [
      "387–392,"
    ],
    "title": [
      "Memory-aware energy-optimal frequency assignment for dynamic supply voltage scaling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "Y."
      },
      {
        "family": "Kim",
        "given": "T."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, USA"
    ],
    "pages": [
      "881–886,"
    ],
    "title": [
      "Memory layout techniques for variables utilizing efficient dram access modes in embedded system design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cotterel",
        "given": "S."
      },
      {
        "family": "Vahid",
        "given": "F."
      },
      {
        "family": "Delaluz",
        "given": "V."
      },
      {
        "family": "Sivasubramaniam",
        "given": "A."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE International Conference on Computer Aided Design",
      "Design Automation Conference"
    ],
    "date": [
      "2002",
      "2002"
    ],
    "location": [
      "San Jose, USA",
      "New Orleans, USA"
    ],
    "pages": [
      "665–662,"
    ],
    "title": [
      "Synthesis of customized loop caches for core based embedded systems",
      "Scheduler-based dram energy management"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fan",
        "given": "X."
      },
      {
        "family": "Ellis",
        "given": "C."
      },
      {
        "family": "Lebeck",
        "given": "A."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Huntington Beach, USA"
    ],
    "pages": [
      "129–134,"
    ],
    "title": [
      "Memory controller policies for dram power management"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Flautner",
        "given": "K."
      },
      {
        "family": "Kim",
        "given": "N.S."
      },
      {
        "family": "Martin",
        "given": "S."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Francesco",
        "given": "P."
      },
      {
        "family": "Marchal",
        "given": "P."
      },
      {
        "family": "Atienza",
        "given": "D."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Mendias",
        "given": "J.M."
      }
    ],
    "container-title": [
      "International Symposium on Computer Architecture",
      "Design Automation Conference"
    ],
    "date": [
      "2002",
      "2004"
    ],
    "location": [
      "Anchorage, USA",
      "San Diego, USA"
    ],
    "pages": [
      "240–251,",
      "238–243,"
    ],
    "title": [
      "Drowsy caches: Simple techniques for reducing leakage power",
      "An integrated hardware/software approach for run-time scratchpad management"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "date": [
      "1979"
    ],
    "publisher": [
      "W.H. Freeman"
    ],
    "title": [
      "Computers and Intractibility – A Guide to the Theory of NP-Completeness"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ghose",
        "given": "K."
      },
      {
        "family": "Kamble",
        "given": "M.B."
      }
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation"
    ],
    "type": null
  },
  {
    "citation-number": [
      "152"
    ],
    "container-title": [
      "Preeti Ranjan Panda In International Symposium on Low Power Electronics and Design"
    ],
    "location": [
      "San Diego, USA"
    ],
    "pages": [
      "70–75,"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Givargis",
        "given": "T."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Anaheim, USA"
    ],
    "pages": [
      "875–880,"
    ],
    "title": [
      "Improved indexing for cache miss reduction in embedded systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Givargis",
        "given": "T."
      },
      {
        "family": "Henkel",
        "given": "J."
      },
      {
        "family": "Vahid",
        "given": "F."
      }
    ],
    "container-title": [
      "International Conference on Computer Aided Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Jose, USA"
    ],
    "pages": [
      "270–273,"
    ],
    "title": [
      "Interface and cache power exploration for core-based embedded system design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Grun",
        "given": "P."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "container-title": [
      "Design Automation and Test in Europe"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "778–784,"
    ],
    "title": [
      "Access pattern based local memory customization for low power embedded systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hasegawa",
        "given": "A."
      },
      {
        "family": "Kawasaki",
        "given": "I."
      },
      {
        "family": "Yamada",
        "given": "K."
      },
      {
        "family": "Yoshioka",
        "given": "S."
      },
      {
        "family": "Kawasaki",
        "given": "S."
      },
      {
        "family": "Biswas",
        "given": "P."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "11–19"
    ],
    "title": [
      "SH3: High code density, low power"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufman"
    ],
    "title": [
      "Computer Architecture – A Quantitative Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "J.S."
      },
      {
        "family": "Nadgir",
        "given": "A."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      },
      {
        "family": "Kandemir",
        "given": "M."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Seoul, Korea"
    ],
    "pages": [
      "402–407,"
    ],
    "title": [
      "Exploiting program hotspots and code sequentiality for instruction cache leakage management"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "H."
      },
      {
        "family": "Shin",
        "given": "K.G."
      },
      {
        "family": "Lefurgy",
        "given": "C."
      },
      {
        "family": "Keller",
        "given": "T."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Diego, USA"
    ],
    "pages": [
      "393–398,"
    ],
    "title": [
      "Improving energy efficiency by making dram less randomly accessed"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Inoue",
        "given": "K."
      },
      {
        "family": "Ishihara",
        "given": "T."
      },
      {
        "family": "Murakami",
        "given": "K."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "San Diego, USA"
    ],
    "pages": [
      "273–275,"
    ],
    "title": [
      "Way-predicting setassociative cache for high performance and low energy consumption"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Inoue",
        "given": "K."
      },
      {
        "family": "Moshnyaga",
        "given": "V.G."
      },
      {
        "family": "Murakami",
        "given": "K."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Monterey, USA"
    ],
    "pages": [
      "148–153,"
    ],
    "title": [
      "A history-based I-cache for low-energy multimedia applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ishihara",
        "given": "T."
      },
      {
        "family": "Fallah",
        "given": "F."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "San Diego, USA"
    ],
    "pages": [
      "363–368,"
    ],
    "title": [
      "A non-uniform cache architecture for low power system design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Janapsatya",
        "given": "A."
      },
      {
        "family": "Parameswaran",
        "given": "S."
      },
      {
        "family": "Ignjatovic",
        "given": "A."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer Aided Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Jose, USA"
    ],
    "pages": [
      "370–377,"
    ],
    "title": [
      "Hardware/software managed scratchpad memory for embedded systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Joo",
        "given": "Y."
      },
      {
        "family": "Choi",
        "given": "Y."
      },
      {
        "family": "Shim",
        "given": "H."
      },
      {
        "family": "Lee",
        "given": "H.G."
      },
      {
        "family": "Kim",
        "given": "K."
      },
      {
        "family": "Chang",
        "given": "N."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Orleans, USA"
    ],
    "pages": [
      "892–897,"
    ],
    "title": [
      "Energy exploration and reduction of sdram memory systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Ramanujam",
        "given": "J."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Kadayif",
        "given": "I."
      },
      {
        "family": "Parikh",
        "given": "A."
      }
    ],
    "container-title": [
      "ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Los Vegas, USA"
    ],
    "pages": [
      "690–695,"
    ],
    "title": [
      "Dynamic management of scratch-pad memory space"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Ramanujam",
        "given": "J."
      },
      {
        "family": "Choudhary",
        "given": "A."
      }
    ],
    "container-title": [
      "ACM/ IEEE Design Automation Conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "New Orleans, USA"
    ],
    "pages": [
      "219–224,"
    ],
    "title": [
      "Exploiting shared scratch pad memory space in embedded multiprocessor systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kaxiras",
        "given": "S."
      },
      {
        "family": "Hu",
        "given": "Z."
      },
      {
        "family": "Martonosi",
        "given": "M."
      }
    ],
    "container-title": [
      "International Symposium on Computer Architecture"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Goteberg, Sweden"
    ],
    "pages": [
      "240–251,"
    ],
    "title": [
      "Cache decay: Exploiting generational behavior to reduce cache leakage power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "S."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Sivasubramaniam",
        "given": "A."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      },
      {
        "family": "Geethanjali",
        "given": "E."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Huntington Beach, USA"
    ],
    "pages": [
      "64–67,"
    ],
    "title": [
      "Power-aware partitioned cache architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kin",
        "given": "J."
      },
      {
        "family": "Gupta",
        "given": "M."
      },
      {
        "family": "Mangione-Smith",
        "given": "W.H."
      }
    ],
    "container-title": [
      "International Symposium on Microarchitecture"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Research Triangle Park, USA"
    ],
    "pages": [
      "184–193,"
    ],
    "title": [
      "The filter cache: an energy efficient memory structure"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ko",
        "given": "U."
      },
      {
        "family": "Balsara",
        "given": "P.T."
      },
      {
        "family": "Nanda",
        "given": "A.K."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Design"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "New York, USA"
    ],
    "pages": [
      "45–49,"
    ],
    "title": [
      "Energy optimization of multilevel processor cache architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kulkarni",
        "given": "C."
      },
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Man",
        "given": "HDe"
      }
    ],
    "container-title": [
      "Proceedings Workshop on Parallel and Distributed Computing in Image Processing, Video Processing, and Multimedia (PDIVM’2000"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Cancun, Mexico"
    ],
    "title": [
      "Advanced data layout organization for multi-media applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lekatsas",
        "given": "H."
      },
      {
        "family": "Henkel",
        "given": "J."
      },
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Los Angeles, USA"
    ],
    "pages": [
      "294–299,"
    ],
    "title": [
      "Code compression for low power embedded system design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Y."
      },
      {
        "family": "Henkel",
        "given": "J."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "San Francisco, USA"
    ],
    "pages": [
      "188–193,"
    ],
    "title": [
      "A framework for estimating and minimizing energy dissipation of embedded hw/sw systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lyuh",
        "given": "C.-G."
      },
      {
        "family": "Kim",
        "given": "T."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, USA"
    ],
    "pages": [
      "81–86,"
    ],
    "title": [
      "Memory access scheduling and binding considering energy minimization in multi-bank memory systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Macii",
        "given": "A."
      },
      {
        "family": "Macii",
        "given": "E."
      },
      {
        "family": "Crudo",
        "given": "F."
      },
      {
        "family": "Zafalon",
        "given": "R."
      }
    ],
    "container-title": [
      "Design Automation and Test in Europe"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "1024–1029,"
    ],
    "title": [
      "A new algorithm for energy-driven data compression in vliw embedded processors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mallik",
        "given": "A."
      },
      {
        "family": "Wildrick",
        "given": "M.C."
      },
      {
        "family": "Memik",
        "given": "G."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Newport Beach, USA"
    ],
    "pages": [
      "58–61,"
    ],
    "title": [
      "Design and implementation of correlating caches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Malik",
        "given": "A."
      },
      {
        "family": "Moyer",
        "given": "B."
      },
      {
        "family": "Cermak",
        "given": "D."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Rapallo, Italy"
    ],
    "pages": [
      "241–243,"
    ],
    "title": [
      "A low power unified cache architecture providing power and performance flexibility"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mamidipaka",
        "given": "M."
      },
      {
        "family": "Dutt",
        "given": "N."
      }
    ],
    "container-title": [
      "Design Automation and Test in Europe"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Munich, Germany"
    ],
    "pages": [
      "1082–1089,"
    ],
    "title": [
      "On-chip stack based memory organization for low power embedded architectures"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "McFarling",
        "given": "S."
      }
    ],
    "container-title": [
      "Third International Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1989"
    ],
    "location": [
      "Boston, MA"
    ],
    "pages": [
      "183–191,"
    ],
    "title": [
      "Program optimization for instruction caches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Min",
        "given": "R."
      },
      {
        "family": "Jone",
        "given": "W.-B."
      },
      {
        "family": "Hu",
        "given": "Y."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Newport Beach, USA"
    ],
    "pages": [
      "120–125,"
    ],
    "title": [
      "Location cache: A low-power l2 cache system"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Molina",
        "given": "C."
      },
      {
        "family": "Aliagas",
        "given": "C."
      },
      {
        "family": "Garcia",
        "given": "M."
      },
      {
        "family": "Gonzalez",
        "given": "A."
      },
      {
        "family": "Tubella",
        "given": "J."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Seoul, Korea"
    ],
    "pages": [
      "274–277,"
    ],
    "title": [
      "Non redundant data cache"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muchnick",
        "given": "S."
      }
    ],
    "date": [
      "1997"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "Morgan Kaufman"
    ],
    "title": [
      "Advanced Compiler Design and Implementation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Musoll",
        "given": "E."
      },
      {
        "family": "Lang",
        "given": "T."
      },
      {
        "family": "Cortadella",
        "given": "J."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "202–207,"
    ],
    "title": [
      "Exploiting the locality of memory references to reduce the address bus energy"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ozturk",
        "given": "O."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Demirkiran",
        "given": "I."
      },
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "San Diego, USA"
    ],
    "pages": [
      "401–406,"
    ],
    "title": [
      "Data compression for improving spm behavior"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Panda",
        "given": "P.R."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      }
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "309–320"
    ],
    "title": [
      "Low-power memory mapping through reducing address bus activity"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Panda",
        "given": "P.R."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "96–109"
    ],
    "title": [
      "Incorporating DRAM access modes into high-level synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Panda",
        "given": "P.R."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "3–13"
    ],
    "title": [
      "Local memory exploration and optimization in embedded systems"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Panda",
        "given": "P.R."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Norwell, MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Memory Issues in Embedded Systems-On-Chip: Optimizations and Exploration"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Panda",
        "given": "P.R."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "682–704"
    ],
    "title": [
      "On-chip vs. off-chip memory: The data partitioning problem in embedded processor-based systems"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Panda",
        "given": "P.R."
      },
      {
        "family": "Semeria",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "de"
      }
    ],
    "container-title": [
      "International Symposium on System Synthesis"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Montreal, Canada"
    ],
    "title": [
      "Cache-efficient memory layout of aggregate data structures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Panwar",
        "given": "R."
      },
      {
        "family": "Rennels",
        "given": "D."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Design"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "New York, USA"
    ],
    "pages": [
      "57–62,"
    ],
    "title": [
      "Reducing the frequency of tag compares for low power i-cache design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Parameswaran",
        "given": "S."
      },
      {
        "family": "Henkel",
        "given": "J."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer Aided Design"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "635–641"
    ],
    "title": [
      "I-copes: Fast instruction code placement for embedded systems to improve performance and energy efficiency"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Petrov",
        "given": "P."
      },
      {
        "family": "Orailoglu",
        "given": "A."
      }
    ],
    "container-title": [
      "International Symposium on System Synthesis"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Montreal, Canada"
    ],
    "pages": [
      "113–117,"
    ],
    "title": [
      "Data cache energy minimization through programmable tag size matching to the applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Petrov",
        "given": "P."
      },
      {
        "family": "Orailoglu",
        "given": "A."
      }
    ],
    "container-title": [
      "International Symposium on System Synthesis"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "pages": [
      "219–224,"
    ],
    "title": [
      "Low-power data memory communication for application-specific embedded processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Segars",
        "given": "S."
      },
      {
        "family": "Clarke",
        "given": "K."
      },
      {
        "family": "Goudge",
        "given": "L."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "20–30"
    ],
    "title": [
      "Embedded control problems, thumb, and the arm7tdmi"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Shiue",
        "given": "W.-T."
      },
      {
        "family": "Chakrabarti",
        "given": "C."
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "140–145"
    ],
    "title": [
      "Memory exploration for low power embedded systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "family": "Burleson",
        "given": "W.P."
      }
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "1995"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "49–58"
    ],
    "title": [
      "Bus-invert coding for low power I/O"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Steinke",
        "given": "S."
      },
      {
        "family": "Wehmeyer",
        "given": "L."
      },
      {
        "family": "Lee",
        "given": "B."
      },
      {
        "family": "Marwedel",
        "given": "P."
      }
    ],
    "container-title": [
      "Design Automation and Test in Europe"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "409–417,"
    ],
    "title": [
      "Assigning program and data objects to scratchpad for energy reduction"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "C.-L."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Design"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "New York, NY"
    ],
    "pages": [
      "63–68,"
    ],
    "title": [
      "Cache design trade-offs for power and performance optimization: A case study"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Tang",
        "given": "W."
      },
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "container-title": [
      "Design Automation and Test in Europe"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "443–448,"
    ],
    "title": [
      "Power savings in embedded processors through decode filter cache"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Tomiyama",
        "given": "H."
      },
      {
        "family": "Yasuura",
        "given": "H."
      }
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "410–429"
    ],
    "title": [
      "Code placement techniques for cache miss rate reduction"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "C.-L."
      },
      {
        "family": "Lee",
        "given": "C.-H."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Newport Beach, USA"
    ],
    "pages": [
      "114–119,"
    ],
    "title": [
      "Hotspot cache: Joint temporal and spatial locality exploitation for I-cache energy reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yoshida",
        "given": "Y."
      },
      {
        "family": "Song",
        "given": "B.-Y."
      },
      {
        "family": "Okuhata",
        "given": "H."
      },
      {
        "family": "Onoye",
        "given": "T."
      },
      {
        "family": "Shirakawa",
        "given": "I."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Monterey, USA"
    ],
    "pages": [
      "265–268,"
    ],
    "title": [
      "An object code compression approach to embedded processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "C."
      },
      {
        "family": "Vahid",
        "given": "F."
      },
      {
        "family": "Yang",
        "given": "J."
      },
      {
        "family": "Najjar",
        "given": "W."
      },
      {
        "family": "Zhang",
        "given": "W."
      },
      {
        "family": "Hu",
        "given": "J.S."
      },
      {
        "family": "Degalahal",
        "given": "V."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      }
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design",
      "International Symposium on Microarchitecture"
    ],
    "date": [
      "2004",
      "2002"
    ],
    "location": [
      "Newport Beach, USA",
      "Istanbul, Turkey"
    ],
    "pages": [
      "126–131,",
      "208–218,"
    ],
    "title": [
      "A way-halting cache for low-energy high-performance systems",
      "Compiler directed instruction cache leakage optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Achteren",
        "given": "T.Van"
      },
      {
        "family": "Lauwereins",
        "given": "R."
      },
      {
        "family": "Catthoor",
        "given": "F."
      }
    ],
    "container-title": [
      "Proceeding’s of the 5th ACM/IEEE Design and Test in Europe Conference (DATE"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "428–435,"
    ],
    "title": [
      "Systematic data reuse exploration techniques for non-homogeneous access patterns"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ancourt",
        "given": "C."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "Proceedings of International Conference on Application Specific Array Processors"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Zurich, Switzerland"
    ],
    "pages": [
      "350–362,"
    ],
    "title": [
      "Automatic data mapping of signal processing applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Anderson",
        "given": "J."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      },
      {
        "family": "Lam",
        "given": "M."
      }
    ],
    "container-title": [
      "5th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "39–50"
    ],
    "title": [
      "Data and computation transformations for multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Bogliolo",
        "given": "A."
      },
      {
        "family": "Micheli",
        "given": "G.De"
      }
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "299–316"
    ],
    "title": [
      "A survey of design techniques for system-level dynamic power management"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Macchiarulo",
        "given": "L."
      },
      {
        "family": "Macii",
        "given": "A."
      },
      {
        "family": "Poncino",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Transactions on VLSI"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "96–105"
    ],
    "title": [
      "Layout-driven memory synthesis for embedded system-on-chip"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Catthoor",
        "given": "Francky"
      },
      {
        "family": "Wuytack",
        "given": "Sven"
      },
      {
        "family": "Greef",
        "particle": "De"
      },
      {
        "family": "Eddy",
        "given": "Balasa"
      },
      {
        "family": "Florin",
        "given": "Nachtergaele"
      },
      {
        "family": "Lode"
      },
      {
        "family": "Vandecappelle",
        "given": "Arnout"
      },
      {
        "family": "Durinck",
        "given": "M.A.B."
      },
      {
        "family": "Brockmeyer",
        "given": "Erik"
      },
      {
        "family": "Vandercappelle",
        "given": "Arnout"
      },
      {
        "family": "Greef",
        "given": "Eddy De"
      },
      {
        "family": "Vegt",
        "particle": "vander"
      },
      {
        "family": "Jeroen"
      },
      {
        "family": "Dasygenis",
        "given": "Minas"
      }
    ],
    "date": [
      "1998",
      "2005"
    ],
    "location": [
      "Boston"
    ],
    "note": [
      "Project Deliverable M4.DDT-2, IMEC vzw."
    ],
    "publisher": [
      "Kluwer Academic Publ"
    ],
    "title": [
      "Custom Memory Management Methodology, Exploration of Memory Organization for Embedded Multimedia System Design",
      "Extensions for data reuse and single processor memory hierarchy layer assignment"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Greef",
        "given": "E.De"
      }
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "Doctoral Dissertation,"
    ],
    "location": [
      "Belgium"
    ],
    "publisher": [
      "ESAT/KUL"
    ],
    "title": [
      "Storage Size Reduction for Multimedia Applications"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Grun",
        "given": "P."
      },
      {
        "family": "Dutt",
        "given": "N."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "container-title": [
      "The 14th International Symposium on System Synthesis"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Montreal, Canada"
    ],
    "pages": [
      "25–32,"
    ],
    "title": [
      "Apex: access pattern based memory architecture exploration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Issenin",
        "given": "Ilya"
      },
      {
        "family": "Brockmeyer",
        "given": "Erik"
      },
      {
        "family": "Miranda",
        "given": "Miguel"
      },
      {
        "family": "Dutt",
        "given": "Nikil"
      }
    ],
    "container-title": [
      "7th ACM/IEEE Design and Test in Europe Conference"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "202–207,"
    ],
    "title": [
      "Data reuse analysis technique for software-controlled memory hierarchies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kampe",
        "given": "M."
      },
      {
        "family": "Dahlgren",
        "given": "F."
      }
    ],
    "container-title": [
      "Proceedings of the International Parallel and Distribution Processing Symposium (IPDPS"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Cancun, Mexico"
    ],
    "pages": [
      "163–170,"
    ],
    "title": [
      "Exploration of spatial locality on emerging applications and the consequences for cache performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kandemir",
        "given": "Mahmut"
      },
      {
        "family": "Choudhary",
        "given": "A."
      },
      {
        "family": "Las Vegas",
        "given": "N.V.H.S.Kim"
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Brockmeyer",
        "given": "E."
      },
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "given": "M.J."
      }
    ],
    "container-title": [
      "Proceedings of the 39th ACM/IEEE Design Automation Conference",
      "Estimating Influence of Data Layout Optimizations on SDRAM Energy Consumption, Proc. of ISLPED03"
    ],
    "date": [
      "2002",
      "2003-08"
    ],
    "pages": [
      "690–695,",
      "40–43,"
    ],
    "title": [
      "Compiler-directed scratch pad memory hierarchy design and management",
      "Irwin"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kulkarni",
        "given": "C."
      }
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Doctoral dissertation,"
    ],
    "location": [
      "Belgium"
    ],
    "publisher": [
      "ESAT/KUL"
    ],
    "title": [
      "Cache Optimization for Multimedia Applications"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Lim",
        "given": "H.-B."
      },
      {
        "family": "Yew",
        "given": "P.-C."
      }
    ],
    "container-title": [
      "Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Cancun, Mexico"
    ],
    "pages": [
      "331–339,"
    ],
    "title": [
      "Efficient integration of compiler-directed cache coherence and data prefetching"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Masselos",
        "given": "K."
      },
      {
        "others": true
      }
    ],
    "container-title": [
      "The 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "285–288"
    ],
    "title": [
      "Memory hierarchy layer assignment for data re-use exploitation in multimedia algorithms realized on predefined processor architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Panda",
        "given": "P.R."
      },
      {
        "family": "Dutt",
        "given": "N.D."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "container-title": [
      "Proceedings of the 1st ACM/IEEE Design and Test in Europe Conference (DATE"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "925–926,"
    ],
    "title": [
      "Data cache sizing for embedded processor applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "SimpleScalar"
      }
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "WWW page."
    ],
    "title": [
      "The simplescalar-arm power modeling project; poweranalyzer for pocket computers"
    ],
    "type": null,
    "url": [
      "http://www.eecs.umich."
    ]
  },
  {
    "author": [
      {
        "family": "Steinke",
        "given": "Stefan"
      },
      {
        "family": "Wehmeyer",
        "given": "Lars"
      },
      {
        "family": "Lee",
        "given": "Bo-Sik"
      },
      {
        "family": "Marwedel",
        "given": "Peter"
      }
    ],
    "container-title": [
      "Proceedings of the 5th ACM/IEEE Design and Test in Europe Conference"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "409–415,"
    ],
    "title": [
      "Assigning program and data objects to scratchpad for energy reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brockmeyer",
        "given": "Erik"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "190"
    ],
    "container-title": [
      "Proceedings of the 4th European Signal Processing Conference"
    ],
    "date": [
      "1988"
    ],
    "location": [
      "Grenoble, France",
      "Amsterdam"
    ],
    "pages": [
      "1141–1144,"
    ],
    "publisher": [
      "Elsevier Publ"
    ],
    "title": [
      "QSDPCM – a new technique in scene adaptive coding"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2004"
    ],
    "genre": [
      "Technical Report Version 1.2,"
    ],
    "publisher": [
      "IMEC vzw"
    ],
    "title": [
      "The Atomium club",
      "Atomium/mc 2.2.1 user’s manual"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Instruments",
        "given": "Texas"
      }
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "Technical reference spra811c,"
    ],
    "publisher": [
      "Texas Instruments"
    ],
    "title": [
      "Application report tms320c6414/15/16 power consumption summary"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Meeuwen",
        "particle": "van"
      },
      {
        "given": "Tycho"
      }
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Master’s thesis report,"
    ],
    "location": [
      "The Netherlands"
    ],
    "publisher": [
      "Technische Universiteit Eindhoven"
    ],
    "title": [
      "Data-cache conflict-miss reduction by high-level data-layout transformations"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "given": "Ram"
      }
    ],
    "date": [
      "1999"
    ],
    "title": [
      "128/144-mbit direct RDRAM data sheet, rambus inc"
    ],
    "type": null
  },
  {
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Amarasinghe, S.P., Anderson, J.M., Wilson, C.S., Liao, S.-W., Murphy, B.R., French, R.S., Lam, M.S., and Hall, M.W"
    ],
    "pages": [
      "52–61"
    ],
    "title": [
      "Multiprocessors from a software perspective"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Catthoor",
        "given": "F."
      },
      {
        "family": "Wuytack",
        "given": "S."
      },
      {
        "family": "Greef",
        "given": "E.D."
      },
      {
        "family": "Balasa",
        "given": "F."
      },
      {
        "family": "Nachtergaele",
        "given": "L."
      },
      {
        "family": "Vandecappelle",
        "given": "A."
      }
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Custom Memory Management Methodology –Exploration of Memory Organization for Embedded Multimedia System Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Delaluz",
        "given": "V."
      },
      {
        "family": "Kandemir",
        "given": "M."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1"
    ],
    "title": [
      "Array regrouping and its use in compiling data-intensive embedded applications"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Delaluz",
        "given": "V."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Sivasubramaniam",
        "given": "A."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      }
    ],
    "container-title": [
      "Proceedings of the 7th Int’l Symposium on High Performance Computer Architecture"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Dram energy management using software and hardware directed power mode control"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fan",
        "given": "X."
      },
      {
        "family": "Ellis",
        "given": "C.S."
      },
      {
        "family": "Lebeck",
        "given": "A.R."
      }
    ],
    "container-title": [
      "Proceedings of Workshop on Power-Aware Computer Systems"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Modeling of dram power control policies using deterministic and stochastic petri nets"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Farkas",
        "given": "K.I."
      },
      {
        "family": "Flinn",
        "given": "J."
      },
      {
        "family": "Back",
        "given": "G."
      },
      {
        "family": "Grunwald",
        "given": "D."
      },
      {
        "family": "Anderson",
        "given": "J.-A.M."
      }
    ],
    "container-title": [
      "Proceedings of SIGMETRICS"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "252–263"
    ],
    "title": [
      "Quantifying the energy consumption of a pocket computer and a java virtual machine"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Farrahi",
        "given": "A."
      },
      {
        "family": "Tellez",
        "given": "G."
      },
      {
        "family": "Sarrafzadeh",
        "given": "M."
      }
    ],
    "container-title": [
      "VLSI Design"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "271–287"
    ],
    "title": [
      "Exploiting sleep mode for memory partitions and other applications"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Hwu",
        "given": "W.-M.W."
      }
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Embedded microprocessor comparison"
    ],
    "type": null,
    "url": [
      "http://www.crhc."
    ]
  },
  {
    "author": [
      {
        "family": "Kamble",
        "given": "M.B."
      },
      {
        "family": "Ghose",
        "given": "K."
      }
    ],
    "container-title": [
      "Proceedings of International Symposium on Low-Power Electronics and Design"
    ],
    "date": [
      "1997"
    ],
    "title": [
      "Analytical energy dissipation models for low power caches"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Kolcu",
        "given": "I."
      },
      {
        "family": "Kadayif",
        "given": "I."
      }
    ],
    "container-title": [
      "Proceedings of the International Conference on Compiler Construction"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Grenoble, France"
    ],
    "title": [
      "Influence of loop optimizations on energy consumption of multi-bank memory systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Sezer",
        "given": "U."
      },
      {
        "family": "Delaluz",
        "given": "V."
      }
    ],
    "container-title": [
      "Proceedings of the International Conference on Computer Aided Design"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "Improving memory energy using access pattern classification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lebeck",
        "given": "A.R."
      },
      {
        "family": "Fan",
        "given": "X."
      },
      {
        "family": "Zeng",
        "given": "H."
      },
      {
        "family": "Ellis",
        "given": "C.S."
      }
    ],
    "container-title": [
      "Proceedings of 9th International Conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Power-aware page allocation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Leung",
        "given": "S.T."
      },
      {
        "family": "Zahorjan",
        "given": "J."
      }
    ],
    "date": [
      "1995"
    ],
    "genre": [
      "Technical Report TR 95-09-01,"
    ],
    "publisher": [
      "Department of Computer Science and Engineering, University of Washington"
    ],
    "title": [
      "Optimizing data locality by array restructuring"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "W."
      }
    ],
    "date": [
      "1993"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "location": [
      "Ithaca, NY"
    ],
    "publisher": [
      "Computer Science Department, Cornell University"
    ],
    "title": [
      "Compiling for NUMA Parallel Machines"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "O’Boyle",
        "given": "M."
      },
      {
        "family": "Knijnenburg",
        "given": "P."
      }
    ],
    "container-title": [
      "Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Paris, France"
    ],
    "title": [
      "Integrating loop and data transformations for global optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Panda",
        "given": "P.R."
      }
    ],
    "container-title": [
      "Proceedings of ICCAD"
    ],
    "date": [
      "1999"
    ],
    "title": [
      "Memory bank customization and assignment in behavioral synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Saghir",
        "given": "M.A.R."
      },
      {
        "family": "Chow",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "C.G."
      }
    ],
    "container-title": [
      "Proceedings of the International conference on Architectural Support for Programming Languages and Operating Systems"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Cambridge, MA"
    ],
    "pages": [
      "234–243,"
    ],
    "title": [
      "Exploiting dual data-memory banks in digital signal processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sudarsanam",
        "given": "A."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "container-title": [
      "ACM Transactions on Design Automation of Electronic Systems"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "242–264"
    ],
    "title": [
      "Simultaneous reference allocation in code generation for dual data memory bank ASIPs"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "M."
      },
      {
        "family": "Lam",
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings of the ACM Conference on Programming Language Design and Implementation"
    ],
    "date": [
      "1991"
    ],
    "pages": [
      "30–44"
    ],
    "title": [
      "A data locality optimizing algorithm"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wolfe",
        "given": "M."
      }
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "Addison-Wesley Publishing Company"
    ],
    "title": [
      "High Performance Compilers for Parallel Computing"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "References [1] T.A. AlEnawy and H. Aydin."
      }
    ],
    "container-title": [
      "RTAS"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "213–223,"
    ],
    "title": [
      "Energy-aware task allocation for rate monotonic scheduling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Aydin",
        "given": "H."
      },
      {
        "family": "Melhem",
        "given": "R."
      },
      {
        "family": "Mosse",
        "given": "D."
      },
      {
        "family": "Alvarez",
        "given": "P."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "ECRTS"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "225–232,"
    ],
    "title": [
      "Determining optimal processor speeds for periodic real-time tasks with different power characteristics"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Aydin",
        "given": "H."
      },
      {
        "family": "Melhem",
        "given": "R."
      },
      {
        "family": "Mosse",
        "given": "D."
      },
      {
        "family": "Alvarez",
        "given": "P."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "RTSS"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "95–105,"
    ],
    "title": [
      "Dynamic and aggressive scheduling techniques for power aware real-time systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M."
      },
      {
        "family": "Johnson",
        "given": "D."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1979"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "publisher": [
      "FreeMan"
    ],
    "title": [
      "Computers and Intractability: A Guide to the Theory of NP-Completeness"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Gruian",
        "given": "F."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "ISLPED"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "46–51,"
    ],
    "title": [
      "Hard real-time scheduling for low energy using stochastic data and dvs processors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Gruian",
        "given": "F."
      },
      {
        "family": "Kuchcinski",
        "given": "K."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "ASPDAC"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "449–455,"
    ],
    "title": [
      "Lens: Task scheduling for low-energy systems using variable supply voltage processors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Grunwald",
        "given": "D."
      },
      {
        "family": "Levis",
        "given": "P."
      },
      {
        "family": "Farkas",
        "given": "K.I."
      },
      {
        "family": "Morrey",
        "given": "C.B.",
        "suffix": "III"
      },
      {
        "family": "Neufeld",
        "given": "M."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of OSDI"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "73–86,"
    ],
    "title": [
      "Policies for dynamic clock scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hua",
        "given": "S."
      },
      {
        "family": "Qu",
        "given": "G."
      },
      {
        "family": "Bhattacharyya",
        "given": "S."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "131–136,"
    ],
    "title": [
      "Energy reduction techniques for multimedia applications with tolerance to deadline misses"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "Intel"
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Intel"
    ],
    "title": [
      "PXA250 and PXA210 Applications Processors Design Guide"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "W."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Min",
        "given": "S.L."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "788–794,"
    ],
    "title": [
      "A dynamic voltage scaling algorithm for dynamic-priority hard real-time systems using slack analysis"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "W."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Min",
        "given": "S.L."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "ISLPED"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "396–401,"
    ],
    "title": [
      "Dynamic voltage scaling algorithm for fixed-priority real-time systems using work-demand analysis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Leung",
        "given": "L."
      },
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "Hu",
        "given": "X."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "634–639,"
    ],
    "title": [
      "Joint dynamic voltage scaling and adpative body biasing for heterogeneous distributed real-time embedded systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "C.L."
      },
      {
        "family": "Layland",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1973"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "46–61"
    ],
    "title": [
      "Scheduling algorithms for multiprogramming in a hard real-time environment"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Upper Saddle River, NJ, USA"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Real-Time Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "J."
      },
      {
        "family": "Chou",
        "given": "P.H."
      },
      {
        "family": "Bagherzadeh",
        "given": "N."
      },
      {
        "family": "Kurdahi",
        "given": "F.J."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "840–845,"
    ],
    "title": [
      "Power-aware scheduling under timing constraints for mission-critical embedded systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Luo",
        "given": "J."
      },
      {
        "family": "Jha",
        "given": "N."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "ICCAD"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "357–364,"
    ],
    "title": [
      "Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ma",
        "given": "T."
      },
      {
        "family": "Shin",
        "given": "K."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "RTSS"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "227–238,"
    ],
    "title": [
      "A user-customizable energy-adaptive combined static/dynamicscheduler for mobile applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Manzak",
        "given": "A."
      },
      {
        "family": "Chakrabarti",
        "given": "C."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "ISPLED"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "279–282,"
    ],
    "title": [
      "Variable voltage task scheduling algorithms for minimizing energy"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mochocki",
        "given": "B."
      },
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Quan",
        "given": "G."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "ICCAD"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "726–731,"
    ],
    "title": [
      "A realistic variable voltage scheduling model for real-time applications"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Niu",
        "given": "L."
      },
      {
        "family": "Quan",
        "given": "G."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "RTSS"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "356–365,"
    ],
    "title": [
      "A hybrid static/dynamic dvs scheduling for real-time systems with (m, k)-guarantee"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Pering",
        "given": "T."
      },
      {
        "family": "Burd",
        "given": "T."
      },
      {
        "family": "Brodersen",
        "given": "R."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "ISLPED"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "76–81,"
    ],
    "title": [
      "The simulation and evaluation of dynamic voltage scaling algorithms"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Qadi",
        "given": "A."
      },
      {
        "family": "Goddard",
        "given": "S."
      },
      {
        "family": "Farritor",
        "given": "S."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "RTSS"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "52–62,"
    ],
    "title": [
      "A dynamic voltage scaling algorithm for sporadic tasks"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Qiu",
        "given": "Q."
      },
      {
        "family": "Wu",
        "given": "Q."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "834–839,"
    ],
    "title": [
      "Dynamic power management in a mobile multimedia system with guaranteed Quality-of-Service"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Quan",
        "given": "G."
      },
      {
        "family": "Hu",
        "given": "X."
      }
    ],
    "citation-number": [
      "24"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "782–787,"
    ],
    "publisher": [
      "DATE"
    ],
    "title": [
      "Minimum energy fixed-priority scheduling for variable voltage processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Quan",
        "given": "G."
      },
      {
        "family": "Hu",
        "given": "X.S."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "828–833,"
    ],
    "title": [
      "Energy efficient fixed-priority scheduling for realtime systems on voltage variable processors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Reinhardt",
        "given": "K.F.S."
      },
      {
        "family": "Mudge",
        "given": "T."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "MOBICOM"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "260–271,"
    ],
    "title": [
      "Automatic performance-setting for dynamic voltage scaling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Roy",
        "given": "K."
      },
      {
        "family": "Mukhopadhyay",
        "given": "S."
      },
      {
        "given": "H."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Preceedings of IEEE"
    ],
    "date": [
      "2003-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "305–327"
    ],
    "title": [
      "Mahmoodi-Meimand.Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits"
    ],
    "type": "article-journal",
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Rusu",
        "given": "C."
      },
      {
        "family": "Melhem",
        "given": "R."
      },
      {
        "family": "Mosse",
        "given": "D."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "IBM Journal on Res. & Dev"
    ],
    "date": [
      "Sep/Nov 2003"
    ],
    "issue": [
      "5/6"
    ],
    "pages": [
      "689–701"
    ],
    "title": [
      "Maximizing the system value while satisfying time and energy constraints"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Saewong",
        "given": "S."
      },
      {
        "family": "Rajkumar",
        "given": "R."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "RTAS"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "106–114,"
    ],
    "title": [
      "Practical voltage-scaling for fixed priority rt-system"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Schmitz",
        "given": "M.T."
      },
      {
        "family": "Al-Hashimi",
        "given": "B.M."
      },
      {
        "family": "Eles",
        "given": "P."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "321–330,"
    ],
    "title": [
      "Energy-efficient mapping and scheduling for dvs enabled distributed embedded systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "J."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "ASPDAC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "635–658,"
    ],
    "title": [
      "Dynamic voltage scaling of periodic and aperiodic tasks in priority-driven systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Lee",
        "given": "S."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Design and Test of Computers"
    ],
    "date": [
      "2001-03"
    ],
    "issue": [
      "2"
    ],
    "title": [
      "Intra-task voltage scheduling for low-energy hard real-time applications"
    ],
    "type": "article-journal",
    "volume": [
      "18"
    ]
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "K.G."
      },
      {
        "family": "Ramanathan",
        "given": "P."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "Proceedings of IEEE"
    ],
    "date": [
      "1994-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "6–24"
    ],
    "title": [
      "Real-time computing: a new discipline of computer science and engineering"
    ],
    "type": "article-journal",
    "volume": [
      "82"
    ]
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "Y."
      },
      {
        "family": "Choi",
        "given": "K."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "134–139,"
    ],
    "title": [
      "Power conscious fixed priority scheduling for hard real-time systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Tschanz",
        "given": "J."
      },
      {
        "family": "Narendra",
        "given": "S."
      },
      {
        "family": "Ye",
        "given": "Y."
      },
      {
        "family": "Bloechel",
        "given": "B."
      },
      {
        "family": "Borkar",
        "given": "S."
      },
      {
        "family": "De",
        "given": "V."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "IEEE Journal of solid-State Circuits"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1838–1845"
    ],
    "title": [
      "Dynamic sleep transistor and body bias for active leakage power control of microprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Weste",
        "given": "N."
      },
      {
        "family": "Harris",
        "given": "D."
      }
    ],
    "citation-number": [
      "36"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Boston, MA"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "COMS VLSI Design: A Circuits And Systems Perspective (3rd"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yan",
        "given": "L."
      },
      {
        "family": "Luo",
        "given": "J."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "IEEE Trans. on Computer-Aided Design"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "Joint dynamic voltage scaling and adpative body biasing for heterogeneous distributed real-time embedded systems"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Yao",
        "given": "F."
      },
      {
        "family": "Demers",
        "given": "A."
      },
      {
        "family": "Shenker",
        "given": "S."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "FOCS"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "374–382,"
    ],
    "title": [
      "A scheduling model for reduced cpu energy"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "W."
      },
      {
        "family": "Nahrstedt",
        "given": "K."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "SOSP’2003"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "149–163,"
    ],
    "title": [
      "Energy-efficient soft real-time cpu scheduing for mobile multimedia systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Yuan",
        "given": "W."
      },
      {
        "family": "Nahrstedt",
        "given": "K."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "PerCom"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "425–432,"
    ],
    "title": [
      "Recalendar: calendaring and scheduling applications with cpu and energy resource guarantees for mobile devices"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Zhai",
        "given": "B."
      },
      {
        "family": "Blaauw",
        "given": "D."
      },
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Flautner",
        "given": "K."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "868–873,"
    ],
    "title": [
      "Theoretical and practical limits of dynamic voltage scaling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Chen",
        "given": "D."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "183–188,"
    ],
    "title": [
      "Task scheduling and voltage selection for energy minimization"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "Lu",
        "given": "Z."
      },
      {
        "family": "Lach",
        "given": "J."
      },
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Stan",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "DAC"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "905–908,"
    ],
    "title": [
      "Optimal procrastinating voltage scheduling for hard real-time systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "Y."
      },
      {
        "family": "Mueller",
        "given": "F."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "RTAS"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "84–93,"
    ],
    "title": [
      "Feedback edf scheduling exploiting dynamic voltage scaling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Aydin",
        "given": "H."
      },
      {
        "family": "Melhem",
        "given": "R."
      },
      {
        "family": "Mosse",
        "given": "D."
      },
      {
        "family": "Alvarez",
        "given": "P."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "ECRTS"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "225–232,"
    ],
    "title": [
      "Determining optimal processor speeds for periodic real-time tasks with different power characteristics"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Aydin",
        "given": "H."
      },
      {
        "family": "Melhem",
        "given": "R."
      },
      {
        "family": "Mosse",
        "given": "D."
      },
      {
        "family": "Alvarez",
        "given": "P."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "RTSS"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "95–105,"
    ],
    "title": [
      "Dynamic and aggressive scheduling techniques for power aware real-time systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "I."
      },
      {
        "family": "Kirovski",
        "given": "D."
      },
      {
        "family": "Qu",
        "given": "G."
      },
      {
        "family": "Potkonjak",
        "given": "M."
      },
      {
        "family": "Srivastava",
        "given": "M.B."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "176–181,"
    ],
    "title": [
      "Power optimization of variable voltage core-based systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ishihara",
        "given": "T."
      },
      {
        "family": "Yasuura",
        "given": "H."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "ISLPED"
    ],
    "date": [
      "1998-08"
    ],
    "pages": [
      "197–202,"
    ],
    "title": [
      "Voltage scheduling problem for dynamically variable voltage processors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jejurikar",
        "given": "R."
      },
      {
        "family": "Gupta",
        "given": "R."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2006-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "1024–1037"
    ],
    "title": [
      "Energy-aware task scheduling with task synchronization for embedded real-time systems"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Lehoczky",
        "given": "J."
      },
      {
        "family": "Sha",
        "given": "L."
      },
      {
        "family": "Ding",
        "given": "Y."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "RTSS"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "166–171,"
    ],
    "title": [
      "The rate monotonic scheduling algorithm: Exact characterization and average case behavior"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "C.L."
      },
      {
        "family": "Layland",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1973"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "46–61"
    ],
    "title": [
      "Scheduling algorithms for multiprogramming in a hard real-time environment"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Liu",
        "given": "J."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Upper Saddle River,, NJ, USA"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Real-Time Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Makzak",
        "given": "A."
      },
      {
        "family": "Chakrabarti",
        "given": "C."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on VLSI"
    ],
    "date": [
      "2003-04"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "270–276"
    ],
    "title": [
      "Variable voltage task scheduling algorithms for minimizing energy/power"
    ],
    "type": "article-journal",
    "volume": [
      "11"
    ]
  },
  {
    "author": [
      {
        "family": "Quan",
        "given": "G."
      },
      {
        "family": "Hu",
        "given": "X."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "782–787,"
    ],
    "publisher": [
      "DATE"
    ],
    "title": [
      "Minimum energy fixed-priority scheduling for variable voltage processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Quan",
        "given": "G."
      },
      {
        "family": "Hu",
        "given": "X."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "accepted by ACM Trans. on Embedded System Design"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Energy efficient scheduling for real-time systems on variable voltage processors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "Y."
      },
      {
        "family": "Choi",
        "given": "K."
      },
      {
        "family": "Sakurai",
        "given": "T."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "ICCAD"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "365–368,"
    ],
    "title": [
      "Power optimization of real-time embedded systems on variable speed processors"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yao",
        "given": "F."
      },
      {
        "family": "Demers",
        "given": "A."
      },
      {
        "family": "Shenker",
        "given": "S."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "FOCS"
    ],
    "date": [
      "1995"
    ],
    "pages": [
      "374–382,"
    ],
    "title": [
      "A scheduling model for reduced cpu energy"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yun",
        "given": "H.-S."
      },
      {
        "family": "Kim",
        "given": "J."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "ACM Transactions on Embedded Computing Systems"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "393–430"
    ],
    "title": [
      "On energy optimal voltage scheduling for fixedprioirty hard real-time systems"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "literal": "AYDIN , H., M ELHEM , R., M OSSE , D., AND M EJIA -A LVAREZ , P."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "IEEE Transactions on Computing"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "584–600"
    ],
    "title": [
      "Power-aware scheduling for periodic real-time tasks"
    ],
    "type": "article-journal",
    "volume": [
      "53, 5"
    ]
  },
  {
    "author": [
      {
        "family": "UDANI",
        "given": "D."
      },
      {
        "family": "A.",
        "given": "M.U.E.L.L.E.R."
      },
      {
        "family": "F."
      },
      {
        "family": "HU",
        "given": "Z."
      },
      {
        "given": "Y."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "ACM SIGPLAN Joint Conference Languages, Compilers, and Tools for Embedded Systems (LCTES’02) and Software and Compilers for Embedded Systems"
    ],
    "date": [
      "2002-06"
    ],
    "pages": [
      "213–222"
    ],
    "title": [
      "Energy-conserving feedback EDF scheduling for embedded systems with real-time constraints"
    ],
    "type": "paper-conference",
    "volume": [
      "SCOPES’02"
    ]
  },
  {
    "author": [
      {
        "family": "RUIAN",
        "given": "G."
      },
      {
        "given": "F."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low-Power Electronics and Design ISLPED’01"
    ],
    "date": [
      "2001-08"
    ],
    "location": [
      "Huntington Beach, CA"
    ],
    "title": [
      "Hard real-time scheduling for low energy using stochastic data and DVS processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "IM",
        "given": "K."
      },
      {
        "family": "W.",
        "given": "S.H.I.N."
      },
      {
        "family": "D.",
        "given": "Y.U.N."
      },
      {
        "family": "H.-S.",
        "given": "K.I.M."
      },
      {
        "family": "J."
      },
      {
        "family": "IN",
        "given": "M."
      },
      {
        "given": "S.L."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the 8th IEEE Real-Time and Embedded Technology and Applications Symposium"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Performance comparison of dynamic voltage scaling algorithms for hard realtime systems"
    ],
    "type": "paper-conference",
    "volume": [
      "RTAS’02"
    ]
  },
  {
    "author": [
      {
        "family": "RISHNA",
        "given": "K."
      },
      {
        "family": "C.M."
      },
      {
        "family": "EE",
        "given": "L."
      },
      {
        "given": "Y.-H."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Proceedings of the IEEE Real-Time Technology and Applications Symposium"
    ],
    "date": [
      "2000-05"
    ],
    "location": [
      "Washington, DC"
    ],
    "pages": [
      "156–165"
    ],
    "title": [
      "Voltage-clock-scaling techniques for low power in hard real-time systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "RISHNA",
        "given": "K."
      },
      {
        "family": "C.M."
      },
      {
        "family": "HIN",
        "given": "S."
      },
      {
        "given": "K.G."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Real-Time Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "literal": "Padmanabhan S. Pillai and Kang G. Shin [7] L EHOCZKY, J., S HA , L., AND D ING , Y."
      }
    ],
    "citation-number": [
      "258"
    ],
    "container-title": [
      "Proceedings of the IEEE Real-Time Systems Symposium"
    ],
    "date": [
      "1989"
    ],
    "pages": [
      "166–171"
    ],
    "title": [
      "The rate monotonic scheduling algorithm: exact characterization and average case behavior"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "EHOCZKY",
        "given": "L."
      },
      {
        "family": "J."
      },
      {
        "family": "HUEL",
        "given": "T."
      },
      {
        "given": "S."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the IEEE Real-Time Systems Symposium"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Algorithms for scheduling hard aperiodic tasks in fixed-priority systems using slack stealing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "EHOCZKY",
        "given": "L."
      },
      {
        "family": "J.P.",
        "given": "S.H.A."
      },
      {
        "family": "L."
      },
      {
        "family": "TROSNIDER",
        "given": "S."
      },
      {
        "given": "J.K."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proceedings of the 8th IEEE Real-Time Systems Symposium (Los Alamitos"
    ],
    "date": [
      "1987-12"
    ],
    "location": [
      "CA"
    ],
    "pages": [
      "261–270"
    ],
    "title": [
      "Enhanced aperiodic responsiveness in hard real-time environments"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "EUNG",
        "given": "L."
      },
      {
        "family": "Y.-T.",
        "given": "J."
      },
      {
        "family": "HITEHEAD",
        "given": "W."
      },
      {
        "given": "J."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Performance Evaluation"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "237–250"
    ],
    "title": [
      "On the complexity of fixedpriority scheduling of periodic, real-time tasks"
    ],
    "type": "article-journal",
    "volume": [
      "2, 4"
    ]
  },
  {
    "author": [
      {
        "family": "IU",
        "given": "L."
      },
      {
        "family": "C.L."
      },
      {
        "family": "AYLAND",
        "given": "L."
      },
      {
        "given": "J.W."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Journal of the ACM"
    ],
    "date": [
      "1973"
    ],
    "pages": [
      "46–61"
    ],
    "title": [
      "Scheduling algorithms for multiprogramming in a hard real-time environment"
    ],
    "type": "article-journal",
    "volume": [
      "20, 1"
    ]
  },
  {
    "author": [
      {
        "family": "U",
        "given": "L."
      },
      {
        "family": "Z.",
        "given": "H.E.I.N."
      },
      {
        "family": "J.",
        "given": "H.U.M.P.H.R.E.Y."
      },
      {
        "family": "M.",
        "given": "S.T.A.N."
      },
      {
        "family": "M.",
        "given": "L.A.C.H."
      },
      {
        "family": "J."
      },
      {
        "family": "KADRON",
        "given": "S."
      },
      {
        "given": "K."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "CASES ’02: Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "156–163"
    ],
    "title": [
      "Control-theoretic dynamic frequency and voltage scaling for multimedia workloads"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "ILLAI",
        "given": "P."
      },
      {
        "family": "P."
      },
      {
        "family": "HIN",
        "given": "S."
      },
      {
        "family": "G",
        "given": "K."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Proceedings of the 18th ACM Symposium on Operating Systems Principles"
    ],
    "date": [
      "2001-10"
    ],
    "location": [
      "Banff, Alberta, CA"
    ],
    "pages": [
      "89–102"
    ],
    "title": [
      "Real-time dynamic voltage scaling for low-power embedded operating systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "TANKOVIC",
        "given": "S."
      },
      {
        "family": "J.",
        "given": "E.T.A.L."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Deadline Scheduling for Real-Time Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "WAMINATHAN",
        "given": "S."
      },
      {
        "family": "V."
      },
      {
        "family": "HAKRABARTY",
        "given": "C."
      },
      {
        "given": "K."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Proceedings of the IEEE Real-Time Systems Symp. (Work-in-Progress Session"
    ],
    "date": [
      "2000-11"
    ],
    "location": [
      "Orlando, FL"
    ],
    "title": [
      "Real-time task scheduling for energy-aware embedded systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "VARMA",
        "given": "A."
      },
      {
        "family": "ANESH",
        "given": "G."
      },
      {
        "family": "B.",
        "given": "S.E.N."
      },
      {
        "family": "M.",
        "given": "C.H.O.U.D.H.A.R.Y."
      },
      {
        "family": "R.",
        "given": "S."
      },
      {
        "family": "RINIVASAN",
        "given": "S."
      },
      {
        "family": "L."
      },
      {
        "family": "JACOB",
        "given": "B."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES 2003"
    ],
    "date": [
      "2003-10"
    ],
    "pages": [
      "255–266"
    ],
    "title": [
      "A control-theoretic approach to dynamic voltage scaling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "HU",
        "given": "Z."
      },
      {
        "family": "Y."
      },
      {
        "family": "UELLER",
        "given": "M."
      },
      {
        "given": "F."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "10th IEEE Real-Time and Embedded Technology and Applications Symposium"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Feedback EDF scheduling exploiting dynamic voltage scaling"
    ],
    "type": "paper-conference",
    "volume": [
      "RTAS’04"
    ]
  },
  {
    "author": [
      {
        "family": "Adam",
        "given": "T."
      },
      {
        "family": "Chandy",
        "given": "K."
      },
      {
        "family": "Dickson",
        "given": "J."
      }
    ],
    "container-title": [
      "Journal of Communications of the ACM"
    ],
    "date": [
      "1974"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "685–690"
    ],
    "title": [
      "A Comparison of List Scheduling for Parallel Processing Systems"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "given": "A.M.D."
      }
    ],
    "date": [
      "2000"
    ],
    "note": [
      "Publication No. 24319 Rev E."
    ],
    "title": [
      "Mobile AMD AthlonTM4, Processor Model 6 CPGA Data Sheet"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Andrei",
        "given": "A."
      },
      {
        "family": "Schmitz",
        "given": "M."
      },
      {
        "family": "Eles",
        "given": "P."
      },
      {
        "family": "Peng",
        "given": "Z."
      },
      {
        "family": "Al-Hashimi",
        "given": "B."
      }
    ],
    "container-title": [
      "Proceedings of the Design, Automation and Test in Europe Conference (DATE04"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "518–523"
    ],
    "title": [
      "Overhead-Conscious Voltage Selection for Dynamic and Leakage Power Reduction of Time-Constraint Systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Andrei",
        "given": "A."
      },
      {
        "family": "Schmitz",
        "given": "M."
      },
      {
        "family": "Eles",
        "given": "P."
      },
      {
        "family": "Peng",
        "given": "Z."
      },
      {
        "family": "Hashimi",
        "given": "B.Al"
      }
    ],
    "container-title": [
      "ICCAD"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "362–369"
    ],
    "title": [
      "Simultaneous Communication and Processor Voltage Scaling for Dynamic and Leakage Energy Reduction in Time-Constrained Systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Andrei",
        "given": "A."
      },
      {
        "family": "Schmitz",
        "given": "M.T."
      },
      {
        "family": "Eles",
        "given": "P."
      },
      {
        "family": "Peng",
        "given": "Z."
      }
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "Technical report,"
    ],
    "location": [
      "Sweden"
    ],
    "publisher": [
      "Linkoping University, Department of Computer and Information Science"
    ],
    "title": [
      "Overhead-Conscious Voltage Selection for Dynamic and Leakage Energy Reduction of Time-Constrained Systems"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Bjørn-Jørgensen",
        "given": "Peter"
      },
      {
        "family": "Madsen",
        "given": "Jan"
      }
    ],
    "container-title": [
      "Proceedings of the International Workshop on Hardware/Software Codesign"
    ],
    "date": [
      "1997"
    ],
    "pages": [
      "15–19"
    ],
    "title": [
      "Critical Path Driven Cosynthesis for Heterogeneous Target Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Borkar",
        "given": "S."
      }
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "23–29"
    ],
    "title": [
      "Design Challenges of Technology Scaling"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Chandrakasan",
        "given": "A.P."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "Kluwer Academic Publisher"
    ],
    "title": [
      "Low Power Digital CMOS Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "De",
        "given": "P."
      },
      {
        "family": "Dunne",
        "given": "E."
      },
      {
        "family": "Ghosh",
        "given": "J."
      },
      {
        "family": "Wells",
        "given": "C."
      }
    ],
    "container-title": [
      "Operations Research"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "302–306"
    ],
    "title": [
      "Complexity of the Discrete Time–Cost Tradeoff Problem for Project Networks"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Dick",
        "given": "R."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "container-title": [
      "Proceedings of the Design, Automation and Test in Europe Conference (DATE99"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "263–270"
    ],
    "title": [
      "MOCSYN: Multiobjective Core-Based Single-Chip System Synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dick",
        "given": "Robert P."
      },
      {
        "family": "Jha",
        "given": "Niraj K."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "920–935"
    ],
    "title": [
      "MOGAC: A Multiobjective Genetic Algorithm for Hardware–Software Co-Synthesis of Distributed Embedded Systems"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "family": "Duarte",
        "given": "D."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Irwin",
        "given": "M."
      },
      {
        "family": "Kim",
        "given": "H."
      },
      {
        "family": "McFarland",
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings of the ICCD"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "382–387"
    ],
    "title": [
      "Impact of Scaling on the Effectiveness of Dynamic Power Reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Garey",
        "given": "M.R."
      },
      {
        "family": "Johnson",
        "given": "D.S."
      }
    ],
    "date": [
      "1979"
    ],
    "publisher": [
      "W.H. Freeman and Company"
    ],
    "title": [
      "Computers and Intractability: A Guide to the Theory of NP-Completeness"
    ],
    "type": "book"
  },
  {
    "title": [
      "Voltage Selection for Time-Constrained Multiprocessor Systems 283"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gruian",
        "given": "F."
      },
      {
        "family": "Kuchcinski",
        "given": "K."
      }
    ],
    "container-title": [
      "Proceedings of the ASP-DAC’01"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "449–455"
    ],
    "title": [
      "LEneS: Task Scheduling for Low-Energy Systems Using Variable Supply Voltage Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hong",
        "given": "Inki"
      },
      {
        "family": "Qu",
        "given": "Gang"
      },
      {
        "family": "Potkonjak",
        "given": "Miodrag"
      },
      {
        "family": "Srivastava",
        "given": "Mani B."
      }
    ],
    "container-title": [
      "Proceedings of the Real-Time Systems Symposium"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "178–187"
    ],
    "title": [
      "Synthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Intel"
      }
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Intel XScaleTM Core, Developer’s Manual"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ishihara",
        "given": "Tohru"
      },
      {
        "family": "Yasuura",
        "given": "Hiroto"
      }
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED’98"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "197–202"
    ],
    "title": [
      "Voltage Scheduling Problem for Dynamically Variable Voltage Processors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "C."
      },
      {
        "family": "Roy",
        "given": "K."
      }
    ],
    "container-title": [
      "Proceedings of the Design, Automation and Test in Europe Conference (DATE02"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "163–167"
    ],
    "title": [
      "Dynamic Vth Scaling Scheme for Active Leakage Power Reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kwok",
        "given": "Yu-Kwong"
      },
      {
        "family": "Ahmad",
        "given": "Ishfaq"
      }
    ],
    "container-title": [
      "ACM Computing Surveys"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "406–471"
    ],
    "title": [
      "Static Scheduling Algorithms for Allocating Directed Task Graphs to Multiprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "author": [
      {
        "family": "Kwon",
        "given": "W."
      },
      {
        "family": "Kim",
        "given": "T."
      }
    ],
    "container-title": [
      "ACM Transactions on Embedded Computing Systems"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "211–230"
    ],
    "title": [
      "Optimal Voltage Allocation Techniques for Dynamically Variable Voltage Processors"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Luo",
        "given": "J."
      },
      {
        "family": "Jha",
        "given": "N."
      }
    ],
    "container-title": [
      "Proceedings of the VLSI’03"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "369–375"
    ],
    "title": [
      "Power-profile Driven Variable Voltage Scaling for Heterogeneous Distributed Real-Time Embedded Systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "S."
      },
      {
        "family": "Flautner",
        "given": "K."
      },
      {
        "family": "Mudge",
        "given": "T."
      },
      {
        "family": "Blaauw",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings of the ICCAD-02"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "721–725"
    ],
    "title": [
      "Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mochocki",
        "given": "B."
      },
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Quan",
        "given": "G."
      }
    ],
    "container-title": [
      "Proceedings of the ICCAD-02"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "726–731"
    ],
    "title": [
      "A Realistic Variable Voltage Scheduling Model for Real-Time Applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nesterov",
        "given": "Y."
      },
      {
        "family": "Nemirovskii",
        "given": "A."
      }
    ],
    "container-title": [
      "Studies in Applied Mathematics"
    ],
    "date": [
      "1994"
    ],
    "title": [
      "Interior-Point Polynomial Algorithms in Convex Programming"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Oh",
        "given": "Hyunok"
      },
      {
        "family": "Ha",
        "given": "Soonhoi"
      }
    ],
    "container-title": [
      "2nd International EuroPar Conference"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "A Static Scheduling Heuristic for Heterogeneous Processors"
    ],
    "type": "paper-conference",
    "volume": [
      "II"
    ]
  },
  {
    "author": [
      {
        "family": "Prakash",
        "given": "S."
      },
      {
        "family": "Parker",
        "given": "A."
      }
    ],
    "container-title": [
      "Journal of Parallel & Distributed Computing"
    ],
    "date": [
      "1992"
    ],
    "pages": [
      "338–351"
    ],
    "title": [
      "SOS: Synthesis of Application-Specific Heterogeneous Multiprocessor Systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Schmitz",
        "given": "M.T."
      },
      {
        "family": "Al-Hashimi",
        "given": "B."
      },
      {
        "family": "Eles",
        "given": "P."
      }
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "Kluwer Academic Publisher"
    ],
    "title": [
      "System-Level Design Techniques for Energy-Efficient Embedded Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Andrei",
        "given": "Alexandru"
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "284"
    ],
    "container-title": [
      "International Symposium System Synthesis (ISSS’01"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "250–255"
    ],
    "title": [
      "Considering Power Variations of DVS Processing Elements for Energy Minimisation in Distributed Systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sih",
        "given": "Gilbert C."
      },
      {
        "family": "Lee",
        "given": "Edward A."
      }
    ],
    "container-title": [
      "IEEE Transactions on Parallel and Distributed Systems"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "175–187"
    ],
    "title": [
      "A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures"
    ],
    "type": "article-journal",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Williams",
        "given": "H.P."
      }
    ],
    "date": [
      "1999"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Model Building in Mathematical Programming"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "M."
      },
      {
        "family": "Gajski",
        "given": "D."
      }
    ],
    "container-title": [
      "IEEE Transactions on Parallel and Distributed Systems"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "330–343"
    ],
    "title": [
      "Hypertool: A Programming Aid for Message-Passing Systems"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Yan",
        "given": "L."
      },
      {
        "family": "Luo",
        "given": "J."
      },
      {
        "family": "Jha",
        "given": "N."
      }
    ],
    "container-title": [
      "IEEE Transactions on Computer-Aided Design"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1030–1041"
    ],
    "title": [
      "Joint Dynamic Voltage Scaling and Adpative Body Biasing for Heterogeneous Distributed Real-Time Embedded Systems"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Yao",
        "given": "F."
      },
      {
        "family": "Demers",
        "given": "A."
      },
      {
        "family": "Shenker",
        "given": "S."
      }
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "IEEE FOCS"
    ],
    "title": [
      "A Scheduling Model for Reduced CPU Energy"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Chen",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE DAC’02"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "183–188"
    ],
    "title": [
      "Task Scheduling and Voltage Selection for Energy Minimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "Y."
      },
      {
        "family": "Hu",
        "given": "X."
      },
      {
        "family": "Chen",
        "given": "D."
      }
    ],
    "container-title": [
      "Proceedings ASP-DAC’03"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "65–70"
    ],
    "title": [
      "Energy Minimization of Real-Time Tasks on Variable Voltage Processors with Transition Energy Overhead"
    ],
    "type": "paper-conference"
  },
  {
    "note": [
      "References [1] National Compiler Infrastructure (NCI) project. Overview available online at http://www-suif.stanford.edu/suif/nci/index.html., Co-funded by NSF/DARPA, 1998."
    ],
    "type": "webpage"
  },
  {
    "author": [
      {
        "family": "Aho",
        "given": "A.V."
      },
      {
        "family": "Sethi",
        "given": "R."
      },
      {
        "family": "Ullman",
        "given": "J."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1986"
    ],
    "edition": [
      "second"
    ],
    "location": [
      "Reading, MA"
    ],
    "title": [
      "Compilers: Principles, Techniques, and Tools"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "T."
      },
      {
        "family": "Brodersen",
        "given": "R."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "The 28th Hawaii International Conference on System Sciences"
    ],
    "date": [
      "1995-01"
    ],
    "pages": [
      "–95 ,"
    ],
    "title": [
      "Energy efficient CMOS microprocessor design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Corp.",
        "given": "Intel"
      },
      {
        "family": "Corp.",
        "given": "Microsoft"
      },
      {
        "family": "Corp",
        "given": "Toshiba"
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "1998-02"
    ],
    "genre": [
      "Draft,"
    ],
    "title": [
      "ACPI implementers’ guide"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Delaluz",
        "given": "V."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "International Conference on Compilers, Architecture, and Synthesis of Embedded Systems (CASES"
    ],
    "date": [
      "2000-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "pages": [
      "138–147,"
    ],
    "title": [
      "Energyoriented compiler optimizations for partitioned memory architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Donno",
        "given": "M."
      },
      {
        "family": "Ivaldi",
        "given": "A."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Macii",
        "given": "E."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Design Automation Conference (DAC"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Anaheim, CA"
    ],
    "title": [
      "Clock-tree power optimization based on RTL clock-gating"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hazelwood",
        "given": "K."
      },
      {
        "family": "Brooks",
        "given": "D."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design (ISLPED’04"
    ],
    "date": [
      "2004-08"
    ],
    "location": [
      "Newport Beach, CA"
    ],
    "title": [
      "Eliminating voltage emergencies via microarchitectural voltage control feedback and dynamic optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Heath",
        "given": "T."
      },
      {
        "family": "Pinheiro",
        "given": "E."
      },
      {
        "family": "Hom",
        "given": "J."
      },
      {
        "family": "Kremer",
        "given": "U."
      },
      {
        "family": "Bianchini",
        "given": "R."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "International Conference on Parallel Architectures and Compilation Techniques (PACT’02"
    ],
    "date": [
      "2002-09"
    ],
    "location": [
      "Charlottesville, VA"
    ],
    "title": [
      "Application transformations for energy and performance-aware device management"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Heath",
        "given": "T."
      },
      {
        "family": "Pinheiro",
        "given": "E."
      },
      {
        "family": "Hom",
        "given": "J."
      },
      {
        "family": "Kremer",
        "given": "U."
      },
      {
        "family": "Bianchini",
        "given": "R."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2004-08"
    ],
    "title": [
      "Code transformations for energy-efficient device management"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Hom",
        "given": "J."
      },
      {
        "family": "Kremer",
        "given": "U."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Compilers and Operating Systems for Low Power"
    ],
    "date": [
      "2003"
    ],
    "editor": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Ramanujam",
        "given": "J."
      }
    ],
    "location": [
      "Norwell, MA"
    ],
    "pages": [
      "95–113"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Energy management of virtual memory on diskless devices"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "C.-H."
      },
      {
        "family": "Kremer",
        "given": "U."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "ACM SIGPLAN Conference on Programming Languages, Design, and Implementation (PLDI’03"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "The design, implementation, and evaluation of a compiler algorithm for cpu energy reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      },
      {
        "family": "Jimenez",
        "given": "A."
      },
      {
        "family": "Kremer",
        "given": "U."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Workshop on High-Performance, Power-Aware Computing Systems (HP-PAC’05"
    ],
    "date": [
      "2005-08"
    ],
    "location": [
      "Denver, CO"
    ],
    "title": [
      "Toward an evaluation infrastructure for power and energy optimizations"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "C."
      },
      {
        "family": "McCabe",
        "given": "J."
      },
      {
        "family": "Jimenez",
        "given": "A."
      },
      {
        "family": "Kremer",
        "given": "U."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Workshop on Interaction between Compilers and Computer Architecture (INTERACT-10"
    ],
    "date": [
      "2006-02"
    ],
    "location": [
      "Austin, TX"
    ],
    "title": [
      "Infrequent basic block based program phase classification and power behavior classification"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "W."
      },
      {
        "family": "Ghosh",
        "given": "S."
      },
      {
        "family": "Sankaranarayanan",
        "given": "K."
      },
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Stan",
        "given": "M.R."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "IEEE Transactions on Component Packaging and Manufacturing Technology"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "HotSpot: Thermal modeling for cmos vlsi systems"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      },
      {
        "family": "Ye",
        "given": "W."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Design Automation Conference (DAC"
    ],
    "date": [
      "2000-06"
    ],
    "location": [
      "Los Angeles, CA"
    ],
    "title": [
      "Influence of compiler optimizations on system power"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      },
      {
        "family": "Ye",
        "given": "W."
      },
      {
        "family": "Demirkiran",
        "given": "I."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Workshop on Compilers and Operating Systems for Low Power (COLP’00"
    ],
    "date": [
      "2000-10"
    ],
    "location": [
      "Philadelphia, PA"
    ],
    "title": [
      "Register relabeling: A post compilation technique for energy reduction"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kremer",
        "given": "U."
      },
      {
        "family": "Hicks",
        "given": "J."
      },
      {
        "family": "Rehg",
        "given": "J."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "International Workshop on Languages and Compilers for Parallel Computing (LCPC’01"
    ],
    "date": [
      "2001-08"
    ],
    "location": [
      "Cumberland, KT"
    ],
    "title": [
      "A compilation framework for power and energy management on mobile computers"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Wang",
        "given": "C."
      },
      {
        "family": "Xu",
        "given": "R."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES 2001"
    ],
    "date": [
      "2001-11"
    ],
    "location": [
      "Atlanta, GA"
    ],
    "title": [
      "Computation offloading to save energy on handheld devices: A partition scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Martin",
        "given": "T."
      },
      {
        "family": "Siewiorek",
        "given": "D."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design (ISLPED"
    ],
    "date": [
      "1999-08"
    ],
    "location": [
      "San Diego, CA"
    ],
    "pages": [
      "200–205,"
    ],
    "title": [
      "The impact of battery capacity and memory bandwidth on CPU speed-setting: A case study"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mehta",
        "given": "H."
      },
      {
        "family": "Owens",
        "given": "R.M."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      },
      {
        "family": "Chen",
        "given": "R."
      },
      {
        "family": "Gosh",
        "given": "D."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design (ISLPED’97"
    ],
    "date": [
      "1997-08"
    ],
    "location": [
      "Monterey, CA"
    ],
    "pages": [
      "72–75,"
    ],
    "title": [
      "Techniques for low energy software"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muchnick",
        "given": "S.S."
      }
    ],
    "citation-number": [
      "21"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "San Franscisco, CA"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Advanced Compiler Design Implementation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Mutyam",
        "given": "M."
      },
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Narayanan",
        "given": "V."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES’06), Ottava"
    ],
    "date": [
      "2006-06"
    ],
    "location": [
      "Canada"
    ],
    "title": [
      "Compiler-directed thermal management for VLIW functional units"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rauchwerger",
        "given": "L."
      },
      {
        "family": "Padua",
        "given": "D."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "ACM SIGPLAN 1995 Conference on Programming Language Design and Implementation (PLDI’95"
    ],
    "date": [
      "1995-06"
    ],
    "location": [
      "La Jolla, CA"
    ],
    "title": [
      "The LRPD test: Speculative run-time parallelization for loops with privatization and reduction parallelization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shin",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "J."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Workshop on Complexity-Effective Design"
    ],
    "date": [
      "2000-06"
    ],
    "location": [
      "Vancouver, B.C"
    ],
    "title": [
      "An operation rearrangement technique for low-power VLIW instruction fetch"
    ],
    "type": "chapter"
  },
  {
    "title": [
      "Compilation Techniques for Power, Energy, and Thermal Management 303"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Skadron",
        "given": "K."
      },
      {
        "family": "Sankaranarayanan",
        "given": "K."
      },
      {
        "family": "Velusamy",
        "given": "S."
      },
      {
        "family": "Tarjan",
        "given": "D."
      },
      {
        "family": "Stan",
        "given": "M.R."
      },
      {
        "family": "Huang",
        "given": "W."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "ACM Transactions on Architecture and Code Optimization"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "94–125"
    ],
    "title": [
      "Temperature-aware microarchitecture: Modeling and implementation"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Su",
        "given": "C.-L."
      },
      {
        "family": "Tsui",
        "given": "C.-Y."
      },
      {
        "family": "Despain",
        "given": "A.M."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE COM-PCON"
    ],
    "date": [
      "1994-02"
    ],
    "location": [
      "San Francisco, CA"
    ],
    "pages": [
      "489–498,"
    ],
    "title": [
      "Low power architecture and compilation techniques for high-performance processors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Tiwari",
        "given": "V."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Wolfe",
        "given": "A."
      },
      {
        "family": "Lee",
        "given": "M."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Journal of VLSI Signal Processing"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "2/3"
    ],
    "pages": [
      "1–18"
    ],
    "title": [
      "Instruction level power analysis and optimization of software"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Toburen",
        "given": "M.C."
      },
      {
        "family": "Conte",
        "given": "T."
      },
      {
        "family": "Reilly",
        "given": "M."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Power Driven Microarchitecture Workshop"
    ],
    "date": [
      "1998-06"
    ],
    "location": [
      "Barcelona, Spain"
    ],
    "title": [
      "Instruction scheduling for low power dissipation in high performance microprocessors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Valluri",
        "given": "M."
      },
      {
        "family": "John",
        "given": "L."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "The 5th Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT-5"
    ],
    "date": [
      "2001-01"
    ],
    "title": [
      "Is compiling for performance == compiling for power?"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "C."
      },
      {
        "family": "Li",
        "given": "Z."
      }
    ],
    "citation-number": [
      "30"
    ],
    "container-title": [
      "ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation (PLDI’04"
    ],
    "date": [
      "2004-06"
    ],
    "location": [
      "Washington, DC"
    ],
    "title": [
      "Parametric analysis for adaptive computation offloading"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wu",
        "given": "Q."
      },
      {
        "family": "Reddi",
        "given": "V.J."
      },
      {
        "family": "Wu",
        "given": "Y."
      },
      {
        "family": "Lee",
        "given": "J."
      },
      {
        "family": "Connors",
        "given": "D."
      },
      {
        "family": "Brooks",
        "given": "D."
      },
      {
        "family": "Martonosi",
        "given": "M."
      },
      {
        "family": "Clark",
        "given": "D.W."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "International Symposium on Microarchitecture (MICRO-38"
    ],
    "date": [
      "2005-11"
    ],
    "location": [
      "Barcelona, Spain"
    ],
    "title": [
      "A dynamic compilation framework for controlling microprocessor energy and performance"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "H."
      },
      {
        "family": "Gao",
        "given": "G.R."
      },
      {
        "family": "Marquez",
        "given": "A."
      },
      {
        "family": "Cai",
        "given": "G."
      },
      {
        "family": "Hu",
        "given": "Z."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "Workshop on Compilers and Operating Systems for Low Power (COLP’01"
    ],
    "date": [
      "2001-09"
    ],
    "location": [
      "Barcelona, Spain"
    ],
    "title": [
      "Power and energy impact of loop transformations"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Yun",
        "given": "H.-S."
      },
      {
        "family": "Kim",
        "given": "J."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "International Symposium on Low Power Electronics and Design (ISLPED’01"
    ],
    "date": [
      "2001-08"
    ],
    "location": [
      "Huntington Beach, CA"
    ],
    "title": [
      "Power-aware modulo scheduling for highperformance VLIW"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhang",
        "given": "W."
      },
      {
        "family": "Hu",
        "given": "J.S."
      },
      {
        "family": "Degalahal",
        "given": "V."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "International Symposium on Microarchitecture (MICRO-35"
    ],
    "date": [
      "2002-11"
    ],
    "location": [
      "Istanbul, Turkey"
    ],
    "title": [
      "Compiler-directed instruction cache leakage optimization"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zhu",
        "given": "Y.K."
      },
      {
        "family": "Magklis",
        "given": "G."
      },
      {
        "family": "Scott",
        "given": "M.L."
      },
      {
        "family": "Ding",
        "given": "C."
      },
      {
        "family": "Albonesi",
        "given": "D."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "International Conference on Parallel Architecture and Compilation Techniques (PACT’04"
    ],
    "date": [
      "2004-09"
    ],
    "location": [
      "Antibes Juan-les-Pins, France"
    ],
    "title": [
      "The energy impact of aggressive loop fusion"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "2001-11"
    ],
    "genre": [
      "Publication 24319,"
    ],
    "title": [
      "Advanced Micro Devices. Mobile AMD athlon 4 processor model 6 CPGA data sheet"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "T."
      },
      {
        "family": "Brodersen",
        "given": "R."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "28th Hawaii International Conference on System Sciences"
    ],
    "date": [
      "1995-01"
    ],
    "pages": [
      "–95 ,"
    ],
    "title": [
      "Energy efficient CMOS microprocessor design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Burger",
        "given": "D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1998"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "Computer Sciences Department, University of Wisconsin-Madison"
    ],
    "title": [
      "Hardware Techniques to Improve the Performance of the Processor/Memory Interface"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Grunwald",
        "given": "D."
      },
      {
        "family": "Levis",
        "given": "P."
      },
      {
        "family": "Farkas",
        "given": "K."
      },
      {
        "family": "Morrey",
        "given": "C.",
        "suffix": "III"
      },
      {
        "family": "Neufeld",
        "given": "M."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of the 4th Symposium on Operating System Design and Implementation (OSDI"
    ],
    "date": [
      "2000-10"
    ],
    "title": [
      "Policies for dynamic clock scheduling"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "C."
      },
      {
        "family": "Feng",
        "given": "W."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "Workshop on Power-Aware Computer Systems (PACS"
    ],
    "date": [
      "2004-12"
    ],
    "title": [
      "Effective dynamic voltage scaling through cpuboundedness detection"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "C."
      },
      {
        "family": "Kremer",
        "given": "U."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the 14th Annual Workshop on Languages and Compilers for Parallel Computing (LCPC 2001"
    ],
    "date": [
      "2001-08"
    ],
    "title": [
      "Dynamic voltage and frequency scaling for scientific applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "C."
      },
      {
        "family": "Kremer",
        "given": "U."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Workshop on Power-Aware Computer Systems (PACS’02"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Single region vs. multiple regions: A comparison of different compiler-directed dynamic voltage scheduling approaches"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "C."
      },
      {
        "family": "Kremer",
        "given": "U."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of the ACM SIGPLAN Conference on Programming Languages Design and Implementation (PLDI"
    ],
    "date": [
      "2003-06"
    ],
    "title": [
      "The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hsu",
        "given": "C."
      },
      {
        "family": "Kremer",
        "given": "U."
      },
      {
        "family": "Hsiao",
        "given": "M."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Workshop on Power-Aware Computer Systems (PACS"
    ],
    "date": [
      "2000-11"
    ],
    "title": [
      "Compiler-directed dynamic frequency and voltage scheduling"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Masahiro",
        "given": "K."
      },
      {
        "family": "Kazuo",
        "given": "K."
      },
      {
        "family": "Kazuo",
        "given": "H."
      },
      {
        "family": "Eiichi",
        "given": "O."
      }
    ],
    "citation-number": [
      "10"
    ],
    "date": [
      "1996"
    ],
    "genre": [
      "Yokogawa Technical Report 22,"
    ],
    "title": [
      "WT110/WT130 digital power meters"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Slingerland",
        "given": "N."
      },
      {
        "family": "Smith",
        "given": "A."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the 15th IEEE International Conference on Supercomputing"
    ],
    "date": [
      "2001-06"
    ],
    "title": [
      "Cache performance for multimedia applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sohoni",
        "given": "S."
      },
      {
        "family": "Xu",
        "given": "Z."
      },
      {
        "family": "Min",
        "given": "R."
      },
      {
        "family": "Hu",
        "given": "Y."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "ACM Joint International Conference on Measurement & Modeling of Computer Systems (SIGMETRICS"
    ],
    "date": [
      "2001-06"
    ],
    "title": [
      "A study of memory system performance of multimedia applications"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "13"
    ],
    "note": [
      "SUIF2 Stanford University Intermediate Format."
    ],
    "type": null,
    "url": [
      "http://suif.stanford.edu."
    ]
  },
  {
    "author": [
      {
        "family": "Xie",
        "given": "F."
      },
      {
        "family": "Martonosi",
        "given": "M."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the ACM SIG-PLAN Conference on Programming Languages Design and Implementation (PLDI"
    ],
    "date": [
      "2003-06"
    ],
    "title": [
      "Compile time dynamic voltage scaling settings: Opportunities and limits"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Agarwal",
        "given": "A."
      }
    ],
    "container-title": [
      "IEEE Transaction on Parallel and Distribution Systems"
    ],
    "date": [
      "1991-10"
    ],
    "issue": [
      "4"
    ],
    "title": [
      "Limits on interconnection network performance"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Banerjee",
        "given": "P."
      },
      {
        "family": "Chandy",
        "given": "J.A."
      },
      {
        "family": "Gupta",
        "given": "M."
      },
      {
        "family": "Hodges",
        "given": "E.W.",
        "suffix": "IV"
      },
      {
        "family": "Holm",
        "given": "J.G."
      },
      {
        "family": "Lain",
        "given": "A."
      },
      {
        "family": "Palermo",
        "given": "D.J."
      },
      {
        "family": "Ramaswamy",
        "given": "S."
      },
      {
        "family": "Su",
        "given": "E."
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1995-10"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "37–47"
    ],
    "title": [
      "The PARADIGM compiler for distributed-memory Multicomputers"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.D."
      }
    ],
    "container-title": [
      "Proceedings of the 14th International Symposium on Systems Synthesis"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Powering networks on chips: energy-efficient and reliable interconnect design for SoCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Duato",
        "given": "J.B."
      },
      {
        "family": "Yalamanchili",
        "given": "S."
      },
      {
        "family": "Ni",
        "given": "L."
      }
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Morgan Kaufmann Publishers"
    ],
    "title": [
      "Interconnection Networks"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Eisley",
        "given": "N."
      },
      {
        "family": "Peh",
        "given": "L.-S."
      },
      {
        "family": "Gropp",
        "given": "W."
      },
      {
        "family": "Lusk",
        "given": "E."
      },
      {
        "family": "Skjellum",
        "given": "A."
      }
    ],
    "container-title": [
      "Proceedings of the 7th International Conference on Compilers, Architectures and Synthesis for Embedded Systems"
    ],
    "date": [
      "2004-09",
      "1994"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "High-level power analysis of on-chip networks",
      "Using MPI: Portable Parallel Programming with the Message-Passing Interface"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gupta",
        "given": "P."
      },
      {
        "family": "Zhong",
        "given": "L."
      },
      {
        "family": "Jha",
        "given": "N.K."
      }
    ],
    "container-title": [
      "Proceedings of the IEEE/ACM International Conference on Computer-Aided Design"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "A high-level interconnect power model for design space exploration"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hiranandani",
        "given": "S."
      },
      {
        "family": "Kennedy",
        "given": "K."
      },
      {
        "family": "Tseng",
        "given": "C.-W."
      }
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1992-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "66–80"
    ],
    "title": [
      "Compiling Fortran D for MIMD distributed-memory machines"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "E.J."
      },
      {
        "family": "Yum",
        "given": "K.H."
      },
      {
        "family": "Link",
        "given": "G."
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      },
      {
        "family": "Yousif",
        "given": "M."
      },
      {
        "family": "Das",
        "given": "C.R."
      },
      {
        "family": "Kim",
        "given": "J.S."
      },
      {
        "family": "Taylor",
        "given": "M.B."
      },
      {
        "family": "Miller",
        "given": "J."
      },
      {
        "family": "Wentzlaff",
        "given": "D."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "container-title": [
      "Proceedings of the International Symposium on Low Power Electronics and Design",
      "Proceedings of the International Symposium on Low Power Electronics and Design",
      "Proceedings of International Solid-State Circuits Conference"
    ],
    "date": [
      "2003-08",
      "2003-08",
      "2002-02"
    ],
    "title": [
      "Energy optimization-techniques in cluster interconnects",
      "Energy characterization of a tiled architecture processor with on-chip networks",
      "Adaptive supply serial links with sub-1V operation and per-pin clock recovery"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "F."
      },
      {
        "family": "Chen",
        "given": "G."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Karakoy",
        "given": "M."
      },
      {
        "family": "Patel",
        "given": "C.S."
      }
    ],
    "container-title": [
      "Proceedings of ACM Conference on Embedded Software, September 2005",
      "Proceedings of the International Conference on Computer Design"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Washington, DC, USA"
    ],
    "title": [
      "Exploiting last idle periods of links for network power management",
      "Power constrained design of multiprocessor interconnection networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pugh",
        "given": "W."
      }
    ],
    "container-title": [
      "Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Orlando, Florida"
    ],
    "title": [
      "Counting solutions to Presburger formulas: how and why"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Raghunathan",
        "given": "V."
      },
      {
        "family": "Srivastava",
        "given": "M.B."
      },
      {
        "family": "Gupta",
        "given": "R.K."
      }
    ],
    "container-title": [
      "Proceedings of the 40th Conference on Design Automation"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "A survey of techniques for energy efficient on-chip communication"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Reed",
        "given": "D.A."
      },
      {
        "family": "Grunwald",
        "given": "D.C."
      }
    ],
    "container-title": [
      "IEEE Transaction on Computers"
    ],
    "date": [
      "1987-06"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "The performance of multicomputer interconnection networks"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Shang",
        "given": "L."
      },
      {
        "family": "Peh",
        "given": "L.-S."
      },
      {
        "family": "Jha",
        "given": "N.K."
      },
      {
        "family": "Soteriou",
        "given": "V."
      },
      {
        "family": "Peh",
        "given": "L.-S."
      }
    ],
    "container-title": [
      "Proceedings of High Performance Computer Architecture, February 2003",
      "Proceedings of the 22nd International Conference on Computer Design"
    ],
    "date": [
      "2004-10"
    ],
    "title": [
      "Dynamic voltage scaling with links for power optimization of interconnection networks",
      "Design space exploration of power-aware on/off interconnection networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "References [1] L. Andersen."
      }
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "PhD thesis,"
    ],
    "publisher": [
      "DIKU, University of Copenhagen"
    ],
    "title": [
      "Program analysis and specialization for the C programming language"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Ball",
        "given": "T."
      },
      {
        "family": "Larus",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "ACM Transactions on Programming Languages and Systems"
    ],
    "date": [
      "1992"
    ],
    "title": [
      "Optimally profiling and tracing programs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Bang-Jensen",
        "given": "J."
      },
      {
        "family": "Gutin",
        "given": "G."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Digraphs: Theory, algorithms, and applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Engblom",
        "given": "J."
      },
      {
        "family": "Ermedahl",
        "given": "A."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proc. of RTSS’00, 21st IEEE Real-Time Systems Symposium"
    ],
    "date": [
      "2000"
    ],
    "title": [
      "Modeling complex flows for worst-case execution time analysis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kremer",
        "given": "U."
      },
      {
        "family": "Hicks",
        "given": "J."
      },
      {
        "family": "Rehg",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "14th International Workshop on Parallel Computing (LCPC’01"
    ],
    "date": [
      "2001-08"
    ],
    "title": [
      "A compilation framework for power and energy management on mobile computers"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wilson",
        "given": "R.P."
      },
      {
        "family": "Lam",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the ACM SIGPLAN ’95 Conference on Programming Language Design and Implementation"
    ],
    "date": [
      "1995-06"
    ],
    "title": [
      "Efficient context-sensitive pointer analysis for C programs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Y.-T.S."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Wolfe",
        "given": "A."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "IEEE Real-Time Systems Symposium"
    ],
    "title": [
      "Efficient microarchitecture modeling and path analysis for real-time software"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Wang",
        "given": "C."
      },
      {
        "family": "Xu",
        "given": "R."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proc. of International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES"
    ],
    "date": [
      "2001"
    ],
    "pages": [
      "238–246,"
    ],
    "title": [
      "Computation offloading to save energy on handheld devices: A partition scheme"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Li",
        "given": "Z."
      },
      {
        "family": "Wang",
        "given": "C."
      },
      {
        "family": "Xu",
        "given": "R."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "Proc. of 16th International Parallel and Distributed Processing Symposium (IPDPS"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Task allocation for distributed multimedia processing on wirelessly networked handheld devices"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudenko",
        "given": "A."
      },
      {
        "family": "Reiher",
        "given": "P."
      },
      {
        "family": "Popek",
        "given": "G.J."
      },
      {
        "family": "Kuenning",
        "given": "G.H."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Mobile Computing and Communications Review"
    ],
    "date": [
      "1998-01"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "19–26"
    ],
    "title": [
      "Saving portable computer battery power through remote process execution"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Amza",
        "given": "C."
      },
      {
        "family": "Cox",
        "given": "A."
      },
      {
        "family": "Dwarkadas",
        "given": "S."
      },
      {
        "family": "Keleher",
        "given": "P."
      },
      {
        "family": "Lu",
        "given": "H."
      },
      {
        "family": "Rajamony",
        "given": "R."
      },
      {
        "family": "Yu",
        "given": "W."
      },
      {
        "family": "Zwaenepoel",
        "given": "W."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "18–28"
    ],
    "title": [
      "Treadmarks: Shared memory computing on networks of workstations"
    ],
    "type": "article-journal",
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "C."
      },
      {
        "family": "Li",
        "given": "Z."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Proc. of ACM SIGPLAN Symposium on Programming Languages Design and Implementation (PLDI"
    ],
    "date": [
      "2004-06"
    ],
    "title": [
      "Parametric analysis for adaptive computation offloading"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Blaauw",
        "given": "David"
      },
      {
        "family": "Martin",
        "given": "Steve"
      },
      {
        "family": "Flautner",
        "given": "Krisztian"
      },
      {
        "family": "Mudge",
        "given": "Trevor"
      }
    ],
    "container-title": [
      "Journal of Circuits, Systems and Computers"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "621–636"
    ],
    "title": [
      "Leakage Current Reduction in VLSI Systems"
    ],
    "type": "article-journal",
    "volume": [
      "11, Number 6"
    ]
  },
  {
    "author": [
      {
        "family": "Cheng",
        "given": "Wei-Chung"
      },
      {
        "family": "Pedram",
        "given": "Massoud"
      }
    ],
    "container-title": [
      "IEEE Transactions on VLSI Systems"
    ],
    "date": [
      "2002",
      "2002-04"
    ],
    "pages": [
      "109–118"
    ],
    "title": [
      "Power-optimal Encoding for a DRAM Address Bus"
    ],
    "type": "article-journal",
    "volume": [
      "10, Number 2"
    ]
  },
  {
    "author": [
      {
        "family": "Choi",
        "given": "Kihwan"
      },
      {
        "family": "Lee",
        "given": "Wonbok"
      },
      {
        "family": "Soma",
        "given": "Ramakrishna"
      },
      {
        "family": "Pedram",
        "given": "Massoud"
      }
    ],
    "container-title": [
      "ICCAD"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "29–34"
    ],
    "title": [
      "Dynamic Voltage and Frequency Scaling Under a Precise Energy Model Considering Variable and Fixed Components of the System Power Distribution"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ekman",
        "given": "Magnus"
      },
      {
        "family": "Dahlgren",
        "given": "Fredrik"
      },
      {
        "family": "Stenstrom",
        "given": "Per"
      }
    ],
    "container-title": [
      "ISLPED"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "243–246"
    ],
    "title": [
      "TLB and Snoop Energy-Reduction Using Virtual Caches in Low-Power Chip-Multiprocessors"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ferretti",
        "given": "Marcos"
      },
      {
        "family": "Beerel",
        "given": "Peter A."
      }
    ],
    "container-title": [
      "ESSCIRC"
    ],
    "date": [
      "2001",
      "2001-09"
    ],
    "title": [
      "Low Swing Signaling Using an Dynamic Diode-Connected Driver"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Flautner",
        "given": "Krisztian"
      },
      {
        "family": "Kim",
        "given": "Nam Sung"
      },
      {
        "family": "Martin",
        "given": "Steve"
      },
      {
        "family": "Blaauw",
        "given": "David"
      },
      {
        "family": "Mudge",
        "given": "Trevor"
      }
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "148–157"
    ],
    "title": [
      "Drowsy Caches: Simple Techniques for Reducing Leakage Power, ISCA"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gibbs",
        "given": "W.Wayt"
      }
    ],
    "date": [
      "2004",
      "2004-11"
    ],
    "pages": [
      "96–101"
    ],
    "publisher": [
      "Scientific American"
    ],
    "title": [
      "A Split at the Core"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Irwin",
        "given": "Mary Jane"
      },
      {
        "family": "Benini",
        "given": "Luca"
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Kandemir",
        "given": "Mahmut"
      }
    ],
    "container-title": [
      "Multiprocessor Systems-on-Chip",
      "Chapter"
    ],
    "date": [
      "2005",
      "2005"
    ],
    "editor": [
      {
        "family": "Jerraya",
        "given": "Ahmed"
      },
      {
        "family": "Wolf",
        "given": "Wayne"
      },
      {
        "literal": "Editors"
      }
    ],
    "location": [
      "San Francisco, California"
    ],
    "pages": [
      "21–47,"
    ],
    "publisher": [
      "Elsevier Morgan Kaufmann"
    ],
    "title": [
      "Techniques for Designing Energy-Aware MPSoCs"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Jerraya",
        "given": "Ahmed"
      },
      {
        "family": "Wolf",
        "given": "Wayne"
      }
    ],
    "date": [
      "2005"
    ],
    "editor": [
      {
        "family": "Systems-on-Chip",
        "given": "Multiprocessor"
      }
    ],
    "location": [
      "San Francisco, California"
    ],
    "publisher": [
      "Elsevier Morgan Kaufmann"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Juang",
        "given": "Philo"
      },
      {
        "family": "Wu",
        "given": "Qiang"
      },
      {
        "family": "Peh",
        "given": "Li-Shiuan"
      },
      {
        "family": "Martonosi",
        "given": "Margaret"
      },
      {
        "family": "Clark",
        "given": "Douglas W."
      }
    ],
    "container-title": [
      "Formal Energy Management of Chip Multiprocessors, ISLPED"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "127–130"
    ],
    "title": [
      "Coordinated, Distributed"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "Nam Sung"
      },
      {
        "family": "Blaauw",
        "given": "David"
      },
      {
        "family": "Mudge",
        "given": "Trevor"
      }
    ],
    "container-title": [
      "ICCAD"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "627–632"
    ],
    "title": [
      "Leakage Power Optimization Techniques for Ultra Deep Sub-Micro Multi-Level Caches"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "Soontae"
      },
      {
        "family": "Vijaykrishnan",
        "given": "N."
      },
      {
        "family": "Kandemir",
        "given": "Mahmut"
      },
      {
        "family": "Sivasubramaniam",
        "given": "Anand"
      },
      {
        "family": "Irwin",
        "given": "Mary Jane"
      }
    ],
    "container-title": [
      "ACM Transactions on Embedded Computing Systems"
    ],
    "date": [
      "2003",
      "2003-05"
    ],
    "pages": [
      "163–185"
    ],
    "title": [
      "Partitioned Instruction Cache Architecture for Energy Efficiency"
    ],
    "type": "article-journal",
    "volume": [
      "2, Number 2"
    ]
  },
  {
    "author": [
      {
        "family": "Kumar",
        "given": "Rakesh"
      },
      {
        "family": "Tullsen",
        "given": "Dean M."
      },
      {
        "family": "Jouppi",
        "given": "Norman P."
      },
      {
        "family": "Ranganathan",
        "given": "Parthasarathy"
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2005",
      "2005-11"
    ],
    "pages": [
      "32–38"
    ],
    "title": [
      "Heterogeneous Chip Multiprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "38, Number 11"
    ]
  },
  {
    "author": [
      {
        "family": "Leibson",
        "given": "Steve"
      },
      {
        "family": "Kim",
        "given": "James"
      }
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2005",
      "2005-07"
    ],
    "pages": [
      "51–59"
    ],
    "title": [
      "Configurable processors: a new era in chip design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Maxfield",
        "given": "Clive"
      }
    ],
    "date": [
      "2006",
      "2006-02-20"
    ],
    "pages": [
      "43–44,",
      "54"
    ],
    "title": [
      "Reconfigurable cores boost processor power, EETimes"
    ],
    "type": null,
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Merritt",
        "given": "Rick"
      }
    ],
    "container-title": [
      "EETimes"
    ],
    "date": [
      "2005",
      "2005-10-24"
    ],
    "pages": [
      "1,",
      "22"
    ],
    "title": [
      "Multicore ties programmers in knots"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Moreshet",
        "given": "Tali"
      },
      {
        "family": "Bahar",
        "given": "R.Iris"
      },
      {
        "family": "Herlihy",
        "given": "Maurice"
      }
    ],
    "container-title": [
      "Energy Reduction in Multiprocessor Systems Using Transactional Memory, ISLPED"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "331–334"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Mudge",
        "given": "Trevor"
      }
    ],
    "container-title": [
      "High Performance Computer Conference"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "215–224"
    ],
    "title": [
      "Power: A First Class Design Constraint for Future Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rowen",
        "given": "Chris"
      },
      {
        "family": "Leibson",
        "given": "Steve"
      }
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Upper Saddle River, New Jersey"
    ],
    "publisher": [
      "Prentice-Hall PTR"
    ],
    "title": [
      "Engineering the Complex SOC"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Tremblay",
        "given": "Marc"
      }
    ],
    "date": [
      "2005",
      "2005-09-15"
    ],
    "edition": [
      "EDN"
    ],
    "pages": [
      "77–78"
    ],
    "title": [
      "search of cool computing"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Vitkovski",
        "given": "Arseni"
      },
      {
        "family": "Haukilahti",
        "given": "Raimo"
      },
      {
        "family": "Jantsch",
        "given": "Axel"
      },
      {
        "family": "Nilsson",
        "given": "Erland"
      }
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "IEEE Norchip"
    ],
    "title": [
      "Low-power and Error Coding for Network-on-Chip Traffic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Wei",
        "given": "John"
      },
      {
        "family": "Rowen",
        "given": "Chris"
      }
    ],
    "container-title": [
      "Design Automation Conference"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Anaheim, California"
    ],
    "pages": [
      "706–711"
    ],
    "title": [
      "Implementing low-power configurable processors: practical options and tradeoffs"
    ],
    "type": "paper-conference"
  },
  {
    "date": [
      "2004"
    ],
    "genre": [
      "Technical report,"
    ],
    "title": [
      "References [1] SIA. International Technical Roadmap for Semiconductors"
    ],
    "type": "report",
    "url": [
      "http://public.itrs.net/,"
    ]
  },
  {
    "author": [
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "2000-02"
    ],
    "pages": [
      "242–252,"
    ],
    "title": [
      "A Global Wiring Paradigm for Deep Submicron Design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ho",
        "given": "R."
      },
      {
        "family": "Mai",
        "given": "K."
      },
      {
        "family": "Horowitz",
        "given": "M."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "Proceedings of IEEE"
    ],
    "date": [
      "2001-04"
    ],
    "pages": [
      "490–504,"
    ],
    "title": [
      "The Future of Wires"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J."
      },
      {
        "family": "Meindl",
        "given": "D."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2068–2077"
    ],
    "title": [
      "Compact Distributed RLC Interconnect Models – Part I: Single Line Transient, Time Delay and Overshoot Expressions"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Davis",
        "given": "J."
      },
      {
        "family": "Meindl",
        "given": "D."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "IEEE Transactions on Electron Devices"
    ],
    "date": [
      "2000-11"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "2078–2087"
    ],
    "title": [
      "Compact Distributed RLC Interconnect Models – Part II: Coupled Line Transient Expressions and Peak Crosstalk in Multilevel Networks"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  },
  {
    "author": [
      {
        "family": "Sylvester",
        "given": "D."
      },
      {
        "family": "Keutzer",
        "given": "K."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "date": [
      "2001-04"
    ],
    "pages": [
      "467–484,"
    ],
    "title": [
      "Impact of Small Process Geometries on Microarchitectures in Systems on a Chip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hemani",
        "given": "A."
      },
      {
        "family": "Jantsch",
        "given": "A."
      },
      {
        "family": "Kumar",
        "given": "S."
      },
      {
        "family": "Postula",
        "given": "A."
      },
      {
        "family": "Oberg",
        "given": "J."
      },
      {
        "family": "Millberg",
        "given": "M."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings of IEEE NorChip Conference"
    ],
    "date": [
      "2000-11"
    ],
    "title": [
      "Network on Chip: An Architecture for Billion Transistor Era"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sgroi",
        "given": "M."
      },
      {
        "family": "Sheets",
        "given": "M."
      },
      {
        "family": "Mihal",
        "given": "A."
      },
      {
        "family": "Keutzer",
        "given": "K."
      },
      {
        "family": "Malik",
        "given": "S."
      },
      {
        "family": "Rabaey",
        "given": "J."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "2001-06"
    ],
    "pages": [
      "667–672,"
    ],
    "title": [
      "Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "De-Micheli",
        "given": "G."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "2002-01"
    ],
    "pages": [
      "70–78,"
    ],
    "title": [
      "Networks on Chips: A New SoC Paradigm"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Packet",
        "given": "B.Towles Route"
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2002-06"
    ],
    "title": [
      "Not Wires: On-Chip Interconnection Networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chatha",
        "given": "Karam S."
      },
      {
        "family": "Srinivasan",
        "given": "Krishnan"
      }
    ],
    "citation-number": [
      "418"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Banerjee",
        "given": "N."
      },
      {
        "family": "Vellanki",
        "given": "P."
      },
      {
        "family": "Chatha",
        "given": "K.S."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of DATE"
    ],
    "date": [
      "2004-02"
    ],
    "location": [
      "Paris, France"
    ],
    "title": [
      "A Power and Performance Model for Network-on-Chip Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "Krishnan"
      },
      {
        "family": "Chatha",
        "given": "Karam S."
      },
      {
        "family": "Konjevod",
        "given": "Goran"
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Accepted for IEEE Transactions on VLSI"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Jalabert",
        "given": "A."
      },
      {
        "family": "Murali",
        "given": "S."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "De-Micheli",
        "given": "G."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "xpipesCompiler: A Tool for Instantiating Application Specific Networks on Chip"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Duato",
        "given": "J."
      },
      {
        "family": "Yalamanchili",
        "given": "S."
      },
      {
        "family": "Ni",
        "given": "L."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "IEEE Computer Society"
    ],
    "title": [
      "Interconnection Networks, an Engineering Approach"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sotiriadis",
        "given": "P."
      },
      {
        "family": "Chandrakasan",
        "given": "A."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "IEEE Transactions on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2002-06"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "341–350"
    ],
    "title": [
      "A Bus Energy Model for Deep Submicron Technology"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "Clark N."
      },
      {
        "family": "Dey",
        "given": "Sujit"
      },
      {
        "family": "Zhao",
        "given": "Yi"
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2001-06"
    ],
    "title": [
      "Modeling and Minimization of Interconnect Energy Dissipation in Nanometer Technologies"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Taylor",
        "given": "M.B."
      },
      {
        "family": "Kim",
        "given": "J."
      },
      {
        "family": "Miller",
        "given": "J."
      },
      {
        "family": "Wentzlaff",
        "given": "D."
      },
      {
        "family": "Ghodrat",
        "given": "F."
      },
      {
        "family": "Greenwald",
        "given": "B."
      },
      {
        "family": "Hoffman",
        "given": "H."
      },
      {
        "family": "Johnson",
        "given": "P."
      },
      {
        "family": "Lee",
        "given": "J.-W."
      },
      {
        "family": "Lee",
        "given": "W."
      },
      {
        "family": "Ma",
        "given": "A."
      },
      {
        "family": "Saraf",
        "given": "A."
      },
      {
        "family": "Seneski",
        "given": "M."
      },
      {
        "family": "Shnidman",
        "given": "N."
      },
      {
        "family": "Strumpen",
        "given": "V."
      },
      {
        "family": "Frank",
        "given": "M."
      },
      {
        "family": "Amarasinghe",
        "given": "S."
      },
      {
        "family": "Agrawal",
        "given": "A."
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2002-03"
    ],
    "pages": [
      "25–35,"
    ],
    "title": [
      "The RAW Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "Chi-Hsiang"
      },
      {
        "family": "Varvarigos",
        "given": "Emmanouel A."
      },
      {
        "family": "Parhami",
        "given": "Behrooz"
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "International Conference on Parallel Processing"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "33–40,"
    ],
    "title": [
      "Multilayer VLSI Layout for Interconnection Networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Greenberg",
        "given": "Ronald I."
      },
      {
        "family": "Guan",
        "given": "Lee"
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "Information Processing Letters"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "41–46"
    ],
    "title": [
      "On the Area of Hypercube Layouts"
    ],
    "type": "article-journal",
    "volume": [
      "84"
    ]
  },
  {
    "author": [
      {
        "family": "Even",
        "given": "Shimon"
      },
      {
        "family": "Kupershtok",
        "given": "Roni"
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "SODA ’02: Proceedings of the Thirteenth Annual ACM-SIAM Symposium on Discrete Algorithms"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Philadelphia, PA, USA"
    ],
    "pages": [
      "366–371,"
    ],
    "publisher": [
      "Society for Industrial and Applied Mathematics"
    ],
    "title": [
      "Layout Area of the Hypercube: (Extended Abstract"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yeh",
        "given": "Chi-Hsiang"
      },
      {
        "family": "Varvarigos",
        "given": "Emmanouel A."
      },
      {
        "family": "Parhami",
        "given": "Behrooz"
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Proceedings of Symposium on Frontiers of Massively Parallel Computation"
    ],
    "date": [
      "1999-02"
    ],
    "pages": [
      "98–105,"
    ],
    "title": [
      "Efficient VLSI Layouts of Hypercubic Networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "Andre"
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Twelfth Annual ACM Symposium on Parallel Algorithms and Architectures"
    ],
    "date": [
      "2000-07"
    ],
    "title": [
      "Multilayer Layout for Butterfly Fat-Tree"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sait",
        "given": "S.M."
      },
      {
        "family": "Youssef",
        "given": "H."
      }
    ],
    "citation-number": [
      "23"
    ],
    "date": [
      "1994"
    ],
    "publisher": [
      "McGraw-Hill Inc"
    ],
    "title": [
      "VLSI Physical Design Automation: Theory and Practice"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "P."
      },
      {
        "family": "Kuh",
        "given": "E.S."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2000-06"
    ],
    "location": [
      "Los Angeles, California"
    ],
    "title": [
      "Floorplan Sizing by Linear Programming Approximation"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kim",
        "given": "J.G."
      },
      {
        "family": "Kim",
        "given": "Y.D."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "IEEE Transactions on CAD"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "title": [
      "A Linear Programming Based Algorithm for Floorplanning in VLSI Design"
    ],
    "type": "article-journal",
    "volume": [
      "22"
    ]
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Seitz",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1987"
    ],
    "title": [
      "Deadlock-free Message Routing in Multi-Processor Interconnection Networks"
    ],
    "type": "article-journal",
    "volume": [
      "C-36(5):547–553"
    ]
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Marculescu",
        "given": "R."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "ASP-DAC"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "Krishnan"
      },
      {
        "family": "Chatha",
        "given": "Karam S."
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proceedings of International Symposium in Low Power Electronic Design"
    ],
    "date": [
      "2005-08"
    ],
    "location": [
      "San Diego, CA"
    ],
    "title": [
      "A Technique for Low Energy Mapping and Routing in Network-on-Chip Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fiduccia",
        "given": "C.M."
      },
      {
        "family": "Mattheyses",
        "given": "R.M."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "1982"
    ],
    "title": [
      "A Linear-Time Heuristic for Improving Network Partitions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sherwani",
        "given": "Naveed"
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Algorithms for VLSI Physical Design Automation"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Leon-Garcia",
        "given": "A."
      },
      {
        "family": "Widjaja",
        "given": "I."
      }
    ],
    "citation-number": [
      "31"
    ],
    "date": [
      "2000"
    ],
    "publisher": [
      "McGraw Hill"
    ],
    "title": [
      "Communication Networks, Fundamental Concepts and Key Architectures"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Seigel",
        "given": "H.J."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1979-12"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "907–917"
    ],
    "title": [
      "A Model of SIMD Machines and a Comparison of Various Interconnection Networks"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "citation-number": [
      "33"
    ],
    "date": [
      "1987-06"
    ],
    "editor": [
      {
        "family": "Bhuyan",
        "given": "L.N."
      }
    ],
    "note": [
      "Special Issue: Interconnection Networks."
    ],
    "publisher": [
      "IEEE Computer"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "1990-06"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "775–785"
    ],
    "title": [
      "Performance Analysis of k-ary n-cube Interconnection Network"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Draper",
        "given": "J.F."
      },
      {
        "family": "Ghosh",
        "given": "J."
      }
    ],
    "citation-number": [
      "35"
    ],
    "container-title": [
      "Journal of Parallel and Distributed Computing"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "202–214"
    ],
    "title": [
      "A Comprehensive Analytical Model for Wormhole Routing in Multicomputer Systems"
    ],
    "type": "article-journal",
    "volume": [
      "23"
    ]
  },
  {
    "author": [
      {
        "family": "Ligon",
        "given": "W.B.",
        "suffix": "III"
      },
      {
        "family": "Ramachandran",
        "given": "U."
      }
    ],
    "citation-number": [
      "36"
    ],
    "container-title": [
      "IEEE Transactions on Parallel and Distributed Systems"
    ],
    "date": [
      "1997-07"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "681–694"
    ],
    "title": [
      "Towards a More Realistic Performance Evaluation of Interconnection Networks"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Andriahantenaina",
        "given": "A."
      },
      {
        "family": "Greiner",
        "given": "A."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "Micro-Network for SoC: Implementation of a 32-Port SPIN Network"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Andriahantenaina",
        "given": "A."
      },
      {
        "family": "Charlery",
        "given": "H."
      },
      {
        "family": "Greiner",
        "given": "A."
      },
      {
        "family": "Mortiez",
        "given": "L."
      },
      {
        "family": "Zeferino",
        "given": "C.A."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2003-03"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "SPIN: A Scalable, Packet Switched, on-Chip Micro-Network"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Siguenza-Tortosa",
        "given": "D."
      },
      {
        "family": "Nurmi",
        "given": "J."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "Proceedings of IASTED International Conference on Communication Systems and Network"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Malaga, Spain"
    ],
    "title": [
      "Proteo: A New Approach to Networkon-Chip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Millberg",
        "given": "Mikael"
      },
      {
        "family": "Nilsson",
        "given": "Erland"
      },
      {
        "family": "Thid",
        "given": "Rikard"
      },
      {
        "family": "Kumar",
        "given": "Shashi"
      },
      {
        "family": "Jantsch",
        "given": "Axel"
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "VLSI Design Conference"
    ],
    "date": [
      "2004-01"
    ],
    "location": [
      "Mumbai, India"
    ],
    "title": [
      "The Nostrum Backbone – A Communication Protocol Stack for Networks on Chip"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Millberg",
        "given": "Mikael"
      },
      {
        "family": "Nilsson",
        "given": "Erland"
      },
      {
        "family": "Thid",
        "given": "Rikard"
      },
      {
        "family": "Jantsch",
        "given": "Axel"
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2004-02"
    ],
    "pages": [
      "890–895,"
    ],
    "title": [
      "Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Dielissen",
        "given": "John"
      },
      {
        "family": "Radulescu",
        "given": "Andrei"
      },
      {
        "family": "Goossens",
        "given": "Kees"
      },
      {
        "family": "Rijpkema",
        "given": "Edwin"
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "IP-Based SOC Design"
    ],
    "date": [
      "2003-11"
    ],
    "title": [
      "Concepts and Implementation of the Philips Network-on-Chip"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Rijpkema",
        "given": "E."
      },
      {
        "family": "Goossens",
        "given": "K.G.W."
      },
      {
        "family": "Radulescu",
        "given": "A."
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Trade Offs in the Design of a Router with Both Guaranteed Best-Effort Services for Networks on Chip"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Vellanki",
        "given": "Praveen"
      },
      {
        "family": "Banerjee",
        "given": "Nilanjan"
      },
      {
        "family": "Chatha",
        "given": "Karam S."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI"
    ],
    "date": [
      "2004-04"
    ],
    "location": [
      "Boston, MA"
    ],
    "title": [
      "Quality of Service and Error Control Techniques for Network-on-Chip Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Vellanki",
        "given": "Praveen"
      },
      {
        "family": "Banerjee",
        "given": "Nilanjan"
      },
      {
        "family": "Chatha",
        "given": "Karam S."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Integration, The VLSI Journal"
    ],
    "date": [
      "2005-01"
    ],
    "pages": [
      "353–382"
    ],
    "title": [
      "Qualityof-Service and Error Control Techniques for Mesh based Network-on-Chip Architectures”"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "family": "Zimmer",
        "given": "H."
      },
      {
        "family": "Jantsch",
        "given": "A."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "ISSS/CODES"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "A Fault Model Notation and Error-Control Scheme for Switch-to-Switch Buses in a Network-on-Chip"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Worm",
        "given": "F."
      },
      {
        "family": "Ienne",
        "given": "P."
      },
      {
        "family": "Thiran",
        "given": "P."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Proceedings of ISSS"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Kyoto, Japan"
    ],
    "title": [
      "An Adaptive Low-Power Transmission Scheme for On-Chip Networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "X."
      },
      {
        "family": "Peh",
        "given": "L.-S."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "Proceedings of ISLPED"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "Seoul, Korea"
    ],
    "title": [
      "Leakage Power Modeling and Optimization in Interconnection Networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Nilsson",
        "given": "E."
      },
      {
        "family": "Oberg",
        "given": "J."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Proceedings of ISSS-CODES"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Reducing Power and Latency in 2-D Mesh NoC Using Globally Pseudochronous and Locally Synchronous Clocking"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Brooks",
        "given": "David"
      },
      {
        "family": "Tiwari",
        "given": "Vivek"
      },
      {
        "family": "Martonosi",
        "given": "Margaret"
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "International Symposium on Computer Architecture"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "83–94,"
    ],
    "title": [
      "Wattch: a Framework for Architectural-Level Power Analysis and Optimizations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "W."
      },
      {
        "family": "Vijaykrishna",
        "given": "N."
      },
      {
        "family": "Kandemir",
        "given": "M."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Proceedings of Design Automation Conference"
    ],
    "date": [
      "2000-06"
    ],
    "title": [
      "The Design and Use of SimplePower: A Cycle-Accurate Energy Estimation Tool"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pamunuwa",
        "given": "D."
      },
      {
        "family": "Oberg",
        "given": "J."
      },
      {
        "family": "Zheng",
        "given": "L.R."
      },
      {
        "family": "Millberg",
        "given": "M."
      },
      {
        "family": "Jantsch",
        "given": "A."
      },
      {
        "family": "Tenhunen",
        "given": "H."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "IFIP International Conference on Very Large Scale Integration(VLSI-SOC"
    ],
    "date": [
      "2003-12"
    ],
    "location": [
      "Darmstadt, Germany"
    ],
    "pages": [
      "362–367,"
    ],
    "title": [
      "Layout, Performance and Power Trade-Offs in Meshbased Network-on-Chip Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bolotin",
        "given": "Evgeny"
      },
      {
        "family": "Cidon",
        "given": "Israel"
      },
      {
        "family": "Ginosar",
        "given": "Ran"
      },
      {
        "family": "Kolodny",
        "given": "Avinoam"
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "Integration – the VLSI journal"
    ],
    "date": [
      "2003-11"
    ],
    "title": [
      "Cost Considerations in Network-on-Chip"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "T.T."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Proceedings of DAC"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Analysis of Power Consumption on Switch Fabrics in Network Routers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Wang",
        "given": "H.-S."
      },
      {
        "family": "Peh",
        "given": "L.-S."
      },
      {
        "family": "Malik",
        "given": "S."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "International Symposium on Microarchitecture"
    ],
    "date": [
      "2002-11"
    ],
    "location": [
      "Istanbul, Turkey"
    ],
    "title": [
      "Orion: A Power-Performance Simulator for Interconnection Network"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chan",
        "given": "J."
      },
      {
        "family": "Parameswaran",
        "given": "S."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "2005-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "NoCEE: Energy Macro-Model Extraction Methodology for Network-on-Chip Routers”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hu",
        "given": "J."
      },
      {
        "family": "Marculescu",
        "given": "Radu"
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Murali",
        "given": "S."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "DATE"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Bandwidth-Constrained Mapping of Cores onto NoC Architectures"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Ascia",
        "given": "G."
      },
      {
        "family": "Catania",
        "given": "V."
      },
      {
        "family": "Palesi",
        "given": "M."
      }
    ],
    "citation-number": [
      "59"
    ],
    "container-title": [
      "Proceedings of ISSS-CODES"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Multi-Objective Mapping for Meshbased NoC Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "K."
      },
      {
        "family": "Chatha",
        "given": "K.S."
      },
      {
        "family": "Konjevod",
        "given": "Goran"
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "Proceedings of IEEE International Conference on Computer Design (ICCD"
    ],
    "date": [
      "2004-10"
    ],
    "location": [
      "San Jose, USA"
    ],
    "title": [
      "Linear Programming based Techniques for Synthesis of Network-on-Chip Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "Krishnan"
      },
      {
        "family": "Chatha",
        "given": "Karam S."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "Proceedings of ACM/IEEE Asia-South Pacific Design Automation Conference (ASP-DAC"
    ],
    "date": [
      "2005-01"
    ],
    "location": [
      "Shanghai, China"
    ],
    "title": [
      "SAGA: Synthesis Technique for Guaranteed Throughput NoC Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Murali",
        "given": "S."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "62"
    ],
    "container-title": [
      "Proceedings of ASPDAC"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "Mapping and Physical Planning of Networks-on-Chip Architectures with Quality-of-Service Guarantees"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ogras",
        "given": "U.Y."
      },
      {
        "family": "Marculescu",
        "given": "R."
      }
    ],
    "citation-number": [
      "63"
    ],
    "container-title": [
      "Proceedings of DATE"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "Krishnan"
      },
      {
        "family": "Chatha",
        "given": "Karam S."
      },
      {
        "family": "Konjevod",
        "given": "Goran"
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "Proceedings of International Conference on Computer-Aided Design"
    ],
    "date": [
      "2005-11"
    ],
    "location": [
      "San Jose, CA"
    ],
    "title": [
      "An Automated Technique for Topology and Route Generation of Application Specific on-Chip Interconnection Networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Srinivasan",
        "given": "K."
      },
      {
        "family": "Chatha",
        "given": "K.S."
      }
    ],
    "citation-number": [
      "65"
    ],
    "container-title": [
      "Proceedings of Design Automation and Test in Europe"
    ],
    "date": [
      "2006-03"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Pinto",
        "given": "A."
      },
      {
        "family": "Carloni",
        "given": "L.P."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "66"
    ],
    "container-title": [
      "ICCD"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Efficient Synthesis of Networks on Chip"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "J.M."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "International Conference on Hardware/Software Codesign and System Synthesis (CODES-ISSS"
    ],
    "date": [
      "2003-10"
    ],
    "pages": [
      "159–161,"
    ],
    "title": [
      "Programmer’s Views of SoCs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Karim",
        "given": "F."
      },
      {
        "family": "Mellan",
        "given": "A."
      },
      {
        "family": "Nguyen",
        "given": "A."
      },
      {
        "family": "Aydonat",
        "given": "U."
      },
      {
        "family": "Abdelrahman",
        "given": "T."
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "56–66,"
    ],
    "title": [
      "A multilevel computing architecture for embedded multimedia applications"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "J.M."
      },
      {
        "family": "Thomas",
        "given": "D.E."
      },
      {
        "family": "Bobrek",
        "given": "A."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "International Conference on Hardware/Software Codesign and System Synthesis (CODES-ISSS"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "54–59,"
    ],
    "title": [
      "Benchmark-based design strategies for single chip heterogeneous multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cassidy",
        "given": "A.S."
      },
      {
        "family": "Paul",
        "given": "J.M."
      },
      {
        "family": "Thomas",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "4"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "954–959,"
    ],
    "title": [
      "Layered, multi-threaded, highlevel performance design, 6th Design, Automation and Test in Europe (DATE"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Paul",
        "given": "J.M."
      },
      {
        "family": "Bobrek",
        "given": "A."
      },
      {
        "family": "Nelson",
        "given": "J.E."
      },
      {
        "family": "Pieper",
        "given": "J.J."
      },
      {
        "family": "Thomas",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "40th Design Automation Conference (DAC"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "408–411,"
    ],
    "title": [
      "Schedulers as model-based design elements in programmable heterogeneous multiprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Bobrek",
        "given": "A."
      },
      {
        "family": "Pieper",
        "given": "J.J."
      },
      {
        "family": "Nelson",
        "given": "J.E."
      },
      {
        "family": "Paul",
        "given": "J.M."
      },
      {
        "family": "Thomas",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Automation and Test in Europe"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "1144–1149,"
    ],
    "title": [
      "Modeling shared resource contention using a hybrid simulation/analytical approach, Design"
    ],
    "type": "article-journal",
    "volume": [
      "DATE), Vol. 2"
    ]
  },
  {
    "author": [
      {
        "family": "Seitz",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "7"
    ],
    "date": [
      "1980"
    ],
    "editor": [
      {
        "family": "Mead",
        "given": "C."
      },
      {
        "family": "Conway",
        "given": "L."
      }
    ],
    "location": [
      "Reading, MA"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "System timing, Introduction to VLSI Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Weiyu",
        "given": "T."
      },
      {
        "family": "Gupta",
        "given": "R."
      },
      {
        "family": "Nicolau",
        "given": "A."
      }
    ],
    "citation-number": [
      "8"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "443–448,"
    ],
    "title": [
      "Power savings in embedded processors through decode filter cache, 5th Design Automation and Test in Europe (DATE"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Meyer",
        "given": "B.H."
      },
      {
        "family": "Pieper",
        "given": "J.J."
      },
      {
        "family": "Paul",
        "given": "J.M."
      },
      {
        "family": "Nelson",
        "given": "J.E."
      },
      {
        "family": "Pieper",
        "given": "S.M."
      },
      {
        "family": "Rowe",
        "given": "A.G."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "IEEE Transactions on Computers"
    ],
    "date": [
      "2005-06"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "Power-performance simulation and design strategies for singlechip heterogeneous multiprocessors"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Burd",
        "given": "T.D."
      },
      {
        "family": "Pering",
        "given": "T.A."
      },
      {
        "family": "Stratakos",
        "given": "A.J."
      },
      {
        "family": "Brodersen",
        "given": "R.W."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Journal of Solid-State Circuits"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1571–1580,"
    ],
    "title": [
      "Power-Performance Modeling and Design for Heterogeneous Multiprocessors 447",
      "A dynamic voltage scaled micro-processor system"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Henning",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Computer"
    ],
    "date": [
      "2000-07"
    ],
    "issue": [
      "7"
    ],
    "title": [
      "SPEC CPU2000: measuring CPU performance in the New Millennium"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Woo",
        "given": "S."
      },
      {
        "family": "Ohara",
        "given": "M."
      },
      {
        "family": "Torrie",
        "given": "E."
      },
      {
        "family": "Sing",
        "given": "J."
      },
      {
        "family": "Gupta",
        "given": "A."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "International Symposium on Computer Architecture"
    ],
    "date": [
      "1995-06"
    ],
    "title": [
      "The SPLASH-2 programs: characterization and methodological considerations"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Dally",
        "given": "W.J."
      },
      {
        "family": "Towles",
        "given": "B."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Design Automation Conference 2001"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "Route packets, not wires: on-chip interconnection networks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Babighian",
        "given": "P."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Macii",
        "given": "E."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "Proceedings of the Design, Automation and Test in Europe (DATE"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Sizing and characterization of leakage-control cells for layout-aware distributed power-gating"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "15"
    ],
    "date": [
      "2005"
    ],
    "note": [
      "ARM7TDMI,"
    ],
    "type": null,
    "url": [
      "http://www.arm.com/products/CPUs/ARM7TDMI.html,"
    ]
  },
  {
    "author": [
      {
        "given": "ARM1136J-S."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "2005"
    ],
    "type": null,
    "url": [
      "http://www.arm.com/products/CPUs/ARM1136JFS."
    ]
  },
  {
    "citation-number": [
      "17"
    ],
    "date": [
      "2005"
    ],
    "title": [
      "TriCoreTM 1 – 32-bit MCU-DSP Architecture, http://www.infineon. com/ cgi/ecrm.dll/ecrm/scripts/prod ov.jsp?oid=30926&cat oid= −83 62& stlnocount=true"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Mamidipaka",
        "given": "M."
      },
      {
        "given": "N."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "2004"
    ],
    "genre": [
      "CECS Technical Report #04-28,"
    ],
    "publisher": [
      "University of California Irvine"
    ],
    "title": [
      "Dutt, eCacti: an enhanced power estimation model for on-chip caches"
    ],
    "type": "report"
  },
  {
    "citation-number": [
      "19"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "TriCore 32-bit Unified Processor DSP Kernel Benchmarks"
    ],
    "type": null,
    "url": [
      "http://"
    ],
    "volume": [
      "45812&parent oid=30926"
    ]
  },
  {
    "author": [
      {
        "given": "Chipdir"
      }
    ],
    "citation-number": [
      "20"
    ],
    "date": [
      "2005"
    ],
    "type": null,
    "url": [
      "http://www.xs4all.nl/"
    ]
  },
  {
    "citation-number": [
      "21"
    ],
    "date": [
      "2001"
    ],
    "title": [
      "ARM7TDMI Product Overview"
    ],
    "type": null,
    "url": [
      "http://www.arm.com/pdfs/DVI0027B"
    ]
  },
  {
    "citation-number": [
      "22"
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "arm.com/pdfs/DDI0210B 7TDMI R4.pdf,"
    ],
    "title": [
      "ARM7TDMI (Rev 4) Technical Reference Manual"
    ],
    "type": null,
    "url": [
      "http://www."
    ]
  },
  {
    "citation-number": [
      "23"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "The ARM11 Microarchitecture, http://www.arm.com/pdfs/ARM11 MicroarchitectureWhite Paper.pdf"
    ],
    "type": null
  },
  {
    "citation-number": [
      "24"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "ARM1026EJ-S r0p2 TRM",
      "arm1136 r0p2 trm.pdf"
    ],
    "type": null,
    "url": [
      "http://www.arm.com/pdfs/DDI0211E"
    ]
  },
  {
    "author": [
      {
        "family": "Adam",
        "given": "T.L."
      },
      {
        "family": "Chandy",
        "given": "K.M."
      },
      {
        "family": "Dickson",
        "given": "J.R."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Communications of the ACM"
    ],
    "date": [
      "1974-12"
    ],
    "pages": [
      "685–690,"
    ],
    "title": [
      "A comparison of list schedules for parallel processing systems"
    ],
    "type": "article-journal",
    "volume": [
      "17"
    ]
  },
  {
    "author": [
      {
        "literal": "JoAnn M. Paul and Brett H. Meyer [26] B.A. Shirazi, A.R. Hurson, K.M. Kavi"
      }
    ],
    "citation-number": [
      "448"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Los Alamitos, CA"
    ],
    "publisher": [
      "IEEE Computer Society Press"
    ],
    "title": [
      "Scheduling and Load Balancing in Parallel and Distributed Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Jalabert",
        "given": "A."
      },
      {
        "family": "Murali",
        "given": "S."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.D."
      }
    ],
    "citation-number": [
      "27"
    ],
    "note": [
      "7th Design, Automation and Test in Europe (DATE), 2004."
    ],
    "title": [
      "xpipesCompiler: a tool for instantiating application specific networks on Chip"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hennessy",
        "given": "J.L."
      },
      {
        "family": "Patterson",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "28"
    ],
    "date": [
      "2003"
    ],
    "edition": [
      "Third"
    ],
    "pages": [
      "112, 138–9,"
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Computer Architecture"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ye",
        "given": "T.T."
      },
      {
        "family": "Benini",
        "given": "L."
      },
      {
        "family": "Micheli",
        "given": "G.D."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "39th Design Automation Conference (DAC"
    ],
    "date": [
      "2002"
    ],
    "title": [
      "Analysis of power consumption on switch fabrics in network routers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Meyer",
        "given": "B.H."
      }
    ],
    "citation-number": [
      "30"
    ],
    "genre": [
      "CMU-CSSI Tech Report No. CSSI 05-04."
    ],
    "title": [
      "Toward a new definition of optimality for programmable embedded systems"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Burks",
        "given": "A."
      },
      {
        "family": "Goldstein",
        "given": "H."
      },
      {
        "family": "Neumann",
        "given": "J.",
        "particle": "von"
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1946"
    ],
    "genre": [
      "US Army Ordnance Department Report,"
    ],
    "title": [
      "Preliminary discussion of the logical design of an electronic computing instrument"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Goldstein",
        "given": "H."
      },
      {
        "family": "Neumann",
        "given": "J.",
        "particle": "von"
      },
      {
        "family": "Burks",
        "given": "A."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1947"
    ],
    "publisher": [
      "Princeton IAS"
    ],
    "title": [
      "Report on the mathematical and logical aspects of an electronic computing instrument"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Smith",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "3"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Application Specific Integrated Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hartenstein",
        "given": "R."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Proceedings of IEEE International Symposium on Innovative Systems (ISIS), October 9–11"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Austin, Texas"
    ],
    "title": [
      "The Microprocessor Is No more General Purpose"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rizzatti",
        "given": "L."
      }
    ],
    "citation-number": [
      "5"
    ],
    "note": [
      "or How FPGA-Based Prototypes Can Replace ASIC Emulators); EDA Alert e-Newsletter PlanetEE, February 18, 2003,"
    ],
    "title": [
      "Is there any future for ASIC emulators?"
    ],
    "type": null,
    "url": [
      "www.planetee.com"
    ]
  },
  {
    "author": [
      {
        "given": "T."
      }
    ],
    "citation-number": [
      "6"
    ],
    "date": [
      "August 27–30, 2000",
      "2000"
    ],
    "location": [
      "Villach, Austria",
      "Heidelberg/New York"
    ],
    "publisher": [
      "Springer Verlag"
    ],
    "title": [
      "Makimoto (keynote): The Rising Wave of Field-Programmability; FPL 2000"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "J."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proceedings Escola de Microeletronica da SBC – Sul (EMICRO 2003"
    ],
    "date": [
      "2003-09"
    ],
    "location": [
      "Brasil"
    ],
    "publisher": [
      "Rio Grande"
    ],
    "title": [
      "Becker (invited tutorial): Reconfigurable Computing Systems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "J."
      },
      {
        "given": "S."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "International Journal on Embedded Systems"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Vernalde (editors): Advances in Reconfigurable Architectures – Part 1; special issue"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "J."
      },
      {
        "given": "S."
      }
    ],
    "citation-number": [
      "9"
    ],
    "container-title": [
      "International Journal on Embedded Systems"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Vernalde (editors): Advances in Reconfigurable Architectures – Part 2; special issue"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Faggin",
        "given": "F."
      },
      {
        "family": "Hoff",
        "given": "M."
      },
      {
        "family": "Mazor",
        "given": "S."
      },
      {
        "family": "Shima",
        "given": "M."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "1996-12"
    ],
    "title": [
      "The history of 4004"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "What are the Solutions? Seminar on Dynamically Reconfigurable Architectures"
    ],
    "date": [
      "April 2–7, 2006"
    ],
    "location": [
      "Dagstuhl Castle, Wadern, Germany"
    ],
    "title": [
      "Hartenstein (invited talk): Reconfigurable supercomputing: What are the Problems?"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "in conjunction with the 19th International Conference on Architecture of Computing Systems (ARCS 2006",
      "March"
    ],
    "date": [
      "2006",
      "March 13–16, 2006"
    ],
    "note": [
      "Frankfurt/Main, German"
    ],
    "title": [
      "Hartenstein (opening keynote): From Organic Computing to Reconfigurable Computing; 8th Workshop on Parallel Systems and Algorithms (PASA 2006",
      "Frankfurt/Main, Germany"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "Winter International Symposium on Information and Communication Technologies (WISICT 2005), Cape Town, South Africa"
    ],
    "date": [
      "January 3–6, 2005"
    ],
    "title": [
      "Hartenstein (opening keynote): Supercomputing goes reconfigurable – About key issues and their impact on CS education"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "18th International Parallel and Distributed Processing Symposium (IPDPS), April 26–30, 2004"
    ],
    "location": [
      "Santa Fe, New Mexico, USA"
    ],
    "title": [
      "Hartenstein (plenum keynote address): Software or Configware? About the Digital Divide of Computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "2004 ACM International Conference on Computing Frontiers (CF04"
    ],
    "date": [
      "April 14–18, 2004"
    ],
    "location": [
      "Ischia, Italy"
    ],
    "title": [
      "Hartenstein (invited presentation): The Digital Divide of Computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "12th Euromicro Conference on Parallel, Distributed and Network based Processing (PDP04); February 11–13"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Spain"
    ],
    "title": [
      "Hartenstein (invited keynote address): The Impact of Morphware on Parallel Computing",
      "A Coruna"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chinnery",
        "given": "D."
      },
      {
        "given": "K."
      }
    ],
    "citation-number": [
      "17"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Keutzer: Closing the Gap between ASIC & Custom"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "1996"
    ],
    "title": [
      "Grove: Only the Paranoid Survive"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Gaffar",
        "given": "A.A."
      },
      {
        "family": "Luk",
        "given": "W."
      }
    ],
    "citation-number": [
      "19"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "FCCM"
    ],
    "title": [
      "Accelerating Radiosity Calculations"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "2004 MAPLD International Conference"
    ],
    "date": [
      "September 8–10, 2004"
    ],
    "location": [
      "Washington, D.C, USA"
    ],
    "title": [
      "Gokhale et al.: Acceleration of Traffic Simulation on Reconfigurable Hardware"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "F."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Picocomputing"
    ],
    "date": [
      "2006"
    ],
    "note": [
      "URL: [22"
    ],
    "title": [
      "Dittrich: World’s Fastest Lanman/NTLM Key Recovery Server Shipped"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "22"
    ],
    "type": null,
    "url": [
      "http://www.picocomputing.com/press/KeyRecoveryServer.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Gaj",
        "given": "K."
      },
      {
        "family": "El-Ghazawi",
        "given": "T."
      }
    ],
    "citation-number": [
      "23"
    ],
    "date": [
      "July 11–13, 2005"
    ],
    "location": [
      "Urbana-Champaign, IL, USA"
    ],
    "note": [
      "URL: [24"
    ],
    "title": [
      "Cryptographic Applications; RSSI Reconfigurable Systems Summer Institute"
    ],
    "type": null
  },
  {
    "citation-number": [
      "24"
    ],
    "type": null,
    "url": [
      "http://www.ncsa.uiuc.edu/Conferences/RSSI/presentations.html"
    ]
  },
  {
    "author": [
      {
        "family": "Hammes",
        "given": "J."
      },
      {
        "given": "D."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Systems; RSSI Reconfigurable Systems Summer Institute"
    ],
    "date": [
      "July 11–13, 2005"
    ],
    "location": [
      "Urbana-Champaign, IL, USA"
    ],
    "title": [
      "Poznanovic: Application Development on the SRC Computers, Inc"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "literal": "ASM = Auto-Sequencing Memory"
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "Roelandts (keynote): FPGAs and the Era of Field Programmability; International Conference on Field Programmable Logic and Applications (FPL), August 29–September 1, 2004"
    ],
    "location": [
      "Antwerp, Belgium"
    ],
    "note": [
      "28] J. Rabaey: Reconfigurable Processing: The Solution to Low-Power Programmable DSP; ICASSP 1997 [29] Y. Gu et al.: FPGA Acceleration of Molecular Dynamics Computations; FCCM 2004 URL: [30] [30",
      "31] A. Alex, J. Rose et al.: Hardware Accelerated Novel Protein Identification; FPL 2004"
    ],
    "title": [
      "DSP = Digital Signal Processing; EDA = Electronics Design Automation; ESL = Electronic System-Level Design; FIR = Finite Impulse Response; FPGA = Field-Programmable Gate-Array; MAC = Multiply and Accumulate; PU = Processing Unit rDPA = reconfigurable Data Path Array; rDPU = reconfigurable Data Path Unit; rE = reconfigurable Element [27] W"
    ],
    "type": "paper-conference",
    "url": [
      "http://www.bu.edu/caadlab/FCCM05.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Nallatech",
        "given": "N.N."
      }
    ],
    "citation-number": [
      "32"
    ],
    "date": [
      "2005"
    ],
    "genre": [
      "press release,"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Singpiel",
        "given": "H."
      },
      {
        "family": "Jacobi",
        "given": "C."
      }
    ],
    "citation-number": [
      "33"
    ],
    "container-title": [
      "ISC"
    ],
    "date": [
      "2003-06"
    ],
    "location": [
      "Heidelberg, Germany URL"
    ],
    "note": [
      "34"
    ],
    "title": [
      "Exploring the Benefits of FPGA-Processor Technology for Genome Analysis at Acconovis"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "34"
    ],
    "type": null,
    "url": [
      "http://www.hoise.com/vmw/03/articles/vmw/LV-PL-06-03-9.html"
    ]
  },
  {
    "author": [
      {
        "given": "N.N."
      }
    ],
    "citation-number": [
      "35"
    ],
    "date": [
      "2004"
    ],
    "publisher": [
      "National Cancer Institute"
    ],
    "title": [
      "Starbridge): Smith-Waterman pattern matching"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "36"
    ],
    "date": [
      "2003"
    ],
    "genre": [
      "Master Thesis,"
    ],
    "publisher": [
      "University of Toronto"
    ],
    "title": [
      "Darabiha: Video-Rate Stereo Vision on Reconfigurable Hardware"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "McCready",
        "given": "R."
      }
    ],
    "citation-number": [
      "37"
    ],
    "date": [
      "2000"
    ],
    "genre": [
      "Master thesis,"
    ],
    "publisher": [
      "University of Toronto"
    ],
    "title": [
      "Real-Time Face Detection on a Configurable Hardware Platform"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Fry",
        "given": "T."
      },
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Proceedings of FCCM 2002"
    ],
    "title": [
      "Hyperspectral Image Compression on Reconfigurable Platforms"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Buxa",
        "given": "P."
      },
      {
        "given": "D."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "COTS J"
    ],
    "date": [
      "2005-10"
    ],
    "note": [
      "40"
    ],
    "title": [
      "Caliga: Reconfigurable Processing Design Suits UAV Radar Apps"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "40"
    ],
    "title": [
      "UAVs COTS-Journal Oct05.pdf"
    ],
    "type": null,
    "url": [
      "http://www.srccomp.com/ReconfigurableProcessing"
    ]
  },
  {
    "citation-number": [
      "41"
    ],
    "type": null,
    "url": [
      "http://helios.informatik.uni-kl.de/RCeducation/"
    ]
  },
  {
    "author": [
      {
        "family": "Porter",
        "given": "R."
      }
    ],
    "citation-number": [
      "42"
    ],
    "date": [
      "2001"
    ],
    "location": [
      "Brisbane, Australia"
    ],
    "note": [
      "43"
    ],
    "publisher": [
      "Queensland University"
    ],
    "title": [
      "Evolution on FPGAs for Feature Extraction; Ph.D.thesis"
    ],
    "type": null
  },
  {
    "citation-number": [
      "43"
    ],
    "type": null,
    "url": [
      "http://www.pooka.lanl.gov/content/pooka/green/Publications"
    ]
  },
  {
    "author": [
      {
        "given": "E."
      }
    ],
    "citation-number": [
      "44"
    ],
    "date": [
      "July 11–13, 2005"
    ],
    "location": [
      "Urbana-Champaign, IL,USA"
    ],
    "title": [
      "Chitalwala: Starbridge Solutions to Supercomputing Problems; RSSI Reconfigurable Systems Summer Institute"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Haynes",
        "given": "S.D."
      },
      {
        "family": "Cheung",
        "given": "P.Y.K."
      },
      {
        "family": "Luk",
        "given": "W."
      },
      {
        "family": "Stone",
        "given": "J."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Proceedings of FPL 1999"
    ],
    "title": [
      "SONIC – A Plug-In Architecture for Video Processing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Kuulusa",
        "given": "M."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Publ"
    ],
    "pages": [
      "47"
    ],
    "publisher": [
      "Tampere University of Technology"
    ],
    "title": [
      "DSP Processor Based Wireless System Design"
    ],
    "type": "article-journal",
    "volume": [
      "296"
    ]
  },
  {
    "citation-number": [
      "47"
    ],
    "type": null,
    "url": [
      "http://edu.cs.tut.fi/kuulusa296.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Schafer",
        "given": "B."
      },
      {
        "family": "Quigley",
        "given": "S."
      },
      {
        "family": "Chan",
        "given": "A."
      }
    ],
    "citation-number": [
      "48"
    ],
    "container-title": [
      "15th ASCE Engineering Mechanics Conference"
    ],
    "date": [
      "June 2–5, 2002"
    ],
    "location": [
      "New York, NY"
    ],
    "publisher": [
      "49"
    ],
    "title": [
      "Implementation of The Discrete Element Method Using Reconfigurable Computing (FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "49"
    ],
    "type": null,
    "url": [
      "http://www.civil.columbia.edu/em2002/proceedings/papers/126.pdf"
    ]
  },
  {
    "citation-number": [
      "50"
    ],
    "date": [
      "March 19–21, 2003"
    ],
    "location": [
      "Basel, Switzerland"
    ],
    "title": [
      "G.Lienhart:BeschleunigungHydrodynamischer N-Korper-Simulationen mit Rekonfigurierbaren Rechenystemen; 33rd Speedup/19th PARS Worksh"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Steiner",
        "given": "G."
      },
      {
        "family": "Shenoy",
        "given": "K."
      },
      {
        "family": "Isaacs",
        "given": "D."
      },
      {
        "family": "Pellerin",
        "given": "D."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Dobbs Portal"
    ],
    "date": [
      "2006-08-09"
    ],
    "note": [
      "URL: [52"
    ],
    "title": [
      "How to accelerate algorithms by automatically generating FPGA coprocessors; Dr"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "52"
    ],
    "type": null,
    "url": [
      "http://www.ddj.com/dept/embedded/191901647"
    ]
  },
  {
    "author": [
      {
        "family": "Hartenstein",
        "given": "R."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "8th World Conference on Integrated Design & Process Technology (IDPT), June 25–29, 2006"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "title": [
      "The Transdisciplinary Responsibility of CS Curricula"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Computing Meeting, Commission of the EU",
      "New horizons of very high performance computing (VHPC) – hurdles and chances; 13th Reconfigurable Architectures Workshop (RAW 2006"
    ],
    "date": [
      "2006-05-18",
      "April 25–26, 2006"
    ],
    "editor": [
      {
        "family": "Hartenstein",
        "given": "R."
      }
    ],
    "location": [
      "Brussels, Belgium",
      "Greece"
    ],
    "pages": [
      "55"
    ],
    "publisher": [
      "Rhodos Island"
    ],
    "title": [
      "Hartenstein (invited presentation): Reconfigurable Computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hartenstein",
        "given": "R."
      }
    ],
    "citation-number": [
      "56"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Munich, Germany"
    ],
    "note": [
      "–title in English: see [57"
    ],
    "publisher": [
      "KG Saur Verlag GmbH"
    ],
    "title": [
      "Configware fur Supercomputing: Aufbruch zum Personal Supercomputer; PIK – Praxis der Informationsverarbeitung und Kommunikation"
    ],
    "type": null
  },
  {
    "citation-number": [
      "57"
    ],
    "title": [
      "Configware for Supercomputing: Decampment for the Personal Supercomputer"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "8th EUROMI-CRO Workshop on Real Time Systems"
    ],
    "date": [
      "1996-06"
    ],
    "location": [
      "L’Aquila, Italy"
    ],
    "title": [
      "An Embedded Accelerator for Real Time Image Processing"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "59"
    ],
    "type": null,
    "url": [
      "http://xputers.informatik.uni-kl.de/faq-pages/fqa.html"
    ]
  },
  {
    "author": [
      {
        "family": "Nebel",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "ICCAD"
    ],
    "date": [
      "1984"
    ],
    "title": [
      "PISA, a CAD Package and Special Hardware for Pixeloriented Layout Analysis"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "CPE Journal"
    ],
    "location": [
      "Montpellier, France"
    ],
    "note": [
      "Special Issue of Concurrency: Practice and Experience, Wiley, 1996 [62",
      "63] HerbRiley,R.Associates:http://www.supercomputingonline.com/article. php?sid=9095 [64] R. Hartenstein (opening keynote): The Re-definition of Low Power Design for HPC: A Paradigm Shift; 19th Symposium on Integrated Circuits and System Design (SBCCI 2006), August 28–September 1, 2006, Ouro Preto, Minas Gerais, Brazil [65] Ch. Piguet (keynote): Static and dynamic power reduction by architecture selection; PATMOS 2006, September 13–15,"
    ],
    "title": [
      "High-Performance Computing Using a Reconfigurable Accelerator"
    ],
    "type": "article-journal",
    "url": [
      "http://xputers.informatik.uni-kl.de/staff/hartenstein/eishistory.html"
    ]
  },
  {
    "author": [
      {
        "family": "George",
        "given": "V."
      },
      {
        "family": "Rabaey",
        "given": "J."
      }
    ],
    "citation-number": [
      "66"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Low-Energy FPGAs: Architecture and Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "67"
    ],
    "container-title": [
      "The 19th Symposium on Integrated Circuits and System Design (SBCCI 2006), August 28–September 1, 2006, Ouro Preto"
    ],
    "location": [
      "Minas Gerais, Brazil"
    ],
    "title": [
      "Hartenstein (opening keynote address: The Re-definition of Low Power Digital System Design – for slashing the Electricity Bill by Millions of Dollars"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "68"
    ],
    "container-title": [
      "in conjunction with ISC 2006",
      "June"
    ],
    "date": [
      "2006"
    ],
    "location": [
      "Dresden, Germany"
    ],
    "note": [
      "– [69"
    ],
    "title": [
      "Hartenstein (invited contribution): Higher Performance by less CPUs; HPCwire"
    ],
    "type": "article-journal",
    "volume": [
      "30"
    ]
  },
  {
    "citation-number": [
      "69"
    ],
    "type": null,
    "url": [
      "http://xputers.informatik.uni-kl.de/staff/hartenstein/lot/HartensteinLess"
    ]
  },
  {
    "author": [
      {
        "family": "Hartenstein",
        "given": "R."
      },
      {
        "family": "Nunez",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "70"
    ],
    "date": [
      "1991-12"
    ],
    "genre": [
      "PATMOS Project,"
    ],
    "note": [
      "71"
    ],
    "publisher": [
      "Universitat Kaiserslautern"
    ],
    "title": [
      "Report on Interconnect Modelling: Second Periodic Progress Report"
    ],
    "type": null,
    "url": [
      "http://www.patmos-conf.org/",
      "http://www.islped.org/"
    ]
  },
  {
    "author": [
      {
        "family": "N.N.",
        "given": "R."
      }
    ],
    "citation-number": [
      "73"
    ],
    "container-title": [
      "FPGA and Structured ASIC Journal BusinessWire"
    ],
    "date": [
      "2005-08-08"
    ],
    "note": [
      "– URL: [74"
    ],
    "title": [
      "Associates Joins Nallatech’s Growing Channel Partner Program; Companies are Using FPGAs to Reduce Costs and Increase Performance in Seismic Processing for Oil and Gas Exploration"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "74"
    ],
    "date": [
      "2005/08/20050808 03.htm"
    ],
    "type": null,
    "url": [
      "http://www.fpgajournal.com/news"
    ]
  },
  {
    "author": [
      {
        "family": "Hartenstein",
        "given": "R."
      }
    ],
    "citation-number": [
      "75"
    ],
    "note": [
      "invited presentation): Reconfigurable Computing (RC) being Mainstream: Torpedoed by Education; 2005 International Conference on Microelectronic Systems Education, June 12–13, 2005, Anaheim, California, co-located with DAC (Design Automation Conference) 2005"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "76"
    ],
    "container-title": [
      "to be held in conjunction with HPC Asia 2004, 7th International Conference on High Performance Computing and Grid in Asia Pacific Region"
    ],
    "date": [
      "2004-07-21",
      "July 20–22, 2004"
    ],
    "location": [
      "Omiya (Tokyo), Japan"
    ],
    "publisher": [
      "RHPC"
    ],
    "title": [
      "Hartenstein (invited opening keynote address): Reconfigurable HPC: Torpedoed by Deficits in Education? Workshop on Reconfigurable Systems for HPC"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hartenstein",
        "given": "R."
      }
    ],
    "citation-number": [
      "77"
    ],
    "container-title": [
      "in conjunction with the 31st International Symposiam on Computer Architecture (ISCA"
    ],
    "date": [
      "2004-06-19",
      "June 19–23, 2004"
    ],
    "genre": [
      "(WCAE 2004)"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "The Changing Role of Computer Architecture Education within CS Curricula; Workshop on Computer Architecture Education"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hauck",
        "given": "S."
      }
    ],
    "citation-number": [
      "78"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "Proceedings of IEEE"
    ],
    "title": [
      "The Role of FPGAs in Reprogrammable Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "F."
      }
    ],
    "citation-number": [
      "79"
    ],
    "note": [
      "URL: [80"
    ],
    "title": [
      "Rammig (interview): Visions from the IT Engine Room; IFIP TC 10 – Computer Systems Technology"
    ],
    "type": null
  },
  {
    "citation-number": [
      "80"
    ],
    "note": [
      "visions/tc 10 visions.htm"
    ],
    "type": null,
    "url": [
      "http://www.ifip.or.at/secretariat/tc"
    ]
  },
  {
    "author": [
      {
        "family": "Hang",
        "given": "S."
      }
    ],
    "citation-number": [
      "81"
    ],
    "container-title": [
      "Deutsche Bank Research"
    ],
    "date": [
      "2001-01"
    ],
    "note": [
      "82], URL: [83"
    ],
    "title": [
      "Embedded Systems – Der (verdeckte) Siegeszug einer Schlusseltechnologie"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "S."
      }
    ],
    "citation-number": [
      "82"
    ],
    "note": [
      "83"
    ],
    "title": [
      "Hang ([81] title in English): Embedded Systems – The (subsurface) Triumph of a Key Technology"
    ],
    "type": null,
    "url": [
      "http://xputers.informatik.uni-kl.de/VerdeckterSiegeszug.pdf"
    ]
  },
  {
    "author": [
      {
        "family": "Gillick",
        "given": "P."
      }
    ],
    "citation-number": [
      "84"
    ],
    "date": [
      "2003-09"
    ],
    "location": [
      "Orsay, France"
    ],
    "note": [
      "85"
    ],
    "title": [
      "State of the art FPGA development tools; Reconfigurable Computing Workshop"
    ],
    "type": null,
    "url": [
      "http://antimachine.org"
    ]
  },
  {
    "author": [
      {
        "family": "Betz",
        "given": "V."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "86"
    ],
    "container-title": [
      "Architecture and CAD for Deep-Submicron FPGas"
    ],
    "date": [
      "1999"
    ],
    "editor": [
      {
        "given": "Marquardt"
      }
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "A"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hartenstein",
        "given": "R."
      }
    ],
    "citation-number": [
      "87"
    ],
    "container-title": [
      "Handbook of Innovative Computing Paradigms"
    ],
    "date": [
      "2006"
    ],
    "editor": [
      {
        "family": "Zomaya",
        "given": "A."
      }
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "Springer Verlag"
    ],
    "title": [
      "Morphware and Configware; (invited chapter"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Hoffmann",
        "given": "S."
      }
    ],
    "citation-number": [
      "88"
    ],
    "container-title": [
      "Proceedings REASON Summer School"
    ],
    "date": [
      "August 11–13, 2003"
    ],
    "location": [
      "Ljubljana, Slovenia"
    ],
    "title": [
      "Modern FPGAs, Reconfigurable Platforms and Their Design Tools"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "N.N."
      }
    ],
    "citation-number": [
      "89"
    ],
    "title": [
      "Pair extend Flash FPGA codevelopment pact"
    ],
    "type": null,
    "url": [
      "http://"
    ]
  },
  {
    "author": [
      {
        "family": "Lewis",
        "given": "B."
      }
    ],
    "citation-number": [
      "90"
    ],
    "date": [
      "2002-10-28"
    ],
    "note": [
      "91"
    ],
    "title": [
      "Gartner Dataquest"
    ],
    "type": null,
    "url": [
      "http://morphware.net",
      "http://www.morphware.org/",
      "http://configware.org"
    ]
  },
  {
    "author": [
      {
        "family": "Soudris",
        "given": "D."
      },
      {
        "others": true
      },
      {
        "family": "Oldfield",
        "given": "J."
      },
      {
        "family": "Dorf",
        "given": "R."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Gamal",
        "given": "A.E."
      }
    ],
    "citation-number": [
      "94",
      "95",
      "96"
    ],
    "container-title": [
      "Sangiovanni-Vincentelli: Architecture of FP-GAs; Proceedings of IEEE"
    ],
    "date": [
      "2002",
      "1995",
      "1993-07"
    ],
    "issue": [
      "7"
    ],
    "note": [
      "97"
    ],
    "publisher": [
      "Wiley-Interscience"
    ],
    "title": [
      "Survey of existing fine grain reconfigurable hardware platforms; Deliverable D9, AMDREL consortium (Architectures and Methodologies for Dynamically Reconfigurable Logic",
      "Field-Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems",
      "A"
    ],
    "type": "article-journal",
    "url": [
      "http://www.xilinx.com",
      "http://www.altera.com"
    ],
    "volume": [
      "81"
    ]
  },
  {
    "author": [
      {
        "given": "N.N."
      }
    ],
    "citation-number": [
      "99"
    ],
    "container-title": [
      "Microelectronic System News"
    ],
    "date": [
      "2006-08-02"
    ],
    "note": [
      "URL: [100"
    ],
    "title": [
      "FPGA Development Boards and Software for Universities"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "100"
    ],
    "type": null,
    "url": [
      "http://vlsil.engr.utk.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Davidmann",
        "given": "S."
      }
    ],
    "citation-number": [
      "101"
    ],
    "date": [
      "2006-08-15"
    ],
    "genre": [
      "Bus. online;"
    ],
    "note": [
      "URL: [102"
    ],
    "title": [
      "Commentary: It’s the software, stupid; El"
    ],
    "type": "webpage"
  },
  {
    "citation-number": [
      "102"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Michio Kaku"
    ],
    "publisher": [
      "Visions; Anchor Books"
    ],
    "type": "book",
    "url": [
      "http://www.reed-electronics.com/eb-mag/index.asp?layout=articlePrint"
    ],
    "volume": [
      "articleID=CA6360703 [103"
    ]
  },
  {
    "author": [
      {
        "family": "Rude",
        "given": "U."
      }
    ],
    "citation-number": [
      "104"
    ],
    "container-title": [
      "High Performance Scientific and Engineering Computing: International FORTWIHR Conference on HPSEC"
    ],
    "date": [
      "March 16–18, 1998"
    ],
    "editor": [
      {
        "family": "Bungartz",
        "given": "H."
      },
      {
        "family": "Durst",
        "given": "F."
      },
      {
        "family": "Zenger",
        "given": "C."
      },
      {
        "given": "C."
      }
    ],
    "location": [
      "Munich, Germany"
    ],
    "note": [
      "– URL: [112"
    ],
    "title": [
      "Technological trends and their impact on the future of supercomputers"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "F."
      }
    ],
    "citation-number": [
      "105"
    ],
    "container-title": [
      "COMPUTER"
    ],
    "date": [
      "1987-04"
    ],
    "title": [
      "Brooks: No Silver Bullet"
    ],
    "type": "article-journal",
    "volume": [
      "20, 4"
    ]
  },
  {
    "author": [
      {
        "given": "F."
      }
    ],
    "citation-number": [
      "106"
    ],
    "date": [
      "1995"
    ],
    "publisher": [
      "Addison Wesley"
    ],
    "title": [
      "Brooks: The Mythical Man Month (Anniversary Edition with 4 new chapters"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kuhn",
        "given": "T.S."
      }
    ],
    "citation-number": [
      "107"
    ],
    "date": [
      "1996"
    ],
    "publisher": [
      "University of Chicago Press, Chicgo"
    ],
    "title": [
      "The Structure of Scientific Revolution"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Rajlich",
        "given": "V."
      }
    ],
    "citation-number": [
      "108"
    ],
    "container-title": [
      "ACM"
    ],
    "date": [
      "2006-08"
    ],
    "title": [
      "Changing the Paradigm of Software Engineering; C"
    ],
    "type": "article-journal",
    "volume": [
      "49, 8"
    ]
  },
  {
    "author": [
      {
        "given": "E.M."
      }
    ],
    "citation-number": [
      "109"
    ],
    "date": [
      "1995"
    ],
    "edition": [
      "4th"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "The Free Press"
    ],
    "title": [
      "Rogers: Diffusion of Innovations"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "110"
    ],
    "note": [
      "111"
    ],
    "type": null,
    "url": [
      "http://www.sdpsnet.org/Other",
      "http://www.organic-computing.de/"
    ]
  },
  {
    "citation-number": [
      "112"
    ],
    "pages": [
      "98"
    ],
    "type": null,
    "url": [
      "http://www10.informatik.uni-erlangen.de/Publications/Papers/1998/"
    ],
    "volume": [
      "vol8"
    ]
  },
  {
    "author": [
      {
        "given": "V."
      }
    ],
    "citation-number": [
      "113"
    ],
    "date": [
      "2005-07"
    ],
    "location": [
      "Urbana, IL"
    ],
    "note": [
      "URL: [115"
    ],
    "title": [
      "Natoli: A Computational Physicist’s View of Reconfigurable High Performance Computing; Reconfigurable Systems Summer Institute"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Edward",
        "given": "A."
      }
    ],
    "citation-number": [
      "114"
    ],
    "container-title": [
      "COMPUTER"
    ],
    "date": [
      "2006-05"
    ],
    "title": [
      "Lee: The Problem with Threads"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hartenstein",
        "given": "Reiner"
      },
      {
        "family": "Kaiserslautern",
        "given": "T.U."
      }
    ],
    "citation-number": [
      "496"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "E."
      }
    ],
    "citation-number": [
      "119"
    ],
    "title": [
      "Levenez: Computer Languages History"
    ],
    "type": null,
    "url": [
      "http://www.levenez.com/"
    ]
  },
  {
    "author": [
      {
        "family": "Kinnersley",
        "given": "B."
      }
    ],
    "citation-number": [
      "120"
    ],
    "title": [
      "The Language List – Collected Information on About 2500 Computer Languages, Past and Present"
    ],
    "type": null,
    "url": [
      "http://people.ku.edu/"
    ]
  },
  {
    "author": [
      {
        "family": "Piggott",
        "given": "D."
      }
    ],
    "citation-number": [
      "121"
    ],
    "date": [
      "1995"
    ],
    "note": [
      "URL: [122"
    ],
    "title": [
      "HOPL: An interactive roster of programming languages"
    ],
    "type": null
  },
  {
    "citation-number": [
      "122"
    ],
    "type": null,
    "url": [
      "http://hopl.murdoch.edu.au/"
    ]
  },
  {
    "author": [
      {
        "family": "Koch",
        "given": "G."
      },
      {
        "family": "Hartenstein",
        "given": "R."
      }
    ],
    "citation-number": [
      "123"
    ],
    "note": [
      "in: [124"
    ],
    "title": [
      "The Universal Bus considered harmful"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "R",
        "given": "R.Hartenstein"
      }
    ],
    "citation-number": [
      "124"
    ],
    "date": [
      "1975"
    ],
    "location": [
      "New York"
    ],
    "publisher": [
      "American Elsevier"
    ],
    "title": [
      "Zaks (editors): Microarchitecture of Computer Systems"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "125"
    ],
    "container-title": [
      "in conjunction with the IEEE Computer Society Annual Symposiun on VLSI (ISVLSI 2006",
      "March"
    ],
    "date": [
      "2006",
      "March 2–3, 2006"
    ],
    "location": [
      "Karlsruhe, Germany"
    ],
    "note": [
      "126"
    ],
    "title": [
      "Hartenstein (opening keynote address): Why We Need Reconfigurable Computing Education: Introduction; The 1st International Workshop on Reconfigurable Computing Education (RCeducation 2006",
      "Karlsruhe, Germany"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "citation-number": [
      "126"
    ],
    "type": null,
    "url": [
      "http://hartenstein.de/RCedu.html"
    ]
  },
  {
    "author": [
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "127"
    ],
    "container-title": [
      "HPCwire June"
    ],
    "pages": [
      "2006 –"
    ],
    "title": [
      "Reinefeld (interview): FPGAs in HPC Mark “Beginning of a New Era”"
    ],
    "type": "article-journal",
    "url": [
      "http://www.hpcwire.com/hpc/"
    ],
    "volume": [
      "29"
    ]
  },
  {
    "author": [
      {
        "given": "N."
      }
    ],
    "citation-number": [
      "128"
    ],
    "container-title": [
      "IEEE Computer"
    ],
    "date": [
      "1982"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "37–46"
    ],
    "title": [
      "Petkov: Systolic Parallel Processing; North-Holland, 1992 [129] H.T. Kung: Why Systolic Architectures?"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Kress",
        "given": "R."
      },
      {
        "others": true
      },
      {
        "family": "Herz",
        "given": "M."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "130",
      "132"
    ],
    "container-title": [
      "Proceedings of ASP-DAC",
      "9th IEEE International Conference on Electronics, Circuits and Systems (ICECS), September 15–18, 2002"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Dubrovnik, Croatia"
    ],
    "note": [
      "131",
      "Basics of Reconfigurable Computing 497"
    ],
    "title": [
      "A Datapath Synthesis System (DPSS) for the Reconfigurable Datapath Architecture",
      "invited p.): Memory Organization for Data-Streambased Reconfigurable Computing"
    ],
    "type": "paper-conference",
    "url": [
      "http://kressarray.de"
    ]
  },
  {
    "author": [
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "134"
    ],
    "title": [
      "Herz et al.: A Novel Sequencer Hardware for Application Specific Computing; ASAP’97"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Herz",
        "given": "M."
      }
    ],
    "citation-number": [
      "135"
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Dissertation,"
    ],
    "note": [
      "URL: [136"
    ],
    "publisher": [
      "University of Kaiserslautern"
    ],
    "title": [
      "High Performance Memory Communication Architectures for Coarse-grained Reconfigurable Computing Systems"
    ],
    "type": "thesis"
  },
  {
    "citation-number": [
      "136"
    ],
    "type": null,
    "url": [
      "http://xputers.informatik.uni-kl.de/papers/publications/HerzDiss.html"
    ]
  },
  {
    "author": [
      {
        "given": "U."
      }
    ],
    "citation-number": [
      "137"
    ],
    "container-title": [
      "International Conference on Field Programmable Logic and Applications (FPL"
    ],
    "date": [
      "August 28–30 2000"
    ],
    "location": [
      "Villach, Austria"
    ],
    "title": [
      "Nageldinger et al.: Generation of Design Suggestions for Coarse-Grain Reconfigurable Architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "U."
      }
    ],
    "citation-number": [
      "138"
    ],
    "date": [
      "2001"
    ],
    "genre": [
      "Dissertation,"
    ],
    "location": [
      "Kaiserslautern, Germany URL"
    ],
    "publisher": [
      "University of Kaiserslautern",
      "139"
    ],
    "title": [
      "Nageldinger Coarse-grained Reconfigurable Architectures Design Space Exploration"
    ],
    "type": "thesis"
  },
  {
    "citation-number": [
      "139"
    ],
    "type": null,
    "url": [
      "http://xputers.informatik.uni-kl.de/papers/publications/Nageldinger"
    ]
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "140"
    ],
    "container-title": [
      "International Supercomputer Conference (ICS 2006), June 28–30, 2006"
    ],
    "location": [
      "Dresden, Germany"
    ],
    "note": [
      "141"
    ],
    "title": [
      "Hartenstein (invited plenum presentation): Reconfigurable Supercomputing: Hurdles and Chances"
    ],
    "type": "paper-conference",
    "url": [
      "http://",
      "http://flowware.net"
    ]
  },
  {
    "author": [
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "142"
    ],
    "container-title": [
      "International Conference on Field Programmable Logic and Applications (FPL), September 7–9"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Tschechia"
    ],
    "publisher": [
      "Prag"
    ],
    "title": [
      "Ast et al.: Data-procedural languages for FPL-based Machines"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "J."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "143"
    ],
    "container-title": [
      "Asian-Pacific Design Automation Conference (ASP-DAC), February 10–13"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "title": [
      "Parallelization in Co-Compilation for Configurable Accelerators"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "J."
      }
    ],
    "citation-number": [
      "144"
    ],
    "date": [
      "1997"
    ],
    "genre": [
      "Dissertation,"
    ],
    "note": [
      "URL: [145"
    ],
    "publisher": [
      "University of Kaiserslautern"
    ],
    "title": [
      "Becker: A Partitioning Compiler for Computers with Xputer-based Accelerators"
    ],
    "type": "thesis"
  },
  {
    "citation-number": [
      "145"
    ],
    "type": null,
    "url": [
      "http://xputers.informatik.uni-kl.de/papers/publications/BeckerDiss.pdf"
    ]
  },
  {
    "author": [
      {
        "given": "K."
      }
    ],
    "citation-number": [
      "146"
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "Dissertation,"
    ],
    "note": [
      "URL: [147"
    ],
    "publisher": [
      "University of Kaiserslautern"
    ],
    "title": [
      "Schmidt: A Program Partitioning, Restructuring, and Mapping Method for Xputers"
    ],
    "type": "thesis"
  },
  {
    "citation-number": [
      "147"
    ],
    "title": [
      "&CC=41546&ISBN=3-8265-0495-X&Reihe=15&IDSRC=4& LastAction=Search"
    ],
    "type": null,
    "url": [
      "http://www.shaker.de/Online-Gesamtkatalog/Details.asp?ID=930601"
    ]
  },
  {
    "author": [
      {
        "family": "Hoe",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "148"
    ],
    "location": [
      "Lisbon, Portugal"
    ],
    "title": [
      "Arvind: Hardware Synthesis from Term Rewriting Systems; VLSI’99"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Ayala-Rincon",
        "given": "M."
      },
      {
        "family": "Hartenstein",
        "given": "R."
      },
      {
        "family": "Llanos",
        "given": "C.H."
      },
      {
        "family": "Jacobi",
        "given": "R.P."
      }
    ],
    "citation-number": [
      "149"
    ],
    "container-title": [
      "accepted for ACM Transactions on Design Automation of Electronic Systems (TODAES"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Prototyping Time and Space Efficient Computations of Algebraic Operations over Dynamically Reconfigurable Systems Modeled by Rewriting-Logic"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "150"
    ],
    "date": [
      "July 11–13, 2005"
    ],
    "location": [
      "Urbana-Champaign, IL, USA"
    ],
    "title": [
      "Cantle: Is it time for von Neumann and Harvard to retire? RSSI Reconfigurable Systems Summer Institute"
    ],
    "type": null
  },
  {
    "citation-number": [
      "151"
    ],
    "type": null,
    "url": [
      "http://bwrc.eecs.berkeley.edu/Research/RAMP/"
    ]
  },
  {
    "citation-number": [
      "152"
    ],
    "container-title": [
      "Memory Access"
    ],
    "type": "chapter",
    "url": [
      "http://de.wikipedia.org/wiki/Direct"
    ]
  },
  {
    "author": [
      {
        "family": "Heath",
        "given": "S."
      }
    ],
    "citation-number": [
      "153"
    ],
    "date": [
      "2003"
    ],
    "publisher": [
      "Elsevier"
    ],
    "title": [
      "Embedded Systems Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "F."
      }
    ],
    "citation-number": [
      "154"
    ],
    "date": [
      "2002"
    ],
    "publisher": [
      "Kluwer"
    ],
    "title": [
      "Catthoor et al.: Data Access and Storage Management for Embedded Programmable Processors"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "A.G."
      }
    ],
    "citation-number": [
      "155"
    ],
    "container-title": [
      "International Conference memorating 30th Anniversary"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Tokyo, Japan"
    ],
    "publisher": [
      "Computer Society of Japan"
    ],
    "title": [
      "Hirschbiel et al.: A Novel Paradigm of Parallel Computation and Its Use to Implement Simple High Performance Hardware; Info-Japan’90"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "156"
    ],
    "issue": [
      "92"
    ],
    "location": [
      "North Holland"
    ],
    "pages": [
      "181–198,"
    ],
    "title": [
      "Invited reprint of [155] in Future Generation Computer Systems"
    ],
    "type": null,
    "volume": [
      "91"
    ]
  },
  {
    "author": [
      {
        "family": "Nebel",
        "given": "W."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "157"
    ],
    "date": [
      "1987"
    ],
    "location": [
      "Hamburg"
    ],
    "publisher": [
      "IEEE COMPEURO"
    ],
    "title": [
      "Functional Design Verification by Register Transfer Net Extraction from Integrated Circuit Layout Data"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "C."
      }
    ],
    "citation-number": [
      "158"
    ],
    "container-title": [
      "summer retreat 2001, UC"
    ],
    "location": [
      "Berkeley"
    ],
    "title": [
      "Chang et al.: The Biggascale Emulation Engine (Bee"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Simmler",
        "given": "H."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "159"
    ],
    "container-title": [
      "International Conference on Field Programmable Logic and Applications (FPL), August 28–30, 2000"
    ],
    "location": [
      "Villach, Austria"
    ],
    "title": [
      "Multitasking on FPGA Coprocessors"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Walder",
        "given": "H."
      },
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "160"
    ],
    "container-title": [
      "Proceedings of ERSA 2003"
    ],
    "title": [
      "Platzner: Reconfigurable Hardware Operating Systems: From Design Concepts to Realizations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "P."
      }
    ],
    "citation-number": [
      "161"
    ],
    "date": [
      "2002"
    ],
    "genre": [
      "Dissertation,"
    ],
    "publisher": [
      "University of Siegen"
    ],
    "title": [
      "Zipf: A Fault Tolerance Technique for Field-Programmable Logic Arrays"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M."
      },
      {
        "family": "C",
        "given": "Stroud"
      }
    ],
    "citation-number": [
      "162"
    ],
    "container-title": [
      "IEEE International Test Conference"
    ],
    "date": [
      "2000-10"
    ],
    "location": [
      "Atlantic City"
    ],
    "title": [
      "Improved BIST-Based Diagnosis of FPGA Logic Blocks"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Starzyk",
        "given": "J.A."
      },
      {
        "family": "Guo",
        "given": "J."
      },
      {
        "given": "Z."
      }
    ],
    "citation-number": [
      "163"
    ],
    "container-title": [
      "International Journal on Embedded Systems"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Zhu: Dynamically Reconfigurable Neuron Architecture for the Implementation of Self-organizing Learning Array"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Glesner",
        "given": "M."
      },
      {
        "given": "W."
      }
    ],
    "citation-number": [
      "164"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "London"
    ],
    "publisher": [
      "Chapman & Hall"
    ],
    "title": [
      "Pochmueller: An Overview of Neural Networks in VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "N."
      }
    ],
    "citation-number": [
      "165"
    ],
    "date": [
      "2004-03-10"
    ],
    "location": [
      "Los Alamos, NM"
    ],
    "note": [
      "URL: [166"
    ],
    "title": [
      "Ambrosiano: Los Alamos and Surrey Satellite contract for Cibola flight experiment platform; Los Alamos National Lab"
    ],
    "type": null
  },
  {
    "citation-number": [
      "166"
    ],
    "type": null,
    "url": [
      "http://www.lanl.gov/news/releases/archive/04-015.shtml"
    ]
  },
  {
    "author": [
      {
        "given": "M."
      }
    ],
    "citation-number": [
      "167"
    ],
    "container-title": [
      "IPDPS 2004"
    ],
    "title": [
      "Gokhale et al.: Dynamic Reconfiguration for Management of Radiation-Induced Faults in FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "given": "G."
      }
    ],
    "citation-number": [
      "168"
    ],
    "location": [
      "Montpellier, France"
    ],
    "title": [
      "De Micheli (keynote): Nanoelectronics: challenges and opportunities; PATMOS 2006, September 13–15"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Venere",
        "given": "E."
      }
    ],
    "citation-number": [
      "169"
    ],
    "date": [
      "2006-08-04"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "–"
    ],
    "title": [
      "Nanoelectronics Goes Vertical; HPCwire"
    ],
    "type": null,
    "url": [
      "http://www.hpcwire.com/hpc/768349.html"
    ],
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "given": "J.E."
      }
    ],
    "citation-number": [
      "170"
    ],
    "note": [
      "Link: [171"
    ],
    "title": [
      "Savage: Research in Computational Nanotechnology"
    ],
    "type": null
  },
  {
    "citation-number": [
      "171"
    ],
    "type": null,
    "url": [
      "http://www.cs.brown.edu/people/jes/nano.html"
    ]
  },
  {
    "author": [
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "172"
    ],
    "date": [
      "August 17–19, 2003"
    ],
    "genre": [
      "HotChips-15,"
    ],
    "note": [
      "link: [173"
    ],
    "title": [
      "DeHon et al.: Sub-lithographic Semiconductor Computing Systems"
    ],
    "type": null
  },
  {
    "citation-number": [
      "173"
    ],
    "type": null,
    "url": [
      "http://www.cs.caltech.edu/research/ic/pdf/sublitho"
    ]
  },
  {
    "author": [
      {
        "family": "Gottlieb",
        "given": "L."
      },
      {
        "family": "Savage",
        "given": "J.E."
      },
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "174"
    ],
    "container-title": [
      "Theory of Computing Systems"
    ],
    "date": [
      "2005"
    ],
    "pages": [
      "503–536,"
    ],
    "title": [
      "Yerukhimovich: Efficient Data Storage in Large Nanoarrays"
    ],
    "type": "article-journal",
    "volume": [
      "38"
    ]
  },
  {
    "author": [
      {
        "given": "J.E."
      }
    ],
    "citation-number": [
      "175"
    ],
    "container-title": [
      "5th Conference on Algorithms and Complexity"
    ],
    "date": [
      "May 28–30, 2003"
    ],
    "location": [
      "Rome, Italy"
    ],
    "title": [
      "Savage: Computing with Electronic Nanotechnologies"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "176"
    ],
    "note": [
      "link: [177"
    ],
    "title": [
      "International Technology Roadmap for Semiconductors"
    ],
    "type": null
  },
  {
    "citation-number": [
      "177"
    ],
    "date": [
      "2001"
    ],
    "type": null,
    "url": [
      "http://public.itrs.net/Files/2001ITRS/,"
    ]
  },
  {
    "author": [
      {
        "family": "DeHon",
        "given": "A."
      },
      {
        "family": "Lincoln",
        "given": "P."
      },
      {
        "family": "Savage",
        "given": "J."
      }
    ],
    "citation-number": [
      "178"
    ],
    "container-title": [
      "IEEE Transactions in Nanotechnology"
    ],
    "date": [
      "2003-09"
    ],
    "title": [
      "Stochastic Assembly of Sublithographic Nanoscale Interfaces"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Cui",
        "given": "Y."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "179"
    ],
    "container-title": [
      "Applied Physics Letters"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "15"
    ],
    "pages": [
      "2214–2216"
    ],
    "title": [
      "Diameter-Controlled Synthesis of Single Crystal Silicon Nanowires"
    ],
    "type": "article-journal",
    "volume": [
      "78"
    ]
  },
  {
    "author": [
      {
        "family": "Morales",
        "given": "A.M."
      },
      {
        "given": "C.M."
      }
    ],
    "citation-number": [
      "180"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1998"
    ],
    "pages": [
      "208–211"
    ],
    "title": [
      "Lieber: A Laser Ablation Method for Synthesis of Crystalline Semi-conductor Nanowires"
    ],
    "type": "article-journal",
    "volume": [
      "279"
    ]
  },
  {
    "author": [
      {
        "given": "M.S."
      }
    ],
    "citation-number": [
      "181"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2002"
    ],
    "pages": [
      "57–61"
    ],
    "title": [
      "Gudiksend et al.: Epitaxial Core-Shell and Core-Multi-Shell Nanowire Heterostructures"
    ],
    "type": "article-journal",
    "volume": [
      "420"
    ]
  },
  {
    "author": [
      {
        "family": "Gudiksen",
        "given": "M.S."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "182"
    ],
    "container-title": [
      "Nature"
    ],
    "date": [
      "2002-02-07"
    ],
    "pages": [
      "617–620"
    ],
    "title": [
      "Growth of Nanowire Superlattice Structures for Nanoscale Photonics and Electronics"
    ],
    "type": "article-journal",
    "volume": [
      "415"
    ]
  },
  {
    "author": [
      {
        "given": "C."
      }
    ],
    "citation-number": [
      "183"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2000"
    ],
    "pages": [
      "1172–1175"
    ],
    "title": [
      "Collier et al.: A Catenane-Based Solid State Reconfigurable Switch"
    ],
    "type": "article-journal",
    "volume": [
      "289"
    ]
  },
  {
    "author": [
      {
        "given": "C.P."
      }
    ],
    "citation-number": [
      "184"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "1999"
    ],
    "pages": [
      "391–394"
    ],
    "title": [
      "Collier et al.: Electronically Configurable Molecular-Based Logic Gates"
    ],
    "type": "article-journal",
    "volume": [
      "285"
    ]
  },
  {
    "author": [
      {
        "given": "A."
      }
    ],
    "citation-number": [
      "185"
    ],
    "container-title": [
      "IEEE Transactions on Nanotechnology"
    ],
    "date": [
      "2003-03"
    ],
    "issue": [
      "1"
    ],
    "pages": [
      "23–32"
    ],
    "title": [
      "DeHon: Array-Based Architecture for FET-based Nanoscale Electronics"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "C.L."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "186"
    ],
    "container-title": [
      "A Possible Strategy for Molecular Information Storage Materials; Langmuir"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "1924–1930"
    ],
    "title": [
      "Introduction of [2] Catenanes into Langmuir Films and Langmuir-Blodgett Multilayers"
    ],
    "type": "article-journal",
    "volume": [
      "16"
    ]
  },
  {
    "author": [
      {
        "family": "Huang",
        "given": "Y."
      },
      {
        "family": "Duan",
        "given": "X."
      },
      {
        "family": "Wei",
        "given": "Q."
      },
      {
        "given": "C.M."
      }
    ],
    "citation-number": [
      "187"
    ],
    "container-title": [
      "Science"
    ],
    "date": [
      "2001-01-26"
    ],
    "pages": [
      "630–633"
    ],
    "title": [
      "Lieber: Directed Assembley of One-Dimensional Nanostructures into Functional Networks"
    ],
    "type": "article-journal",
    "volume": [
      "291"
    ]
  },
  {
    "author": [
      {
        "family": "Whang",
        "given": "D."
      },
      {
        "family": "Jin",
        "given": "S."
      },
      {
        "family": "Lieber",
        "given": "C.M."
      }
    ],
    "citation-number": [
      "188"
    ],
    "container-title": [
      "Nano Letters"
    ],
    "date": [
      "2003"
    ],
    "note": [
      "links: [205"
    ],
    "title": [
      "Nanolithography Using Hierarchically Assembled Nanowire Masks"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "189"
    ],
    "container-title": [
      "Conference & Exhibition (DATE 2001"
    ],
    "date": [
      "March 13–16, 2001"
    ],
    "location": [
      "Munich, Germany"
    ],
    "note": [
      "190"
    ],
    "title": [
      "Hartenstein (invited embedded tutorial): A Decade of Reconfigurable Computing: A Visionary Retrospective; Design, Automation and Test in Europe"
    ],
    "type": "paper-conference",
    "url": [
      "http://en.wikipedia.org/wiki/RDPA"
    ]
  },
  {
    "author": [
      {
        "given": "R."
      }
    ],
    "citation-number": [
      "191"
    ],
    "container-title": [
      "HICSS-24 Hawaii International Conference on System Sciences"
    ],
    "date": [
      "1991-01"
    ],
    "location": [
      "Koloa, Hawaii"
    ],
    "title": [
      "Hartenstein et al.1 : A High Performance Machine Paradigm Based on Auto-Sequencing Data Memory"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hoogerbrugge",
        "given": "J."
      },
      {
        "family": "Corporaal",
        "given": "H."
      },
      {
        "family": "Mulder",
        "given": "H."
      }
    ],
    "citation-number": [
      "192"
    ],
    "container-title": [
      "Proceedings of MICRO-24"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Albuquerque"
    ],
    "title": [
      "Software pipelining for transport-triggered architectures"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "H."
      }
    ],
    "citation-number": [
      "193"
    ],
    "date": [
      "1998"
    ],
    "publisher": [
      "John Wiley"
    ],
    "title": [
      "Corporaal: Microprocessor Architectures from VLIW to TTA"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "194"
    ],
    "note": [
      "Triggered Architectures"
    ],
    "type": null,
    "url": [
      "http://en.wikipedia.org/wiki/Transport"
    ]
  },
  {
    "author": [
      {
        "family": "Tabak",
        "given": "D."
      },
      {
        "given": "G.J."
      }
    ],
    "citation-number": [
      "195"
    ],
    "container-title": [
      "IEEE Transactions on Computers C-29"
    ],
    "date": [
      "1980"
    ],
    "pages": [
      "180–190,"
    ],
    "title": [
      "Lipovski: MOVE architecture in digital controllers"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Patterson",
        "given": "D."
      },
      {
        "family": "Anderson",
        "given": "T."
      },
      {
        "family": "Cardwell",
        "given": "N."
      },
      {
        "family": "Fromm",
        "given": "R."
      },
      {
        "family": "Keeton",
        "given": "K."
      },
      {
        "family": "Kozyrakis",
        "given": "C."
      },
      {
        "family": "Thomas",
        "given": "R."
      },
      {
        "given": "K."
      }
    ],
    "citation-number": [
      "196"
    ],
    "container-title": [
      "IEEE Micro"
    ],
    "date": [
      "March/April 1997"
    ],
    "title": [
      "Yelick: A Case for Intelligent RAM"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "given": "J."
      }
    ],
    "citation-number": [
      "197"
    ],
    "container-title": [
      "The Sourcebook of Parallel Computing"
    ],
    "date": [
      "2002"
    ],
    "editor": [
      {
        "literal": "editors"
      }
    ],
    "publisher": [
      "Morgan Kaufmann"
    ],
    "title": [
      "Dongarra et al"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Amdahl",
        "given": "G."
      }
    ],
    "citation-number": [
      "198"
    ],
    "container-title": [
      "Proceedings of AFIPS 1967"
    ],
    "title": [
      "Validity of the Single Processor Approach to Achieving Large-Scale Computing Capabilities"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "C.A.R."
      }
    ],
    "citation-number": [
      "199"
    ],
    "note": [
      "Prentice-Hall, 1985 – URL: [200"
    ],
    "title": [
      "Hoare: Communicating Sequential Processes"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "Th"
      }
    ],
    "citation-number": [
      "202"
    ],
    "container-title": [
      "International Supercomputer Conference (ICS 2006"
    ],
    "date": [
      "June 28–30, 2006"
    ],
    "location": [
      "Dresden, Germany"
    ],
    "title": [
      "Steinke: Experiences with High-Level-Programming of FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "given": "N."
      }
    ],
    "citation-number": [
      "203"
    ],
    "container-title": [
      "IEEE Computer Society Annual Symposium on VLSI"
    ],
    "date": [
      "March 2–3, 2006"
    ],
    "location": [
      "Karlsruhe, Germany"
    ],
    "note": [
      "204"
    ],
    "title": [
      "Wehn (invited keynote): Advanced Channel Decoding Algorithms and Their Implementation for Future Communication Systems"
    ],
    "type": "paper-conference",
    "url": [
      "http://pactcorp.com"
    ]
  },
  {
    "citation-number": [
      "205"
    ],
    "type": null,
    "url": [
      "http://www.cs.caltech.edu/research/ic/abstracts/sublitho"
    ]
  },
  {
    "citation-number": [
      "206"
    ],
    "container-title": [
      "Overview Report"
    ],
    "note": [
      "207"
    ],
    "pages": [],
    "title": [
      "Joint Task Force for Computing Curricula 2004: Computing Curricula 2004"
    ],
    "type": "article-journal"
  },
  {
    "citation-number": [
      "207"
    ],
    "type": null,
    "url": [
      "http://portal.acm.org/citation.cfm?id=1041624.1041634"
    ]
  },
  {
    "citation-number": [
      "208"
    ],
    "genre": [
      "Draft 11-22-04.pdf"
    ],
    "type": null,
    "url": [
      "http://hartenstein.de/ComputingCurriculaOverview"
    ]
  },
  {
    "citation-number": [
      "209"
    ],
    "type": null,
    "url": [
      "http://www.acm.org/education/curric"
    ]
  },
  {
    "author": [
      {
        "family": "Kidder",
        "given": "Tracy"
      }
    ],
    "citation-number": [
      "210"
    ],
    "date": [
      "1981"
    ],
    "note": [
      "– reprint: [211"
    ],
    "publisher": [
      "Little Brown and Company"
    ],
    "title": [
      "The Soul of A New Machine"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Kidder",
        "given": "Tracy"
      }
    ],
    "citation-number": [
      "211"
    ],
    "date": [
      "1997"
    ],
    "publisher": [
      "Modern Library"
    ],
    "title": [
      "The Soul of A New Machine"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "given": "S.-L."
      }
    ],
    "citation-number": [
      "212"
    ],
    "title": [
      "Lu: The FPGA paradigm"
    ],
    "type": null,
    "url": [
      "http://web.engr.oregonstate.edu/"
    ]
  },
  {
    "container-title": [
      "Designing Embedded Processors – A Low Power Perspective"
    ],
    "date": [
      "2007"
    ],
    "editor": [
      {
        "family": "J. Henkel",
        "particle": "run-time adaptivity"
      },
      {
        "family": "Parameswaran",
        "given": "S."
      }
    ],
    "pages": [
      "503–512"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Keywords: Field Programmable Gate Array (FPGA), Dynamic and partial reconfiguration"
    ],
    "type": "chapter"
  },
  {
    "citation-number": [
      "504"
    ],
    "editor": [
      {
        "family": "Becker",
        "given": "Jurgen"
      },
      {
        "family": "Hubner",
        "given": "Michael"
      }
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "Hubner"
      },
      {
        "given": "Ullmann"
      }
    ],
    "citation-number": [
      "1"
    ],
    "genre": [
      "VLSI-SoC 2003,"
    ],
    "location": [
      "Darmstadt, Germany"
    ],
    "title": [
      "Real-Time Dynamically Run-Time Reconfiguration for Power-/Cost-optimized Virtex FPGA Realizations’"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hubner",
        "given": "Ullmann"
      },
      {
        "family": "Weissel",
        "given": "Becker"
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "RAW Workshop at IPDPS 2004"
    ],
    "location": [
      "Santa Fe, USA"
    ],
    "title": [
      "Real-time Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration’"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pionteck",
        "given": "Thilo"
      },
      {
        "family": "Albrecht",
        "given": "Carsten"
      },
      {
        "family": "Koch",
        "given": "Roman"
      },
      {
        "family": "Maehle",
        "given": "Erik"
      },
      {
        "family": "Hubner",
        "given": "Michael"
      },
      {
        "family": "Becker",
        "given": "Jurgen"
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "RAW"
    ],
    "date": [
      "2007"
    ],
    "location": [
      "Long Beach, California USA"
    ],
    "title": [
      "Communication Architechtures for Dynamically Reconfigurable FPGA Designs”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Brito",
        "given": "Alisson"
      },
      {
        "family": "Kuehnle",
        "given": "Matthias"
      },
      {
        "family": "Huebner",
        "given": "Michael"
      },
      {
        "family": "Becker",
        "given": "Juergen"
      },
      {
        "family": "Melcher",
        "given": "Elmar"
      }
    ],
    "citation-number": [
      "4"
    ],
    "title": [
      "Modelling and Simulation of Dynamic and Partially"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "Jurgen"
      },
      {
        "family": "SystemC”",
        "given": "I.S.V.L.S.I.",
        "particle": "Michael Hubner Reconfigurable Systems using"
      },
      {
        "family": "Huebner",
        "given": "Michael"
      },
      {
        "family": "Braun",
        "given": "Lars"
      },
      {
        "family": "Becker",
        "given": "Juergen"
      },
      {
        "family": "Becker",
        "given": "Jurgen"
      },
      {
        "family": "Hubner",
        "given": "Michael"
      },
      {
        "family": "Paulsson",
        "given": "Katarina"
      },
      {
        "family": "Becker",
        "given": "Jurgen"
      },
      {
        "family": "Hubner",
        "given": "Michael"
      },
      {
        "family": "Hubner",
        "given": "Michael"
      },
      {
        "family": "Becker",
        "given": "Jurgen"
      }
    ],
    "citation-number": [
      "512",
      "5",
      "6",
      "7",
      "8"
    ],
    "container-title": [
      "Invited Talk, SBCCI 2006, Ouro Preto",
      "ISVLSI",
      "Dagstuhl Seminar"
    ],
    "date": [
      "2007",
      "2007",
      "2006-04",
      "September"
    ],
    "location": [
      "Porto Alegre, Brazil",
      "Porto Alegre, Brazil",
      "Brazil"
    ],
    "note": [
      "Invited Tutorial, SBCCI 2006, Ouro Preto, Brazil, September [9] J. Becker, M. Hubner, G. Hettich, R. Constapel, J. Eisenmann, J. Luka: “Dynamic and Partial FPGA Exploitation”, to be published in the IEiEE Proceedings"
    ],
    "title": [
      "On-Line Visualization of the Physical Configuration of a Xilinx Virtex-II FPGA”",
      "Physical 2D Morphware and Power Reduction Methods for Everyone”",
      "Schloss Dagstuhl",
      "Run-time Reconfigurabilility and other Future Trends”",
      "Exploiting Dynamic and Partial Reconfiguration for FPGAs - Toolflow, Architecture and System Integration”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "J."
      },
      {
        "family": "Hubner",
        "given": "M."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "ISDS 2006"
    ],
    "location": [
      "Romania"
    ],
    "title": [
      "Dynamically Reconfigurable Hardware: “A Promising Way to On-Line Diagnosis, Fault-Tolerance and Reliability””"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "J."
      },
      {
        "family": "Hubner",
        "given": "M."
      },
      {
        "family": "Hettich",
        "given": "G."
      },
      {
        "family": "Constapel",
        "given": "R."
      },
      {
        "family": "Eisenmann",
        "given": "J."
      },
      {
        "family": "Luka",
        "given": "J."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proceedings of the IEEE"
    ],
    "note": [
      "Special Issue on Advance Automobile Technologies, February 2007,"
    ],
    "title": [
      "Dynamic and Partial FPGA Exploitation”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Eggers",
        "given": "H."
      },
      {
        "family": "Lysaght",
        "given": "P."
      },
      {
        "family": "Dick",
        "given": "H."
      },
      {
        "family": "McGregor",
        "given": "G."
      }
    ],
    "citation-number": [
      "1"
    ],
    "container-title": [
      "6th International Workshop on Field Programmable Logic and Applications (FPL), 1996, Springer LNCS 1142"
    ],
    "title": [
      "Fast Reconfigurable Crossbar Switching in FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Young",
        "given": "S."
      },
      {
        "family": "Alfke",
        "given": "P."
      },
      {
        "family": "Fewer",
        "given": "C."
      },
      {
        "family": "McMillan",
        "given": "S."
      },
      {
        "family": "Blodget",
        "given": "B."
      },
      {
        "family": "Levi",
        "given": "D."
      },
      {
        "family": "Switch",
        "given": "A.High I./O.Reconfigurable Crossbar"
      }
    ],
    "citation-number": [
      "2"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines"
    ],
    "date": [
      "2003"
    ],
    "note": [
      "To appear."
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Lemoine",
        "given": "E."
      },
      {
        "family": "Merceron",
        "given": "D."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Symposium on FPGAs for Custom Computing Machines (FCCM"
    ],
    "date": [
      "1995"
    ],
    "title": [
      "Runtime Reconfiguration of FPGA for Scanning Genomic Databases"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Yamaguchi",
        "given": "Y."
      },
      {
        "family": "Miyajima",
        "given": "Y."
      },
      {
        "family": "Marugama",
        "given": "T."
      },
      {
        "family": "Konagaya",
        "given": "A."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "12th International Workshop on Field-Programmable Logic and Applications, 2002, Springer, LNCS 2438"
    ],
    "title": [
      "High Speed Homology Search Using Runtime Reconfiguration"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Guccione",
        "given": "S."
      },
      {
        "family": "Keller",
        "given": "E."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "12th International Workshop on Field-Programmable Logic and Applications, 2002, Springer, LNCS 2438"
    ],
    "title": [
      "Gene Matching Using JBits"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Fawcett",
        "given": "B."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Abingdon EE & CS Books"
    ],
    "date": [
      "1993"
    ],
    "editor": [
      {
        "family": "Moore",
        "given": "Will"
      },
      {
        "family": "Luk",
        "given": "Wayne"
      }
    ],
    "title": [
      "Applications of Reconfigurable Logic in More FPGAs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Guccione",
        "given": "S."
      },
      {
        "family": "Levi",
        "given": "D."
      },
      {
        "family": "Sundararajan",
        "given": "P."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD"
    ],
    "title": [
      "JBits: A Java-Based Interface for Reconfigurable Computing"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lysaght",
        "given": "P."
      },
      {
        "family": "Levi",
        "given": "D."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "18th International Parallel and Distributed Processing Symposium (IPDPS’04) – Workshop 3"
    ],
    "date": [
      "2004"
    ],
    "pages": [
      "132 ,"
    ],
    "title": [
      "Of Gates and Wires"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "J."
      },
      {
        "family": "Hubner",
        "given": "M."
      },
      {
        "family": "Muller-Glaser",
        "given": "K.D."
      },
      {
        "family": "Constapel",
        "given": "R."
      },
      {
        "family": "Luka",
        "given": "J."
      },
      {
        "family": "Eisenmann",
        "given": "J."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "2005"
    ],
    "location": [
      "Munich, Germany"
    ],
    "title": [
      "Automotive Control Unit Optimisation Perspectives: Body Functions on-Demand by Dynamic Reconfiguration"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "Hubner"
      }
    ],
    "citation-number": [
      "10"
    ],
    "genre": [
      "SBCCI 03."
    ],
    "title": [
      "Ullmann: Power Estimation and Power Mesurement of Xilinx Virtex FPGAs: Trade-offs and Limitations"
    ],
    "type": null
  },
  {
    "author": [
      {
        "given": "Applications"
      }
    ],
    "title": [
      "Design Tools and Low Power Issues in FPGA Reconfiguration 541"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Blodget",
        "given": "B."
      },
      {
        "family": "Lysaght",
        "given": "S.McMillan P."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Automation and Test in Europe Conference and Exhibition"
    ],
    "date": [
      "2003"
    ],
    "pages": [
      "399–400"
    ],
    "title": [
      "A lightweight approach for embedded reconfiguration of FPGAs, Design"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Uhm",
        "given": "M."
      }
    ],
    "citation-number": [
      "12"
    ],
    "container-title": [
      "Xilinx DSP Magazine"
    ],
    "date": [
      "2006-05"
    ],
    "title": [
      "Making the adaptivity of SDR and Cognative Radio Affordable: Going beyond flexibility and adaptivity in FPGAs"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Hubner",
        "given": "M."
      },
      {
        "family": "Becker",
        "given": "J."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "DATE Workshop on Future Trends in Automotive Electronics and Tool Integration"
    ],
    "date": [
      "2006-03"
    ],
    "pages": [
      "47–51"
    ],
    "title": [
      "Seamless Design Flow for Runt-Time Reconfigurable Automotive Systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Donlin",
        "given": "A."
      }
    ],
    "citation-number": [
      "14"
    ],
    "container-title": [
      "DATE Workshop on Future Trends in Automotive Electronics and Tool Integration"
    ],
    "date": [
      "2006-03"
    ],
    "pages": [
      "52–58"
    ],
    "title": [
      "FPGA Reconfiguration in Automotive Systems"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Carmichael",
        "given": "C."
      }
    ],
    "citation-number": [
      "15"
    ],
    "container-title": [
      "Xilinx Application Note"
    ],
    "date": [
      "2000-06-01"
    ],
    "title": [
      "Correcting single-event upsets through Virtex partial reconfiguration"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kane",
        "given": "P."
      }
    ],
    "citation-number": [
      "16"
    ],
    "date": [
      "2001"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Digital Electronics with PLD Integration"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lysaght",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "17"
    ],
    "container-title": [
      "Proceedings of International conference on Field Programmable Logic and Applications"
    ],
    "date": [
      "2006"
    ],
    "title": [
      "Enhanced Architectures, Design Methodologies and CAD Tools for Dynamic Reconfiguration on Xilinx FPGAs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Becker",
        "given": "J."
      },
      {
        "family": "Huebner",
        "given": "M."
      },
      {
        "family": "Ullmann",
        "given": "M."
      }
    ],
    "citation-number": [
      "18"
    ],
    "container-title": [
      "Proceedings of the IFIP International Conference on Very Large Scale Integration (VLSI-SoC"
    ],
    "date": [
      "December 1–3 2003"
    ],
    "location": [
      "Darmstadt, Germany"
    ],
    "pages": [
      "129–134"
    ],
    "title": [
      "Real-Time Dynamically Run-Time Reconfiguration for Power-/Cost optimized Virtex FPGA Realizations"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Donlin",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "19"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "A virtual file system for dynamically reconfigurable FPGAs, Field Programmable Logic and Applications (FPL"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Tuan",
        "given": "T."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "In proceedings of International Symposium on FPGAs"
    ],
    "date": [
      "2006-02"
    ],
    "title": [
      "A 90nm Low-Power FPGA for Battery-Powered Applications"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Telikepalli",
        "given": "A."
      }
    ],
    "citation-number": [
      "21"
    ],
    "container-title": [
      "Performance: The 90nm Inflection Point, Xilinx White Paper (WP223"
    ],
    "date": [
      "2005-04"
    ],
    "title": [
      "Power vs"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sundararajan",
        "given": "P."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proceedings of Military Applications of Programmable Logic Devices"
    ],
    "date": [
      "2003"
    ],
    "title": [
      "Estimation of Single Event Upset Probability Impact of FPGA Designs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gayasen",
        "given": "A."
      },
      {
        "others": true
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "Proceedings of International Symposium on FPGAs"
    ],
    "date": [
      "2004"
    ],
    "title": [
      "Reducing Leakage Energy in FPGAs using Region Constrained Placement"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "T.Tuan B."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "Proceedings of Custom Integrated Circuits Conference (CICC), 2003. Index"
    ],
    "title": [
      "Leakage Power Analysis of a 90nm FPGA"
    ],
    "type": "paper-conference"
  }
]
