Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: modul.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "modul.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "modul"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : modul
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/!OneDriveCloud/OneDrive/Studia/Sem VI/UCISW 2/PROJEKT/v4/modul.vhd" in Library work.
Architecture behavioral of Entity modul is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <modul> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <modul> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/!OneDriveCloud/OneDrive/Studia/Sem VI/UCISW 2/PROJEKT/v4/modul.vhd" line 165: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <wire_in>
Entity <modul> analyzed. Unit <modul> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <modul>.
    Related source file is "D:/!OneDriveCloud/OneDrive/Studia/Sem VI/UCISW 2/PROJEKT/v4/modul.vhd".
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 27                                             |
    | Inputs             | 11                                             |
    | Outputs            | 16                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit up counter for signal <clock_counter>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <modul> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 16-bit up counter                                     : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <present_state/FSM> on signal <present_state[1:13]> with one-hot encoding.
---------------------------
 State    | Encoding
---------------------------
 idle     | 0000000000001
 write_1a | 0000000000010
 write_1b | 0000000100000
 write_0a | 0000000000100
 write_0b | 0000001000000
 read_a   | 0000000001000
 read_b   | 0000010000000
 read_c   | 0000100000000
 read_d   | 0001000000000
 reset_a  | 0000000010000
 reset_b  | 0010000000000
 reset_c  | 0100000000000
 reset_d  | 1000000000000
---------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 16-bit up counter                                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <modul> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block modul, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : modul.ngr
Top Level Output File Name         : modul
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 9

Cell Usage :
# BELS                             : 97
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 5
#      LUT3                        : 5
#      LUT3_D                      : 2
#      LUT4                        : 25
#      LUT4_D                      : 7
#      LUT4_L                      : 3
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 29
#      FD                          : 10
#      FDR                         : 16
#      FDS                         : 1
#      FDSE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 5
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                       33  out of    960     3%  
 Number of Slice Flip Flops:             29  out of   1920     1%  
 Number of 4 input LUTs:                 64  out of   1920     3%  
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of     66    13%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.484ns (Maximum Frequency: 154.222MHz)
   Minimum input arrival time before clock: 5.798ns
   Maximum output required time after clock: 5.255ns
   Maximum combinational path delay: 5.753ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.484ns (frequency: 154.222MHz)
  Total number of paths / destination ports: 1041 / 48
-------------------------------------------------------------------------
Delay:               6.484ns (Levels of Logic = 4)
  Source:            clock_counter_0 (FF)
  Destination:       clock_counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_counter_0 to clock_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.514   0.651  clock_counter_0 (clock_counter_0)
     LUT4:I0->O            1   0.612   0.360  present_state_cmp_eq0004121 (present_state_cmp_eq0004121)
     LUT4:I3->O            3   0.612   0.454  present_state_cmp_eq0004123 (N11)
     LUT4:I3->O            2   0.612   0.383  present_state_FSM_FFd13-In0 (present_state_FSM_FFd13-In0)
     LUT4:I3->O           16   0.612   0.879  present_state_FSM_FFd13-In211 (present_state_cmp_eq0007)
     FDR:R                     0.795          clock_counter_0
    ----------------------------------------
    Total                      6.484ns (3.757ns logic, 2.727ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 78 / 21
-------------------------------------------------------------------------
Offset:              5.798ns (Levels of Logic = 4)
  Source:            writeZero (PAD)
  Destination:       clock_counter_0 (FF)
  Destination Clock: clk rising

  Data Path: writeZero to clock_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.603  writeZero_IBUF (writeZero_IBUF)
     LUT3_D:I0->LO         1   0.612   0.130  present_state_FSM_FFd13-In21 (N24)
     LUT3:I2->O            2   0.612   0.449  present_state_FSM_FFd13-In7 (present_state_FSM_FFd13-In7)
     LUT4:I1->O           16   0.612   0.879  present_state_FSM_FFd13-In211 (present_state_cmp_eq0007)
     FDR:R                     0.795          clock_counter_0
    ----------------------------------------
    Total                      5.798ns (3.737ns logic, 2.061ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Offset:              5.255ns (Levels of Logic = 2)
  Source:            present_state_FSM_FFd11 (FF)
  Destination:       wire_out (PAD)
  Source Clock:      clk rising

  Data Path: present_state_FSM_FFd11 to wire_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.603  present_state_FSM_FFd11 (present_state_FSM_FFd11)
     LUT4:I0->O            1   0.612   0.357  present_state_FSM_Out141 (wire_out_OBUF)
     OBUF:I->O                 3.169          wire_out_OBUF (wire_out)
    ----------------------------------------
    Total                      5.255ns (4.295ns logic, 0.960ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.753ns (Levels of Logic = 3)
  Source:            wire_in (PAD)
  Destination:       readBit_detecion (PAD)

  Data Path: wire_in to readBit_detecion
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  wire_in_IBUF (wire_in_IBUF)
     LUT3:I0->O            1   0.612   0.357  readBit_detecion1 (readBit_detecion_OBUF)
     OBUF:I->O                 3.169          readBit_detecion_OBUF (readBit_detecion)
    ----------------------------------------
    Total                      5.753ns (4.887ns logic, 0.866ns route)
                                       (84.9% logic, 15.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.09 secs
 
--> 

Total memory usage is 262080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

