$date
	Sun Nov 19 22:10:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 4 ! q [3:0] $end
$var wire 1 " G $end
$var reg 1 # S $end
$var reg 1 $ X $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module i $end
$var wire 1 # S $end
$var wire 1 $ X $end
$var wire 1 ' Z $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 4 ( q [3:0] $end
$var wire 1 ) T2 $end
$var wire 1 * T1 $end
$var wire 1 + T0 $end
$var wire 1 " G $end
$scope module c $end
$var wire 1 % clk $end
$var wire 1 , en $end
$var wire 1 - reset $end
$var wire 4 . q [3:0] $end
$scope module t1 $end
$var wire 1 / T $end
$var wire 1 % clk $end
$var wire 1 , en $end
$var wire 1 - reset $end
$var reg 1 0 q $end
$upscope $end
$scope module t2 $end
$var wire 1 1 T $end
$var wire 1 % clk $end
$var wire 1 , en $end
$var wire 1 - reset $end
$var reg 1 2 q $end
$upscope $end
$scope module t3 $end
$var wire 1 3 T $end
$var wire 1 % clk $end
$var wire 1 , en $end
$var wire 1 - reset $end
$var reg 1 4 q $end
$upscope $end
$scope module t4 $end
$var wire 1 5 T $end
$var wire 1 % clk $end
$var wire 1 , en $end
$var wire 1 - reset $end
$var reg 1 6 q $end
$upscope $end
$upscope $end
$scope module cl $end
$var wire 1 # S $end
$var wire 1 7 Sbar $end
$var wire 1 8 T0S $end
$var wire 1 9 T0Sbar $end
$var wire 1 : T1X $end
$var wire 1 ; T1Xbar $end
$var wire 1 < T2Xbar $end
$var wire 1 = T2XbarZbar $end
$var wire 1 > T2Z $end
$var wire 1 ? T2Zbar $end
$var wire 1 @ T2ZbarX $end
$var wire 1 $ X $end
$var wire 1 A Xbar $end
$var wire 1 ' Z $end
$var wire 1 B Zbar $end
$var wire 1 % clk $end
$var wire 1 C dT0 $end
$var wire 1 D dT1 $end
$var wire 1 E dT2 $end
$var wire 1 F ddT1 $end
$var wire 1 & reset $end
$var wire 1 ) T2 $end
$var wire 1 * T1 $end
$var wire 1 + T0 $end
$scope module d1 $end
$var wire 1 C D $end
$var wire 1 % clk $end
$var wire 1 G init $end
$var wire 1 H reset $end
$var reg 1 + q $end
$upscope $end
$scope module d2 $end
$var wire 1 D D $end
$var wire 1 % clk $end
$var wire 1 I init $end
$var wire 1 & reset $end
$var reg 1 * q $end
$upscope $end
$scope module d3 $end
$var wire 1 E D $end
$var wire 1 % clk $end
$var wire 1 J init $end
$var wire 1 & reset $end
$var reg 1 ) q $end
$upscope $end
$upscope $end
$scope module d $end
$var wire 1 K D $end
$var wire 1 % clk $end
$var wire 1 L init $end
$var wire 1 & reset $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0L
0K
0J
0I
1H
1G
1F
0E
1D
0C
1B
0A
0@
0?
0>
0=
0<
0;
0:
09
18
07
06
05
04
03
02
01
00
1/
b0 .
0-
0,
1+
0*
0)
b0 (
0'
1&
0%
1$
1#
0"
b0 !
$end
#1
0D
0F
1-
1E
1,
08
1:
0+
1*
1%
#2
0%
#3
1@
1E
1,
1?
0:
11
1)
0*
b1 !
b1 (
b1 .
10
1%
#4
0%
#5
01
00
b10 !
b10 (
b10 .
12
1%
#6
0%
#7
13
11
b11 !
b11 (
b11 .
10
1%
#8
0%
#9
03
05
01
00
02
b100 !
b100 (
b100 .
14
1%
#10
0%
#11
11
b101 !
b101 (
b101 .
10
1%
#12
0%
#13
01
00
b110 !
b110 (
b110 .
12
1%
#14
0%
#15
15
13
11
b111 !
b111 (
b111 .
10
1%
#16
0%
#17
1,
1E
1@
1?
0C
0K
1B
0>
03
05
0'
01
00
02
04
b1000 !
b1000 (
b1000 .
16
1%
#18
0%
#19
11
b1001 !
b1001 (
b1001 .
10
1%
#20
0%
#21
01
00
b1010 !
b1010 (
b1010 .
12
1%
#22
0%
#23
13
11
b1011 !
b1011 (
b1011 .
10
1%
#24
0%
#25
1,
1E
1@
1?
0C
0K
1B
0>
0'
03
05
01
00
02
b1100 !
b1100 (
b1100 .
14
1%
#26
0%
#27
11
b1101 !
b1101 (
b1101 .
10
1%
#28
0%
#29
01
00
b1110 !
b1110 (
b1110 .
12
1%
#30
0%
#31
0,
0E
0@
0?
1C
1K
0B
1>
1'
15
13
11
b1111 !
b1111 (
b1111 .
10
1%
#32
0%
#33
1D
1F
0-
0C
18
0>
0K
1+
0)
1"
1%
#34
0%
#35
0D
1B
1E
1,
0F
1-
0'
05
03
1:
08
01
0"
1*
0+
06
04
02
b0 !
b0 (
b0 .
00
1%
#36
0%
#37
1@
11
0:
1?
b1 !
b1 (
b1 .
10
0*
1)
1%
#38
0%
#39
01
12
b10 !
b10 (
b10 .
00
1%
#40
0%
#41
13
11
b11 !
b11 (
b11 .
10
1%
#42
0%
#43
03
01
14
02
b100 !
b100 (
b100 .
00
1%
#44
0%
#45
11
b101 !
b101 (
b101 .
10
1%
#46
0%
#47
01
12
b110 !
b110 (
b110 .
00
1%
#48
0%
#49
15
13
11
b111 !
b111 (
b111 .
10
1%
#50
0%
#51
05
03
01
16
04
02
b1000 !
b1000 (
b1000 .
00
1%
#52
0%
#53
11
b1001 !
b1001 (
b1001 .
10
1%
#54
0%
#55
01
12
b1010 !
b1010 (
b1010 .
00
1%
#56
0%
#57
13
11
b1011 !
b1011 (
b1011 .
10
1%
#58
0%
#59
03
01
14
02
b1100 !
b1100 (
b1100 .
00
1%
#60
0%
#61
11
b1101 !
b1101 (
b1101 .
10
1%
#62
0%
#63
01
12
b1110 !
b1110 (
b1110 .
00
1%
#64
0%
#65
0,
0E
0@
0?
1C
1K
0B
1>
1'
15
13
11
b1111 !
b1111 (
b1111 .
10
1%
#66
0%
#67
1D
0C
1F
0-
0>
0K
18
1"
0)
1+
1%
#68
0%
#69
1B
0D
03
05
0'
0F
1-
1E
1,
01
08
1:
00
02
04
b0 !
b0 (
b0 .
06
0+
1*
0"
1%
#70
0%
#71
1@
1E
1,
1?
0:
11
1)
0*
b1 !
b1 (
b1 .
10
1%
#72
0%
#73
01
00
b10 !
b10 (
b10 .
12
1%
#74
0%
#75
13
11
b11 !
b11 (
b11 .
10
1%
#76
0%
#77
03
05
01
00
02
b100 !
b100 (
b100 .
14
1%
#78
0%
#79
11
b101 !
b101 (
b101 .
10
1%
#80
0%
#81
01
00
b110 !
b110 (
b110 .
12
1%
#82
0%
#83
15
13
11
b111 !
b111 (
b111 .
10
1%
#84
0%
#85
1,
1E
1@
1?
0C
0K
1B
0>
03
05
0'
01
00
02
04
b1000 !
b1000 (
b1000 .
16
1%
#86
0%
#87
11
b1001 !
b1001 (
b1001 .
10
1%
#88
0%
#89
01
00
b1010 !
b1010 (
b1010 .
12
1%
#90
0%
#91
13
11
b1011 !
b1011 (
b1011 .
10
1%
#92
0%
#93
1,
1E
1@
1?
0C
0K
1B
0>
0'
03
05
01
00
02
b1100 !
b1100 (
b1100 .
14
1%
#94
0%
#95
11
b1101 !
b1101 (
b1101 .
10
1%
#96
0%
#97
01
00
b1110 !
b1110 (
b1110 .
12
1%
#98
0%
#99
0,
0E
0@
0?
1C
1K
0B
1>
1'
15
13
11
b1111 !
b1111 (
b1111 .
10
1%
#100
0%
