

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4'
================================================================
* Date:           Thu Apr 27 10:52:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_3_VITIS_LOOP_156_4  |       37|       37|         3|          1|          1|    36|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    164|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      51|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      51|    236|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln154_1_fu_162_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln154_fu_171_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln155_1_fu_195_p2     |         +|   0|  0|  13|           5|           5|
    |add_ln155_fu_120_p2       |         +|   0|  0|  13|           5|           5|
    |add_ln156_fu_251_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln157_1_fu_304_p2     |         +|   0|  0|   8|           8|           8|
    |add_ln157_fu_315_p2       |         +|   0|  0|  15|           8|           8|
    |empty_30_fu_150_p2        |         -|   0|  0|  15|           8|           8|
    |p_mid138_fu_237_p2        |         -|   0|  0|  15|           8|           8|
    |sub_ln157_fu_290_p2       |         -|   0|  0|   8|           8|           8|
    |icmp_ln154_fu_156_p2      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln156_fu_177_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln154_1_fu_201_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln154_2_fu_296_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln154_3_fu_243_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln154_fu_183_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 164|          77|          81|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten40_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_tj_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_tp_1                   |   9|          2|    2|          4|
    |indvar_flatten40_fu_58                  |   9|          2|    6|         12|
    |tj_fu_50                                |   9|          2|    4|          8|
    |tp_fu_54                                |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   26|         52|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln157_reg_385                 |  8|   0|    8|          0|
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |empty_30_reg_346                  |  6|   0|    8|          2|
    |icmp_ln156_reg_355                |  1|   0|    1|          0|
    |indvar_flatten40_fu_58            |  6|   0|    6|          0|
    |p_mid138_reg_375                  |  6|   0|    8|          2|
    |select_ln154_1_reg_365            |  5|   0|    5|          0|
    |select_ln154_reg_360              |  4|   0|    4|          0|
    |tj_fu_50                          |  4|   0|    4|          0|
    |tp_fu_54                          |  2|   0|    2|          0|
    |trunc_ln157_reg_370               |  4|   0|    4|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 51|   0|   55|          4|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4|  return value|
|empty                       |   in|    5|     ap_none|                                                  empty|        scalar|
|layer1_output_V_0_address0  |  out|    8|   ap_memory|                                      layer1_output_V_0|         array|
|layer1_output_V_0_ce0       |  out|    1|   ap_memory|                                      layer1_output_V_0|         array|
|layer1_output_V_0_q0        |   in|   15|   ap_memory|                                      layer1_output_V_0|         array|
|linear_input_V_address0     |  out|    8|   ap_memory|                                         linear_input_V|         array|
|linear_input_V_ce0          |  out|    1|   ap_memory|                                         linear_input_V|         array|
|linear_input_V_we0          |  out|    1|   ap_memory|                                         linear_input_V|         array|
|linear_input_V_d0           |  out|   15|   ap_memory|                                         linear_input_V|         array|
+----------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 6 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tp = alloca i32 1"   --->   Operation 7 'alloca' 'tp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten40 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty"   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten40"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %tp"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %tj"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc149"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tp_1 = load i2 %tp" [tiled_conv.cpp:154]   --->   Operation 14 'load' 'tp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten40_load = load i6 %indvar_flatten40" [tiled_conv.cpp:154]   --->   Operation 15 'load' 'indvar_flatten40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i2 %tp_1" [tiled_conv.cpp:154]   --->   Operation 16 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%add_ln155 = add i5 %zext_ln154, i5 %tmp" [tiled_conv.cpp:155]   --->   Operation 17 'add' 'add_ln155' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_29 = trunc i5 %add_ln155" [tiled_conv.cpp:155]   --->   Operation 18 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_29, i4 0" [tiled_conv.cpp:155]   --->   Operation 19 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln155, i2 0" [tiled_conv.cpp:155]   --->   Operation 20 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl11_cast = sext i7 %p_shl4" [tiled_conv.cpp:155]   --->   Operation 21 'sext' 'p_shl11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%empty_30 = sub i8 %p_shl3, i8 %p_shl11_cast" [tiled_conv.cpp:155]   --->   Operation 22 'sub' 'empty_30' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.42ns)   --->   "%icmp_ln154 = icmp_eq  i6 %indvar_flatten40_load, i6 36" [tiled_conv.cpp:154]   --->   Operation 24 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln154_1 = add i6 %indvar_flatten40_load, i6 1" [tiled_conv.cpp:154]   --->   Operation 25 'add' 'add_ln154_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %for.inc152, void %for.inc158.exitStub" [tiled_conv.cpp:154]   --->   Operation 26 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [tiled_conv.cpp:156]   --->   Operation 27 'load' 'tj_load' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.56ns)   --->   "%add_ln154 = add i2 %tp_1, i2 1" [tiled_conv.cpp:154]   --->   Operation 28 'add' 'add_ln154' <Predicate = (!icmp_ln154)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln156 = icmp_eq  i4 %tj_load, i4 12" [tiled_conv.cpp:156]   --->   Operation 29 'icmp' 'icmp_ln156' <Predicate = (!icmp_ln154)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln154 = select i1 %icmp_ln156, i4 0, i4 %tj_load" [tiled_conv.cpp:154]   --->   Operation 30 'select' 'select_ln154' <Predicate = (!icmp_ln154)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i2 %add_ln154" [tiled_conv.cpp:154]   --->   Operation 31 'zext' 'zext_ln154_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln155_1 = add i5 %zext_ln154_1, i5 %tmp" [tiled_conv.cpp:155]   --->   Operation 32 'add' 'add_ln155_1' <Predicate = (!icmp_ln154)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.21ns)   --->   "%select_ln154_1 = select i1 %icmp_ln156, i5 %add_ln155_1, i5 %add_ln155" [tiled_conv.cpp:154]   --->   Operation 33 'select' 'select_ln154_1' <Predicate = (!icmp_ln154)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i5 %select_ln154_1" [tiled_conv.cpp:157]   --->   Operation 34 'trunc' 'trunc_ln157' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_32 = trunc i5 %add_ln155_1" [tiled_conv.cpp:155]   --->   Operation 35 'trunc' 'empty_32' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl10_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_32, i4 0" [tiled_conv.cpp:155]   --->   Operation 36 'bitconcatenate' 'p_shl10_mid1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl11_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln155_1, i2 0" [tiled_conv.cpp:155]   --->   Operation 37 'bitconcatenate' 'p_shl11_mid1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl11_cast_mid1 = sext i7 %p_shl11_mid1" [tiled_conv.cpp:155]   --->   Operation 38 'sext' 'p_shl11_cast_mid1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.91ns)   --->   "%p_mid138 = sub i8 %p_shl10_mid1, i8 %p_shl11_cast_mid1" [tiled_conv.cpp:155]   --->   Operation 39 'sub' 'p_mid138' <Predicate = (!icmp_ln154)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.99ns)   --->   "%select_ln154_3 = select i1 %icmp_ln156, i2 %add_ln154, i2 %tp_1" [tiled_conv.cpp:154]   --->   Operation 40 'select' 'select_ln154_3' <Predicate = (!icmp_ln154)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln156 = add i4 %select_ln154, i4 1" [tiled_conv.cpp:156]   --->   Operation 41 'add' 'add_ln156' <Predicate = (!icmp_ln154)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln156 = store i6 %add_ln154_1, i6 %indvar_flatten40" [tiled_conv.cpp:156]   --->   Operation 42 'store' 'store_ln156' <Predicate = (!icmp_ln154)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln156 = store i2 %select_ln154_3, i2 %tp" [tiled_conv.cpp:156]   --->   Operation 43 'store' 'store_ln156' <Predicate = (!icmp_ln154)> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln156 = store i4 %add_ln156, i4 %tj" [tiled_conv.cpp:156]   --->   Operation 44 'store' 'store_ln156' <Predicate = (!icmp_ln154)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.92>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln157, i4 0" [tiled_conv.cpp:157]   --->   Operation 45 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln154_1, i2 0" [tiled_conv.cpp:157]   --->   Operation 46 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln157_1 = zext i7 %tmp_7" [tiled_conv.cpp:157]   --->   Operation 47 'zext' 'zext_ln157_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157 = sub i8 %tmp_6, i8 %zext_ln157_1" [tiled_conv.cpp:157]   --->   Operation 48 'sub' 'sub_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln157)   --->   "%select_ln154_2 = select i1 %icmp_ln156, i8 %p_mid138, i8 %empty_30" [tiled_conv.cpp:154]   --->   Operation 49 'select' 'select_ln154_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln157_2 = zext i4 %select_ln154" [tiled_conv.cpp:157]   --->   Operation 50 'zext' 'zext_ln157_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln157_1 = add i8 %sub_ln157, i8 %zext_ln157_2" [tiled_conv.cpp:157]   --->   Operation 51 'add' 'add_ln157_1' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln157_3 = zext i8 %add_ln157_1" [tiled_conv.cpp:157]   --->   Operation 52 'zext' 'zext_ln157_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%layer1_output_V_0_addr = getelementptr i15 %layer1_output_V_0, i64 0, i64 %zext_ln157_3" [tiled_conv.cpp:157]   --->   Operation 53 'getelementptr' 'layer1_output_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln157 = add i8 %zext_ln157_2, i8 %select_ln154_2" [tiled_conv.cpp:157]   --->   Operation 54 'add' 'add_ln157' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%layer1_output_V_0_load = load i8 %layer1_output_V_0_addr" [tiled_conv.cpp:157]   --->   Operation 55 'load' 'layer1_output_V_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln154)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_154_3_VITIS_LOOP_156_4_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 57 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [tiled_conv.cpp:156]   --->   Operation 59 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i8 %add_ln157" [tiled_conv.cpp:157]   --->   Operation 60 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%linear_input_V_addr = getelementptr i15 %linear_input_V, i64 0, i64 %zext_ln157" [tiled_conv.cpp:157]   --->   Operation 61 'getelementptr' 'linear_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%layer1_output_V_0_load = load i8 %layer1_output_V_0_addr" [tiled_conv.cpp:157]   --->   Operation 62 'load' 'layer1_output_V_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_3 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln157 = store i15 %layer1_output_V_0_load, i8 %linear_input_V_addr" [tiled_conv.cpp:157]   --->   Operation 63 'store' 'store_ln157' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln156 = br void %for.inc149" [tiled_conv.cpp:156]   --->   Operation 64 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_output_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ linear_input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tj                     (alloca           ) [ 0100]
tp                     (alloca           ) [ 0100]
indvar_flatten40       (alloca           ) [ 0100]
tmp                    (read             ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
tp_1                   (load             ) [ 0000]
indvar_flatten40_load  (load             ) [ 0000]
zext_ln154             (zext             ) [ 0000]
add_ln155              (add              ) [ 0000]
empty_29               (trunc            ) [ 0000]
p_shl3                 (bitconcatenate   ) [ 0000]
p_shl4                 (bitconcatenate   ) [ 0000]
p_shl11_cast           (sext             ) [ 0000]
empty_30               (sub              ) [ 0110]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln154             (icmp             ) [ 0110]
add_ln154_1            (add              ) [ 0000]
br_ln154               (br               ) [ 0000]
tj_load                (load             ) [ 0000]
add_ln154              (add              ) [ 0000]
icmp_ln156             (icmp             ) [ 0110]
select_ln154           (select           ) [ 0110]
zext_ln154_1           (zext             ) [ 0000]
add_ln155_1            (add              ) [ 0000]
select_ln154_1         (select           ) [ 0110]
trunc_ln157            (trunc            ) [ 0110]
empty_32               (trunc            ) [ 0000]
p_shl10_mid1           (bitconcatenate   ) [ 0000]
p_shl11_mid1           (bitconcatenate   ) [ 0000]
p_shl11_cast_mid1      (sext             ) [ 0000]
p_mid138               (sub              ) [ 0110]
select_ln154_3         (select           ) [ 0000]
add_ln156              (add              ) [ 0000]
store_ln156            (store            ) [ 0000]
store_ln156            (store            ) [ 0000]
store_ln156            (store            ) [ 0000]
tmp_6                  (bitconcatenate   ) [ 0000]
tmp_7                  (bitconcatenate   ) [ 0000]
zext_ln157_1           (zext             ) [ 0000]
sub_ln157              (sub              ) [ 0000]
select_ln154_2         (select           ) [ 0000]
zext_ln157_2           (zext             ) [ 0000]
add_ln157_1            (add              ) [ 0000]
zext_ln157_3           (zext             ) [ 0000]
layer1_output_V_0_addr (getelementptr    ) [ 0101]
add_ln157              (add              ) [ 0101]
specloopname_ln0       (specloopname     ) [ 0000]
empty_31               (speclooptripcount) [ 0000]
specpipeline_ln0       (specpipeline     ) [ 0000]
specloopname_ln156     (specloopname     ) [ 0000]
zext_ln157             (zext             ) [ 0000]
linear_input_V_addr    (getelementptr    ) [ 0000]
layer1_output_V_0_load (load             ) [ 0000]
store_ln157            (store            ) [ 0000]
br_ln156               (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer1_output_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_output_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="linear_input_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_input_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_154_3_VITIS_LOOP_156_4_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="tj_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tp_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tp/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="indvar_flatten40_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten40/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="5" slack="0"/>
<pin id="65" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="layer1_output_V_0_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="15" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_output_V_0_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_output_V_0_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="linear_input_V_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="15" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linear_input_V_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln157_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="15" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="6" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="4" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tp_1_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tp_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="indvar_flatten40_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten40_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln154_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln155_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="empty_29_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_shl3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_shl4_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_shl11_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl11_cast/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="empty_30_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="7" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_30/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln154_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln154_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="6" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tj_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln154_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln156_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln154_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln154_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln155_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="5" slack="0"/>
<pin id="198" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="select_ln154_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln157_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln157/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="empty_32_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_shl10_mid1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_mid1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_shl11_mid1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="5" slack="0"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_mid1/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_shl11_cast_mid1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl11_cast_mid1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_mid138_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid138/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln154_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="0" index="2" bw="2" slack="0"/>
<pin id="247" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154_3/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln156_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln156_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln156_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln156_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="4" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_6_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="1"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_7_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="1"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln157_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sub_ln157_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="7" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln157/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln154_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="8" slack="1"/>
<pin id="299" dir="0" index="2" bw="8" slack="1"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154_2/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln157_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_2/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln157_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln157_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157_3/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln157_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln157_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/3 "/>
</bind>
</comp>

<comp id="325" class="1005" name="tj_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="332" class="1005" name="tp_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tp "/>
</bind>
</comp>

<comp id="339" class="1005" name="indvar_flatten40_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten40 "/>
</bind>
</comp>

<comp id="346" class="1005" name="empty_30_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

<comp id="351" class="1005" name="icmp_ln154_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

<comp id="355" class="1005" name="icmp_ln156_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln156 "/>
</bind>
</comp>

<comp id="360" class="1005" name="select_ln154_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="1"/>
<pin id="362" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln154 "/>
</bind>
</comp>

<comp id="365" class="1005" name="select_ln154_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="1"/>
<pin id="367" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln154_1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="trunc_ln157_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln157 "/>
</bind>
</comp>

<comp id="375" class="1005" name="p_mid138_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_mid138 "/>
</bind>
</comp>

<comp id="380" class="1005" name="layer1_output_V_0_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="layer1_output_V_0_addr "/>
</bind>
</comp>

<comp id="385" class="1005" name="add_ln157_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln157 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="75" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="119"><net_src comp="110" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="62" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="120" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="120" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="130" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="113" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="113" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="175"><net_src comp="110" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="168" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="171" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="62" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="177" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="195" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="120" pin="2"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="195" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="195" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="217" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="177" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="171" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="110" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="183" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="162" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="243" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="251" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="289"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="272" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="308"><net_src comp="290" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="319"><net_src comp="301" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="296" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="328"><net_src comp="50" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="335"><net_src comp="54" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="342"><net_src comp="58" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="349"><net_src comp="150" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="354"><net_src comp="156" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="177" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="363"><net_src comp="183" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="368"><net_src comp="201" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="373"><net_src comp="209" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="378"><net_src comp="237" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="383"><net_src comp="68" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="388"><net_src comp="315" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="321" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: linear_input_V | {3 }
 - Input state : 
	Port: tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 : empty | {1 }
	Port: tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4 : layer1_output_V_0 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		tp_1 : 1
		indvar_flatten40_load : 1
		zext_ln154 : 2
		add_ln155 : 3
		empty_29 : 4
		p_shl3 : 5
		p_shl4 : 4
		p_shl11_cast : 5
		empty_30 : 6
		icmp_ln154 : 2
		add_ln154_1 : 2
		br_ln154 : 3
		tj_load : 1
		add_ln154 : 2
		icmp_ln156 : 2
		select_ln154 : 3
		zext_ln154_1 : 3
		add_ln155_1 : 4
		select_ln154_1 : 5
		trunc_ln157 : 6
		empty_32 : 5
		p_shl10_mid1 : 6
		p_shl11_mid1 : 5
		p_shl11_cast_mid1 : 6
		p_mid138 : 7
		select_ln154_3 : 3
		add_ln156 : 4
		store_ln156 : 3
		store_ln156 : 4
		store_ln156 : 5
	State 2
		zext_ln157_1 : 1
		sub_ln157 : 2
		add_ln157_1 : 3
		zext_ln157_3 : 4
		layer1_output_V_0_addr : 5
		add_ln157 : 1
		layer1_output_V_0_load : 6
	State 3
		linear_input_V_addr : 1
		store_ln157 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln155_fu_120     |    0    |    13   |
|          |    add_ln154_1_fu_162    |    0    |    14   |
|          |     add_ln154_fu_171     |    0    |    10   |
|    add   |    add_ln155_1_fu_195    |    0    |    13   |
|          |     add_ln156_fu_251     |    0    |    13   |
|          |    add_ln157_1_fu_304    |    0    |    8    |
|          |     add_ln157_fu_315     |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |      empty_30_fu_150     |    0    |    15   |
|    sub   |      p_mid138_fu_237     |    0    |    15   |
|          |     sub_ln157_fu_290     |    0    |    8    |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln154_fu_156    |    0    |    10   |
|          |     icmp_ln156_fu_177    |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |    select_ln154_fu_183   |    0    |    4    |
|  select  |   select_ln154_1_fu_201  |    0    |    5    |
|          |   select_ln154_3_fu_243  |    0    |    2    |
|          |   select_ln154_2_fu_296  |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_62      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln154_fu_116    |    0    |    0    |
|          |    zext_ln154_1_fu_191   |    0    |    0    |
|   zext   |    zext_ln157_1_fu_286   |    0    |    0    |
|          |    zext_ln157_2_fu_301   |    0    |    0    |
|          |    zext_ln157_3_fu_310   |    0    |    0    |
|          |     zext_ln157_fu_321    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      empty_29_fu_126     |    0    |    0    |
|   trunc  |    trunc_ln157_fu_209    |    0    |    0    |
|          |      empty_32_fu_213     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       p_shl3_fu_130      |    0    |    0    |
|          |       p_shl4_fu_138      |    0    |    0    |
|bitconcatenate|    p_shl10_mid1_fu_217   |    0    |    0    |
|          |    p_shl11_mid1_fu_225   |    0    |    0    |
|          |       tmp_6_fu_272       |    0    |    0    |
|          |       tmp_7_fu_279       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |    p_shl11_cast_fu_146   |    0    |    0    |
|          | p_shl11_cast_mid1_fu_233 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   162   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln157_reg_385      |    8   |
|       empty_30_reg_346       |    8   |
|      icmp_ln154_reg_351      |    1   |
|      icmp_ln156_reg_355      |    1   |
|   indvar_flatten40_reg_339   |    6   |
|layer1_output_V_0_addr_reg_380|    8   |
|       p_mid138_reg_375       |    8   |
|    select_ln154_1_reg_365    |    5   |
|     select_ln154_reg_360     |    4   |
|          tj_reg_325          |    4   |
|          tp_reg_332          |    2   |
|      trunc_ln157_reg_370     |    4   |
+------------------------------+--------+
|             Total            |   59   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   162  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   59   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   59   |   171  |
+-----------+--------+--------+--------+
