{
    "key": "1126",
    "gmods": "Y,1,A,Q,F,C,V,2,3,7,4,G,K,J,W,L,8,Z,5,H,M,6,N,9,D,B,X,I,P,R,O,U,S,T,E",
    "col": "YC",
    "stat": "A",
    "mpkey": "2038",
    "code": "EENG 428",
    "section": "01",
    "crn": "10885",
    "title": "Cloud FPGA",
    "xlist": "Same As: <a href=\"/search/?p=ENAS%20968\" data-action=\"result-detail\" data-group=\"code:ENAS 968\" data-key=\"crn:10911\">ENAS 968, section 01</a>",
    "yc_attrs": "This course can be applied towards the <i>Quantitative Reasoning</i> Yale College distributional requirement.",
    "ci_attrs": "",
    "description": "<p>This course is an intermediate to advanced level course focusing on digital design and use of Field Programmable Gate Arrays (FPGAs). In addition, it centers around the new computing paradigm of Cloud FPGAs, where the FPGAs are hosted remotely by cloud providers and accessed remotely by users. The theoretical aspects of the course focus on digital system modeling and design using the Verilog Hardware Description Language (Verilog HDL). In the course, students learn about logic synthesis, behavioral modeling, module hierarchies, combinatorial and sequential primitives, and implementing and testing the designs in simulation and real FPGAs. Students also learn about FPGA tools from two major vendors: for Xilinx FPGAs and Intel FPGAs (formerly Altera). The practical aspects focus on designing systems using commercial Cloud FPGA infrastructures: Amazon F1 service (Xilinx FPGAs) or through the Texas Advanced Computing Center (Intel FPGAs). Students learn about cloud computing, interfacing servers to FPGAs, PCIe and AXI protocols, and how to write software that runs on the cloud servers and leverages the FPGAs for acceleration of various computations.\u00a0\u00a0</p>\n<p class=\"prerequisites\">Prerequisites: <a href=\"/search/?p=EENG%20201\" data-action=\"result-detail\" data-group=\"code:EENG 201\"  class=\"notoffered\">EENG 201</a> and <a href=\"/search/?p=EENG%20348\" data-action=\"result-detail\" data-group=\"code:EENG 348\"  class=\"notoffered\">348</a> or permission of the instructor. Students should be familiar with digital design basics and have some experience with Hardware Description Languages such as Verilog or VHDL.</p>",
    "hours": "1",
    "regnotes": "",
    "rp_attr": "",
    "instructordetail_html": "<div class=\"instructor-detail\"><div class=\"instructor-name\"><a href=\"#\" data-action=\"search\" data-search-data-provider=\"search-by-instructor\" data-id=\"9804\">Jakub Szefer</a></div><div class=\"instructor-email\"><a href=\"mailto:jakub.szefer@yale.edu\">jakub.szefer@yale.edu</a></div></div>",
    "meeting_html": "<div class=\"meet\">MW 9am-10:15am<span class=\"meet-room-201903\"> in <a href=\"https://map.yale.edu/place/building/HLH17?\" target=\"_blank\">HLH17 03</a></span></div>",
    "final_exam": "No regular final examination",
    "resources": "<a href=\"#\" role=\"button\" class=\"btn\" id=\"course_eval_button\" data-crn=\"10885\" data-srcdb=\"201903\" disabled >COURSE EVALUATIONS</a><a title=\"Opens in a new window.\" role=\"button\" class=\"btn\" href=\"https://yale.instructure.com/courses/49646/assignments/syllabus\" target=\"_blank\">SYLLABUS</a><form name=\"orderBooks\" class=\"book-form\" method=\"post\" action=\"https://secure.bncollege.com/webapp/wcs/stores/servlet/TBListView?cm_mmc=RI-_-999-_-1-_-A\" target=\"_blank\"><input type=\"hidden\" name=\"catalogId\" value=\"10001\" /><input type=\"hidden\" name=\"storeId\" value=\"16556\" /><input type=\"hidden\" name=\"termMapping\" value=\"N\" /><input type=\"hidden\" name=\"courseXml\" value='<?xml version=\"1.0\" encoding=\"UTF-8\"?><textbookorder><courses><course dept=\"EENG\" num=\"428\" sect=\"1\" term=\"F19\" /></courses></textbookorder>'/><input type=\"submit\" value=\"BUY BOOKS\" role=\"button\" class=\"btn\" ></form>",
    "all_sections_remove_children": "<div class=\"course-sections\" role=\"grid\" aria-readonly=\"true\"><a role=\"row\" href=\"#\" class=\"course-section\" data-action=\"result-detail-remove-children\" data-group=\"code:EENG 428\" data-srcdb=\"201903\" data-key=\"crn:10885\"><div role=\"rowheader\" class=\"course-section-section-no\"><span class=\"header-text\">Section no: </span> 01</div><div role=\"gridcell\" class=\"course-section-crn\"><span class=\"header-text\">CRN: </span> 10885</div><div role=\"gridcell\" class=\"course-section-mp\"><span class=\"header-text\">Meets: </span> MW 9-10:15a</div><div role=\"gridcell\" class=\"course-section-instr\"><span class=\"header-text\">Instructor: </span> J. Szefer</div></a></div>",
    "last_updated": "Tue Oct 22 2019 21:17:54 GMT-0500 (CDT)",
    "srcdb": "201903",
    "allInGroup": [
        {
            "key": "1126",
            "code": "EENG 428",
            "title": "Cloud FPGA",
            "crn": "10885",
            "no": "01",
            "total": "1",
            "schd": "H",
            "stat": "A",
            "isCancelled": "",
            "meets": "MW 9-10:15a",
            "mpkey": "2038",
            "instr": "J. Szefer",
            "meetingTimes": "[{\"meet_day\":\"0\",\"start_time\":\"900\",\"end_time\":\"1015\"},{\"meet_day\":\"2\",\"start_time\":\"900\",\"end_time\":\"1015\"}]",
            "start_date": "2019-08-28",
            "end_date": "2019-12-18",
            "srcdb": "201903"
        }
    ]
}