// Seed: 2700981478
module module_0 (
    input  wand id_0,
    input  wand id_1,
    output tri0 module_0,
    output wand id_3,
    output tri1 id_4,
    output tri1 id_5,
    output wire id_6
);
  wor id_8 = id_0 == id_0;
  supply0 id_9 = id_1 ? 1'b0 : 1;
  assign id_2 = 1'b0 ? 1 : (1 == id_0) ? id_8 : 1'h0;
  wire id_10;
  wire id_11;
  assign id_8 = 1'b0;
  assign module_1.id_3 = 0;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    input  wire id_2,
    output wor  id_3
);
  tri1 id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_6;
endmodule
