// SPDX-License-Identifier: Apache-2.0
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//

#ifndef SOC_IFC_H
  #define SOC_IFC_H
  
#include "caliptra_defines.h"
#include "caliptra_reg.h"
#include "stdint.h"
#include "riscv_hw_if.h"

/* --------------- symbols/typedefs --------------- */
enum mbox_status_e {
    CMD_BUSY      = 0,
    DATA_READY    = 1,
    CMD_COMPLETE  = 2,
    CMD_FAILURE   = 3
};
enum mbox_fsm_e {
    MBOX_IDLE         = 0x0,
    MBOX_RDY_FOR_CMD  = 0x1,
    MBOX_RDY_FOR_DATA = 0x2,
    MBOX_RDY_FOR_DLEN = 0x3,
    MBOX_EXECUTE_UC   = 0x6,
    MBOX_EXECUTE_SOC  = 0x4,
    MBOX_ERROR        = 0x7
};

/**
* Decode:
*   [31]: Firmware command
*   [30]: Response required (if set)
*   [29]: uC to SOC Mailbox command
*/
enum {
    MBOX_CMD_FIELD_FW_LOW        = 31,
    MBOX_CMD_FIELD_RESP_LOW      = 30,
    MBOX_CMD_FIELD_UC_TO_SOC_LOW = 29
};

enum {
    MBOX_CMD_FIELD_FW_MASK        = 1 << MBOX_CMD_FIELD_FW_LOW  ,
    MBOX_CMD_FIELD_RESP_MASK      = 1 << MBOX_CMD_FIELD_RESP_LOW,
    MBOX_CMD_FIELD_UC_TO_SOC_MASK = 1 << MBOX_CMD_FIELD_UC_TO_SOC_LOW
};

enum mbox_cmd_e {
    MBOX_CMD_DIR_RD     = 0x01000000,
    MBOX_CMD_UC_BASIC   = 0x20000000,
    MBOX_CMD_UC_OVERRUN = 0x20000001,
    MBOX_CMD_RESP_BASIC = 0x40000000,
    MBOX_CMD_REG_ACCESS = 0x40000001,
    MBOX_CMD_OOB_ACCESS = 0x40000002,
    MBOX_CMD_FMC_UPDATE = 0xba5eba11,
    MBOX_CMD_RT_UPDATE  = 0xbabecafe,
    MBOX_CMD_SHA384_REQ = 0x40C0FFEE,
    MBOX_CMD_SHA512_REQ = 0x41C0FFEE
};

// Boundaries against which the incoming remote FW images are aligned
enum mbox_fw_offsets_e {
    MBOX_ICCM_OFFSET_FMC = 0x00000,
    MBOX_DCCM_OFFSET_FMC = 0x00000,
    MBOX_ICCM_OFFSET_RT  = 0x10000,
    MBOX_DCCM_OFFSET_RT  = 0x10000,
};

typedef struct {
    uint32_t dlen;
    enum mbox_cmd_e cmd;
} mbox_op_s;

enum sha_accel_mode_e {
    SHA_STREAM_384 = 0x0,
    SHA_STREAM_512 = 0x1,
    SHA_MBOX_384   = 0x2,
    SHA_MBOX_512   = 0x3,
};

/* --------------- Function Prototypes --------------- */
// Simple reg accesses
inline uint32_t soc_ifc_mbox_read_dataout_single() {
    return lsu_read_32(CLP_MBOX_CSR_MBOX_DATAOUT);
}
inline uint32_t soc_ifc_mbox_dir_read_single(uint32_t rdptr) {
    return lsu_read_32(0x30000000 + rdptr);
}
inline uint32_t soc_ifc_mbox_dir_write_single(uint32_t wrptr, uint32_t wrdata) {
    lsu_write_32(0x30000000 + wrptr, wrdata);
}
void soc_ifc_clear_execute_reg();
uint8_t soc_ifc_chk_execute_uc();
void soc_ifc_set_mbox_status_field(enum mbox_status_e field);
void soc_ifc_set_flow_status_field(uint32_t field);
void soc_ifc_clr_flow_status_field(uint32_t field);
void soc_ifc_set_fw_update_reset(uint8_t wait_cycles);
inline void soc_ifc_set_iccm_lock() {
    lsu_write_32((CLP_SOC_IFC_REG_INTERNAL_ICCM_LOCK), SOC_IFC_REG_INTERNAL_ICCM_LOCK_LOCK_MASK);
}
// Mailbox command flows
mbox_op_s soc_ifc_read_mbox_cmd();
void soc_ifc_mbox_fw_flow(mbox_op_s op);
void soc_ifc_fw_update(mbox_op_s op);

// SHA Accelerator Functions
void soc_ifc_sha_accel_acquire_lock();
void soc_ifc_sha_accel_wr_mode(enum sha_accel_mode_e mode);
inline void soc_ifc_sha_accel_execute() {
    lsu_write_32((CLP_SHA512_ACC_CSR_EXECUTE), SHA512_ACC_CSR_EXECUTE_EXECUTE_MASK);
}
void soc_ifc_sha_accel_poll_status();
void soc_ifc_sha_accel_clr_lock();
void soc_ifc_w1clr_sha_lock_field();

#endif
