
*** Running vivado
    with args -log chip_test_env_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source chip_test_env_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source chip_test_env_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/ADC_board_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/DAC_MODULE_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/chip_fsm_controller_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mxmont/AXI_TESTS/Chip_test_env/ip_repo/discriminator_counter_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top chip_test_env_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_ADC_board_0_1/chip_test_env_ADC_board_0_1.dcp' for cell 'chip_test_env_i/ADC_board_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_DAC_MODULE_0_0/chip_test_env_DAC_MODULE_0_0.dcp' for cell 'chip_test_env_i/DAC_MODULE_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_chip_fsm_controller_0_0/chip_test_env_chip_fsm_controller_0_0.dcp' for cell 'chip_test_env_i/chip_fsm_controller_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_discriminator_counter_0_0/chip_test_env_discriminator_counter_0_0.dcp' for cell 'chip_test_env_i/discriminator_counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_processing_system7_0_0/chip_test_env_processing_system7_0_0.dcp' for cell 'chip_test_env_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_rst_ps7_0_100M_0/chip_test_env_rst_ps7_0_100M_0.dcp' for cell 'chip_test_env_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_xbar_0/chip_test_env_xbar_0.dcp' for cell 'chip_test_env_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_auto_pc_0/chip_test_env_auto_pc_0.dcp' for cell 'chip_test_env_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2398.281 ; gain = 0.000 ; free physical = 4896 ; free virtual = 9107
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_processing_system7_0_0/chip_test_env_processing_system7_0_0.xdc] for cell 'chip_test_env_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_processing_system7_0_0/chip_test_env_processing_system7_0_0.xdc] for cell 'chip_test_env_i/processing_system7_0/inst'
Parsing XDC File [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_rst_ps7_0_100M_0/chip_test_env_rst_ps7_0_100M_0_board.xdc] for cell 'chip_test_env_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_rst_ps7_0_100M_0/chip_test_env_rst_ps7_0_100M_0_board.xdc] for cell 'chip_test_env_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_rst_ps7_0_100M_0/chip_test_env_rst_ps7_0_100M_0.xdc] for cell 'chip_test_env_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_rst_ps7_0_100M_0/chip_test_env_rst_ps7_0_100M_0.xdc] for cell 'chip_test_env_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_ADC_board_0_1/src/adc.xdc] for cell 'chip_test_env_i/ADC_board_0/inst'
Finished Parsing XDC File [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.gen/sources_1/bd/chip_test_env/ip/chip_test_env_ADC_board_0_1/src/adc.xdc] for cell 'chip_test_env_i/ADC_board_0/inst'
Parsing XDC File [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc]
WARNING: [Vivado 12-584] No ports matched 'trigger_gnd[3]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_gnd[2]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_gnd[1]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_gnd[0]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_vdd[3]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_vdd[2]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_vdd[1]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_vdd[0]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_gnd[3]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_gnd[2]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_gnd[1]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_gnd[0]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_vdd[3]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_vdd[2]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_vdd[1]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_vdd[0]'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oe_neg'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oe_neg'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_gnd_3'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trigger_gnd_3'. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.srcs/constrs_1/new/TEST_ENV_CONSTRAINS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.223 ; gain = 0.000 ; free physical = 4787 ; free virtual = 9005
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2598.223 ; gain = 200.098 ; free physical = 4787 ; free virtual = 9005
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2598.223 ; gain = 0.000 ; free physical = 4767 ; free virtual = 8986

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f7446a66

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2799.152 ; gain = 200.930 ; free physical = 4222 ; free virtual = 8512

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14224d24b

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2970.090 ; gain = 0.000 ; free physical = 4107 ; free virtual = 8369
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 31 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16f6fd8e4

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2970.090 ; gain = 0.000 ; free physical = 4107 ; free virtual = 8369
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17fc0b73c

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2970.090 ; gain = 0.000 ; free physical = 4115 ; free virtual = 8369
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 183 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17fc0b73c

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2970.090 ; gain = 0.000 ; free physical = 4115 ; free virtual = 8369
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17fc0b73c

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2970.090 ; gain = 0.000 ; free physical = 4115 ; free virtual = 8369
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f1c49c20

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2970.090 ; gain = 0.000 ; free physical = 4115 ; free virtual = 8369
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              31  |                                              0  |
|  Constant propagation         |               4  |               8  |                                              0  |
|  Sweep                        |              11  |             183  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.090 ; gain = 0.000 ; free physical = 4115 ; free virtual = 8368
Ending Logic Optimization Task | Checksum: 1359b5c5c

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2970.090 ; gain = 0.000 ; free physical = 4114 ; free virtual = 8368

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1359b5c5c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2970.090 ; gain = 0.000 ; free physical = 4111 ; free virtual = 8365

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1359b5c5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.090 ; gain = 0.000 ; free physical = 4111 ; free virtual = 8365

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.090 ; gain = 0.000 ; free physical = 4111 ; free virtual = 8365
Ending Netlist Obfuscation Task | Checksum: 1359b5c5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.090 ; gain = 0.000 ; free physical = 4110 ; free virtual = 8364
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2970.090 ; gain = 371.867 ; free physical = 4110 ; free virtual = 8364
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3010.109 ; gain = 0.000 ; free physical = 4098 ; free virtual = 8355
INFO: [Common 17-1381] The checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.runs/impl_1/chip_test_env_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file chip_test_env_wrapper_drc_opted.rpt -pb chip_test_env_wrapper_drc_opted.pb -rpx chip_test_env_wrapper_drc_opted.rpx
Command: report_drc -file chip_test_env_wrapper_drc_opted.rpt -pb chip_test_env_wrapper_drc_opted.pb -rpx chip_test_env_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.runs/impl_1/chip_test_env_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3896 ; free virtual = 8288
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cd32a362

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3896 ; free virtual = 8288
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3896 ; free virtual = 8288

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19c48a0d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3914 ; free virtual = 8317

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 183a1aadc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3952 ; free virtual = 8326

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 183a1aadc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3952 ; free virtual = 8326
Phase 1 Placer Initialization | Checksum: 183a1aadc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3952 ; free virtual = 8326

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f9a30dc5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3949 ; free virtual = 8323

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1203783f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3945 ; free virtual = 8320

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 79 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 34 nets or cells. Created 0 new cell, deleted 34 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3952 ; free virtual = 8339

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             34  |                    34  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             34  |                    34  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1c9eed150

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3968 ; free virtual = 8338
Phase 2.3 Global Placement Core | Checksum: 2562d0d5e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3968 ; free virtual = 8338
Phase 2 Global Placement | Checksum: 2562d0d5e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3968 ; free virtual = 8338

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2285fafdc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3968 ; free virtual = 8338

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16b2b497e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3968 ; free virtual = 8337

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f08edbde

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3968 ; free virtual = 8337

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 193d246bd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3968 ; free virtual = 8337

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20b9692cb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3980 ; free virtual = 8350

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25fc3290e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3980 ; free virtual = 8350

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b376fe2f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3980 ; free virtual = 8350
Phase 3 Detail Placement | Checksum: 1b376fe2f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3980 ; free virtual = 8350

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12e91350a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.428 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d06265cd

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3983 ; free virtual = 8350
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1676759c7

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3983 ; free virtual = 8350
Phase 4.1.1.1 BUFG Insertion | Checksum: 12e91350a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3983 ; free virtual = 8350
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.428. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3983 ; free virtual = 8350
Phase 4.1 Post Commit Optimization | Checksum: 150c37cc1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3983 ; free virtual = 8350

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 150c37cc1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3983 ; free virtual = 8350

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 150c37cc1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3983 ; free virtual = 8350
Phase 4.3 Placer Reporting | Checksum: 150c37cc1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3983 ; free virtual = 8350

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3983 ; free virtual = 8350

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3983 ; free virtual = 8350
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20c6630f5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3983 ; free virtual = 8350
Ending Placer Task | Checksum: 1baa15501

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3983 ; free virtual = 8350
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3989 ; free virtual = 8357
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3975 ; free virtual = 8347
INFO: [Common 17-1381] The checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.runs/impl_1/chip_test_env_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file chip_test_env_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3945 ; free virtual = 8340
INFO: [runtcl-4] Executing : report_utilization -file chip_test_env_wrapper_utilization_placed.rpt -pb chip_test_env_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file chip_test_env_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3952 ; free virtual = 8347
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3913 ; free virtual = 8313
INFO: [Common 17-1381] The checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.runs/impl_1/chip_test_env_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c6978837 ConstDB: 0 ShapeSum: f409ccca RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d143477e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3677 ; free virtual = 8217
Post Restoration Checksum: NetGraph: 3259ba02 NumContArr: 9ee98d7c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d143477e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3678 ; free virtual = 8218

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d143477e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3645 ; free virtual = 8186

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d143477e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3645 ; free virtual = 8186
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 246d6ed53

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3643 ; free virtual = 8177
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.462  | TNS=0.000  | WHS=-0.188 | THS=-19.429|

Phase 2 Router Initialization | Checksum: 19bd2233c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3643 ; free virtual = 8177

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00844595 %
  Global Horizontal Routing Utilization  = 0.0112592 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2403
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2368
  Number of Partially Routed Nets     = 35
  Number of Node Overlaps             = 37


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19bd2233c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3643 ; free virtual = 8177
Phase 3 Initial Routing | Checksum: fedf6a32

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3644 ; free virtual = 8178

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.289  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19fc95e51

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3651 ; free virtual = 8177

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.289  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17e5fb616

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3651 ; free virtual = 8177
Phase 4 Rip-up And Reroute | Checksum: 17e5fb616

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3651 ; free virtual = 8177

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17e5fb616

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3651 ; free virtual = 8177

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17e5fb616

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3651 ; free virtual = 8177
Phase 5 Delay and Skew Optimization | Checksum: 17e5fb616

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3651 ; free virtual = 8177

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18ebf2030

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3651 ; free virtual = 8177
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.289  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: eb57652c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3651 ; free virtual = 8177
Phase 6 Post Hold Fix | Checksum: eb57652c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3651 ; free virtual = 8177

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.956926 %
  Global Horizontal Routing Utilization  = 1.39706 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 110f133e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3651 ; free virtual = 8177

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 110f133e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3650 ; free virtual = 8176

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 111e4667b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3650 ; free virtual = 8176

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.289  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 111e4667b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3650 ; free virtual = 8176
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3682 ; free virtual = 8209

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3682 ; free virtual = 8209
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3191.164 ; gain = 0.000 ; free physical = 3670 ; free virtual = 8201
INFO: [Common 17-1381] The checkpoint '/home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.runs/impl_1/chip_test_env_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file chip_test_env_wrapper_drc_routed.rpt -pb chip_test_env_wrapper_drc_routed.pb -rpx chip_test_env_wrapper_drc_routed.rpx
Command: report_drc -file chip_test_env_wrapper_drc_routed.rpt -pb chip_test_env_wrapper_drc_routed.pb -rpx chip_test_env_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.runs/impl_1/chip_test_env_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file chip_test_env_wrapper_methodology_drc_routed.rpt -pb chip_test_env_wrapper_methodology_drc_routed.pb -rpx chip_test_env_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file chip_test_env_wrapper_methodology_drc_routed.rpt -pb chip_test_env_wrapper_methodology_drc_routed.pb -rpx chip_test_env_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/mxmont/AXI_TESTS/Chip_test_env/chip_test_env/chip_test_env.runs/impl_1/chip_test_env_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file chip_test_env_wrapper_power_routed.rpt -pb chip_test_env_wrapper_power_summary_routed.pb -rpx chip_test_env_wrapper_power_routed.rpx
Command: report_power -file chip_test_env_wrapper_power_routed.rpt -pb chip_test_env_wrapper_power_summary_routed.pb -rpx chip_test_env_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 20 Warnings, 20 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file chip_test_env_wrapper_route_status.rpt -pb chip_test_env_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file chip_test_env_wrapper_timing_summary_routed.rpt -pb chip_test_env_wrapper_timing_summary_routed.pb -rpx chip_test_env_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file chip_test_env_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file chip_test_env_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file chip_test_env_wrapper_bus_skew_routed.rpt -pb chip_test_env_wrapper_bus_skew_routed.pb -rpx chip_test_env_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jan  3 22:45:26 2022...
