// Seed: 2766814079
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output wor id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input wor id_15,
    output wor id_16,
    input wor id_17,
    input wor id_18,
    input tri1 id_19,
    output tri1 id_20,
    output supply1 id_21
);
  assign id_20 = 1 == id_13;
  wire id_23 = 1;
  always @(posedge 1 + 1) begin
    repeat (id_3) $display(id_18);
  end
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input logic id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    output tri0 id_7
);
  wire id_9;
  always force id_7 = id_2;
  module_0(
      id_3,
      id_3,
      id_1,
      id_0,
      id_5,
      id_3,
      id_6,
      id_6,
      id_7,
      id_0,
      id_6,
      id_0,
      id_5,
      id_6,
      id_3,
      id_0,
      id_7,
      id_6,
      id_5,
      id_5,
      id_4,
      id_4
  );
  wire id_10;
  assign id_1 = 1;
endmodule
