{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659306600690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659306600691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 00:30:00 2022 " "Processing started: Mon Aug 01 00:30:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659306600691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659306600691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hack -c Ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hack -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659306600691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1659306601656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr.v 1 1 " "Found 1 design units, including 1 entities, in source file scr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCR " "Found entity 1: SCR" {  } { { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16bit " "Found entity 1: reg16bit" {  } { { "REG.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "RAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601812 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prescaler.v(13) " "Verilog HDL information at prescaler.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "prescaler.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/prescaler.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1659306601817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/prescaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/PC.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_16bit " "Found entity 1: mux2_1_16bit" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file i_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 I_Gate " "Found entity 1: I_Gate" {  } { { "I_GATE.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/I_GATE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv.v 1 1 " "Found 1 design units, including 1 entities, in source file inv.v" { { "Info" "ISGN_ENTITY_NAME" "1 INV " "Found entity 1: INV" {  } { { "INV.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/INV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder16.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder16.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder16 " "Found entity 1: FullAdder16" {  } { { "FullAdder16.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FullAdder16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_sync.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga1.v 1 1 " "Found 1 design units, including 1 entities, in source file vga1.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA1 " "Found entity 1: VGA1" {  } { { "VGA1.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/VGA1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageGenerator " "Found entity 1: ImageGenerator" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16k.v 1 1 " "Found 1 design units, including 1 entities, in source file ram16k.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM16K " "Found entity 1: RAM16K" {  } { { "RAM16K.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RAM16K.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_rx " "Found entity 1: ps2_rx" {  } { { "ps2_rx.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ps2_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16bit " "Found entity 1: Mux16bit" {  } { { "MUX16.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file key2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/key2ascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_code.v 1 1 " "Found 1 design units, including 1 entities, in source file kb_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 kb_code " "Found entity 1: kb_code" {  } { { "kb_code.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/kb_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdsymbol.v 1 1 " "Found 1 design units, including 1 entities, in source file kbdsymbol.v" { { "Info" "ISGN_ENTITY_NAME" "1 KBDS " "Found entity 1: KBDS" {  } { { "KBDSymbol.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBDSymbol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd.v 1 1 " "Found 1 design units, including 1 entities, in source file kbd.v" { { "Info" "ISGN_ENTITY_NAME" "1 KBD " "Found entity 1: KBD" {  } { { "KBD.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBD.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hackram.v 1 1 " "Found 1 design units, including 1 entities, in source file hackram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "FIFO.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux.v 1 1 " "Found 1 design units, including 1 entities, in source file dmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX1bit " "Found entity 1: DEMUX1bit" {  } { { "DMUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/DMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciitodata.v 1 1 " "Found 1 design units, including 1 entities, in source file asciitodata.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASCIItoData " "Found entity 1: ASCIItoData" {  } { { "ASCIIToData.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ASCIIToData.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramtest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ramtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RamTest " "Found entity 1: RamTest" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306601892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306601892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RamTest " "Elaborating entity \"RamTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1659306602194 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst61 " "Block or symbol \"GND\" of instance \"inst61\" overlaps another block or symbol" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 480 1112 1144 512 "inst61" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1659306602196 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BCD inst13 " "Block or symbol \"BCD\" of instance \"inst13\" overlaps another block or symbol" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 808 168 328 888 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1659306602196 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BCD inst20 " "Block or symbol \"BCD\" of instance \"inst20\" overlaps another block or symbol" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 584 160 320 664 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1659306602196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA1 VGA1:inst31 " "Elaborating entity \"VGA1\" for hierarchy \"VGA1:inst31\"" {  } { { "RamTest.bdf" "inst31" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 1184 1384 288 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll VGA1:inst31\|vga_pll:V1 " "Elaborating entity \"vga_pll\" for hierarchy \"VGA1:inst31\|vga_pll:V1\"" {  } { { "VGA1.v" "V1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/VGA1.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA1:inst31\|vga_pll:V1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA1:inst31\|vga_pll:V1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA1:inst31\|vga_pll:V1\|altpll:altpll_component " "Instantiated megafunction \"VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602263 ""}  } { { "vga_pll.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1659306602263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA1:inst31\|VGA_SYNC:V2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA1:inst31\|VGA_SYNC:V2\"" {  } { { "VGA1.v" "V2" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/VGA1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(40) " "Verilog HDL assignment warning at vga_sync.v(40): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_sync.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659306602271 "|RamTest|VGA1:inst31|VGA_SYNC:V2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.v(51) " "Verilog HDL assignment warning at vga_sync.v(51): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_sync.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659306602271 "|RamTest|VGA1:inst31|VGA_SYNC:V2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageGenerator VGA1:inst31\|ImageGenerator:V3 " "Elaborating entity \"ImageGenerator\" for hierarchy \"VGA1:inst31\|ImageGenerator:V3\"" {  } { { "VGA1.v" "V3" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/VGA1.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602273 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(28) " "Verilog HDL Always Construct warning at vga.v(28): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602274 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(29) " "Verilog HDL Always Construct warning at vga.v(29): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602274 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(30) " "Verilog HDL Always Construct warning at vga.v(30): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(31) " "Verilog HDL Always Construct warning at vga.v(31): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(32) " "Verilog HDL Always Construct warning at vga.v(32): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(33) " "Verilog HDL Always Construct warning at vga.v(33): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(34) " "Verilog HDL Always Construct warning at vga.v(34): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(35) " "Verilog HDL Always Construct warning at vga.v(35): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(36) " "Verilog HDL Always Construct warning at vga.v(36): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(37) " "Verilog HDL Always Construct warning at vga.v(37): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(38) " "Verilog HDL Always Construct warning at vga.v(38): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(39) " "Verilog HDL Always Construct warning at vga.v(39): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(40) " "Verilog HDL Always Construct warning at vga.v(40): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(41) " "Verilog HDL Always Construct warning at vga.v(41): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(42) " "Verilog HDL Always Construct warning at vga.v(42): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602275 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data vga.v(43) " "Verilog HDL Always Construct warning at vga.v(43): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602276 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "X vga.v(21) " "Verilog HDL Always Construct warning at vga.v(21): inferring latch(es) for variable \"X\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1659306602276 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red vga.v(21) " "Verilog HDL Always Construct warning at vga.v(21): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1659306602276 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green vga.v(21) " "Verilog HDL Always Construct warning at vga.v(21): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1659306602276 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blue vga.v(21) " "Verilog HDL Always Construct warning at vga.v(21): inferring latch(es) for variable \"blue\", which holds its previous value in one or more paths through the always construct" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1659306602276 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] vga.v(70) " "Inferred latch for \"blue\[0\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602276 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] vga.v(70) " "Inferred latch for \"blue\[1\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602276 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] vga.v(70) " "Inferred latch for \"blue\[2\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602276 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] vga.v(70) " "Inferred latch for \"blue\[3\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602276 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] vga.v(70) " "Inferred latch for \"blue\[4\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602277 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] vga.v(70) " "Inferred latch for \"blue\[5\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602277 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] vga.v(70) " "Inferred latch for \"blue\[6\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602277 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] vga.v(70) " "Inferred latch for \"blue\[7\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602277 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[8\] vga.v(70) " "Inferred latch for \"blue\[8\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602277 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[9\] vga.v(70) " "Inferred latch for \"blue\[9\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602277 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] vga.v(70) " "Inferred latch for \"green\[0\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602277 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] vga.v(70) " "Inferred latch for \"green\[1\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602277 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] vga.v(70) " "Inferred latch for \"green\[2\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602278 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] vga.v(70) " "Inferred latch for \"green\[3\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602278 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] vga.v(70) " "Inferred latch for \"green\[4\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602278 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] vga.v(70) " "Inferred latch for \"green\[5\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602278 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] vga.v(70) " "Inferred latch for \"green\[6\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602278 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] vga.v(70) " "Inferred latch for \"green\[7\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602281 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[8\] vga.v(70) " "Inferred latch for \"green\[8\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602281 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[9\] vga.v(70) " "Inferred latch for \"green\[9\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602282 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] vga.v(70) " "Inferred latch for \"red\[0\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602282 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] vga.v(70) " "Inferred latch for \"red\[1\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602282 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] vga.v(70) " "Inferred latch for \"red\[2\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602282 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] vga.v(70) " "Inferred latch for \"red\[3\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602282 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] vga.v(70) " "Inferred latch for \"red\[4\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602282 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] vga.v(70) " "Inferred latch for \"red\[5\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602282 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] vga.v(70) " "Inferred latch for \"red\[6\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602282 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] vga.v(70) " "Inferred latch for \"red\[7\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602282 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[8\] vga.v(70) " "Inferred latch for \"red\[8\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602282 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[9\] vga.v(70) " "Inferred latch for \"red\[9\]\" at vga.v(70)" {  } { { "vga.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306602282 "|RamTest|VGA1:inst31|ImageGenerator:V3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst2 " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst2\"" {  } { { "RamTest.bdf" "inst2" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX1bit RAM:inst2\|DEMUX1bit:D1 " "Elaborating entity \"DEMUX1bit\" for hierarchy \"RAM:inst2\|DEMUX1bit:D1\"" {  } { { "HACKRAM.v" "D1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602289 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y DMUX.v(6) " "Verilog HDL Always Construct warning at DMUX.v(6): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DMUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/DMUX.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602290 "|RamTest|RAM:inst2|DEMUX1bit:D1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y DMUX.v(13) " "Verilog HDL Always Construct warning at DMUX.v(13): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DMUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/DMUX.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306602290 "|RamTest|RAM:inst2|DEMUX1bit:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM16K RAM:inst2\|RAM16K:R1 " "Elaborating entity \"RAM16K\" for hierarchy \"RAM:inst2\|RAM16K:R1\"" {  } { { "HACKRAM.v" "R1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\"" {  } { { "RAM16K.v" "altsyncram_component" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RAM16K.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\"" {  } { { "RAM16K.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RAM16K.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659306602349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR1 " "Parameter \"outdata_aclr_a\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602350 ""}  } { { "RAM16K.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RAM16K.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1659306602350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_une1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_une1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_une1 " "Found entity 1: altsyncram_une1" {  } { { "db/altsyncram_une1.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_une1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306602456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306602456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_une1 RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated " "Elaborating entity \"altsyncram_une1\" for hierarchy \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306602547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306602547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|decode_4oa:decode3 " "Elaborating entity \"decode_4oa\" for hierarchy \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|decode_4oa:decode3\"" {  } { { "db/altsyncram_une1.tdf" "decode3" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_une1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|decode_4oa:deep_decode " "Elaborating entity \"decode_4oa\" for hierarchy \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_une1.tdf" "deep_decode" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_une1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3kb " "Found entity 1: mux_3kb" {  } { { "db/mux_3kb.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/mux_3kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306602644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306602644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3kb RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|mux_3kb:mux2 " "Elaborating entity \"mux_3kb\" for hierarchy \"RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|mux_3kb:mux2\"" {  } { { "db/altsyncram_une1.tdf" "mux2" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_une1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCR RAM:inst2\|SCR:S1 " "Elaborating entity \"SCR\" for hierarchy \"RAM:inst2\|SCR:S1\"" {  } { { "HACKRAM.v" "S1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\"" {  } { { "SCR.v" "altsyncram_component" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\"" {  } { { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602668 ""}  } { { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1659306602668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9a52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9a52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9a52 " "Found entity 1: altsyncram_9a52" {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306602784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306602784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9a52 RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated " "Elaborating entity \"altsyncram_9a52\" for hierarchy \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306602875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306602875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|decode_1oa:decode2 " "Elaborating entity \"decode_1oa\" for hierarchy \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_9a52.tdf" "decode2" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|decode_1oa:decode_a " "Elaborating entity \"decode_1oa\" for hierarchy \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|decode_1oa:decode_a\"" {  } { { "db/altsyncram_9a52.tdf" "decode_a" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306602985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306602985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|mux_0kb:mux4 " "Elaborating entity \"mux_0kb\" for hierarchy \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|mux_0kb:mux4\"" {  } { { "db/altsyncram_9a52.tdf" "mux4" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBD RAM:inst2\|KBD:K1 " "Elaborating entity \"KBD\" for hierarchy \"RAM:inst2\|KBD:K1\"" {  } { { "HACKRAM.v" "K1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306602997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component\"" {  } { { "KBD.v" "altsyncram_component" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBD.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component\"" {  } { { "KBD.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBD.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659306603007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR1 " "Parameter \"outdata_aclr_a\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603010 ""}  } { { "KBD.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBD.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1659306603010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vba2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vba2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vba2 " "Found entity 1: altsyncram_vba2" {  } { { "db/altsyncram_vba2.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_vba2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306603098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306603098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vba2 RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component\|altsyncram_vba2:auto_generated " "Elaborating entity \"altsyncram_vba2\" for hierarchy \"RAM:inst2\|KBD:K1\|altsyncram:altsyncram_component\|altsyncram_vba2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16bit RAM:inst2\|Mux16bit:M1 " "Elaborating entity \"Mux16bit\" for hierarchy \"RAM:inst2\|Mux16bit:M1\"" {  } { { "HACKRAM.v" "M1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603104 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MUX16.v(8) " "Verilog HDL Always Construct warning at MUX16.v(8): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX16.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX16.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306603105 "|RamTest|RAM:inst2|Mux16bit:M1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MUX16.v(12) " "Verilog HDL Always Construct warning at MUX16.v(12): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX16.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX16.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306603105 "|RamTest|RAM:inst2|Mux16bit:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst1\"" {  } { { "RamTest.bdf" "inst1" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 416 624 824 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_16bit CPU:inst1\|mux2_1_16bit:M1 " "Elaborating entity \"mux2_1_16bit\" for hierarchy \"CPU:inst1\|mux2_1_16bit:M1\"" {  } { { "CPU.v" "M1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/CPU.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603114 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A MUX.v(7) " "Verilog HDL Always Construct warning at MUX.v(7): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306603116 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B MUX.v(11) " "Verilog HDL Always Construct warning at MUX.v(11): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1659306603116 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y MUX.v(5) " "Verilog HDL Always Construct warning at MUX.v(5): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1659306603116 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] MUX.v(10) " "Inferred latch for \"Y\[0\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603116 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] MUX.v(10) " "Inferred latch for \"Y\[1\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603116 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] MUX.v(10) " "Inferred latch for \"Y\[2\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603116 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] MUX.v(10) " "Inferred latch for \"Y\[3\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603116 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] MUX.v(10) " "Inferred latch for \"Y\[4\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603116 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] MUX.v(10) " "Inferred latch for \"Y\[5\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603117 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] MUX.v(10) " "Inferred latch for \"Y\[6\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603117 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] MUX.v(10) " "Inferred latch for \"Y\[7\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603117 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[8\] MUX.v(10) " "Inferred latch for \"Y\[8\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603117 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[9\] MUX.v(10) " "Inferred latch for \"Y\[9\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603117 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[10\] MUX.v(10) " "Inferred latch for \"Y\[10\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603117 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[11\] MUX.v(10) " "Inferred latch for \"Y\[11\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603118 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[12\] MUX.v(10) " "Inferred latch for \"Y\[12\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603119 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[13\] MUX.v(10) " "Inferred latch for \"Y\[13\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603119 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[14\] MUX.v(10) " "Inferred latch for \"Y\[14\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603120 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[15\] MUX.v(10) " "Inferred latch for \"Y\[15\]\" at MUX.v(10)" {  } { { "MUX.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659306603120 "|RamTest|CPU:inst1|mux2_1_16bit:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bit CPU:inst1\|reg16bit:regA " "Elaborating entity \"reg16bit\" for hierarchy \"CPU:inst1\|reg16bit:regA\"" {  } { { "CPU.v" "regA" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/CPU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst1\|ALU:A1 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst1\|ALU:A1\"" {  } { { "CPU.v" "A1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/CPU.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INV CPU:inst1\|ALU:A1\|INV:I1 " "Elaborating entity \"INV\" for hierarchy \"CPU:inst1\|ALU:A1\|INV:I1\"" {  } { { "ALU.v" "I1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_Gate CPU:inst1\|ALU:A1\|I_Gate:And1 " "Elaborating entity \"I_Gate\" for hierarchy \"CPU:inst1\|ALU:A1\|I_Gate:And1\"" {  } { { "ALU.v" "And1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder16 CPU:inst1\|ALU:A1\|FullAdder16:Add1 " "Elaborating entity \"FullAdder16\" for hierarchy \"CPU:inst1\|ALU:A1\|FullAdder16:Add1\"" {  } { { "ALU.v" "Add1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder CPU:inst1\|ALU:A1\|FullAdder16:Add1\|FullAdder:F1 " "Elaborating entity \"FullAdder\" for hierarchy \"CPU:inst1\|ALU:A1\|FullAdder16:Add1\|FullAdder:F1\"" {  } { { "FullAdder16.v" "F1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FullAdder16.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst1\|PC:P1 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst1\|PC:P1\"" {  } { { "CPU.v" "P1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/CPU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:inst0 " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:inst0\"" {  } { { "RamTest.bdf" "inst0" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 464 152 360 544 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603275 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "internal_count_CPU prescaler.v(12) " "Verilog HDL warning at prescaler.v(12): initial value for variable internal_count_CPU should be constant" {  } { { "prescaler.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/prescaler.v" 12 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1659306603276 "|RamTest|prescaler:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCIItoData ASCIItoData:inst " "Elaborating entity \"ASCIItoData\" for hierarchy \"ASCIItoData:inst\"" {  } { { "RamTest.bdf" "inst" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 56 232 392 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDS KBDS:inst5 " "Elaborating entity \"KBDS\" for hierarchy \"KBDS:inst5\"" {  } { { "RamTest.bdf" "inst5" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 24 0 184 136 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kb_code KBDS:inst5\|kb_code:K1 " "Elaborating entity \"kb_code\" for hierarchy \"KBDS:inst5\|kb_code:K1\"" {  } { { "KBDSymbol.v" "K1" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBDSymbol.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_rx KBDS:inst5\|kb_code:K1\|ps2_rx:ps2_rx_unit " "Elaborating entity \"ps2_rx\" for hierarchy \"KBDS:inst5\|kb_code:K1\|ps2_rx:ps2_rx_unit\"" {  } { { "kb_code.v" "ps2_rx_unit" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/kb_code.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_rx.v(80) " "Verilog HDL assignment warning at ps2_rx.v(80): truncated value with size 32 to match size of target (4)" {  } { { "ps2_rx.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ps2_rx.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659306603291 "|RamTest|KBDS:inst5|kb_code:K1|ps2_rx:ps2_rx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo KBDS:inst5\|kb_code:K1\|fifo:fifo_key_unit " "Elaborating entity \"fifo\" for hierarchy \"KBDS:inst5\|kb_code:K1\|fifo:fifo_key_unit\"" {  } { { "kb_code.v" "fifo_key_unit" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/kb_code.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO.v(51) " "Verilog HDL assignment warning at FIFO.v(51): truncated value with size 32 to match size of target (1)" {  } { { "FIFO.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659306603298 "|RamTest|KBDS:inst5|kb_code:K1|fifo:fifo_key_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO.v(52) " "Verilog HDL assignment warning at FIFO.v(52): truncated value with size 32 to match size of target (1)" {  } { { "FIFO.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1659306603298 "|RamTest|KBDS:inst5|kb_code:K1|fifo:fifo_key_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FIFO.v(58) " "Verilog HDL Case Statement warning at FIFO.v(58): incomplete case statement has no default case item" {  } { { "FIFO.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1659306603298 "|RamTest|KBDS:inst5|kb_code:K1|fifo:fifo_key_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2ascii KBDS:inst5\|key2ascii:K2 " "Elaborating entity \"key2ascii\" for hierarchy \"KBDS:inst5\|key2ascii:K2\"" {  } { { "KBDSymbol.v" "K2" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBDSymbol.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603300 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "key2ascii.v(32) " "Verilog HDL Case Statement warning at key2ascii.v(32): case item expression covers a value already covered by a previous case item" {  } { { "key2ascii.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/key2ascii.v" 32 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1659306603301 "|RamTest|KBDS:inst5|key2ascii:K2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:inst20 " "Elaborating entity \"BCD\" for hierarchy \"BCD:inst20\"" {  } { { "RamTest.bdf" "inst20" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 584 160 320 664 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659306603304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ob54.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ob54.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ob54 " "Found entity 1: altsyncram_ob54" {  } { { "db/altsyncram_ob54.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_ob54.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306605421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306605421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306605626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306605626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306605774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306605774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ci " "Found entity 1: cntr_4ci" {  } { { "db/cntr_4ci.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cntr_4ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306605931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306605931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306606025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306606025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306606152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306606152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306606281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306606281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306606417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306606417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306606537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306606537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659306606623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659306606623 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659306606802 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "KBDS:inst5\|kb_code:K1\|fifo:fifo_key_unit\|array_reg " "RAM logic \"KBDS:inst5\|kb_code:K1\|fifo:fifo_key_unit\|array_reg\" is uninferred due to inappropriate RAM size" {  } { { "FIFO.v" "array_reg" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1659306607677 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1659306607677 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1659306609123 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FIFO.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1659306609376 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1659306609376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 408 1184 1360 424 "SRAM_UB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659306610214 "|RamTest|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 472 1192 1368 488 "SRAM_LB_N " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659306610214 "|RamTest|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N VCC " "Pin \"SRAM_WE_N\" is stuck at VCC" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 544 1192 1368 560 "SRAM_WE_N " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659306610214 "|RamTest|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 648 1184 1360 664 "SRAM_CE_N " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659306610214 "|RamTest|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 576 1192 1368 592 "SRAM_OE_N " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1659306610214 "|RamTest|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1659306610214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/output_files/Ram.map.smsg " "Generated suppressed messages file E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/output_files/Ram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1659306612420 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 167 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 167 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1659306613638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1659306613757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659306613757 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2602 " "Implemented 2602 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1659306614893 ""} { "Info" "ICUT_CUT_TM_OPINS" "115 " "Implemented 115 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1659306614893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2250 " "Implemented 2250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1659306614893 ""} { "Info" "ICUT_CUT_TM_RAMS" "195 " "Implemented 195 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1659306614893 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1659306614893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1659306614893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659306615059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 00:30:15 2022 " "Processing ended: Mon Aug 01 00:30:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659306615059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659306615059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659306615059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659306615059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659306620824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659306620825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 00:30:20 2022 " "Processing started: Mon Aug 01 00:30:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659306620825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1659306620825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Hack -c Ram " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Hack -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1659306620825 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1659306620924 ""}
{ "Info" "0" "" "Project  = Hack" {  } {  } 0 0 "Project  = Hack" 0 0 "Fitter" 0 0 1659306620925 ""}
{ "Info" "0" "" "Revision = Ram" {  } {  } 0 0 "Revision = Ram" 0 0 "Fitter" 0 0 1659306620925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1659306621267 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ram EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Ram\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1659306621319 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659306621362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1659306621362 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 1257 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1659306621419 ""}  } { { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 1257 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1659306621419 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1659306621509 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1659306621524 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1659306622443 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1659306622443 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1659306622443 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 8736 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659306622453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 8737 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659306622453 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 8738 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1659306622453 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1659306622453 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1659306622469 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1659306623186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1659306623186 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1659306623186 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1659306623186 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ram.sdc " "Synopsys Design Constraints File file not found: 'Ram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1659306623221 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "prescaler:inst0\|Clock_CPU " "Node: prescaler:inst0\|Clock_CPU was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1659306623230 "|RamTest|prescaler:inst0|Clock_CPU"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1659306623230 "|RamTest|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "prescaler:inst0\|Clock_RAM " "Node: prescaler:inst0\|Clock_RAM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1659306623230 "|RamTest|prescaler:inst0|Clock_RAM"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst31\|V1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst31\|V1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1659306623288 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1659306623288 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1659306623289 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1659306623289 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1659306623289 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1659306623289 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1659306623289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1659306623545 ""}  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 360 -56 112 376 "CLOCK_50" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659306623545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1659306623545 ""}  } { { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA1:inst31|vga_pll:V1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 1257 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659306623545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "prescaler:inst0\|Clock_RAM  " "Automatically promoted node prescaler:inst0\|Clock_RAM " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1659306623545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prescaler:inst0\|Clock_RAM~0 " "Destination node prescaler:inst0\|Clock_RAM~0" {  } { { "prescaler.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/prescaler.v" 4 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prescaler:inst0|Clock_RAM~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 1975 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[0\] " "Destination node LEDR\[0\]" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 392 424 600 408 "LEDR" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623545 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1659306623545 ""}  } { { "prescaler.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/prescaler.v" 4 0 0 } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prescaler:inst0\|Clock_RAM" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prescaler:inst0|Clock_RAM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659306623545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1659306623546 ""}  } { { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 4413 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659306623546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "prescaler:inst0\|Clock_CPU  " "Automatically promoted node prescaler:inst0\|Clock_CPU " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1659306623546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4 " "Destination node inst4" {  } { { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 504 856 920 552 "inst4" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 1264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst2\|kbdW " "Destination node RAM:inst2\|kbdW" {  } { { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 9 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:inst2|kbdW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 1194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|decode_4oa:decode3\|w_anode442w\[2\]~0 " "Destination node RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|decode_4oa:decode3\|w_anode442w\[2\]~0" {  } { { "db/decode_4oa.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/decode_4oa.tdf" 35 13 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|decode_4oa:decode3|w_anode442w[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 1836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|decode_4oa:decode3\|w_anode450w\[2\]~0 " "Destination node RAM:inst2\|RAM16K:R1\|altsyncram:altsyncram_component\|altsyncram_une1:auto_generated\|decode_4oa:decode3\|w_anode450w\[2\]~0" {  } { { "db/decode_4oa.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/decode_4oa.tdf" 36 13 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|decode_4oa:decode3|w_anode450w[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 1839 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prescaler:inst0\|Clock_CPU~0 " "Destination node prescaler:inst0\|Clock_CPU~0" {  } { { "prescaler.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/prescaler.v" 6 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prescaler:inst0|Clock_CPU~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 1937 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[1\] " "Destination node LEDR\[1\]" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 392 424 600 408 "LEDR" "" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[82\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[82\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[82] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 6023 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[82\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[82\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 6106 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1659306623546 ""}  } { { "prescaler.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/prescaler.v" 6 0 0 } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "prescaler:inst0\|Clock_CPU" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prescaler:inst0|Clock_CPU } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659306623546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1659306623551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 6910 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623551 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1659306623551 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 5921 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659306623551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1659306623552 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 4737 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623552 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 6785 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623552 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1659306623552 ""}  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 4528 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659306623552 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1659306623553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 4631 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 4632 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 4738 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1659306623553 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1659306623553 ""}  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 0 { 0 ""} 0 4437 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1659306623553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1659306624112 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659306624123 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1659306624124 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659306624131 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1659306624141 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1659306624147 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1659306624147 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1659306624163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1659306624236 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1659306624244 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1659306624244 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\|pll clk\[0\] VGA_CLK " "PLL \"VGA1:inst31\|vga_pll:V1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "vga_pll.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_pll.v" 90 0 0 } } { "VGA1.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/VGA1.v" 14 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 1184 1384 288 "inst31" "" } } } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 248 1528 1704 264 "VGA_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1659306624397 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1659306624479 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1659306624479 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659306624505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1659306626194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659306627204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1659306627242 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1659306628627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659306628627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1659306629251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1659306631887 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1659306631887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659306632392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1659306632397 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1659306632397 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1659306632397 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1659306632792 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659306632836 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "114 " "Found 114 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1659306632949 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1659306632949 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659306633606 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1659306633954 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1659306634629 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1659306635307 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1659306635384 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a16 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a16\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635384 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a0 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a0\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635385 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a17 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a17\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635385 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a1 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a1\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 90 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635385 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a18 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a18\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635386 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a2 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a2\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635386 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a19 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a19\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635386 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a3 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a3\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635386 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a20 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a20\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635386 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a4 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a4\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635387 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a21 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a21\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635387 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a5 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a5\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635387 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a22 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a22\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635387 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a6 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a6\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635387 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a23 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a23\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635388 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a7 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a7\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635388 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a26 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a26\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635388 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a10 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a10\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 405 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635388 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a25 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a25\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635388 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a9 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a9\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635389 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a24 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a24\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 895 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635390 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a8 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a8\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635390 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a27 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a27\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635390 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a11 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a11\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635390 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a29 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a29\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1070 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635391 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a13 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a13\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 510 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635391 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a30 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a30\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635391 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a14 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a14\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635391 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a28 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a28\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1035 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635391 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a12 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a12\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635392 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a31 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a31\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1140 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635392 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a15 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a15\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Fitter" 0 -1 1659306635392 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1659306635687 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1659306635721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/output_files/Ram.fit.smsg " "Generated suppressed messages file E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/output_files/Ram.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1659306636415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 318 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 318 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5295 " "Peak virtual memory: 5295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659306637752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 00:30:37 2022 " "Processing ended: Mon Aug 01 00:30:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659306637752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659306637752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659306637752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1659306637752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1659306640077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659306640078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 00:30:39 2022 " "Processing started: Mon Aug 01 00:30:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659306640078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1659306640078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Hack -c Ram " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Hack -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1659306640078 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a16 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a16\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641974 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a0 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a0\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641975 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a17 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a17\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641976 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a1 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a1\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 90 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641977 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a18 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a18\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641977 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a2 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a2\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641978 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a19 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a19\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641979 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a3 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a3\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641979 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a20 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a20\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641980 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a4 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a4\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641980 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a21 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a21\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641981 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a5 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a5\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641982 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a22 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a22\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641982 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a6 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a6\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641983 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a23 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a23\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641984 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a7 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a7\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641985 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a26 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a26\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641986 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a10 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a10\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 405 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641986 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a25 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a25\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 930 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641986 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a9 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a9\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641987 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a24 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a24\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 895 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641991 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a8 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a8\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641991 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a27 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a27\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641992 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a11 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a11\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641992 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a29 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a29\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1070 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641993 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a13 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a13\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 510 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641993 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a30 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a30\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1105 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641993 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a14 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a14\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641994 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a28 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a28\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1035 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641994 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a12 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a12\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641995 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a31 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a31\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 1140 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641995 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_CYCLONEII_EC_DUAL_PORT_DUAL_CLOCK_MODE_VERIFIED_SAFE" "RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a15 " "M4K memory block WYSIWYG primitive \"RAM:inst2\|SCR:S1\|altsyncram:altsyncram_component\|altsyncram_9a52:auto_generated\|ram_block1a15\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." {  } { { "db/altsyncram_9a52.tdf" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "SCR.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v" 99 0 0 } } { "HACKRAM.v" "" { Text "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v" 21 0 0 } } { "RamTest.bdf" "" { Schematic "E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf" { { 112 480 712 320 "inst2" "" } } } }  } 1 15685 "M4K memory block WYSIWYG primitive \"%1!s!\" utilizes the dual-port dual-clock mode with WYSIWYG parameter SAFE_WRITE = \"VERIFIED_SAFE\". However, this mode might not work in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature." 0 0 "Assembler" 0 -1 1659306641995 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1659306642147 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1659306642225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659306643034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 00:30:43 2022 " "Processing ended: Mon Aug 01 00:30:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659306643034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659306643034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659306643034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1659306643034 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1659306643810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1659306645012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659306645013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 00:30:44 2022 " "Processing started: Mon Aug 01 00:30:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659306645013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659306645013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Hack -c Ram " "Command: quartus_sta Hack -c Ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659306645013 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1659306645166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1659306645532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1659306645585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1659306645586 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1659306646010 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1659306646010 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1659306646010 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1659306646010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ram.sdc " "Synopsys Design Constraints File file not found: 'Ram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1659306646042 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "prescaler:inst0\|Clock_CPU " "Node: prescaler:inst0\|Clock_CPU was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1659306646052 "|RamTest|prescaler:inst0|Clock_CPU"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1659306646052 "|RamTest|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "prescaler:inst0\|Clock_RAM " "Node: prescaler:inst0\|Clock_RAM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1659306646052 "|RamTest|prescaler:inst0|Clock_RAM"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst31\|V1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst31\|V1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1659306646097 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1659306646097 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1659306646101 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1659306646116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659306646132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659306646146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659306646152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659306646173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659306646186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659306646198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659306646198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659306646198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659306646198 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1659306646264 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1659306646266 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "prescaler:inst0\|Clock_CPU " "Node: prescaler:inst0\|Clock_CPU was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1659306646414 "|RamTest|prescaler:inst0|Clock_CPU"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1659306646414 "|RamTest|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "prescaler:inst0\|Clock_RAM " "Node: prescaler:inst0\|Clock_RAM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1659306646414 "|RamTest|prescaler:inst0|Clock_RAM"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst31\|V1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst31\|V1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1659306646434 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1659306646434 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659306646438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659306646446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659306646450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1659306646463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659306646465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659306646465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1659306646465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1659306646465 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1659306646498 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1659306646581 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1659306646600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659306646813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 00:30:46 2022 " "Processing ended: Mon Aug 01 00:30:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659306646813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659306646813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659306646813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659306646813 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 406 s " "Quartus II Full Compilation was successful. 0 errors, 406 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659306647522 ""}
