{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633184063885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633184063898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 02 16:14:23 2021 " "Processing started: Sat Oct 02 16:14:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633184063898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184063898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Module -c Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184063898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633184065259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module " "Found entity 1: Top_Module" {  } { { "../../Top_Module.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Top_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_c_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_c_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_3X9_c_Matrix " "Found entity 1: ROM_3X9_c_Matrix" {  } { { "../../ROM_3X9_c_Matrix.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_c_Matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_b_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_b_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_3X9_b_Matrix " "Found entity 1: ROM_3X9_b_Matrix" {  } { { "../../ROM_3X9_b_Matrix.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_b_Matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_a_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/rom_3x9_a_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_3X9_a_Matrix " "Found entity 1: ROM_3X9_a_Matrix" {  } { { "../../ROM_3X9_a_Matrix.V" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_a_Matrix.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../../RegFile.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/not_equal.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/not_equal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not_Equal " "Found entity 1: Not_Equal" {  } { { "../../Not_Equal.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Not_Equal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../../mux2_1.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/increment.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Increment " "Found entity 1: Increment" {  } { { "../../Increment.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Increment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/fsm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/fsm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Controller " "Found entity 1: FSM_Controller" {  } { { "../../FSM_Controller.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/FSM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../../Datapath.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/count_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/count_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Count_Data " "Found entity 1: Count_Data" {  } { { "../../Count_Data.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Count_Data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/count_28bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/count_28bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_28bit " "Found entity 1: count_28bit" {  } { { "../../count_28bit.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/count_28bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/calc_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/calc_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calc_Sum " "Found entity 1: Calc_Sum" {  } { { "../../Calc_Sum.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/calc_address.v 1 1 " "Found 1 design units, including 1 entities, in source file /eng/my_work/siemens_internship/final_project/part_1/fsmd_matrix_multiplication/calc_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 Calc_Address " "Found entity 1: Calc_Address" {  } { { "../../Calc_Address.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Address.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184090668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184090668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Module " "Elaborating entity \"Top_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633184091080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Controller FSM_Controller:U1_FSM " "Elaborating entity \"FSM_Controller\" for hierarchy \"FSM_Controller:U1_FSM\"" {  } { { "../../Top_Module.v" "U1_FSM" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Top_Module.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:U2_DATAPATH " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:U2_DATAPATH\"" {  } { { "../../Top_Module.v" "U2_DATAPATH" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Top_Module.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 Datapath:U2_DATAPATH\|mux2_1:U1_I " "Elaborating entity \"mux2_1\" for hierarchy \"Datapath:U2_DATAPATH\|mux2_1:U1_I\"" {  } { { "../../Datapath.v" "U1_I" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 Datapath:U2_DATAPATH\|mux2_1:U1_SUM " "Elaborating entity \"mux2_1\" for hierarchy \"Datapath:U2_DATAPATH\|mux2_1:U1_SUM\"" {  } { { "../../Datapath.v" "U1_SUM" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile Datapath:U2_DATAPATH\|RegFile:U2_REG_I " "Elaborating entity \"RegFile\" for hierarchy \"Datapath:U2_DATAPATH\|RegFile:U2_REG_I\"" {  } { { "../../Datapath.v" "U2_REG_I" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile Datapath:U2_DATAPATH\|RegFile:U2_REG_SUM " "Elaborating entity \"RegFile\" for hierarchy \"Datapath:U2_DATAPATH\|RegFile:U2_REG_SUM\"" {  } { { "../../Datapath.v" "U2_REG_SUM" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment Datapath:U2_DATAPATH\|Increment:U4_I " "Elaborating entity \"Increment\" for hierarchy \"Datapath:U2_DATAPATH\|Increment:U4_I\"" {  } { { "../../Datapath.v" "U4_I" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calc_Address Datapath:U2_DATAPATH\|Calc_Address:U5_A " "Elaborating entity \"Calc_Address\" for hierarchy \"Datapath:U2_DATAPATH\|Calc_Address:U5_A\"" {  } { { "../../Datapath.v" "U5_A" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Datapath:U2_DATAPATH\|Calc_Address:U5_A\|Multiplier:X1_MUL " "Elaborating entity \"Multiplier\" for hierarchy \"Datapath:U2_DATAPATH\|Calc_Address:U5_A\|Multiplier:X1_MUL\"" {  } { { "../../Calc_Address.v" "X1_MUL" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Address.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_3X9_a_Matrix Datapath:U2_DATAPATH\|ROM_3X9_a_Matrix:U6_A " "Elaborating entity \"ROM_3X9_a_Matrix\" for hierarchy \"Datapath:U2_DATAPATH\|ROM_3X9_a_Matrix:U6_A\"" {  } { { "../../Datapath.v" "U6_A" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_3X9_b_Matrix Datapath:U2_DATAPATH\|ROM_3X9_b_Matrix:U6_B " "Elaborating entity \"ROM_3X9_b_Matrix\" for hierarchy \"Datapath:U2_DATAPATH\|ROM_3X9_b_Matrix:U6_B\"" {  } { { "../../Datapath.v" "U6_B" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_3X9_c_Matrix Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C " "Elaborating entity \"ROM_3X9_c_Matrix\" for hierarchy \"Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\"" {  } { { "../../Datapath.v" "U6_C" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 Datapath:U2_DATAPATH\|mux2_1:U1_Address_Mux " "Elaborating entity \"mux2_1\" for hierarchy \"Datapath:U2_DATAPATH\|mux2_1:U1_Address_Mux\"" {  } { { "../../Datapath.v" "U1_Address_Mux" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count_Data Datapath:U2_DATAPATH\|Count_Data:U7_Counter " "Elaborating entity \"Count_Data\" for hierarchy \"Datapath:U2_DATAPATH\|Count_Data:U7_Counter\"" {  } { { "../../Datapath.v" "U7_Counter" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calc_Sum Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM " "Elaborating entity \"Calc_Sum\" for hierarchy \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\"" {  } { { "../../Datapath.v" "U7_SUM" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Datapath.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL " "Elaborating entity \"Multiplier\" for hierarchy \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\"" {  } { { "../../Calc_Sum.v" "X1_MUL" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Calc_Sum.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091283 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Datapath:U2_DATAPATH\|ROM_3X9_a_Matrix:U6_A\|Mem " "RAM logic \"Datapath:U2_DATAPATH\|ROM_3X9_a_Matrix:U6_A\|Mem\" is uninferred due to inappropriate RAM size" {  } { { "../../ROM_3X9_a_Matrix.V" "Mem" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_a_Matrix.V" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1633184091629 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Datapath:U2_DATAPATH\|ROM_3X9_b_Matrix:U6_B\|Mem " "RAM logic \"Datapath:U2_DATAPATH\|ROM_3X9_b_Matrix:U6_B\|Mem\" is uninferred due to inappropriate RAM size" {  } { { "../../ROM_3X9_b_Matrix.v" "Mem" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/ROM_3X9_b_Matrix.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1633184091629 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1633184091629 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\|Mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\|Mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633184091751 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633184091751 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633184091751 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633184091751 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633184091751 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633184091751 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633184091751 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633184091751 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633184091751 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633184091751 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Top_Module.ram0_ROM_3X9_c_Matrix_ab8f8d07.hdl.mif " "Parameter INIT_FILE set to db/Top_Module.ram0_ROM_3X9_c_Matrix_ab8f8d07.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1633184091751 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1633184091751 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1633184091751 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|Mult0\"" {  } { { "../../Multiplier.v" "Mult0" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633184091753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|Mult0\"" {  } { { "../../Multiplier.v" "Mult0" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633184091753 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:U2_DATAPATH\|Calc_Address:U5_B\|Multiplier:X1_MUL\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:U2_DATAPATH\|Calc_Address:U5_B\|Multiplier:X1_MUL\|Mult0\"" {  } { { "../../Multiplier.v" "Mult0" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1633184091753 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1633184091753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\|altsyncram:Mem_rtl_0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\|altsyncram:Mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184091928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\|altsyncram:Mem_rtl_0 " "Instantiated megafunction \"Datapath:U2_DATAPATH\|ROM_3X9_c_Matrix:U6_C\|altsyncram:Mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184091928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184091928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184091928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184091928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184091928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184091928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184091928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184091928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184091928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184091928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Top_Module.ram0_ROM_3X9_c_Matrix_ab8f8d07.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Top_Module.ram0_ROM_3X9_c_Matrix_ab8f8d07.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184091928 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633184091928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5e1 " "Found entity 1: altsyncram_c5e1" {  } { { "db/altsyncram_c5e1.tdf" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/altsyncram_c5e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184092025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184092025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184092141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Instantiated megafunction \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092141 ""}  } { { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633184092141 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184092284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184092368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184092482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ibh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ibh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ibh " "Found entity 1: add_sub_ibh" {  } { { "db/add_sub_ibh.tdf" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/add_sub_ibh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184092583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184092583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184092604 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184092629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jbh " "Found entity 1: add_sub_jbh" {  } { { "db/add_sub_jbh.tdf" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/db/add_sub_jbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633184092726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184092726 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|altshift:external_latency_ffs Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Sum:U7_SUM\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184092786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184092812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Instantiated megafunction \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 4 " "Parameter \"LPM_WIDTHP\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 4 " "Parameter \"LPM_WIDTHR\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1633184092812 ""}  } { { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1633184092812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184092822 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\|altshift:external_latency_ffs Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Datapath:U2_DATAPATH\|Calc_Address:U5_C\|Multiplier:X1_MUL\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../../Multiplier.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Multiplier.v" 8 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184092849 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633184093554 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633184094686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633184095027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633184095027 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633184095194 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633184095194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633184095194 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1633184095194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633184095194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633184095240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 02 16:14:55 2021 " "Processing ended: Sat Oct 02 16:14:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633184095240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633184095240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633184095240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633184095240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1633184097920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633184097933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 02 16:14:57 2021 " "Processing started: Sat Oct 02 16:14:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633184097933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633184097933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Top_Module -c Top_Module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Top_Module -c Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633184097933 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633184098346 ""}
{ "Info" "0" "" "Project  = Top_Module" {  } {  } 0 0 "Project  = Top_Module" 0 0 "Fitter" 0 0 1633184098346 ""}
{ "Info" "0" "" "Revision = Top_Module" {  } {  } 0 0 "Revision = Top_Module" 0 0 "Fitter" 0 0 1633184098346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633184098459 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Top_Module EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Top_Module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633184098475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633184098559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633184098559 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633184098820 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633184098836 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633184099542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633184099542 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633184099542 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633184099542 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633184099546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633184099546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633184099546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633184099546 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633184099546 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633184099546 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633184099550 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1633184099558 ""}
{ "Info" "ISTA_SDC_FOUND" "../../Top_Module.sdc " "Reading SDC File: '../../Top_Module.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1633184100549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1633184100553 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1633184100557 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1633184100557 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1633184100557 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1633184100557 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1633184100557 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 virt_sys_clk " "  20.000 virt_sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1633184100557 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1633184100557 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633184100574 ""}  } { { "../../Top_Module.v" "" { Text "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/Top_Module.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633184100574 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633184100852 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633184100852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633184100852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633184100852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633184100856 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633184100856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633184100856 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633184100856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633184100856 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1633184100856 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633184100856 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633184100876 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1633184100884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633184102459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633184102557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633184102585 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633184102926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633184102926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633184103202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 12 { 0 ""} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1633184104414 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633184104414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1633184104554 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1633184104554 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633184104554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633184104554 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1633184104734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633184104746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633184104963 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633184104967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633184105599 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633184106617 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/output_files/Top_Module.fit.smsg " "Generated suppressed messages file E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/output_files/Top_Module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633184107009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5268 " "Peak virtual memory: 5268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633184107408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 02 16:15:07 2021 " "Processing ended: Sat Oct 02 16:15:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633184107408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633184107408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633184107408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633184107408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633184109412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633184109424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 02 16:15:09 2021 " "Processing started: Sat Oct 02 16:15:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633184109424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633184109424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Top_Module -c Top_Module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Top_Module -c Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633184109424 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1633184111045 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633184111106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633184111590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 02 16:15:11 2021 " "Processing ended: Sat Oct 02 16:15:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633184111590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633184111590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633184111590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633184111590 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633184112270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633184113666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633184113678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 02 16:15:12 2021 " "Processing started: Sat Oct 02 16:15:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633184113678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1633184113678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Top_Module -c Top_Module " "Command: quartus_sta Top_Module -c Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1633184113678 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1633184114106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1633184114806 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184114897 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184114897 ""}
{ "Info" "ISTA_SDC_FOUND" "../../Top_Module.sdc " "Reading SDC File: '../../Top_Module.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1633184115387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1633184115391 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633184115395 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1633184115395 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1633184115407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.514 " "Worst-case setup slack is 6.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.514               0.000 virt_sys_clk  " "    6.514               0.000 virt_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.989               0.000 sys_clk  " "   13.989               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184115423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 sys_clk  " "    0.309               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.373               0.000 virt_sys_clk  " "    7.373               0.000 virt_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184115431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.997 " "Worst-case recovery slack is 15.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.997               0.000 sys_clk  " "   15.997               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184115435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.443 " "Worst-case removal slack is 2.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.443               0.000 sys_clk  " "    2.443               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184115439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.577 " "Worst-case minimum pulse width slack is 9.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.577               0.000 sys_clk  " "    9.577               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184115443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184115443 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633184115491 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1633184115519 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1633184116063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633184116107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.926 " "Worst-case setup slack is 7.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.926               0.000 virt_sys_clk  " "    7.926               0.000 virt_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.640               0.000 sys_clk  " "   14.640               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184116119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 sys_clk  " "    0.303               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.629               0.000 virt_sys_clk  " "    6.629               0.000 virt_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184116127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.471 " "Worst-case recovery slack is 16.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.471               0.000 sys_clk  " "   16.471               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184116131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.175 " "Worst-case removal slack is 2.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.175               0.000 sys_clk  " "    2.175               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184116139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.591 " "Worst-case minimum pulse width slack is 9.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.591               0.000 sys_clk  " "    9.591               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184116143 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1633184116215 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1633184116342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.825 " "Worst-case setup slack is 11.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.825               0.000 virt_sys_clk  " "   11.825               0.000 virt_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.579               0.000 sys_clk  " "   16.579               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184116350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 sys_clk  " "    0.145               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.188               0.000 virt_sys_clk  " "    4.188               0.000 virt_sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184116358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.002 " "Worst-case recovery slack is 17.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.002               0.000 sys_clk  " "   17.002               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184116370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.537 " "Worst-case removal slack is 1.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.537               0.000 sys_clk  " "    1.537               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184116382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.379 " "Worst-case minimum pulse width slack is 9.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.379               0.000 sys_clk  " "    9.379               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1633184116390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1633184116390 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633184116980 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1633184116980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633184117080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 02 16:15:17 2021 " "Processing ended: Sat Oct 02 16:15:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633184117080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633184117080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633184117080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1633184117080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1633184119112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633184119120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 02 16:15:18 2021 " "Processing started: Sat Oct 02 16:15:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633184119120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633184119120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Top_Module -c Top_Module " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Top_Module -c Top_Module" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633184119120 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_Module_6_1200mv_85c_slow.vho E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/ simulation " "Generated file Top_Module_6_1200mv_85c_slow.vho in folder \"E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633184120793 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_Module_6_1200mv_0c_slow.vho E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/ simulation " "Generated file Top_Module_6_1200mv_0c_slow.vho in folder \"E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633184120917 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_Module_min_1200mv_0c_fast.vho E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/ simulation " "Generated file Top_Module_min_1200mv_0c_fast.vho in folder \"E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633184121046 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_Module.vho E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/ simulation " "Generated file Top_Module.vho in folder \"E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633184121171 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_Module_6_1200mv_85c_vhd_slow.sdo E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/ simulation " "Generated file Top_Module_6_1200mv_85c_vhd_slow.sdo in folder \"E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633184121225 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_Module_6_1200mv_0c_vhd_slow.sdo E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/ simulation " "Generated file Top_Module_6_1200mv_0c_vhd_slow.sdo in folder \"E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633184121257 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_Module_min_1200mv_0c_vhd_fast.sdo E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/ simulation " "Generated file Top_Module_min_1200mv_0c_vhd_fast.sdo in folder \"E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633184121296 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_Module_vhd.sdo E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/ simulation " "Generated file Top_Module_vhd.sdo in folder \"E:/ENG/My_Work/SIEMENS_Internship/Final_Project/Part_1/FSMD_Matrix_Multiplication/quartus/Top_Module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633184121336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633184121388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 02 16:15:21 2021 " "Processing ended: Sat Oct 02 16:15:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633184121388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633184121388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633184121388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633184121388 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2 s " "Quartus Prime Full Compilation was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633184122085 ""}
