$comment
	File created using the following command:
		vcd file contador.msim.vcd -direction
$end
$date
	Fri May 05 13:55:45 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contador_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ PC_out [8] $end
$var wire 1 \ PC_out [7] $end
$var wire 1 ] PC_out [6] $end
$var wire 1 ^ PC_out [5] $end
$var wire 1 _ PC_out [4] $end
$var wire 1 ` PC_out [3] $end
$var wire 1 a PC_out [2] $end
$var wire 1 b PC_out [1] $end
$var wire 1 c PC_out [0] $end
$var wire 1 d SW [9] $end
$var wire 1 e SW [8] $end
$var wire 1 f SW [7] $end
$var wire 1 g SW [6] $end
$var wire 1 h SW [5] $end
$var wire 1 i SW [4] $end
$var wire 1 j SW [3] $end
$var wire 1 k SW [2] $end
$var wire 1 l SW [1] $end
$var wire 1 m SW [0] $end

$scope module i1 $end
$var wire 1 n gnd $end
$var wire 1 o vcc $end
$var wire 1 p unknown $end
$var wire 1 q devoe $end
$var wire 1 r devclrn $end
$var wire 1 s devpor $end
$var wire 1 t ww_devoe $end
$var wire 1 u ww_devclrn $end
$var wire 1 v ww_devpor $end
$var wire 1 w ww_CLOCK_50 $end
$var wire 1 x ww_KEY [3] $end
$var wire 1 y ww_KEY [2] $end
$var wire 1 z ww_KEY [1] $end
$var wire 1 { ww_KEY [0] $end
$var wire 1 | ww_FPGA_RESET_N $end
$var wire 1 } ww_SW [9] $end
$var wire 1 ~ ww_SW [8] $end
$var wire 1 !! ww_SW [7] $end
$var wire 1 "! ww_SW [6] $end
$var wire 1 #! ww_SW [5] $end
$var wire 1 $! ww_SW [4] $end
$var wire 1 %! ww_SW [3] $end
$var wire 1 &! ww_SW [2] $end
$var wire 1 '! ww_SW [1] $end
$var wire 1 (! ww_SW [0] $end
$var wire 1 )! ww_HEX0 [6] $end
$var wire 1 *! ww_HEX0 [5] $end
$var wire 1 +! ww_HEX0 [4] $end
$var wire 1 ,! ww_HEX0 [3] $end
$var wire 1 -! ww_HEX0 [2] $end
$var wire 1 .! ww_HEX0 [1] $end
$var wire 1 /! ww_HEX0 [0] $end
$var wire 1 0! ww_HEX1 [6] $end
$var wire 1 1! ww_HEX1 [5] $end
$var wire 1 2! ww_HEX1 [4] $end
$var wire 1 3! ww_HEX1 [3] $end
$var wire 1 4! ww_HEX1 [2] $end
$var wire 1 5! ww_HEX1 [1] $end
$var wire 1 6! ww_HEX1 [0] $end
$var wire 1 7! ww_HEX2 [6] $end
$var wire 1 8! ww_HEX2 [5] $end
$var wire 1 9! ww_HEX2 [4] $end
$var wire 1 :! ww_HEX2 [3] $end
$var wire 1 ;! ww_HEX2 [2] $end
$var wire 1 <! ww_HEX2 [1] $end
$var wire 1 =! ww_HEX2 [0] $end
$var wire 1 >! ww_HEX3 [6] $end
$var wire 1 ?! ww_HEX3 [5] $end
$var wire 1 @! ww_HEX3 [4] $end
$var wire 1 A! ww_HEX3 [3] $end
$var wire 1 B! ww_HEX3 [2] $end
$var wire 1 C! ww_HEX3 [1] $end
$var wire 1 D! ww_HEX3 [0] $end
$var wire 1 E! ww_HEX4 [6] $end
$var wire 1 F! ww_HEX4 [5] $end
$var wire 1 G! ww_HEX4 [4] $end
$var wire 1 H! ww_HEX4 [3] $end
$var wire 1 I! ww_HEX4 [2] $end
$var wire 1 J! ww_HEX4 [1] $end
$var wire 1 K! ww_HEX4 [0] $end
$var wire 1 L! ww_HEX5 [6] $end
$var wire 1 M! ww_HEX5 [5] $end
$var wire 1 N! ww_HEX5 [4] $end
$var wire 1 O! ww_HEX5 [3] $end
$var wire 1 P! ww_HEX5 [2] $end
$var wire 1 Q! ww_HEX5 [1] $end
$var wire 1 R! ww_HEX5 [0] $end
$var wire 1 S! ww_LEDR [9] $end
$var wire 1 T! ww_LEDR [8] $end
$var wire 1 U! ww_LEDR [7] $end
$var wire 1 V! ww_LEDR [6] $end
$var wire 1 W! ww_LEDR [5] $end
$var wire 1 X! ww_LEDR [4] $end
$var wire 1 Y! ww_LEDR [3] $end
$var wire 1 Z! ww_LEDR [2] $end
$var wire 1 [! ww_LEDR [1] $end
$var wire 1 \! ww_LEDR [0] $end
$var wire 1 ]! ww_PC_out [8] $end
$var wire 1 ^! ww_PC_out [7] $end
$var wire 1 _! ww_PC_out [6] $end
$var wire 1 `! ww_PC_out [5] $end
$var wire 1 a! ww_PC_out [4] $end
$var wire 1 b! ww_PC_out [3] $end
$var wire 1 c! ww_PC_out [2] $end
$var wire 1 d! ww_PC_out [1] $end
$var wire 1 e! ww_PC_out [0] $end
$var wire 1 f! \KEY[0]~input_o\ $end
$var wire 1 g! \KEY[1]~input_o\ $end
$var wire 1 h! \KEY[2]~input_o\ $end
$var wire 1 i! \FPGA_RESET_N~input_o\ $end
$var wire 1 j! \SW[5]~input_o\ $end
$var wire 1 k! \SW[1]~input_o\ $end
$var wire 1 l! \SW[2]~input_o\ $end
$var wire 1 m! \SW[3]~input_o\ $end
$var wire 1 n! \SW[4]~input_o\ $end
$var wire 1 o! \SW[6]~input_o\ $end
$var wire 1 p! \SW[7]~input_o\ $end
$var wire 1 q! \SW[0]~input_o\ $end
$var wire 1 r! \SW[8]~input_o\ $end
$var wire 1 s! \SW[9]~input_o\ $end
$var wire 1 t! \HEX0[0]~output_o\ $end
$var wire 1 u! \HEX0[1]~output_o\ $end
$var wire 1 v! \HEX0[2]~output_o\ $end
$var wire 1 w! \HEX0[3]~output_o\ $end
$var wire 1 x! \HEX0[4]~output_o\ $end
$var wire 1 y! \HEX0[5]~output_o\ $end
$var wire 1 z! \HEX0[6]~output_o\ $end
$var wire 1 {! \HEX1[0]~output_o\ $end
$var wire 1 |! \HEX1[1]~output_o\ $end
$var wire 1 }! \HEX1[2]~output_o\ $end
$var wire 1 ~! \HEX1[3]~output_o\ $end
$var wire 1 !" \HEX1[4]~output_o\ $end
$var wire 1 "" \HEX1[5]~output_o\ $end
$var wire 1 #" \HEX1[6]~output_o\ $end
$var wire 1 $" \HEX2[0]~output_o\ $end
$var wire 1 %" \HEX2[1]~output_o\ $end
$var wire 1 &" \HEX2[2]~output_o\ $end
$var wire 1 '" \HEX2[3]~output_o\ $end
$var wire 1 (" \HEX2[4]~output_o\ $end
$var wire 1 )" \HEX2[5]~output_o\ $end
$var wire 1 *" \HEX2[6]~output_o\ $end
$var wire 1 +" \HEX3[0]~output_o\ $end
$var wire 1 ," \HEX3[1]~output_o\ $end
$var wire 1 -" \HEX3[2]~output_o\ $end
$var wire 1 ." \HEX3[3]~output_o\ $end
$var wire 1 /" \HEX3[4]~output_o\ $end
$var wire 1 0" \HEX3[5]~output_o\ $end
$var wire 1 1" \HEX3[6]~output_o\ $end
$var wire 1 2" \HEX4[0]~output_o\ $end
$var wire 1 3" \HEX4[1]~output_o\ $end
$var wire 1 4" \HEX4[2]~output_o\ $end
$var wire 1 5" \HEX4[3]~output_o\ $end
$var wire 1 6" \HEX4[4]~output_o\ $end
$var wire 1 7" \HEX4[5]~output_o\ $end
$var wire 1 8" \HEX4[6]~output_o\ $end
$var wire 1 9" \HEX5[0]~output_o\ $end
$var wire 1 :" \HEX5[1]~output_o\ $end
$var wire 1 ;" \HEX5[2]~output_o\ $end
$var wire 1 <" \HEX5[3]~output_o\ $end
$var wire 1 =" \HEX5[4]~output_o\ $end
$var wire 1 >" \HEX5[5]~output_o\ $end
$var wire 1 ?" \HEX5[6]~output_o\ $end
$var wire 1 @" \LEDR[0]~output_o\ $end
$var wire 1 A" \LEDR[1]~output_o\ $end
$var wire 1 B" \LEDR[2]~output_o\ $end
$var wire 1 C" \LEDR[3]~output_o\ $end
$var wire 1 D" \LEDR[4]~output_o\ $end
$var wire 1 E" \LEDR[5]~output_o\ $end
$var wire 1 F" \LEDR[6]~output_o\ $end
$var wire 1 G" \LEDR[7]~output_o\ $end
$var wire 1 H" \LEDR[8]~output_o\ $end
$var wire 1 I" \LEDR[9]~output_o\ $end
$var wire 1 J" \PC_out[0]~output_o\ $end
$var wire 1 K" \PC_out[1]~output_o\ $end
$var wire 1 L" \PC_out[2]~output_o\ $end
$var wire 1 M" \PC_out[3]~output_o\ $end
$var wire 1 N" \PC_out[4]~output_o\ $end
$var wire 1 O" \PC_out[5]~output_o\ $end
$var wire 1 P" \PC_out[6]~output_o\ $end
$var wire 1 Q" \PC_out[7]~output_o\ $end
$var wire 1 R" \PC_out[8]~output_o\ $end
$var wire 1 S" \KEY[3]~input_o\ $end
$var wire 1 T" \CLOCK_50~input_o\ $end
$var wire 1 U" \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 V" \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 W" \gravar:detectorSub0|saida~combout\ $end
$var wire 1 X" \Processador|ROM1|memROM~16_combout\ $end
$var wire 1 Y" \Processador|ROM1|memROM~17_combout\ $end
$var wire 1 Z" \Processador|incrementaPC|Add0~2\ $end
$var wire 1 [" \Processador|incrementaPC|Add0~6\ $end
$var wire 1 \" \Processador|incrementaPC|Add0~9_sumout\ $end
$var wire 1 ]" \Processador|MUX_JMP|saida_MUX[2]~3_combout\ $end
$var wire 1 ^" \Processador|ROM1|memROM~18_combout\ $end
$var wire 1 _" \Processador|ROM1|memROM~25_combout\ $end
$var wire 1 `" \Processador|ROM1|memROM~26_combout\ $end
$var wire 1 a" \Processador|incrementaPC|Add0~10\ $end
$var wire 1 b" \Processador|incrementaPC|Add0~14\ $end
$var wire 1 c" \Processador|incrementaPC|Add0~18\ $end
$var wire 1 d" \Processador|incrementaPC|Add0~22\ $end
$var wire 1 e" \Processador|incrementaPC|Add0~25_sumout\ $end
$var wire 1 f" \Processador|MUX_JMP|saida_MUX[6]~7_combout\ $end
$var wire 1 g" \Processador|incrementaPC|Add0~26\ $end
$var wire 1 h" \Processador|incrementaPC|Add0~29_sumout\ $end
$var wire 1 i" \Processador|MUX_JMP|saida_MUX[7]~8_combout\ $end
$var wire 1 j" \Processador|ROM1|memROM~19_combout\ $end
$var wire 1 k" \Processador|ROM1|memROM~20_combout\ $end
$var wire 1 l" \Processador|incrementaPC|Add0~13_sumout\ $end
$var wire 1 m" \Processador|MUX_JMP|saida_MUX[3]~4_combout\ $end
$var wire 1 n" \Processador|ROM1|memROM~6_combout\ $end
$var wire 1 o" \Processador|ROM1|memROM~21_combout\ $end
$var wire 1 p" \Processador|ROM1|memROM~22_combout\ $end
$var wire 1 q" \Processador|incrementaPC|Add0~17_sumout\ $end
$var wire 1 r" \Processador|MUX_JMP|saida_MUX[4]~5_combout\ $end
$var wire 1 s" \Processador|ROM1|memROM~13_combout\ $end
$var wire 1 t" \Processador|ROM1|memROM~14_combout\ $end
$var wire 1 u" \Processador|ROM1|memROM~15_combout\ $end
$var wire 1 v" \Processador|incrementaPC|Add0~5_sumout\ $end
$var wire 1 w" \Processador|MUX_JMP|saida_MUX[1]~2_combout\ $end
$var wire 1 x" \Processador|ROM1|memROM~5_combout\ $end
$var wire 1 y" \Processador|ROM1|memROM~7_combout\ $end
$var wire 1 z" \Processador|ROM1|memROM~8_combout\ $end
$var wire 1 {" \Processador|ROM1|memROM~9_combout\ $end
$var wire 1 |" \Processador|ROM1|memROM~10_combout\ $end
$var wire 1 }" \Processador|ROM1|memROM~11_combout\ $end
$var wire 1 ~" \Processador|ROM1|memROM~12_combout\ $end
$var wire 1 !# \Processador|decoder|Equal13~0_combout\ $end
$var wire 1 "# \Processador|decoder|Equal13~1_combout\ $end
$var wire 1 ## \Processador|ULA1|Equal1~0_combout\ $end
$var wire 1 $# \Processador|decoder|Equal13~2_combout\ $end
$var wire 1 %# \Processador|ROM1|memROM~27_combout\ $end
$var wire 1 &# \Processador|decoder|saida[6]~2_combout\ $end
$var wire 1 '# \Processador|ROM1|memROM~23_combout\ $end
$var wire 1 (# \RAM|process_0~0_combout\ $end
$var wire 1 )# \Processador|MUX1|saida_MUX[6]~3_combout\ $end
$var wire 1 *# \Processador|decoder|saida~1_combout\ $end
$var wire 1 +# \RAM|ram~593_combout\ $end
$var wire 1 ,# \RAM|ram~594_combout\ $end
$var wire 1 -# \RAM|ram~147_q\ $end
$var wire 1 .# \Processador|ROM1|memROM~24_combout\ $end
$var wire 1 /# \RAM|ram~597_combout\ $end
$var wire 1 0# \RAM|ram~598_combout\ $end
$var wire 1 1# \RAM|ram~35_q\ $end
$var wire 1 2# \RAM|ram~599_combout\ $end
$var wire 1 3# \RAM|ram~600_combout\ $end
$var wire 1 4# \RAM|ram~291_q\ $end
$var wire 1 5# \RAM|ram~574_combout\ $end
$var wire 1 6# \RAM|ram~583_combout\ $end
$var wire 1 7# \RAM|ram~584_combout\ $end
$var wire 1 8# \RAM|ram~19_q\ $end
$var wire 1 9# \RAM|ram~585_combout\ $end
$var wire 1 :# \RAM|ram~586_combout\ $end
$var wire 1 ;# \RAM|ram~275_q\ $end
$var wire 1 <# \RAM|ram~573_combout\ $end
$var wire 1 =# \RAM|ram~621_combout\ $end
$var wire 1 ># \RAM|ram~601_combout\ $end
$var wire 1 ?# \RAM|ram~602_combout\ $end
$var wire 1 @# \RAM|ram~299_q\ $end
$var wire 1 A# \RAM|ram~587_combout\ $end
$var wire 1 B# \RAM|ram~588_combout\ $end
$var wire 1 C# \RAM|ram~27_q\ $end
$var wire 1 D# \RAM|ram~589_combout\ $end
$var wire 1 E# \RAM|ram~590_combout\ $end
$var wire 1 F# \RAM|ram~59_q\ $end
$var wire 1 G# \RAM|ram~591_combout\ $end
$var wire 1 H# \RAM|ram~592_combout\ $end
$var wire 1 I# \RAM|ram~315_q\ $end
$var wire 1 J# \RAM|ram~575_combout\ $end
$var wire 1 K# \RAM|ram~595_combout\ $end
$var wire 1 L# \RAM|ram~596_combout\ $end
$var wire 1 M# \RAM|ram~187_q\ $end
$var wire 1 N# \RAM|ram~617_combout\ $end
$var wire 1 O# \RAM|ram~603_combout\ $end
$var wire 1 P# \RAM|ram~604_combout\ $end
$var wire 1 Q# \RAM|ram~523_q\ $end
$var wire 1 R# \RAM|ram~576_combout\ $end
$var wire 1 S# \RAM|ram~577_combout\ $end
$var wire 1 T# \Processador|MUX1|saida_MUX[4]~8_combout\ $end
$var wire 1 U# \Processador|decoder|saida~4_combout\ $end
$var wire 1 V# \Processador|ROM1|memROM~28_combout\ $end
$var wire 1 W# \Processador|Banco_Reg|registrador~31_combout\ $end
$var wire 1 X# \Processador|Banco_Reg|registrador~23_q\ $end
$var wire 1 Y# \Processador|Banco_Reg|registrador~32_combout\ $end
$var wire 1 Z# \Processador|Banco_Reg|registrador~15_q\ $end
$var wire 1 [# \Processador|Banco_Reg|registrador~33_combout\ $end
$var wire 1 \# \RAM|ram~26_q\ $end
$var wire 1 ]# \RAM|ram~18_q\ $end
$var wire 1 ^# \RAM|ram~274_q\ $end
$var wire 1 _# \RAM|ram~563_combout\ $end
$var wire 1 `# \RAM|ram~146_q\ $end
$var wire 1 a# \RAM|ram~633_combout\ $end
$var wire 1 b# \RAM|ram~314_q\ $end
$var wire 1 c# \RAM|ram~186_q\ $end
$var wire 1 d# \RAM|ram~58_q\ $end
$var wire 1 e# \RAM|ram~629_combout\ $end
$var wire 1 f# \RAM|ram~290_q\ $end
$var wire 1 g# \RAM|ram~298_q\ $end
$var wire 1 h# \RAM|ram~34_q\ $end
$var wire 1 i# \RAM|ram~625_combout\ $end
$var wire 1 j# \RAM|ram~522_q\ $end
$var wire 1 k# \RAM|ram~564_combout\ $end
$var wire 1 l# \RAM|ram~565_combout\ $end
$var wire 1 m# \Processador|MUX1|saida_MUX[7]~5_combout\ $end
$var wire 1 n# \Processador|MUX1|saida_MUX[3]~6_combout\ $end
$var wire 1 o# \RAM|ram~313_q\ $end
$var wire 1 p# \RAM|ram~546_combout\ $end
$var wire 1 q# \RAM|ram~521_q\ $end
$var wire 1 r# \Processador|MUX1|saida_MUX[2]~16_combout\ $end
$var wire 1 s# \RAM|ram~17_q\ $end
$var wire 1 t# \RAM|ram~25_q\ $end
$var wire 1 u# \RAM|ram~57_q\ $end
$var wire 1 v# \RAM|ram~541_combout\ $end
$var wire 1 w# \RAM|ram~273_q\ $end
$var wire 1 x# \RAM|ram~289_q\ $end
$var wire 1 y# \RAM|ram~544_combout\ $end
$var wire 1 z# \RAM|ram~297_q\ $end
$var wire 1 {# \RAM|ram~545_combout\ $end
$var wire 1 |# \Processador|MUX1|saida_MUX[2]~17_combout\ $end
$var wire 1 }# \RAM|ram~145_q\ $end
$var wire 1 ~# \RAM|ram~185_q\ $end
$var wire 1 !$ \Processador|ROM1|memROM~0_combout\ $end
$var wire 1 "$ \RAM|ram~542_combout\ $end
$var wire 1 #$ \RAM|ram~33_q\ $end
$var wire 1 $$ \RAM|ram~543_combout\ $end
$var wire 1 %$ \Processador|MUX1|saida_MUX[2]~15_combout\ $end
$var wire 1 &$ \Processador|MUX1|saida_MUX[2]~18_combout\ $end
$var wire 1 '$ \Processador|MUX1|saida_MUX[2]~4_combout\ $end
$var wire 1 ($ \RAM|ram~16_q\ $end
$var wire 1 )$ \RAM|ram~144_q\ $end
$var wire 1 *$ \RAM|ram~32_q\ $end
$var wire 1 +$ \RAM|ram~555_combout\ $end
$var wire 1 ,$ \Processador|MUX1|saida_MUX[1]~12_combout\ $end
$var wire 1 -$ \RAM|ram~24_q\ $end
$var wire 1 .$ \RAM|ram~556_combout\ $end
$var wire 1 /$ \RAM|ram~56_q\ $end
$var wire 1 0$ \RAM|ram~184_q\ $end
$var wire 1 1$ \RAM|ram~557_combout\ $end
$var wire 1 2$ \Processador|MUX1|saida_MUX[1]~13_combout\ $end
$var wire 1 3$ \RAM|ram~272_q\ $end
$var wire 1 4$ \RAM|ram~288_q\ $end
$var wire 1 5$ \RAM|ram~558_combout\ $end
$var wire 1 6$ \RAM|ram~296_q\ $end
$var wire 1 7$ \RAM|ram~559_combout\ $end
$var wire 1 8$ \RAM|ram~312_q\ $end
$var wire 1 9$ \RAM|ram~560_combout\ $end
$var wire 1 :$ \RAM|ram~561_combout\ $end
$var wire 1 ;$ \RAM|ram~520_q\ $end
$var wire 1 <$ \RAM|ram~562_combout\ $end
$var wire 1 =$ \Processador|MUX1|saida_MUX[1]~14_combout\ $end
$var wire 1 >$ \Processador|MUX1|saida_MUX[1]~7_combout\ $end
$var wire 1 ?$ \Processador|ULA1|Add0~34_cout\ $end
$var wire 1 @$ \Processador|ULA1|Add0~17_sumout\ $end
$var wire 1 A$ \Processador|Banco_Reg|registrador~19_q\ $end
$var wire 1 B$ \Processador|Banco_Reg|registrador~11_q\ $end
$var wire 1 C$ \Processador|Banco_Reg|registrador~30_combout\ $end
$var wire 1 D$ \RAM|ram~15_q\ $end
$var wire 1 E$ \RAM|ram~271_q\ $end
$var wire 1 F$ \RAM|ram~527_combout\ $end
$var wire 1 G$ \RAM|ram~23_q\ $end
$var wire 1 H$ \RAM|ram~528_combout\ $end
$var wire 1 I$ \RAM|ram~55_q\ $end
$var wire 1 J$ \RAM|ram~311_q\ $end
$var wire 1 K$ \RAM|ram~529_combout\ $end
$var wire 1 L$ \RAM|ram~530_combout\ $end
$var wire 1 M$ \RAM|ram~143_q\ $end
$var wire 1 N$ \RAM|ram~531_combout\ $end
$var wire 1 O$ \RAM|ram~183_q\ $end
$var wire 1 P$ \RAM|ram~532_combout\ $end
$var wire 1 Q$ \RAM|ram~533_combout\ $end
$var wire 1 R$ \RAM|ram~31_q\ $end
$var wire 1 S$ \RAM|ram~534_combout\ $end
$var wire 1 T$ \RAM|ram~287_q\ $end
$var wire 1 U$ \RAM|ram~535_combout\ $end
$var wire 1 V$ \RAM|ram~295_q\ $end
$var wire 1 W$ \RAM|ram~536_combout\ $end
$var wire 1 X$ \RAM|ram~537_combout\ $end
$var wire 1 Y$ \RAM|ram~519_q\ $end
$var wire 1 Z$ \RAM|ram~538_combout\ $end
$var wire 1 [$ \RAM|ram~539_combout\ $end
$var wire 1 \$ \RAM|ram~540_combout\ $end
$var wire 1 ]$ \Processador|decoder|saida[1]~3_combout\ $end
$var wire 1 ^$ \interfaceBaseTempo|baseTempo|Add0~85_sumout\ $end
$var wire 1 _$ \interfaceBaseTempo|baseTempo|Add0~2\ $end
$var wire 1 `$ \interfaceBaseTempo|baseTempo|Add0~25_sumout\ $end
$var wire 1 a$ \interfaceBaseTempo|baseTempo|Add0~26\ $end
$var wire 1 b$ \interfaceBaseTempo|baseTempo|Add0~21_sumout\ $end
$var wire 1 c$ \interfaceBaseTempo|baseTempo|Add0~22\ $end
$var wire 1 d$ \interfaceBaseTempo|baseTempo|Add0~13_sumout\ $end
$var wire 1 e$ \interfaceBaseTempo|baseTempo|Add0~14\ $end
$var wire 1 f$ \interfaceBaseTempo|baseTempo|Add0~9_sumout\ $end
$var wire 1 g$ \interfaceBaseTempo|baseTempo|Add0~10\ $end
$var wire 1 h$ \interfaceBaseTempo|baseTempo|Add0~5_sumout\ $end
$var wire 1 i$ \interfaceBaseTempo|baseTempo|Equal0~0_combout\ $end
$var wire 1 j$ \interfaceBaseTempo|baseTempo|Equal0~1_combout\ $end
$var wire 1 k$ \interfaceBaseTempo|baseTempo|Equal0~2_combout\ $end
$var wire 1 l$ \interfaceBaseTempo|baseTempo|Equal0~3_combout\ $end
$var wire 1 m$ \interfaceBaseTempo|baseTempo|Equal0~4_combout\ $end
$var wire 1 n$ \interfaceBaseTempo|baseTempo|Add0~86\ $end
$var wire 1 o$ \interfaceBaseTempo|baseTempo|Add0~81_sumout\ $end
$var wire 1 p$ \interfaceBaseTempo|baseTempo|Add0~82\ $end
$var wire 1 q$ \interfaceBaseTempo|baseTempo|Add0~77_sumout\ $end
$var wire 1 r$ \interfaceBaseTempo|baseTempo|Add0~78\ $end
$var wire 1 s$ \interfaceBaseTempo|baseTempo|Add0~73_sumout\ $end
$var wire 1 t$ \interfaceBaseTempo|baseTempo|Add0~74\ $end
$var wire 1 u$ \interfaceBaseTempo|baseTempo|Add0~69_sumout\ $end
$var wire 1 v$ \interfaceBaseTempo|baseTempo|Add0~70\ $end
$var wire 1 w$ \interfaceBaseTempo|baseTempo|Add0~65_sumout\ $end
$var wire 1 x$ \interfaceBaseTempo|baseTempo|Add0~66\ $end
$var wire 1 y$ \interfaceBaseTempo|baseTempo|Add0~61_sumout\ $end
$var wire 1 z$ \interfaceBaseTempo|baseTempo|Add0~62\ $end
$var wire 1 {$ \interfaceBaseTempo|baseTempo|Add0~57_sumout\ $end
$var wire 1 |$ \interfaceBaseTempo|baseTempo|Add0~58\ $end
$var wire 1 }$ \interfaceBaseTempo|baseTempo|Add0~89_sumout\ $end
$var wire 1 ~$ \interfaceBaseTempo|baseTempo|Add0~90\ $end
$var wire 1 !% \interfaceBaseTempo|baseTempo|Add0~93_sumout\ $end
$var wire 1 "% \interfaceBaseTempo|baseTempo|Add0~94\ $end
$var wire 1 #% \interfaceBaseTempo|baseTempo|Add0~97_sumout\ $end
$var wire 1 $% \interfaceBaseTempo|baseTempo|Add0~98\ $end
$var wire 1 %% \interfaceBaseTempo|baseTempo|Add0~29_sumout\ $end
$var wire 1 &% \interfaceBaseTempo|baseTempo|Add0~30\ $end
$var wire 1 '% \interfaceBaseTempo|baseTempo|Add0~33_sumout\ $end
$var wire 1 (% \interfaceBaseTempo|baseTempo|Add0~34\ $end
$var wire 1 )% \interfaceBaseTempo|baseTempo|Add0~37_sumout\ $end
$var wire 1 *% \interfaceBaseTempo|baseTempo|Add0~38\ $end
$var wire 1 +% \interfaceBaseTempo|baseTempo|Add0~17_sumout\ $end
$var wire 1 ,% \interfaceBaseTempo|baseTempo|Add0~18\ $end
$var wire 1 -% \interfaceBaseTempo|baseTempo|Add0~53_sumout\ $end
$var wire 1 .% \interfaceBaseTempo|baseTempo|Add0~54\ $end
$var wire 1 /% \interfaceBaseTempo|baseTempo|Add0~49_sumout\ $end
$var wire 1 0% \interfaceBaseTempo|baseTempo|Add0~50\ $end
$var wire 1 1% \interfaceBaseTempo|baseTempo|Add0~45_sumout\ $end
$var wire 1 2% \interfaceBaseTempo|baseTempo|Add0~46\ $end
$var wire 1 3% \interfaceBaseTempo|baseTempo|Add0~41_sumout\ $end
$var wire 1 4% \interfaceBaseTempo|baseTempo|Add0~42\ $end
$var wire 1 5% \interfaceBaseTempo|baseTempo|Add0~1_sumout\ $end
$var wire 1 6% \interfaceBaseTempo|baseTempo|tick~0_combout\ $end
$var wire 1 7% \interfaceBaseTempo|baseTempo|tick~q\ $end
$var wire 1 8% \limpa0~0_combout\ $end
$var wire 1 9% \limpa0~combout\ $end
$var wire 1 :% \interfaceBaseTempo|registraUmSegundo|DOUT~q\ $end
$var wire 1 ;% \Processador|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 <% \Processador|MUX1|saida_MUX[0]~1_combout\ $end
$var wire 1 =% \Processador|MUX1|saida_MUX[0]~2_combout\ $end
$var wire 1 >% \Processador|ULA1|Add0~18\ $end
$var wire 1 ?% \Processador|ULA1|Add0~21_sumout\ $end
$var wire 1 @% \Processador|Banco_Reg|registrador~20_q\ $end
$var wire 1 A% \Processador|Banco_Reg|registrador~12_q\ $end
$var wire 1 B% \Processador|Banco_Reg|registrador~29_combout\ $end
$var wire 1 C% \Processador|ULA1|Add0~22\ $end
$var wire 1 D% \Processador|ULA1|Add0~26\ $end
$var wire 1 E% \Processador|ULA1|Add0~29_sumout\ $end
$var wire 1 F% \Processador|Banco_Reg|registrador~22_q\ $end
$var wire 1 G% \Processador|Banco_Reg|registrador~14_q\ $end
$var wire 1 H% \Processador|Banco_Reg|registrador~28_combout\ $end
$var wire 1 I% \Processador|ULA1|Add0~30\ $end
$var wire 1 J% \Processador|ULA1|Add0~1_sumout\ $end
$var wire 1 K% \RAM|ram~20_q\ $end
$var wire 1 L% \RAM|ram~28_q\ $end
$var wire 1 M% \RAM|ram~547_combout\ $end
$var wire 1 N% \RAM|ram~148_q\ $end
$var wire 1 O% \RAM|ram~548_combout\ $end
$var wire 1 P% \RAM|ram~60_q\ $end
$var wire 1 Q% \RAM|ram~549_combout\ $end
$var wire 1 R% \RAM|ram~188_q\ $end
$var wire 1 S% \RAM|ram~550_combout\ $end
$var wire 1 T% \RAM|ram~551_combout\ $end
$var wire 1 U% \RAM|ram~316_q\ $end
$var wire 1 V% \RAM|ram~276_q\ $end
$var wire 1 W% \RAM|ram~552_combout\ $end
$var wire 1 X% \RAM|ram~36_q\ $end
$var wire 1 Y% \RAM|ram~553_combout\ $end
$var wire 1 Z% \RAM|ram~300_q\ $end
$var wire 1 [% \RAM|ram~524_q\ $end
$var wire 1 \% \RAM|ram~292_q\ $end
$var wire 1 ]% \RAM|ram~613_combout\ $end
$var wire 1 ^% \RAM|ram~554_combout\ $end
$var wire 1 _% \Processador|MUX1|saida_MUX[5]~9_combout\ $end
$var wire 1 `% \Processador|Banco_Reg|registrador~24_q\ $end
$var wire 1 a% \Processador|Banco_Reg|registrador~16_q\ $end
$var wire 1 b% \Processador|Banco_Reg|registrador~34_combout\ $end
$var wire 1 c% \Processador|ULA1|Add0~2\ $end
$var wire 1 d% \Processador|ULA1|Add0~5_sumout\ $end
$var wire 1 e% \RAM|ram~149_q\ $end
$var wire 1 f% \RAM|ram~21_q\ $end
$var wire 1 g% \RAM|ram~37_q\ $end
$var wire 1 h% \RAM|ram~277_q\ $end
$var wire 1 i% \RAM|ram~293_q\ $end
$var wire 1 j% \RAM|ram~578_combout\ $end
$var wire 1 k% \RAM|ram~579_combout\ $end
$var wire 1 l% \RAM|ram~301_q\ $end
$var wire 1 m% \RAM|ram~29_q\ $end
$var wire 1 n% \RAM|ram~580_combout\ $end
$var wire 1 o% \RAM|ram~525_q\ $end
$var wire 1 p% \RAM|ram~61_q\ $end
$var wire 1 q% \RAM|ram~317_q\ $end
$var wire 1 r% \RAM|ram~581_combout\ $end
$var wire 1 s% \RAM|ram~189_q\ $end
$var wire 1 t% \RAM|ram~609_combout\ $end
$var wire 1 u% \RAM|ram~582_combout\ $end
$var wire 1 v% \Processador|MUX1|saida_MUX[6]~10_combout\ $end
$var wire 1 w% \Processador|Banco_Reg|registrador~25_q\ $end
$var wire 1 x% \Processador|Banco_Reg|registrador~17_q\ $end
$var wire 1 y% \Processador|Banco_Reg|registrador~35_combout\ $end
$var wire 1 z% \Processador|ULA1|Add0~6\ $end
$var wire 1 {% \Processador|ULA1|Add0~9_sumout\ $end
$var wire 1 |% \RAM|ram~38_q\ $end
$var wire 1 }% \RAM|ram~150_q\ $end
$var wire 1 ~% \RAM|ram~190_q\ $end
$var wire 1 !& \RAM|ram~567_combout\ $end
$var wire 1 "& \RAM|ram~22_q\ $end
$var wire 1 #& \RAM|ram~30_q\ $end
$var wire 1 $& \RAM|ram~62_q\ $end
$var wire 1 %& \RAM|ram~566_combout\ $end
$var wire 1 && \RAM|ram~605_combout\ $end
$var wire 1 '& \RAM|ram~278_q\ $end
$var wire 1 (& \RAM|ram~318_q\ $end
$var wire 1 )& \RAM|ram~568_combout\ $end
$var wire 1 *& \RAM|ram~294_q\ $end
$var wire 1 +& \RAM|ram~302_q\ $end
$var wire 1 ,& \RAM|ram~569_combout\ $end
$var wire 1 -& \RAM|ram~570_combout\ $end
$var wire 1 .& \RAM|ram~526_q\ $end
$var wire 1 /& \RAM|ram~571_combout\ $end
$var wire 1 0& \RAM|ram~572_combout\ $end
$var wire 1 1& \Processador|MUX1|saida_MUX[7]~11_combout\ $end
$var wire 1 2& \Processador|Banco_Reg|registrador~26_q\ $end
$var wire 1 3& \Processador|Banco_Reg|registrador~18_q\ $end
$var wire 1 4& \Processador|Banco_Reg|registrador~36_combout\ $end
$var wire 1 5& \Processador|ULA1|Add0~10\ $end
$var wire 1 6& \Processador|ULA1|Add0~13_sumout\ $end
$var wire 1 7& \Processador|flag_ula|DOUT~1_combout\ $end
$var wire 1 8& \Processador|ULA1|Add0~25_sumout\ $end
$var wire 1 9& \Processador|flag_ula|DOUT~2_combout\ $end
$var wire 1 :& \Processador|flag_ula|DOUT~0_combout\ $end
$var wire 1 ;& \Processador|flag_ula|DOUT~q\ $end
$var wire 1 <& \Processador|MUX_JMP|saida_MUX[6]~0_combout\ $end
$var wire 1 =& \Processador|incrementaPC|Add0~30\ $end
$var wire 1 >& \Processador|incrementaPC|Add0~33_sumout\ $end
$var wire 1 ?& \Processador|MUX_JMP|saida_MUX[8]~9_combout\ $end
$var wire 1 @& \Processador|ROM1|memROM~2_combout\ $end
$var wire 1 A& \Processador|incrementaPC|Add0~1_sumout\ $end
$var wire 1 B& \Processador|MUX_JMP|saida_MUX[0]~1_combout\ $end
$var wire 1 C& \Processador|ROM1|memROM~3_combout\ $end
$var wire 1 D& \Processador|ROM1|memROM~4_combout\ $end
$var wire 1 E& \Processador|decoder|saida[9]~0_combout\ $end
$var wire 1 F& \Processador|incrementaPC|Add0~21_sumout\ $end
$var wire 1 G& \Processador|MUX_JMP|saida_MUX[5]~6_combout\ $end
$var wire 1 H& \Processador|ROM1|memROM~1_combout\ $end
$var wire 1 I& \Processador|Banco_Reg|registrador~21_q\ $end
$var wire 1 J& \Processador|Banco_Reg|registrador~13_q\ $end
$var wire 1 K& \Processador|Banco_Reg|registrador~27_combout\ $end
$var wire 1 L& \BLOCO_7seg|hab_1~0_combout\ $end
$var wire 1 M& \BLOCO_7seg|hab_0~0_combout\ $end
$var wire 1 N& \BLOCO_7seg|DEC_0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 O& \BLOCO_7seg|DEC_0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 P& \BLOCO_7seg|DEC_0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 Q& \BLOCO_7seg|DEC_0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 R& \BLOCO_7seg|DEC_0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 S& \BLOCO_7seg|DEC_0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 T& \BLOCO_7seg|DEC_0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 U& \BLOCO_7seg|hab_1~1_combout\ $end
$var wire 1 V& \BLOCO_7seg|DEC_1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 W& \BLOCO_7seg|DEC_1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 X& \BLOCO_7seg|DEC_1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 Y& \BLOCO_7seg|DEC_1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 Z& \BLOCO_7seg|DEC_1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 [& \BLOCO_7seg|DEC_1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 \& \BLOCO_7seg|DEC_1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ]& \BLOCO_7seg|hab_2~0_combout\ $end
$var wire 1 ^& \BLOCO_7seg|hab_2~1_combout\ $end
$var wire 1 _& \BLOCO_7seg|DEC_2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 `& \BLOCO_7seg|DEC_2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 a& \BLOCO_7seg|DEC_2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 b& \BLOCO_7seg|DEC_2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 c& \BLOCO_7seg|DEC_2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 d& \BLOCO_7seg|DEC_2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 e& \BLOCO_7seg|DEC_2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 f& \BLOCO_7seg|hab_3~0_combout\ $end
$var wire 1 g& \BLOCO_7seg|DEC_3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 h& \BLOCO_7seg|DEC_3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 i& \BLOCO_7seg|DEC_3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 j& \BLOCO_7seg|DEC_3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 k& \BLOCO_7seg|DEC_3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 l& \BLOCO_7seg|DEC_3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 m& \BLOCO_7seg|DEC_3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 n& \BLOCO_7seg|hab_4~0_combout\ $end
$var wire 1 o& \BLOCO_7seg|DEC_4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 p& \BLOCO_7seg|DEC_4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 q& \BLOCO_7seg|DEC_4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 r& \BLOCO_7seg|DEC_4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 s& \BLOCO_7seg|DEC_4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 t& \BLOCO_7seg|DEC_4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 u& \BLOCO_7seg|DEC_4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 v& \BLOCO_7seg|hab_5~0_combout\ $end
$var wire 1 w& \BLOCO_7seg|DEC_5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 x& \BLOCO_7seg|DEC_5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 y& \BLOCO_7seg|DEC_5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 z& \BLOCO_7seg|DEC_5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 {& \BLOCO_7seg|DEC_5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 |& \BLOCO_7seg|DEC_5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 }& \BLOCO_7seg|DEC_5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ~& \BLOCO_7seg|REG_3|DOUT\ [3] $end
$var wire 1 !' \BLOCO_7seg|REG_3|DOUT\ [2] $end
$var wire 1 "' \BLOCO_7seg|REG_3|DOUT\ [1] $end
$var wire 1 #' \BLOCO_7seg|REG_3|DOUT\ [0] $end
$var wire 1 $' \interfaceBaseTempo|baseTempo|contador\ [24] $end
$var wire 1 %' \interfaceBaseTempo|baseTempo|contador\ [23] $end
$var wire 1 &' \interfaceBaseTempo|baseTempo|contador\ [22] $end
$var wire 1 '' \interfaceBaseTempo|baseTempo|contador\ [21] $end
$var wire 1 (' \interfaceBaseTempo|baseTempo|contador\ [20] $end
$var wire 1 )' \interfaceBaseTempo|baseTempo|contador\ [19] $end
$var wire 1 *' \interfaceBaseTempo|baseTempo|contador\ [18] $end
$var wire 1 +' \interfaceBaseTempo|baseTempo|contador\ [17] $end
$var wire 1 ,' \interfaceBaseTempo|baseTempo|contador\ [16] $end
$var wire 1 -' \interfaceBaseTempo|baseTempo|contador\ [15] $end
$var wire 1 .' \interfaceBaseTempo|baseTempo|contador\ [14] $end
$var wire 1 /' \interfaceBaseTempo|baseTempo|contador\ [13] $end
$var wire 1 0' \interfaceBaseTempo|baseTempo|contador\ [12] $end
$var wire 1 1' \interfaceBaseTempo|baseTempo|contador\ [11] $end
$var wire 1 2' \interfaceBaseTempo|baseTempo|contador\ [10] $end
$var wire 1 3' \interfaceBaseTempo|baseTempo|contador\ [9] $end
$var wire 1 4' \interfaceBaseTempo|baseTempo|contador\ [8] $end
$var wire 1 5' \interfaceBaseTempo|baseTempo|contador\ [7] $end
$var wire 1 6' \interfaceBaseTempo|baseTempo|contador\ [6] $end
$var wire 1 7' \interfaceBaseTempo|baseTempo|contador\ [5] $end
$var wire 1 8' \interfaceBaseTempo|baseTempo|contador\ [4] $end
$var wire 1 9' \interfaceBaseTempo|baseTempo|contador\ [3] $end
$var wire 1 :' \interfaceBaseTempo|baseTempo|contador\ [2] $end
$var wire 1 ;' \interfaceBaseTempo|baseTempo|contador\ [1] $end
$var wire 1 <' \interfaceBaseTempo|baseTempo|contador\ [0] $end
$var wire 1 =' \BLOCO_7seg|REG_2|DOUT\ [3] $end
$var wire 1 >' \BLOCO_7seg|REG_2|DOUT\ [2] $end
$var wire 1 ?' \BLOCO_7seg|REG_2|DOUT\ [1] $end
$var wire 1 @' \BLOCO_7seg|REG_2|DOUT\ [0] $end
$var wire 1 A' \BLOCO_7seg|REG_0|DOUT\ [3] $end
$var wire 1 B' \BLOCO_7seg|REG_0|DOUT\ [2] $end
$var wire 1 C' \BLOCO_7seg|REG_0|DOUT\ [1] $end
$var wire 1 D' \BLOCO_7seg|REG_0|DOUT\ [0] $end
$var wire 1 E' \BLOCO_7seg|REG_1|DOUT\ [3] $end
$var wire 1 F' \BLOCO_7seg|REG_1|DOUT\ [2] $end
$var wire 1 G' \BLOCO_7seg|REG_1|DOUT\ [1] $end
$var wire 1 H' \BLOCO_7seg|REG_1|DOUT\ [0] $end
$var wire 1 I' \BLOCO_7seg|REG_4|DOUT\ [3] $end
$var wire 1 J' \BLOCO_7seg|REG_4|DOUT\ [2] $end
$var wire 1 K' \BLOCO_7seg|REG_4|DOUT\ [1] $end
$var wire 1 L' \BLOCO_7seg|REG_4|DOUT\ [0] $end
$var wire 1 M' \Processador|PC|DOUT\ [8] $end
$var wire 1 N' \Processador|PC|DOUT\ [7] $end
$var wire 1 O' \Processador|PC|DOUT\ [6] $end
$var wire 1 P' \Processador|PC|DOUT\ [5] $end
$var wire 1 Q' \Processador|PC|DOUT\ [4] $end
$var wire 1 R' \Processador|PC|DOUT\ [3] $end
$var wire 1 S' \Processador|PC|DOUT\ [2] $end
$var wire 1 T' \Processador|PC|DOUT\ [1] $end
$var wire 1 U' \Processador|PC|DOUT\ [0] $end
$var wire 1 V' \BLOCO_7seg|REG_5|DOUT\ [3] $end
$var wire 1 W' \BLOCO_7seg|REG_5|DOUT\ [2] $end
$var wire 1 X' \BLOCO_7seg|REG_5|DOUT\ [1] $end
$var wire 1 Y' \BLOCO_7seg|REG_5|DOUT\ [0] $end
$var wire 1 Z' \Processador|Banco_Reg|ALT_INV_registrador~13_q\ $end
$var wire 1 [' \Processador|Banco_Reg|ALT_INV_registrador~21_q\ $end
$var wire 1 \' \Processador|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 ]' \Processador|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ^' \Processador|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 _' \Processador|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 `' \Processador|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 a' \Processador|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 b' \Processador|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 c' \Processador|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 d' \Processador|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 e' \BLOCO_7seg|REG_1|ALT_INV_DOUT\ [3] $end
$var wire 1 f' \BLOCO_7seg|REG_1|ALT_INV_DOUT\ [2] $end
$var wire 1 g' \BLOCO_7seg|REG_1|ALT_INV_DOUT\ [1] $end
$var wire 1 h' \BLOCO_7seg|REG_1|ALT_INV_DOUT\ [0] $end
$var wire 1 i' \BLOCO_7seg|REG_0|ALT_INV_DOUT\ [3] $end
$var wire 1 j' \BLOCO_7seg|REG_0|ALT_INV_DOUT\ [2] $end
$var wire 1 k' \BLOCO_7seg|REG_0|ALT_INV_DOUT\ [1] $end
$var wire 1 l' \BLOCO_7seg|REG_0|ALT_INV_DOUT\ [0] $end
$var wire 1 m' \RAM|ALT_INV_ram~633_combout\ $end
$var wire 1 n' \RAM|ALT_INV_ram~629_combout\ $end
$var wire 1 o' \RAM|ALT_INV_ram~625_combout\ $end
$var wire 1 p' \RAM|ALT_INV_ram~621_combout\ $end
$var wire 1 q' \RAM|ALT_INV_ram~617_combout\ $end
$var wire 1 r' \RAM|ALT_INV_ram~613_combout\ $end
$var wire 1 s' \RAM|ALT_INV_ram~609_combout\ $end
$var wire 1 t' \RAM|ALT_INV_ram~605_combout\ $end
$var wire 1 u' \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [24] $end
$var wire 1 v' \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [23] $end
$var wire 1 w' \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [22] $end
$var wire 1 x' \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [21] $end
$var wire 1 y' \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [20] $end
$var wire 1 z' \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [19] $end
$var wire 1 {' \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [18] $end
$var wire 1 |' \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [17] $end
$var wire 1 }' \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [16] $end
$var wire 1 ~' \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [15] $end
$var wire 1 !( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [14] $end
$var wire 1 "( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [13] $end
$var wire 1 #( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [12] $end
$var wire 1 $( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [11] $end
$var wire 1 %( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [10] $end
$var wire 1 &( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [9] $end
$var wire 1 '( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [8] $end
$var wire 1 (( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [7] $end
$var wire 1 )( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [6] $end
$var wire 1 *( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [5] $end
$var wire 1 +( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [4] $end
$var wire 1 ,( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [3] $end
$var wire 1 -( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [2] $end
$var wire 1 .( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [1] $end
$var wire 1 /( \interfaceBaseTempo|baseTempo|ALT_INV_contador\ [0] $end
$var wire 1 0( \Processador|Banco_Reg|ALT_INV_registrador~18_q\ $end
$var wire 1 1( \Processador|Banco_Reg|ALT_INV_registrador~26_q\ $end
$var wire 1 2( \Processador|Banco_Reg|ALT_INV_registrador~17_q\ $end
$var wire 1 3( \Processador|Banco_Reg|ALT_INV_registrador~25_q\ $end
$var wire 1 4( \Processador|Banco_Reg|ALT_INV_registrador~16_q\ $end
$var wire 1 5( \Processador|Banco_Reg|ALT_INV_registrador~24_q\ $end
$var wire 1 6( \Processador|Banco_Reg|ALT_INV_registrador~15_q\ $end
$var wire 1 7( \Processador|Banco_Reg|ALT_INV_registrador~23_q\ $end
$var wire 1 8( \Processador|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 9( \Processador|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 :( \Processador|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ;( \Processador|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 <( \Processador|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 =( \Processador|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 >( \Processador|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ?( \Processador|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 @( \Processador|Banco_Reg|ALT_INV_registrador~11_q\ $end
$var wire 1 A( \Processador|Banco_Reg|ALT_INV_registrador~19_q\ $end
$var wire 1 B( \Processador|Banco_Reg|ALT_INV_registrador~12_q\ $end
$var wire 1 C( \Processador|Banco_Reg|ALT_INV_registrador~20_q\ $end
$var wire 1 D( \Processador|Banco_Reg|ALT_INV_registrador~14_q\ $end
$var wire 1 E( \Processador|Banco_Reg|ALT_INV_registrador~22_q\ $end
$var wire 1 F( \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 G( \RAM|ALT_INV_ram~271_q\ $end
$var wire 1 H( \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 I( \Processador|decoder|ALT_INV_saida[6]~2_combout\ $end
$var wire 1 J( \BLOCO_7seg|ALT_INV_hab_2~0_combout\ $end
$var wire 1 K( \Processador|Banco_Reg|ALT_INV_registrador~30_combout\ $end
$var wire 1 L( \Processador|Banco_Reg|ALT_INV_registrador~29_combout\ $end
$var wire 1 M( \Processador|Banco_Reg|ALT_INV_registrador~28_combout\ $end
$var wire 1 N( \BLOCO_7seg|ALT_INV_hab_1~0_combout\ $end
$var wire 1 O( \Processador|decoder|ALT_INV_saida~1_combout\ $end
$var wire 1 P( \Processador|decoder|ALT_INV_Equal13~0_combout\ $end
$var wire 1 Q( \Processador|Banco_Reg|ALT_INV_registrador~27_combout\ $end
$var wire 1 R( \Processador|ROM1|ALT_INV_memROM~27_combout\ $end
$var wire 1 S( \interfaceBaseTempo|registraUmSegundo|ALT_INV_DOUT~q\ $end
$var wire 1 T( \Processador|ROM1|ALT_INV_memROM~26_combout\ $end
$var wire 1 U( \Processador|ROM1|ALT_INV_memROM~25_combout\ $end
$var wire 1 V( \Processador|ROM1|ALT_INV_memROM~24_combout\ $end
$var wire 1 W( \Processador|ROM1|ALT_INV_memROM~23_combout\ $end
$var wire 1 X( \Processador|ROM1|ALT_INV_memROM~22_combout\ $end
$var wire 1 Y( \Processador|ROM1|ALT_INV_memROM~21_combout\ $end
$var wire 1 Z( \Processador|ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 [( \Processador|ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 \( \Processador|ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 ]( \Processador|ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 ^( \Processador|ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 _( \Processador|ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 `( \Processador|ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 a( \Processador|ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 b( \Processador|MUX_JMP|ALT_INV_saida_MUX[6]~0_combout\ $end
$var wire 1 c( \Processador|flag_ula|ALT_INV_DOUT~q\ $end
$var wire 1 d( \Processador|decoder|ALT_INV_saida[9]~0_combout\ $end
$var wire 1 e( \Processador|ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 f( \Processador|ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 g( \Processador|ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 h( \Processador|ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 i( \Processador|ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 j( \Processador|ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 k( \Processador|ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 l( \Processador|ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 m( \Processador|ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 n( \Processador|ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 o( \Processador|ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 p( \Processador|ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 q( \Processador|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 r( \Processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 s( \Processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 t( \Processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 u( \Processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 v( \Processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 w( \Processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 x( \Processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 y( \Processador|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 z( \Processador|ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 {( \BLOCO_7seg|REG_5|ALT_INV_DOUT\ [3] $end
$var wire 1 |( \BLOCO_7seg|REG_5|ALT_INV_DOUT\ [2] $end
$var wire 1 }( \BLOCO_7seg|REG_5|ALT_INV_DOUT\ [1] $end
$var wire 1 ~( \BLOCO_7seg|REG_5|ALT_INV_DOUT\ [0] $end
$var wire 1 !) \BLOCO_7seg|REG_4|ALT_INV_DOUT\ [3] $end
$var wire 1 ") \BLOCO_7seg|REG_4|ALT_INV_DOUT\ [2] $end
$var wire 1 #) \BLOCO_7seg|REG_4|ALT_INV_DOUT\ [1] $end
$var wire 1 $) \BLOCO_7seg|REG_4|ALT_INV_DOUT\ [0] $end
$var wire 1 %) \BLOCO_7seg|REG_3|ALT_INV_DOUT\ [3] $end
$var wire 1 &) \BLOCO_7seg|REG_3|ALT_INV_DOUT\ [2] $end
$var wire 1 ') \BLOCO_7seg|REG_3|ALT_INV_DOUT\ [1] $end
$var wire 1 () \BLOCO_7seg|REG_3|ALT_INV_DOUT\ [0] $end
$var wire 1 )) \BLOCO_7seg|REG_2|ALT_INV_DOUT\ [3] $end
$var wire 1 *) \BLOCO_7seg|REG_2|ALT_INV_DOUT\ [2] $end
$var wire 1 +) \BLOCO_7seg|REG_2|ALT_INV_DOUT\ [1] $end
$var wire 1 ,) \BLOCO_7seg|REG_2|ALT_INV_DOUT\ [0] $end
$var wire 1 -) \RAM|ALT_INV_ram~315_q\ $end
$var wire 1 .) \RAM|ALT_INV_ram~59_q\ $end
$var wire 1 /) \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 0) \RAM|ALT_INV_ram~574_combout\ $end
$var wire 1 1) \RAM|ALT_INV_ram~291_q\ $end
$var wire 1 2) \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 3) \RAM|ALT_INV_ram~147_q\ $end
$var wire 1 4) \RAM|ALT_INV_ram~573_combout\ $end
$var wire 1 5) \RAM|ALT_INV_ram~275_q\ $end
$var wire 1 6) \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 7) \RAM|ALT_INV_ram~572_combout\ $end
$var wire 1 8) \RAM|ALT_INV_ram~571_combout\ $end
$var wire 1 9) \RAM|ALT_INV_ram~526_q\ $end
$var wire 1 :) \RAM|ALT_INV_ram~570_combout\ $end
$var wire 1 ;) \RAM|ALT_INV_ram~569_combout\ $end
$var wire 1 <) \RAM|ALT_INV_ram~302_q\ $end
$var wire 1 =) \RAM|ALT_INV_ram~294_q\ $end
$var wire 1 >) \RAM|ALT_INV_ram~568_combout\ $end
$var wire 1 ?) \RAM|ALT_INV_ram~318_q\ $end
$var wire 1 @) \RAM|ALT_INV_ram~278_q\ $end
$var wire 1 A) \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 B) \RAM|ALT_INV_ram~567_combout\ $end
$var wire 1 C) \RAM|ALT_INV_ram~190_q\ $end
$var wire 1 D) \RAM|ALT_INV_ram~150_q\ $end
$var wire 1 E) \RAM|ALT_INV_ram~566_combout\ $end
$var wire 1 F) \RAM|ALT_INV_ram~62_q\ $end
$var wire 1 G) \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 H) \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 I) \Processador|MUX1|ALT_INV_saida_MUX[7]~5_combout\ $end
$var wire 1 J) \RAM|ALT_INV_ram~565_combout\ $end
$var wire 1 K) \RAM|ALT_INV_ram~564_combout\ $end
$var wire 1 L) \RAM|ALT_INV_ram~522_q\ $end
$var wire 1 M) \RAM|ALT_INV_ram~298_q\ $end
$var wire 1 N) \RAM|ALT_INV_ram~290_q\ $end
$var wire 1 O) \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 P) \RAM|ALT_INV_ram~186_q\ $end
$var wire 1 Q) \RAM|ALT_INV_ram~314_q\ $end
$var wire 1 R) \RAM|ALT_INV_ram~58_q\ $end
$var wire 1 S) \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 T) \RAM|ALT_INV_ram~146_q\ $end
$var wire 1 U) \RAM|ALT_INV_ram~563_combout\ $end
$var wire 1 V) \RAM|ALT_INV_ram~274_q\ $end
$var wire 1 W) \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 X) \RAM|ALT_INV_ram~562_combout\ $end
$var wire 1 Y) \RAM|ALT_INV_ram~520_q\ $end
$var wire 1 Z) \RAM|ALT_INV_ram~561_combout\ $end
$var wire 1 [) \RAM|ALT_INV_ram~560_combout\ $end
$var wire 1 \) \RAM|ALT_INV_ram~312_q\ $end
$var wire 1 ]) \RAM|ALT_INV_ram~559_combout\ $end
$var wire 1 ^) \RAM|ALT_INV_ram~296_q\ $end
$var wire 1 _) \RAM|ALT_INV_ram~558_combout\ $end
$var wire 1 `) \RAM|ALT_INV_ram~288_q\ $end
$var wire 1 a) \RAM|ALT_INV_ram~272_q\ $end
$var wire 1 b) \RAM|ALT_INV_ram~557_combout\ $end
$var wire 1 c) \RAM|ALT_INV_ram~184_q\ $end
$var wire 1 d) \RAM|ALT_INV_ram~56_q\ $end
$var wire 1 e) \RAM|ALT_INV_ram~556_combout\ $end
$var wire 1 f) \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 g) \RAM|ALT_INV_ram~555_combout\ $end
$var wire 1 h) \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 i) \RAM|ALT_INV_ram~144_q\ $end
$var wire 1 j) \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 k) \RAM|ALT_INV_ram~554_combout\ $end
$var wire 1 l) \RAM|ALT_INV_ram~524_q\ $end
$var wire 1 m) \RAM|ALT_INV_ram~300_q\ $end
$var wire 1 n) \RAM|ALT_INV_ram~292_q\ $end
$var wire 1 o) \RAM|ALT_INV_ram~553_combout\ $end
$var wire 1 p) \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 q) \RAM|ALT_INV_ram~552_combout\ $end
$var wire 1 r) \RAM|ALT_INV_ram~316_q\ $end
$var wire 1 s) \RAM|ALT_INV_ram~276_q\ $end
$var wire 1 t) \RAM|ALT_INV_ram~551_combout\ $end
$var wire 1 u) \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 v) \RAM|ALT_INV_ram~188_q\ $end
$var wire 1 w) \RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 x) \RAM|ALT_INV_ram~60_q\ $end
$var wire 1 y) \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 z) \RAM|ALT_INV_ram~148_q\ $end
$var wire 1 {) \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 |) \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 }) \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 ~) \Processador|MUX1|ALT_INV_saida_MUX[2]~4_combout\ $end
$var wire 1 !* \RAM|ALT_INV_ram~521_q\ $end
$var wire 1 "* \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 #* \RAM|ALT_INV_ram~313_q\ $end
$var wire 1 $* \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 %* \RAM|ALT_INV_ram~297_q\ $end
$var wire 1 &* \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 '* \RAM|ALT_INV_ram~289_q\ $end
$var wire 1 (* \RAM|ALT_INV_ram~273_q\ $end
$var wire 1 )* \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 ** \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 +* \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 ,* \RAM|ALT_INV_ram~185_q\ $end
$var wire 1 -* \RAM|ALT_INV_ram~145_q\ $end
$var wire 1 .* \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 /* \RAM|ALT_INV_ram~57_q\ $end
$var wire 1 0* \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 1* \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 2* \Processador|MUX1|ALT_INV_saida_MUX[6]~3_combout\ $end
$var wire 1 3* \Processador|MUX1|ALT_INV_saida_MUX[0]~2_combout\ $end
$var wire 1 4* \Processador|MUX1|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 5* \Processador|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 6* \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 7* \Processador|decoder|ALT_INV_saida[1]~3_combout\ $end
$var wire 1 8* \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 9* \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 :* \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 ;* \RAM|ALT_INV_ram~519_q\ $end
$var wire 1 <* \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 =* \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 >* \RAM|ALT_INV_ram~295_q\ $end
$var wire 1 ?* \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 @* \RAM|ALT_INV_ram~287_q\ $end
$var wire 1 A* \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 B* \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 C* \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 D* \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 E* \RAM|ALT_INV_ram~183_q\ $end
$var wire 1 F* \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 G* \RAM|ALT_INV_ram~143_q\ $end
$var wire 1 H* \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 I* \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 J* \RAM|ALT_INV_ram~311_q\ $end
$var wire 1 K* \RAM|ALT_INV_ram~55_q\ $end
$var wire 1 L* \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 M* \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 N* \Processador|MUX1|ALT_INV_saida_MUX[2]~18_combout\ $end
$var wire 1 O* \Processador|MUX1|ALT_INV_saida_MUX[2]~17_combout\ $end
$var wire 1 P* \Processador|MUX1|ALT_INV_saida_MUX[2]~16_combout\ $end
$var wire 1 Q* \Processador|MUX1|ALT_INV_saida_MUX[2]~15_combout\ $end
$var wire 1 R* \Processador|flag_ula|ALT_INV_DOUT~2_combout\ $end
$var wire 1 S* \Processador|flag_ula|ALT_INV_DOUT~1_combout\ $end
$var wire 1 T* \Processador|MUX1|ALT_INV_saida_MUX[1]~14_combout\ $end
$var wire 1 U* \Processador|MUX1|ALT_INV_saida_MUX[1]~13_combout\ $end
$var wire 1 V* \Processador|MUX1|ALT_INV_saida_MUX[1]~12_combout\ $end
$var wire 1 W* \interfaceBaseTempo|baseTempo|ALT_INV_Equal0~3_combout\ $end
$var wire 1 X* \interfaceBaseTempo|baseTempo|ALT_INV_Equal0~2_combout\ $end
$var wire 1 Y* \interfaceBaseTempo|baseTempo|ALT_INV_Equal0~1_combout\ $end
$var wire 1 Z* \interfaceBaseTempo|baseTempo|ALT_INV_Equal0~0_combout\ $end
$var wire 1 [* \RAM|ALT_INV_ram~603_combout\ $end
$var wire 1 \* \RAM|ALT_INV_ram~601_combout\ $end
$var wire 1 ]* \RAM|ALT_INV_ram~599_combout\ $end
$var wire 1 ^* \RAM|ALT_INV_ram~597_combout\ $end
$var wire 1 _* \RAM|ALT_INV_ram~595_combout\ $end
$var wire 1 `* \RAM|ALT_INV_ram~593_combout\ $end
$var wire 1 a* \RAM|ALT_INV_ram~591_combout\ $end
$var wire 1 b* \RAM|ALT_INV_ram~589_combout\ $end
$var wire 1 c* \RAM|ALT_INV_ram~587_combout\ $end
$var wire 1 d* \RAM|ALT_INV_ram~585_combout\ $end
$var wire 1 e* \RAM|ALT_INV_ram~583_combout\ $end
$var wire 1 f* \Processador|MUX1|ALT_INV_saida_MUX[7]~11_combout\ $end
$var wire 1 g* \Processador|Banco_Reg|ALT_INV_registrador~36_combout\ $end
$var wire 1 h* \Processador|MUX1|ALT_INV_saida_MUX[6]~10_combout\ $end
$var wire 1 i* \Processador|Banco_Reg|ALT_INV_registrador~35_combout\ $end
$var wire 1 j* \Processador|MUX1|ALT_INV_saida_MUX[5]~9_combout\ $end
$var wire 1 k* \Processador|Banco_Reg|ALT_INV_registrador~34_combout\ $end
$var wire 1 l* \Processador|MUX1|ALT_INV_saida_MUX[4]~8_combout\ $end
$var wire 1 m* \Processador|Banco_Reg|ALT_INV_registrador~33_combout\ $end
$var wire 1 n* \Processador|decoder|ALT_INV_Equal13~2_combout\ $end
$var wire 1 o* \Processador|ULA1|ALT_INV_Equal1~0_combout\ $end
$var wire 1 p* \Processador|decoder|ALT_INV_Equal13~1_combout\ $end
$var wire 1 q* \Processador|MUX1|ALT_INV_saida_MUX[1]~7_combout\ $end
$var wire 1 r* \Processador|MUX1|ALT_INV_saida_MUX[3]~6_combout\ $end
$var wire 1 s* \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 t* \Processador|ROM1|ALT_INV_memROM~28_combout\ $end
$var wire 1 u* \ALT_INV_limpa0~combout\ $end
$var wire 1 v* \ALT_INV_limpa0~0_combout\ $end
$var wire 1 w* \interfaceBaseTempo|baseTempo|ALT_INV_tick~q\ $end
$var wire 1 x* \RAM|ALT_INV_ram~582_combout\ $end
$var wire 1 y* \RAM|ALT_INV_ram~525_q\ $end
$var wire 1 z* \RAM|ALT_INV_ram~189_q\ $end
$var wire 1 {* \RAM|ALT_INV_ram~581_combout\ $end
$var wire 1 |* \RAM|ALT_INV_ram~317_q\ $end
$var wire 1 }* \RAM|ALT_INV_ram~61_q\ $end
$var wire 1 ~* \RAM|ALT_INV_ram~580_combout\ $end
$var wire 1 !+ \RAM|ALT_INV_ram~301_q\ $end
$var wire 1 "+ \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 #+ \RAM|ALT_INV_ram~579_combout\ $end
$var wire 1 $+ \RAM|ALT_INV_ram~149_q\ $end
$var wire 1 %+ \RAM|ALT_INV_ram~578_combout\ $end
$var wire 1 &+ \RAM|ALT_INV_ram~293_q\ $end
$var wire 1 '+ \RAM|ALT_INV_ram~277_q\ $end
$var wire 1 (+ \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 )+ \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 *+ \RAM|ALT_INV_ram~577_combout\ $end
$var wire 1 ++ \RAM|ALT_INV_ram~576_combout\ $end
$var wire 1 ,+ \RAM|ALT_INV_ram~523_q\ $end
$var wire 1 -+ \RAM|ALT_INV_ram~299_q\ $end
$var wire 1 .+ \RAM|ALT_INV_ram~187_q\ $end
$var wire 1 /+ \RAM|ALT_INV_ram~575_combout\ $end
$var wire 1 0+ \ALT_INV_KEY[3]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
0n
1o
xp
1q
1r
1s
1t
1u
1v
0w
x|
0f!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
0t!
0u!
0v!
0w!
0x!
0y!
1z!
0{!
0|!
0}!
0~!
0!"
0""
1#"
0$"
0%"
0&"
0'"
0("
0)"
1*"
0+"
0,"
0-"
0."
0/"
00"
11"
02"
03"
04"
05"
06"
07"
18"
09"
0:"
0;"
0<"
0="
0>"
1?"
1@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
1U"
0V"
1W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
1_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
1t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
1|"
1}"
1~"
0!#
0"#
0##
0$#
0%#
1&#
0'#
1(#
0)#
1*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
1U#
0V#
0W#
0X#
1Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
1|#
0}#
0~#
0!$
0"$
0#$
0$$
1%$
1&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
12$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
1?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
1^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
1l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
1>%
0?%
0@%
0A%
0B%
1C%
1D%
0E%
0F%
0G%
0H%
1I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
1c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
1z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
15&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
1A&
1B&
0C&
0D&
0E&
0F&
0G&
1H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
1T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
1\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
1e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
1m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
1u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
1}&
1Z'
1['
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1c'
0d'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
10(
11(
12(
13(
14(
15(
16(
17(
18(
19(
1:(
1;(
1<(
1=(
1>(
1?(
1@(
1A(
1B(
1C(
1D(
1E(
1F(
1G(
1H(
0I(
1J(
1K(
1L(
1M(
1N(
0O(
1P(
1Q(
1R(
1S(
1T(
0U(
1V(
1W(
1X(
1Y(
1Z(
1[(
1\(
1](
1^(
1_(
0`(
1a(
1b(
1c(
1d(
0e(
0f(
0g(
1h(
1i(
1j(
1k(
1l(
1m(
1n(
1o(
0p(
1z(
1-)
1.)
1/)
10)
11)
12)
13)
14)
15)
16)
17)
18)
19)
1:)
1;)
1<)
1=)
1>)
1?)
1@)
1A)
1B)
1C)
1D)
1E)
1F)
1G)
1H)
1I)
1J)
1K)
1L)
1M)
1N)
1O)
1P)
1Q)
1R)
1S)
1T)
1U)
1V)
1W)
1X)
1Y)
1Z)
1[)
1\)
1])
1^)
1_)
1`)
1a)
1b)
1c)
1d)
1e)
1f)
1g)
1h)
1i)
1j)
1k)
1l)
1m)
1n)
1o)
1p)
1q)
1r)
1s)
1t)
1u)
1v)
1w)
1x)
1y)
1z)
1{)
1|)
1})
1~)
1!*
1"*
1#*
1$*
1%*
1&*
1'*
1(*
1)*
1**
1+*
1,*
1-*
1.*
1/*
10*
11*
12*
13*
14*
15*
06*
17*
18*
19*
1:*
1;*
1<*
1=*
1>*
1?*
1@*
1A*
1B*
1C*
1D*
1E*
1F*
1G*
1H*
1I*
1J*
1K*
1L*
1M*
0N*
0O*
1P*
0Q*
1R*
1S*
1T*
0U*
1V*
0W*
1X*
1Y*
1Z*
1[*
1\*
1]*
1^*
1_*
1`*
1a*
1b*
1c*
1d*
1e*
1f*
1g*
1h*
1i*
1j*
1k*
1l*
1m*
1n*
1o*
1p*
1q*
1r*
1s*
1t*
1u*
1v*
1w*
1x*
1y*
1z*
1{*
1|*
1}*
1~*
1!+
1"+
1#+
1$+
1%+
1&+
1'+
1(+
1)+
1*+
1++
1,+
1-+
1.+
1/+
10+
0M
xN
xO
0P
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
0x
xy
xz
0{
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
x'!
x(!
1)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
1l'
1u'
1v'
1w'
1x'
1y'
1z'
1{'
1|'
1}'
1~'
1!(
1"(
1#(
1$(
1%(
1&(
1'(
1((
1)(
1*(
1+(
1,(
1-(
1.(
1/(
1q(
1r(
1s(
1t(
1u(
1v(
1w(
1x(
1y(
1{(
1|(
1}(
1~(
1!)
1")
1#)
1$)
1%)
1&)
1')
1()
1))
1*)
1+)
1,)
xd
xe
xf
xg
xh
xi
xj
xk
xl
xm
$end
#10000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
1V"
0U"
0W"
0s*
#20000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#30000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#40000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#50000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#60000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#70000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#80000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#90000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#100000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#110000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#120000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#130000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#140000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#150000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#160000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#170000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#180000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#190000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#200000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#210000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#220000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#230000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#240000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#250000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#260000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#270000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#280000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#290000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#300000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#310000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#320000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#330000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#340000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#350000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#360000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#370000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#380000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#390000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#400000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#410000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#420000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#430000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#440000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#450000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#460000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#470000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#480000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#490000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#500000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#510000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#520000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#530000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#540000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#550000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#560000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#570000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#580000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#590000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#600000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#610000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#620000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#630000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#640000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#650000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#660000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#670000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#680000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#690000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#700000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#710000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#720000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#730000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#740000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#750000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#760000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#770000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#780000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#790000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#800000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#810000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#820000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#830000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#840000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#850000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#860000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#870000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#880000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#890000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#900000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#910000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#920000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#930000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#940000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#950000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#960000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#970000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#980000
0!
0M
0P
0w
0{
0x
0S"
0f!
0T"
10+
1U"
#990000
1!
1M
1P
1w
1{
1x
1S"
1f!
1T"
00+
0U"
#1000000
