\hypertarget{structDMA__InitTypeDef}{}\doxysection{D\+M\+A\+\_\+\+Init\+Type\+Def结构体 参考}
\label{structDMA__InitTypeDef}\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}}


D\+MA Configuration Structure definition  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+dma.\+h$>$}

\doxysubsection*{成员变量}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA__InitTypeDef_ae82bf9242a014164f9f6907f29782c44}{Channel}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA__InitTypeDef_ab94410c1333b512e271b1c135fe50916}{Direction}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA__InitTypeDef_a4925ca3ceb52340daddc92817dc304d9}{Periph\+Inc}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA__InitTypeDef_a831756fbcd64feb1e570a9bf743b5b8d}{Mem\+Inc}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA__InitTypeDef_aca5b89241171c093fd0fc6dacf72683c}{Periph\+Data\+Alignment}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA__InitTypeDef_afe3adac32f5411b1a744c030f398aa5e}{Mem\+Data\+Alignment}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA__InitTypeDef_a72acf77c0b19359eb70764505ae4bd70}{Priority}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA__InitTypeDef_a8dc149e98014264da61675f6a0e18b88}{F\+I\+F\+O\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA__InitTypeDef_a28732ef5d9eae23dbd77e3034cc1bdb3}{F\+I\+F\+O\+Threshold}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA__InitTypeDef_a4e6e9f06e5c7903879ed29df299e4df1}{Mem\+Burst}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structDMA__InitTypeDef_ae95b14383c9d0c86405939f4bfe2882d}{Periph\+Burst}}
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
D\+MA Configuration Structure definition 

在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 49 行定义.



\doxysubsection{结构体成员变量说明}
\mbox{\Hypertarget{structDMA__InitTypeDef_ae82bf9242a014164f9f6907f29782c44}\label{structDMA__InitTypeDef_ae82bf9242a014164f9f6907f29782c44}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!Channel@{Channel}}
\index{Channel@{Channel}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Channel}{Channel}}
{\footnotesize\ttfamily uint32\+\_\+t Channel}

Specifies the channel used for the specified stream. This parameter can be a value of \mbox{\hyperlink{group__DMA__Channel__selection}{D\+MA Channel selection}} ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 51 行定义.

\mbox{\Hypertarget{structDMA__InitTypeDef_ab94410c1333b512e271b1c135fe50916}\label{structDMA__InitTypeDef_ab94410c1333b512e271b1c135fe50916}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!Direction@{Direction}}
\index{Direction@{Direction}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Direction}{Direction}}
{\footnotesize\ttfamily uint32\+\_\+t Direction}

Specifies if the data will be transferred from memory to peripheral, from memory to memory or from peripheral to memory. This parameter can be a value of \mbox{\hyperlink{group__DMA__Data__transfer__direction}{D\+MA Data transfer direction}} ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 54 行定义.

\mbox{\Hypertarget{structDMA__InitTypeDef_a8dc149e98014264da61675f6a0e18b88}\label{structDMA__InitTypeDef_a8dc149e98014264da61675f6a0e18b88}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!FIFOMode@{FIFOMode}}
\index{FIFOMode@{FIFOMode}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{FIFOMode}{FIFOMode}}
{\footnotesize\ttfamily uint32\+\_\+t F\+I\+F\+O\+Mode}

Specifies if the F\+I\+FO mode or Direct mode will be used for the specified stream. This parameter can be a value of \mbox{\hyperlink{group__DMA__FIFO__direct__mode}{D\+MA F\+I\+FO direct mode}} \begin{DoxyNote}{注解}
The Direct mode (F\+I\+FO mode disabled) cannot be used if the memory-\/to-\/memory data transfer is configured on the selected stream ~\newline
 
\end{DoxyNote}


在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 78 行定义.

\mbox{\Hypertarget{structDMA__InitTypeDef_a28732ef5d9eae23dbd77e3034cc1bdb3}\label{structDMA__InitTypeDef_a28732ef5d9eae23dbd77e3034cc1bdb3}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!FIFOThreshold@{FIFOThreshold}}
\index{FIFOThreshold@{FIFOThreshold}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{FIFOThreshold}{FIFOThreshold}}
{\footnotesize\ttfamily uint32\+\_\+t F\+I\+F\+O\+Threshold}

Specifies the F\+I\+FO threshold level. This parameter can be a value of \mbox{\hyperlink{group__DMA__FIFO__threshold__level}{D\+MA F\+I\+FO threshold level}} ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 83 行定义.

\mbox{\Hypertarget{structDMA__InitTypeDef_a4e6e9f06e5c7903879ed29df299e4df1}\label{structDMA__InitTypeDef_a4e6e9f06e5c7903879ed29df299e4df1}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!MemBurst@{MemBurst}}
\index{MemBurst@{MemBurst}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{MemBurst}{MemBurst}}
{\footnotesize\ttfamily uint32\+\_\+t Mem\+Burst}

Specifies the Burst transfer configuration for the memory transfers. It specifies the amount of data to be transferred in a single non interruptible transaction. This parameter can be a value of \mbox{\hyperlink{group__DMA__Memory__burst}{D\+MA Memory burst}} \begin{DoxyNote}{注解}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}


在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 86 行定义.

\mbox{\Hypertarget{structDMA__InitTypeDef_afe3adac32f5411b1a744c030f398aa5e}\label{structDMA__InitTypeDef_afe3adac32f5411b1a744c030f398aa5e}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!MemDataAlignment@{MemDataAlignment}}
\index{MemDataAlignment@{MemDataAlignment}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{MemDataAlignment}{MemDataAlignment}}
{\footnotesize\ttfamily uint32\+\_\+t Mem\+Data\+Alignment}

Specifies the Memory data width. This parameter can be a value of \mbox{\hyperlink{group__DMA__Memory__data__size}{D\+MA Memory data size}} ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 67 行定义.

\mbox{\Hypertarget{structDMA__InitTypeDef_a831756fbcd64feb1e570a9bf743b5b8d}\label{structDMA__InitTypeDef_a831756fbcd64feb1e570a9bf743b5b8d}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!MemInc@{MemInc}}
\index{MemInc@{MemInc}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{MemInc}{MemInc}}
{\footnotesize\ttfamily uint32\+\_\+t Mem\+Inc}

Specifies whether the memory address register should be incremented or not. This parameter can be a value of \mbox{\hyperlink{group__DMA__Memory__incremented__mode}{D\+MA Memory incremented mode}} ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 61 行定义.

\mbox{\Hypertarget{structDMA__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}\label{structDMA__InitTypeDef_a0ffc93ec511ed9cf1663f6939bd3e839}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Specifies the operation mode of the D\+M\+Ay Streamx. This parameter can be a value of \mbox{\hyperlink{group__DMA__mode}{D\+MA mode}} \begin{DoxyNote}{注解}
The circular buffer mode cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream ~\newline
 
\end{DoxyNote}


在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 70 行定义.

\mbox{\Hypertarget{structDMA__InitTypeDef_ae95b14383c9d0c86405939f4bfe2882d}\label{structDMA__InitTypeDef_ae95b14383c9d0c86405939f4bfe2882d}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!PeriphBurst@{PeriphBurst}}
\index{PeriphBurst@{PeriphBurst}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{PeriphBurst}{PeriphBurst}}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Burst}

Specifies the Burst transfer configuration for the peripheral transfers. It specifies the amount of data to be transferred in a single non interruptible transaction. This parameter can be a value of \mbox{\hyperlink{group__DMA__Peripheral__burst}{D\+MA Peripheral burst}} \begin{DoxyNote}{注解}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}


在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 92 行定义.

\mbox{\Hypertarget{structDMA__InitTypeDef_aca5b89241171c093fd0fc6dacf72683c}\label{structDMA__InitTypeDef_aca5b89241171c093fd0fc6dacf72683c}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!PeriphDataAlignment@{PeriphDataAlignment}}
\index{PeriphDataAlignment@{PeriphDataAlignment}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{PeriphDataAlignment}{PeriphDataAlignment}}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Data\+Alignment}

Specifies the Peripheral data width. This parameter can be a value of \mbox{\hyperlink{group__DMA__Peripheral__data__size}{D\+MA Peripheral data size}} ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 64 行定义.

\mbox{\Hypertarget{structDMA__InitTypeDef_a4925ca3ceb52340daddc92817dc304d9}\label{structDMA__InitTypeDef_a4925ca3ceb52340daddc92817dc304d9}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!PeriphInc@{PeriphInc}}
\index{PeriphInc@{PeriphInc}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{PeriphInc}{PeriphInc}}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Inc}

Specifies whether the Peripheral address register should be incremented or not. This parameter can be a value of \mbox{\hyperlink{group__DMA__Peripheral__incremented__mode}{D\+MA Peripheral incremented mode}} ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 58 行定义.

\mbox{\Hypertarget{structDMA__InitTypeDef_a72acf77c0b19359eb70764505ae4bd70}\label{structDMA__InitTypeDef_a72acf77c0b19359eb70764505ae4bd70}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!Priority@{Priority}}
\index{Priority@{Priority}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Priority}{Priority}}
{\footnotesize\ttfamily uint32\+\_\+t Priority}

Specifies the software priority for the D\+M\+Ay Streamx. This parameter can be a value of \mbox{\hyperlink{group__DMA__Priority__level}{D\+MA Priority level}} ~\newline
 

在文件 stm32f4xx\+\_\+hal\+\_\+dma.\+h 第 75 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
inc/\mbox{\hyperlink{stm32f4xx__hal__dma_8h}{stm32f4xx\+\_\+hal\+\_\+dma.\+h}}\end{DoxyCompactItemize}
