|russian_core
clk50mhz => clk50mhz.IN1
rstn => rstn.IN3
debug_addressoutput[0] << cpu_addressbus[0].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[1] << cpu_addressbus[1].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[2] << cpu_addressbus[2].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[3] << cpu_addressbus[3].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[4] << cpu_addressbus[4].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[5] << cpu_addressbus[5].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[6] << cpu_addressbus[6].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[7] << cpu_addressbus[7].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[8] << cpu_addressbus[8].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[9] << cpu_addressbus[9].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[10] << cpu_addressbus[10].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[11] << RP2A03:apu.ADDR_BUS
debug_addressoutput[12] << RP2A03:apu.ADDR_BUS
debug_addressoutput[13] << cpu_addressbus[13].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[14] << cpu_addressbus[14].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[15] << cpu_addressbus[15].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[0] << cpu_databus[0].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[1] << cpu_databus[1].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[2] << cpu_databus[2].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[3] << cpu_databus[3].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[4] << cpu_databus[4].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[5] << cpu_databus[5].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[6] << cpu_databus[6].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[7] << cpu_databus[7].DB_MAX_OUTPUT_PORT_TYPE
debug_clk << clk.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|clkpll_0002:nesclk
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|russian_core|clkpll_0002:nesclk|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|russian_core|clock_divider:clkdivider
clk => out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
rstn => out~reg0.ACLR
rstn => counter[0].ACLR
rstn => counter[1].ACLR
rstn => counter[2].ACLR
rstn => counter[3].ACLR
rstn => counter[4].ACLR
rstn => counter[5].ACLR
rstn => counter[6].ACLR
rstn => counter[7].ACLR
rstn => counter[8].ACLR
rstn => counter[9].ACLR
rstn => counter[10].ACLR
rstn => counter[11].ACLR
rstn => counter[12].ACLR
rstn => counter[13].ACLR
rstn => counter[14].ACLR
rstn => counter[15].ACLR
rstn => counter[16].ACLR
rstn => counter[17].ACLR
rstn => counter[18].ACLR
rstn => counter[19].ACLR
rstn => counter[20].ACLR
rstn => counter[21].ACLR
rstn => counter[22].ACLR
rstn => counter[23].ACLR
rstn => counter[24].ACLR
rstn => counter[25].ACLR
rstn => counter[26].ACLR
rstn => counter[27].ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu
Clk => Clk.IN14
PAL => PAL.IN4
nNMI => nNMI.IN1
nIRQ_EXT => comb.IN1
nRES => nRES.IN1
DB[0] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[0] <> LFO:MOD_LFO.port4
DB[0] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[0] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[0] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[0] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[0] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[0] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[0] <> LENGTH_COUNTER:LENGTH_COUNTER_SQA.port8
DB[1] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[1] <> LFO:MOD_LFO.port4
DB[1] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[1] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[1] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[1] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[1] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[1] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[1] <> LENGTH_COUNTER:LENGTH_COUNTER_SQB.port8
DB[2] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[2] <> LFO:MOD_LFO.port4
DB[2] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[2] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[2] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[2] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[2] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[2] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[2] <> LENGTH_COUNTER:LENGTH_COUNTER_TRI.port8
DB[3] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[3] <> LFO:MOD_LFO.port4
DB[3] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[3] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[3] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[3] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[3] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[3] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[3] <> LENGTH_TABLE:MOD_LENGTH_TABLE.port0
DB[3] <> LENGTH_COUNTER:LENGTH_COUNTER_RND.port8
DB[4] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[4] <> LFO:MOD_LFO.port4
DB[4] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[4] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[4] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[4] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[4] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[4] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[4] <> LENGTH_TABLE:MOD_LENGTH_TABLE.port0
DB[5] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[5] <> LFO:MOD_LFO.port4
DB[5] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[5] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[5] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[5] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[5] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[5] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[5] <> LENGTH_TABLE:MOD_LENGTH_TABLE.port0
DB[6] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[6] <> LFO:MOD_LFO.port4
DB[6] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[6] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[6] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[6] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[6] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[6] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[6] <> LENGTH_TABLE:MOD_LENGTH_TABLE.port0
DB[7] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[7] <> LFO:MOD_LFO.port4
DB[7] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[7] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[7] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[7] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[7] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[7] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[7] <> LENGTH_TABLE:MOD_LENGTH_TABLE.port0
ADDR_BUS[0] <= ADDR_BUS[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[1] <= ADDR_BUS[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[2] <= ADDR_BUS[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[3] <= ADDR_BUS[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[4] <= ADDR_BUS[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[5] <= ADDR_BUS[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[6] <= ADDR_BUS[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[7] <= ADDR_BUS[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[8] <= ADDR_BUS[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[9] <= ADDR_BUS[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[10] <= ADDR_BUS[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[11] <= ADDR_BUS[11].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[12] <= ADDR_BUS[12].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[13] <= ADDR_BUS[13].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[14] <= ADDR_BUS[14].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[15] <= ADDR_BUS[15].DB_MAX_OUTPUT_PORT_TYPE
RnW <= SPRITE_DMA:MOD_SPRITE_DMA.port16
M2_out <= M2_out.DB_MAX_OUTPUT_PORT_TYPE
SQA[0] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port14
SQA[1] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port14
SQA[2] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port14
SQA[3] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port14
SQB[0] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port14
SQB[1] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port14
SQB[2] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port14
SQB[3] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port14
RND[0] <= NOISE_CHANNEL:MOD_NOISE_CHANNEL.port12
RND[1] <= NOISE_CHANNEL:MOD_NOISE_CHANNEL.port12
RND[2] <= NOISE_CHANNEL:MOD_NOISE_CHANNEL.port12
RND[3] <= NOISE_CHANNEL:MOD_NOISE_CHANNEL.port12
TRIA[0] <= TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port10
TRIA[1] <= TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port10
TRIA[2] <= TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port10
TRIA[3] <= TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port10
DMC[0] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
DMC[1] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
DMC[2] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
DMC[3] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
DMC[4] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
DMC[5] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
DMC[6] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
SOUT[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
SOUT[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
SOUT[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
SOUT[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
SOUT[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
SOUT[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
OUT[0] <= OUT[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2].DB_MAX_OUTPUT_PORT_TYPE
nIN[0] <= nIN[0].DB_MAX_OUTPUT_PORT_TYPE
nIN[1] <= nIN[1].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|CDIV:MOD_CDIV
Clk => DIVACLK2.CLK
Clk => DIVACLK1.CLK
Clk => DIV7.CLK
Clk => DIV6.CLK
Clk => DIV5.CLK
Clk => DIV4.CLK
Clk => DIV3.CLK
Clk => DIV2.CLK
Clk => DIV1.CLK
Clk => DIV0.CLK
Clk => DIVM2.CLK
Reset => nACLK2.IN1
PAL => DIV7.IN1
PAL => DIV5.IN1
PHI2 => ACLK1.IN1
PHI2 => nACLK2.IN1
PHI2 => M2.IN1
PHI2 => DIVACLK2.ENA
PHI2 => DIVACLK1.ENA
ACLK1 <= ACLK1.DB_MAX_OUTPUT_PORT_TYPE
nACLK2 <= nACLK2.DB_MAX_OUTPUT_PORT_TYPE
PHI0 <= DIV0.DB_MAX_OUTPUT_PORT_TYPE
M2 <= M2.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD
Clk => Clk.IN5
PHI0 => PHI2.IN4
SO => SO.IN1
nNMI => nNMIP.DATAB
nIRQ => nIRQPR1.DATAIN
nRES => RESPR1.DATAIN
RDY => RDY.IN1
DIN[0] => DL_LATCH.DATAB
DIN[1] => DL_LATCH.DATAB
DIN[2] => DL_LATCH.DATAB
DIN[3] => DL_LATCH.DATAB
DIN[4] => DL_LATCH.DATAB
DIN[5] => DL_LATCH.DATAB
DIN[6] => DL_LATCH.DATAB
DIN[7] => DL_LATCH.DATAB
PHI1 <= PHI1.DB_MAX_OUTPUT_PORT_TYPE
PHI2 <= PHI2.DB_MAX_OUTPUT_PORT_TYPE
RW <= RANDOM_LOGIC:MOD_RANDOM_LOGIC.port39
DOUT[0] <= DOUT[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT[7].DB_MAX_OUTPUT_PORT_TYPE
A[0] <= ABL_LATCH[0].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= ABL_LATCH[1].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= ABL_LATCH[2].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= ABL_LATCH[3].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= ABL_LATCH[4].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= ABL_LATCH[5].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= ABL_LATCH[6].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= ABL_LATCH[7].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= ABH_LATCH[0].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= ABH_LATCH[1].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= ABH_LATCH[2].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= ABH_LATCH[3].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= ABH_LATCH[4].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= ABH_LATCH[5].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= ABH_LATCH[6].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= ABH_LATCH[7].DB_MAX_OUTPUT_PORT_TYPE
SYNC <= T1.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|PREDECODE_IR:MOD_PREDECODE_IR
Clk => IR[0]~reg0.CLK
Clk => IR[1]~reg0.CLK
Clk => IR[2]~reg0.CLK
Clk => IR[3]~reg0.CLK
Clk => IR[4]~reg0.CLK
Clk => IR[5]~reg0.CLK
Clk => IR[6]~reg0.CLK
Clk => IR[7]~reg0.CLK
PHI1 => always0.IN0
Z_IR => PD[0].IN0
Z_IR => PD[1].IN0
Z_IR => PD[2].IN0
Z_IR => PD[3].IN0
Z_IR => PD[4].IN0
Z_IR => PD[5].IN0
Z_IR => PD[6].IN0
Z_IR => PD[7].IN0
DL_LATCH[0] => PD[0].IN1
DL_LATCH[1] => PD[1].IN1
DL_LATCH[2] => PD[2].IN1
DL_LATCH[3] => PD[3].IN1
DL_LATCH[4] => PD[4].IN1
DL_LATCH[5] => PD[5].IN1
DL_LATCH[6] => PD[6].IN1
DL_LATCH[7] => PD[7].IN1
FETCH => always0.IN1
IMPLIED <= IMPLIED.DB_MAX_OUTPUT_PORT_TYPE
nTWOCYCLE <= nTWOCYCLE.DB_MAX_OUTPUT_PORT_TYPE
IR[0] <= IR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[1] <= IR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[2] <= IR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[3] <= IR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[4] <= IR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[5] <= IR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[6] <= IR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[7] <= IR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|EXTRA_COUNTER:MOD_EXTRA_COUNTER
Clk => LATCH2[0].CLK
Clk => LATCH2[1].CLK
Clk => LATCH2[2].CLK
Clk => LATCH2[3].CLK
Clk => T1_LATCH.CLK
Clk => LATCH1[0].CLK
Clk => LATCH1[1].CLK
Clk => LATCH1[2].CLK
Clk => LATCH1[3].CLK
PHI1 => LATCH1[0].ENA
PHI1 => LATCH1[1].ENA
PHI1 => LATCH1[2].ENA
PHI1 => LATCH1[3].ENA
PHI2 => LATCH2[0].ENA
PHI2 => LATCH2[1].ENA
PHI2 => LATCH2[2].ENA
PHI2 => LATCH2[3].ENA
PHI2 => T1_LATCH.ENA
T1 => T1_LATCH.DATAIN
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
TRES2 => nT2.IN1
TRES2 => nT3.IN1
TRES2 => nT4.IN1
TRES2 => nT5.IN1
nT2 <= nT2.DB_MAX_OUTPUT_PORT_TYPE
nT3 <= nT3.DB_MAX_OUTPUT_PORT_TYPE
nT4 <= nT4.DB_MAX_OUTPUT_PORT_TYPE
nT5 <= nT5.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DECODER:MOD_DECODER
nT0 => X.IN0
nT0 => X.IN0
nT0 => X.IN0
nT0 => X.IN0
nT0 => X.IN0
nT0 => X[34].DATAIN
nT1X => X.IN0
nT1X => X.IN0
nT1X => X.IN0
nT2 => X.IN0
nT2 => X.IN0
nT2 => X.IN0
nT2 => X.IN0
nT2 => X.IN0
nT2 => X[28].DATAIN
nT3 => X.IN0
nT3 => X.IN0
nT3 => X.IN0
nT3 => X.IN0
nT3 => X[86].DATAIN
nT4 => X.IN0
nT4 => X.IN0
nT4 => X.IN0
nT4 => X[85].DATAIN
nT5 => X.IN0
nT5 => X.IN0
nT5 => X.IN0
nT5 => X.IN0
nPRDY => X.IN1
IR[0] => IR01.IN0
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[1] => IR01.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN0
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN0
IR[2] => PUSHP.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => PUSHP.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => PUSHP.IN0
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN0
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN0
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN0
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN0
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN0
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN0
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN0
IR[6] => X[121].DATAIN
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => PUSHP.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X[126].DATAIN
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= nT2.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[32] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[33] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[34] <= nT0.DB_MAX_OUTPUT_PORT_TYPE
X[35] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[36] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[37] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[38] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[39] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[40] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[41] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[42] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[43] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[44] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[45] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[46] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[47] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[48] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[49] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[50] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[51] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[52] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[53] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[54] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[55] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[56] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[57] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[58] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[59] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[60] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[61] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[62] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[63] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[64] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[65] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[66] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[67] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[68] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[69] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[70] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[71] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[72] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[73] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[74] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[75] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[76] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[77] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[78] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[79] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[80] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[81] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[82] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[83] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[84] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[85] <= nT4.DB_MAX_OUTPUT_PORT_TYPE
X[86] <= nT3.DB_MAX_OUTPUT_PORT_TYPE
X[87] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[88] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[89] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[90] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[91] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[92] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[93] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[94] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[95] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[96] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[97] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[98] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[99] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[100] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[101] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[102] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[103] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[104] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[105] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[106] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[107] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[108] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[109] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[110] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[111] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[112] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[113] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[114] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[115] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[116] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[117] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[118] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[119] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[120] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[121] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
X[122] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[123] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[124] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[125] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[126] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
X[127] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[128] <= X.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC
Clk => Clk.IN7
PHI1 => PHI1.IN5
PHI2 => PHI2.IN7
X[0] => X[0].IN7
X[1] => X[1].IN7
X[2] => X[2].IN7
X[3] => X[3].IN7
X[4] => X[4].IN7
X[5] => X[5].IN7
X[6] => X[6].IN7
X[7] => X[7].IN7
X[8] => X[8].IN7
X[9] => X[9].IN7
X[10] => X[10].IN7
X[11] => X[11].IN7
X[12] => X[12].IN7
X[13] => X[13].IN7
X[14] => X[14].IN7
X[15] => X[15].IN7
X[16] => X[16].IN7
X[17] => X[17].IN7
X[18] => X[18].IN7
X[19] => X[19].IN7
X[20] => X[20].IN7
X[21] => X[21].IN7
X[22] => X[22].IN7
X[23] => X[23].IN7
X[24] => X[24].IN7
X[25] => X[25].IN7
X[26] => X[26].IN7
X[27] => X[27].IN7
X[28] => X[28].IN7
X[29] => X[29].IN7
X[30] => X[30].IN7
X[31] => X[31].IN7
X[32] => X[32].IN7
X[33] => X[33].IN7
X[34] => X[34].IN7
X[35] => X[35].IN7
X[36] => X[36].IN7
X[37] => X[37].IN7
X[38] => X[38].IN7
X[39] => X[39].IN7
X[40] => X[40].IN7
X[41] => X[41].IN7
X[42] => X[42].IN7
X[43] => X[43].IN7
X[44] => X[44].IN7
X[45] => X[45].IN7
X[46] => X[46].IN7
X[47] => X[47].IN7
X[48] => X[48].IN7
X[49] => X[49].IN7
X[50] => X[50].IN7
X[51] => X[51].IN7
X[52] => X[52].IN7
X[53] => X[53].IN7
X[54] => X[54].IN7
X[55] => X[55].IN7
X[56] => X[56].IN7
X[57] => X[57].IN7
X[58] => X[58].IN7
X[59] => X[59].IN7
X[60] => X[60].IN7
X[61] => X[61].IN7
X[62] => X[62].IN7
X[63] => X[63].IN7
X[64] => X[64].IN7
X[65] => X[65].IN7
X[66] => X[66].IN7
X[67] => X[67].IN7
X[68] => X[68].IN7
X[69] => X[69].IN7
X[70] => X[70].IN7
X[71] => X[71].IN7
X[72] => X[72].IN7
X[73] => X[73].IN7
X[74] => X[74].IN7
X[75] => X[75].IN7
X[76] => X[76].IN7
X[77] => X[77].IN7
X[78] => X[78].IN7
X[79] => X[79].IN7
X[80] => X[80].IN7
X[81] => X[81].IN7
X[82] => X[82].IN7
X[83] => X[83].IN7
X[84] => X[84].IN7
X[85] => X[85].IN7
X[86] => X[86].IN7
X[87] => X[87].IN7
X[88] => X[88].IN7
X[89] => X[89].IN7
X[90] => X[90].IN7
X[91] => X[91].IN7
X[92] => X[92].IN7
X[93] => X[93].IN7
X[94] => X[94].IN7
X[95] => X[95].IN7
X[96] => X[96].IN7
X[97] => X[97].IN7
X[98] => X[98].IN7
X[99] => X[99].IN7
X[100] => X[100].IN7
X[101] => X[101].IN7
X[102] => X[102].IN7
X[103] => X[103].IN7
X[104] => X[104].IN7
X[105] => X[105].IN7
X[106] => X[106].IN7
X[107] => X[107].IN7
X[108] => X[108].IN7
X[109] => X[109].IN7
X[110] => X[110].IN7
X[111] => X[111].IN7
X[112] => X[112].IN7
X[113] => X[113].IN7
X[114] => X[114].IN7
X[115] => X[115].IN7
X[116] => X[116].IN7
X[117] => X[117].IN7
X[118] => X[118].IN7
X[119] => X[119].IN7
X[120] => X[120].IN7
X[121] => X[121].IN7
X[122] => X[122].IN7
X[123] => X[123].IN7
X[124] => X[124].IN7
X[125] => X[125].IN7
X[126] => X[126].IN7
X[127] => X[127].IN7
X[128] => X[128].IN7
DB[0] => DB[0].IN1
DB[1] => DB[1].IN1
DB[2] => DB[2].IN1
DB[3] => DB[3].IN1
DB[4] => DB[4].IN1
DB[5] => DB[5].IN1
DB[6] => DB[6].IN1
DB[7] => DB[7].IN1
SO => SO.IN1
nIRQP => nIRQP.IN1
nNMIP => nNMIP.IN1
RESP => RESP.IN2
AVR => AVR.IN1
ACR => ACR.IN2
IR5 => IR5.IN1
RDY => RDY.IN1
nTWOCYCLE => nTWOCYCLE.IN1
IMPLIED => IMPLIED.IN1
FLAG[0] <= FLAGS:MOD_FLAGS.port15
FLAG[1] <= FLAGS:MOD_FLAGS.port15
FLAG[2] <= FLAGS:MOD_FLAGS.port15
FLAG[3] <= FLAGS:MOD_FLAGS.port15
FLAG[4] <= FLAGS:MOD_FLAGS.port15
FLAG[5] <= FLAGS:MOD_FLAGS.port15
FLAG[6] <= FLAGS:MOD_FLAGS.port15
FLAG[7] <= FLAGS:MOD_FLAGS.port15
Z_ADH0 <= BUS_CONTROL:MOD_BUS_CONTROL.port19
Z_ADH17 <= BUS_CONTROL:MOD_BUS_CONTROL.port21
SB_AC <= BUS_CONTROL:MOD_BUS_CONTROL.port22
ADL_ABL <= BUS_CONTROL:MOD_BUS_CONTROL.port24
AC_SB <= BUS_CONTROL:MOD_BUS_CONTROL.port25
SB_DB <= BUS_CONTROL:MOD_BUS_CONTROL.port26
AC_DB <= BUS_CONTROL:MOD_BUS_CONTROL.port27
SB_ADH <= BUS_CONTROL:MOD_BUS_CONTROL.port29
DL_ADH <= BUS_CONTROL:MOD_BUS_CONTROL.port30
DL_ADL <= BUS_CONTROL:MOD_BUS_CONTROL.port20
ADH_ABH <= BUS_CONTROL:MOD_BUS_CONTROL.port31
DL_DB <= BUS_CONTROL:MOD_BUS_CONTROL.port32
Y_SB <= REGS_CONTROL:MOD_REGS_CONTROL.port6
X_SB <= REGS_CONTROL:MOD_REGS_CONTROL.port8
S_SB <= REGS_CONTROL:MOD_REGS_CONTROL.port9
SB_Y <= REGS_CONTROL:MOD_REGS_CONTROL.port12
SB_X <= REGS_CONTROL:MOD_REGS_CONTROL.port10
SB_S <= REGS_CONTROL:MOD_REGS_CONTROL.port15
S_S <= REGS_CONTROL:MOD_REGS_CONTROL.port16
S_ADL <= REGS_CONTROL:MOD_REGS_CONTROL.port14
Z_ADL0 <= Z_ADL0.DB_MAX_OUTPUT_PORT_TYPE
Z_ADL1 <= INT_RESET_CONTROL:MOD_INT_RESET_CONTROL.port12
Z_ADL2 <= INT_RESET_CONTROL:MOD_INT_RESET_CONTROL.port13
WRPHI1 <= DISPATCH:MOD_DISPATCH.port25
nT0 <= DISPATCH:MOD_DISPATCH.port27
T1 <= T1.DB_MAX_OUTPUT_PORT_TYPE
nT1X <= DISPATCH:MOD_DISPATCH.port29
TRES2 <= DISPATCH:MOD_DISPATCH.port20
nREADY <= nREADY.DB_MAX_OUTPUT_PORT_TYPE
Z_IR <= DISPATCH:MOD_DISPATCH.port22
FETCH <= DISPATCH:MOD_DISPATCH.port21
P_DB <= FLAGS:MOD_FLAGS.port16
PCL_DB <= PC_SETUP:MOD_PC_SETUP.port8
PCH_DB <= PC_SETUP:MOD_PC_SETUP.port10
PCL_ADL <= PC_SETUP:MOD_PC_SETUP.port11
PCH_ADH <= PC_SETUP:MOD_PC_SETUP.port12
PCL_PCL <= PC_SETUP:MOD_PC_SETUP.port13
ADL_PCL <= PC_SETUP:MOD_PC_SETUP.port14
ADH_PCH <= PC_SETUP:MOD_PC_SETUP.port17
PCH_PCH <= PC_SETUP:MOD_PC_SETUP.port18
NDB_ADD <= ALU_SETUP:MOD_ALU_SETUP.port18
DB_ADD <= ALU_SETUP:MOD_ALU_SETUP.port19
Z_ADD <= ALU_SETUP:MOD_ALU_SETUP.port16
SB_ADD <= ALU_SETUP:MOD_ALU_SETUP.port17
ADL_ADD <= ALU_SETUP:MOD_ALU_SETUP.port20
ANDS <= ALU_SETUP:MOD_ALU_SETUP.port22
EORS <= ALU_SETUP:MOD_ALU_SETUP.port27
ORS <= ALU_SETUP:MOD_ALU_SETUP.port23
nACIN <= ALU_SETUP:MOD_ALU_SETUP.port24
SRS <= ALU_SETUP:MOD_ALU_SETUP.port25
SUMS <= ALU_SETUP:MOD_ALU_SETUP.port26
nDAA <= ALU_SETUP:MOD_ALU_SETUP.port32
ADD_SB7 <= ALU_SETUP:MOD_ALU_SETUP.port29
ADD_SB06 <= ALU_SETUP:MOD_ALU_SETUP.port28
ADD_ADL <= ALU_SETUP:MOD_ALU_SETUP.port30
nDSA <= ALU_SETUP:MOD_ALU_SETUP.port31
n1_PC <= DISPATCH:MOD_DISPATCH.port30


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS
Clk => BRFW2.CLK
Clk => BR2_LATCH.CLK
Clk => VSET.CLK
Clk => SO_LATCH2.CLK
Clk => AVR_LATCH.CLK
Clk => N_LATCH2.CLK
Clk => V_LATCH2.CLK
Clk => D_LATCH2.CLK
Clk => I_LATCH2.CLK
Clk => Z_LATCH2.CLK
Clk => C_LATCH2.CLK
Clk => DB_VR2.CLK
Clk => DB_VR.CLK
Clk => DB_CR.CLK
Clk => DB_NR.CLK
Clk => DBZ_ZR.CLK
Clk => ARC_CR.CLK
Clk => Z_V.CLK
Clk => IR5_D.CLK
Clk => IR5_C.CLK
Clk => IR5_I.CLK
Clk => P_DBR.CLK
Clk => BRFW~reg0.CLK
Clk => SO_LATCH3.CLK
Clk => SO_LATCH1.CLK
Clk => nN_OUT.CLK
Clk => nV_OUT.CLK
Clk => nD_OUT~reg0.CLK
Clk => I_LATCH1.CLK
Clk => nZ_OUT.CLK
Clk => nC_OUT~reg0.CLK
PHI1 => BRFW~reg0.ENA
PHI1 => SO_LATCH3.ENA
PHI1 => SO_LATCH1.ENA
PHI1 => nN_OUT.ENA
PHI1 => nV_OUT.ENA
PHI1 => nD_OUT~reg0.ENA
PHI1 => I_LATCH1.ENA
PHI1 => nZ_OUT.ENA
PHI1 => nC_OUT~reg0.ENA
PHI2 => BRFW2.ENA
PHI2 => BR2_LATCH.ENA
PHI2 => VSET.ENA
PHI2 => SO_LATCH2.ENA
PHI2 => AVR_LATCH.ENA
PHI2 => N_LATCH2.ENA
PHI2 => V_LATCH2.ENA
PHI2 => D_LATCH2.ENA
PHI2 => I_LATCH2.ENA
PHI2 => Z_LATCH2.ENA
PHI2 => C_LATCH2.ENA
PHI2 => DB_VR2.ENA
PHI2 => DB_VR.ENA
PHI2 => DB_CR.ENA
PHI2 => DB_NR.ENA
PHI2 => DBZ_ZR.ENA
PHI2 => ARC_CR.ENA
PHI2 => Z_V.ENA
PHI2 => IR5_D.ENA
PHI2 => IR5_C.ENA
PHI2 => IR5_I.ENA
PHI2 => P_DBR.ENA
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => ~NO_FANOUT~
X[13] => ~NO_FANOUT~
X[14] => ~NO_FANOUT~
X[15] => ~NO_FANOUT~
X[16] => ~NO_FANOUT~
X[17] => ~NO_FANOUT~
X[18] => ~NO_FANOUT~
X[19] => ~NO_FANOUT~
X[20] => ~NO_FANOUT~
X[21] => ~NO_FANOUT~
X[22] => ~NO_FANOUT~
X[23] => ~NO_FANOUT~
X[24] => ~NO_FANOUT~
X[25] => ~NO_FANOUT~
X[26] => ~NO_FANOUT~
X[27] => ~NO_FANOUT~
X[28] => ~NO_FANOUT~
X[29] => ~NO_FANOUT~
X[30] => ~NO_FANOUT~
X[31] => ~NO_FANOUT~
X[32] => ~NO_FANOUT~
X[33] => ~NO_FANOUT~
X[34] => ~NO_FANOUT~
X[35] => ~NO_FANOUT~
X[36] => ~NO_FANOUT~
X[37] => ~NO_FANOUT~
X[38] => ~NO_FANOUT~
X[39] => ~NO_FANOUT~
X[40] => ~NO_FANOUT~
X[41] => ~NO_FANOUT~
X[42] => ~NO_FANOUT~
X[43] => ~NO_FANOUT~
X[44] => ~NO_FANOUT~
X[45] => ~NO_FANOUT~
X[46] => ~NO_FANOUT~
X[47] => ~NO_FANOUT~
X[48] => ~NO_FANOUT~
X[49] => ~NO_FANOUT~
X[50] => ~NO_FANOUT~
X[51] => ~NO_FANOUT~
X[52] => ~NO_FANOUT~
X[53] => ~NO_FANOUT~
X[54] => ~NO_FANOUT~
X[55] => ~NO_FANOUT~
X[56] => ~NO_FANOUT~
X[57] => ~NO_FANOUT~
X[58] => ~NO_FANOUT~
X[59] => ~NO_FANOUT~
X[60] => ~NO_FANOUT~
X[61] => ~NO_FANOUT~
X[62] => ~NO_FANOUT~
X[63] => ~NO_FANOUT~
X[64] => ~NO_FANOUT~
X[65] => ~NO_FANOUT~
X[66] => ~NO_FANOUT~
X[67] => ~NO_FANOUT~
X[68] => ~NO_FANOUT~
X[69] => ~NO_FANOUT~
X[70] => ~NO_FANOUT~
X[71] => ~NO_FANOUT~
X[72] => ~NO_FANOUT~
X[73] => ~NO_FANOUT~
X[74] => ~NO_FANOUT~
X[75] => ~NO_FANOUT~
X[76] => ~NO_FANOUT~
X[77] => ~NO_FANOUT~
X[78] => ~NO_FANOUT~
X[79] => ~NO_FANOUT~
X[80] => BR2_LATCH.DATAIN
X[81] => ~NO_FANOUT~
X[82] => ~NO_FANOUT~
X[83] => ~NO_FANOUT~
X[84] => ~NO_FANOUT~
X[85] => ~NO_FANOUT~
X[86] => ~NO_FANOUT~
X[87] => ~NO_FANOUT~
X[88] => ~NO_FANOUT~
X[89] => ~NO_FANOUT~
X[90] => ~NO_FANOUT~
X[91] => ~NO_FANOUT~
X[92] => ~NO_FANOUT~
X[93] => ~NO_FANOUT~
X[94] => ~NO_FANOUT~
X[95] => ~NO_FANOUT~
X[96] => ~NO_FANOUT~
X[97] => ~NO_FANOUT~
X[98] => P_DBR.IN0
X[99] => P_DBR.IN1
X[100] => ~NO_FANOUT~
X[101] => ~NO_FANOUT~
X[102] => ~NO_FANOUT~
X[103] => ~NO_FANOUT~
X[104] => ~NO_FANOUT~
X[105] => ~NO_FANOUT~
X[106] => ~NO_FANOUT~
X[107] => ARC_CR.IN0
X[108] => IR5_I.DATAIN
X[109] => DBZ_ZR.IN1
X[109] => DB_NR.DATAIN
X[110] => IR5_C.DATAIN
X[111] => ~NO_FANOUT~
X[112] => ARC_CR.IN0
X[112] => AVR_LATCH.DATAIN
X[113] => DB_VR2.DATAIN
X[114] => DB_VR.IN0
X[115] => DB_VR.IN1
X[116] => ARC_CR.IN1
X[117] => ARC_CR.IN1
X[118] => ARC_CR.IN1
X[119] => ARC_CR.IN1
X[120] => IR5_D.DATAIN
X[121] => FLAG_MUX.IN1
X[121] => FLAG_MUX.IN1
X[121] => FLAG_MUX.IN1
X[121] => FLAG_MUX.IN1
X[122] => ~NO_FANOUT~
X[123] => ~NO_FANOUT~
X[124] => ~NO_FANOUT~
X[125] => ~NO_FANOUT~
X[126] => FLAG_MUX.IN1
X[126] => FLAG_MUX.IN1
X[126] => FLAG_MUX.IN1
X[126] => FLAG_MUX.IN1
X[127] => Z_V.DATAIN
X[128] => ~NO_FANOUT~
DB[0] => nDBZ.IN1
DB[0] => nC_OUT.IN1
DB[1] => nDBZ.IN1
DB[1] => nZ_OUT.IN1
DB[2] => nDBZ.IN1
DB[2] => I_LATCH1.IN1
DB[3] => nDBZ.IN1
DB[3] => nD_OUT.IN1
DB[4] => nDBZ.IN1
DB[5] => nDBZ.IN1
DB[6] => nDBZ.IN0
DB[6] => nV_OUT.IN1
DB[7] => nDBZ.IN1
DB[7] => BRFW.IN1
DB[7] => nN_OUT.IN1
IR5 => nD_OUT.IN1
IR5 => nC_OUT.IN1
IR5 => nBRTAKEN.IN1
IR5 => I_LATCH1.IN1
nREADY => DB_P.IN1
T7 => ARC_CR.IN1
SR => DB_CR.IN1
ZTST => DBZ_ZR.IN1
B_OUT => FLAG[4].DATAIN
ACR => nC_OUT.IN1
BRK6E => nI_OUT.IN1
AVR => nV_OUT.IN1
SO => SO_LATCH1.DATAIN
FLAG[0] <= nC_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAG[1] <= nZ_OUT.DB_MAX_OUTPUT_PORT_TYPE
FLAG[2] <= nI_OUT.DB_MAX_OUTPUT_PORT_TYPE
FLAG[3] <= nD_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAG[4] <= B_OUT.DB_MAX_OUTPUT_PORT_TYPE
FLAG[5] <= <VCC>
FLAG[6] <= nV_OUT.DB_MAX_OUTPUT_PORT_TYPE
FLAG[7] <= nN_OUT.DB_MAX_OUTPUT_PORT_TYPE
P_DB <= P_DBR.DB_MAX_OUTPUT_PORT_TYPE
nD_OUT <= nD_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
nI_OUT <= nI_OUT.DB_MAX_OUTPUT_PORT_TYPE
nC_OUT <= nC_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
nBRTAKEN <= nBRTAKEN.DB_MAX_OUTPUT_PORT_TYPE
BRFW <= BRFW~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|BUS_CONTROL:MOD_BUS_CONTROL
Clk => DL_DBR.CLK
Clk => ADH_ABHR.CLK
Clk => DL_ADHR.CLK
Clk => SB_ADHR.CLK
Clk => AC_DBR.CLK
Clk => SB_DBR.CLK
Clk => AC_SBR.CLK
Clk => ADL_ABLR.CLK
Clk => SB_ACR.CLK
Clk => Z_ADH17R.CLK
Clk => Z_ADH0R.CLK
PHI2 => SB_AC.IN1
PHI2 => AC_SB.IN1
PHI2 => AC_DB.IN1
PHI2 => DL_DBR.ENA
PHI2 => ADH_ABHR.ENA
PHI2 => DL_ADHR.ENA
PHI2 => SB_ADHR.ENA
PHI2 => AC_DBR.ENA
PHI2 => SB_DBR.ENA
PHI2 => AC_SBR.ENA
PHI2 => ADL_ABLR.ENA
PHI2 => SB_ACR.ENA
PHI2 => Z_ADH17R.ENA
PHI2 => Z_ADH0R.ENA
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => ~NO_FANOUT~
X[13] => ~NO_FANOUT~
X[14] => ~NO_FANOUT~
X[15] => ~NO_FANOUT~
X[16] => ~NO_FANOUT~
X[17] => ~NO_FANOUT~
X[18] => ~NO_FANOUT~
X[19] => ~NO_FANOUT~
X[20] => ~NO_FANOUT~
X[21] => ~NO_FANOUT~
X[22] => ~NO_FANOUT~
X[23] => ~NO_FANOUT~
X[24] => ~NO_FANOUT~
X[25] => ~NO_FANOUT~
X[26] => ~NO_FANOUT~
X[27] => ~NO_FANOUT~
X[28] => a.IN1
X[29] => ~NO_FANOUT~
X[30] => ~NO_FANOUT~
X[31] => ~NO_FANOUT~
X[32] => ~NO_FANOUT~
X[33] => ~NO_FANOUT~
X[34] => ~NO_FANOUT~
X[35] => ~NO_FANOUT~
X[36] => ~NO_FANOUT~
X[37] => ~NO_FANOUT~
X[38] => ~NO_FANOUT~
X[39] => ~NO_FANOUT~
X[40] => ~NO_FANOUT~
X[41] => ~NO_FANOUT~
X[42] => ~NO_FANOUT~
X[43] => ~NO_FANOUT~
X[44] => ~NO_FANOUT~
X[45] => b.IN0
X[46] => b.IN1
X[47] => b.IN1
X[48] => b.IN1
X[48] => SB_DBR.IN0
X[49] => ~NO_FANOUT~
X[50] => ~NO_FANOUT~
X[51] => ~NO_FANOUT~
X[52] => ~NO_FANOUT~
X[53] => ~NO_FANOUT~
X[54] => ~NO_FANOUT~
X[55] => SB_DBR.IN0
X[56] => a.IN1
X[57] => Z_ADH17R.IN1
X[58] => nSB_AC.IN0
X[59] => nSB_AC.IN1
X[60] => nSB_AC.IN1
X[61] => nSB_AC.IN1
X[62] => nSB_AC.IN1
X[63] => nSB_AC.IN1
X[64] => nSB_AC.IN1
X[64] => AC_SBR.IN0
X[65] => AC_SBR.IN1
X[66] => AC_SBR.IN0
X[67] => AC_SBR.IN1
X[67] => SB_DBR.IN1
X[68] => AC_SBR.IN1
X[69] => ~NO_FANOUT~
X[70] => ~NO_FANOUT~
X[71] => PGX.IN0
X[72] => PGX.IN1
X[73] => PGX.IN1
X[74] => AC_DBR.IN1
X[75] => ~NO_FANOUT~
X[76] => ~NO_FANOUT~
X[77] => ~NO_FANOUT~
X[78] => ~NO_FANOUT~
X[79] => AC_DBR.IN0
X[80] => SB_DBR.IN0
X[80] => DL_DBR.IN1
X[81] => Z_ADH17R.IN0
X[82] => Z_ADH17R.IN1
X[83] => DL_DBR.IN0
X[84] => IND.IN1
X[85] => ~NO_FANOUT~
X[86] => ~NO_FANOUT~
X[87] => ~NO_FANOUT~
X[88] => ~NO_FANOUT~
X[89] => IND.IN0
X[90] => IND.IN1
X[91] => IND.IN1
X[92] => ~NO_FANOUT~
X[93] => SBA.IN1
X[93] => ADH_ABHR.IN1
X[94] => ~NO_FANOUT~
X[95] => ~NO_FANOUT~
X[96] => ~NO_FANOUT~
X[97] => ~NO_FANOUT~
X[98] => ~NO_FANOUT~
X[99] => ~NO_FANOUT~
X[100] => ~NO_FANOUT~
X[101] => DL_DBR.IN1
X[102] => ~NO_FANOUT~
X[103] => ~NO_FANOUT~
X[104] => ~NO_FANOUT~
X[105] => ~NO_FANOUT~
X[106] => ~NO_FANOUT~
X[107] => ~NO_FANOUT~
X[108] => ~NO_FANOUT~
X[109] => ~NO_FANOUT~
X[110] => ~NO_FANOUT~
X[111] => ~NO_FANOUT~
X[112] => ~NO_FANOUT~
X[113] => ~NO_FANOUT~
X[114] => ~NO_FANOUT~
X[115] => ~NO_FANOUT~
X[116] => ~NO_FANOUT~
X[117] => ~NO_FANOUT~
X[118] => ~NO_FANOUT~
X[119] => ~NO_FANOUT~
X[120] => ~NO_FANOUT~
X[121] => ~NO_FANOUT~
X[122] => ~NO_FANOUT~
X[123] => ~NO_FANOUT~
X[124] => ~NO_FANOUT~
X[125] => ~NO_FANOUT~
X[126] => ~NO_FANOUT~
X[127] => ~NO_FANOUT~
X[128] => DL_DBR.IN1
T0 => DL_DBR.IN1
T1 => SB_DBR.IN1
T6 => ADL_ABLR.IN0
T6 => SB_DBR.IN1
T6 => DL_DBR.IN1
T7 => ZTST.IN0
T7 => ADL_ABLR.IN1
nSBXY => ZTST.IN1
AND => ZTST.IN1
AND => AC_SBR.IN1
AND => SB_DBR.IN1
STXY => SB_DBR.IN1
STOR => AC_DBR.IN1
DL_PCH => DL_ADHR.IN1
Z_ADL0 => ADH_ABHR.IN1
nPCH_PCH => a.IN1
ACRL2 => SBA.IN0
nREADY => a.IN1
nREADY => ADL_ABLR.IN1
nREADYR => SBA.IN1
BRK6E => b.IN1
INC_SB => b.IN1
Z_ADH0 <= Z_ADH0R.DB_MAX_OUTPUT_PORT_TYPE
DL_ADL <= Z_ADH0R.DB_MAX_OUTPUT_PORT_TYPE
Z_ADH17 <= Z_ADH17R.DB_MAX_OUTPUT_PORT_TYPE
SB_AC <= SB_AC.DB_MAX_OUTPUT_PORT_TYPE
ZTST <= ZTST.DB_MAX_OUTPUT_PORT_TYPE
ADL_ABL <= ADL_ABLR.DB_MAX_OUTPUT_PORT_TYPE
AC_SB <= AC_SB.DB_MAX_OUTPUT_PORT_TYPE
SB_DB <= SB_DBR.DB_MAX_OUTPUT_PORT_TYPE
AC_DB <= AC_DB.DB_MAX_OUTPUT_PORT_TYPE
PGX <= PGX.DB_MAX_OUTPUT_PORT_TYPE
SB_ADH <= SB_ADHR.DB_MAX_OUTPUT_PORT_TYPE
DL_ADH <= DL_ADHR.DB_MAX_OUTPUT_PORT_TYPE
ADH_ABH <= ADH_ABHR.DB_MAX_OUTPUT_PORT_TYPE
DL_DB <= DL_DBR.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL
Clk => Z_ADL2~reg0.CLK
Clk => Z_ADL1~reg0.CLK
Clk => BLATCH2.CLK
Clk => FF1LATCH.CLK
Clk => FF2LATCH.CLK
Clk => BRK7LATCH.CLK
Clk => RESLATCH1.CLK
Clk => BRK6LATCH2.CLK
Clk => BRK5LATCH.CLK
Clk => BLATCH1.CLK
Clk => BRK6ELATCH.CLK
Clk => DONMILATCH.CLK
Clk => DELAYLATCH2.CLK
Clk => NMIPLATCH.CLK
Clk => RESLATCH2.CLK
Clk => BRK6LATCH1.CLK
PHI1 => BLATCH1.ENA
PHI1 => BRK6ELATCH.ENA
PHI1 => DONMILATCH.ENA
PHI1 => DELAYLATCH2.ENA
PHI1 => NMIPLATCH.ENA
PHI1 => RESLATCH2.ENA
PHI1 => BRK6LATCH1.ENA
PHI2 => Z_ADL2~reg0.ENA
PHI2 => Z_ADL1~reg0.ENA
PHI2 => BLATCH2.ENA
PHI2 => FF1LATCH.ENA
PHI2 => FF2LATCH.ENA
PHI2 => BRK7LATCH.ENA
PHI2 => RESLATCH1.ENA
PHI2 => BRK6LATCH2.ENA
PHI2 => BRK5LATCH.ENA
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => ~NO_FANOUT~
X[13] => ~NO_FANOUT~
X[14] => ~NO_FANOUT~
X[15] => ~NO_FANOUT~
X[16] => ~NO_FANOUT~
X[17] => ~NO_FANOUT~
X[18] => ~NO_FANOUT~
X[19] => ~NO_FANOUT~
X[20] => ~NO_FANOUT~
X[21] => ~NO_FANOUT~
X[22] => BRK5LATCH.IN0
X[23] => ~NO_FANOUT~
X[24] => ~NO_FANOUT~
X[25] => ~NO_FANOUT~
X[26] => ~NO_FANOUT~
X[27] => ~NO_FANOUT~
X[28] => ~NO_FANOUT~
X[29] => ~NO_FANOUT~
X[30] => ~NO_FANOUT~
X[31] => ~NO_FANOUT~
X[32] => ~NO_FANOUT~
X[33] => ~NO_FANOUT~
X[34] => ~NO_FANOUT~
X[35] => ~NO_FANOUT~
X[36] => ~NO_FANOUT~
X[37] => ~NO_FANOUT~
X[38] => ~NO_FANOUT~
X[39] => ~NO_FANOUT~
X[40] => ~NO_FANOUT~
X[41] => ~NO_FANOUT~
X[42] => ~NO_FANOUT~
X[43] => ~NO_FANOUT~
X[44] => ~NO_FANOUT~
X[45] => ~NO_FANOUT~
X[46] => ~NO_FANOUT~
X[47] => ~NO_FANOUT~
X[48] => ~NO_FANOUT~
X[49] => ~NO_FANOUT~
X[50] => ~NO_FANOUT~
X[51] => ~NO_FANOUT~
X[52] => ~NO_FANOUT~
X[53] => ~NO_FANOUT~
X[54] => ~NO_FANOUT~
X[55] => ~NO_FANOUT~
X[56] => ~NO_FANOUT~
X[57] => ~NO_FANOUT~
X[58] => ~NO_FANOUT~
X[59] => ~NO_FANOUT~
X[60] => ~NO_FANOUT~
X[61] => ~NO_FANOUT~
X[62] => ~NO_FANOUT~
X[63] => ~NO_FANOUT~
X[64] => ~NO_FANOUT~
X[65] => ~NO_FANOUT~
X[66] => ~NO_FANOUT~
X[67] => ~NO_FANOUT~
X[68] => ~NO_FANOUT~
X[69] => ~NO_FANOUT~
X[70] => ~NO_FANOUT~
X[71] => ~NO_FANOUT~
X[72] => ~NO_FANOUT~
X[73] => ~NO_FANOUT~
X[74] => ~NO_FANOUT~
X[75] => ~NO_FANOUT~
X[76] => ~NO_FANOUT~
X[77] => ~NO_FANOUT~
X[78] => ~NO_FANOUT~
X[79] => ~NO_FANOUT~
X[80] => b.IN0
X[81] => ~NO_FANOUT~
X[82] => ~NO_FANOUT~
X[83] => ~NO_FANOUT~
X[84] => ~NO_FANOUT~
X[85] => ~NO_FANOUT~
X[86] => ~NO_FANOUT~
X[87] => ~NO_FANOUT~
X[88] => ~NO_FANOUT~
X[89] => ~NO_FANOUT~
X[90] => ~NO_FANOUT~
X[91] => ~NO_FANOUT~
X[92] => ~NO_FANOUT~
X[93] => ~NO_FANOUT~
X[94] => ~NO_FANOUT~
X[95] => ~NO_FANOUT~
X[96] => ~NO_FANOUT~
X[97] => ~NO_FANOUT~
X[98] => ~NO_FANOUT~
X[99] => ~NO_FANOUT~
X[100] => ~NO_FANOUT~
X[101] => ~NO_FANOUT~
X[102] => ~NO_FANOUT~
X[103] => ~NO_FANOUT~
X[104] => ~NO_FANOUT~
X[105] => ~NO_FANOUT~
X[106] => ~NO_FANOUT~
X[107] => ~NO_FANOUT~
X[108] => ~NO_FANOUT~
X[109] => ~NO_FANOUT~
X[110] => ~NO_FANOUT~
X[111] => ~NO_FANOUT~
X[112] => ~NO_FANOUT~
X[113] => ~NO_FANOUT~
X[114] => ~NO_FANOUT~
X[115] => ~NO_FANOUT~
X[116] => ~NO_FANOUT~
X[117] => ~NO_FANOUT~
X[118] => ~NO_FANOUT~
X[119] => ~NO_FANOUT~
X[120] => ~NO_FANOUT~
X[121] => ~NO_FANOUT~
X[122] => ~NO_FANOUT~
X[123] => ~NO_FANOUT~
X[124] => ~NO_FANOUT~
X[125] => ~NO_FANOUT~
X[126] => ~NO_FANOUT~
X[127] => ~NO_FANOUT~
X[128] => ~NO_FANOUT~
nREADY => BRK6E.IN1
nREADY => BRK6LATCH1.IN1
nREADY => BRK5LATCH.IN1
RESP => RESLATCH1.DATAIN
nNMIP => DONMILATCH.IN1
nNMIP => NMIPLATCH.DATAIN
nI_OUT => b.IN0
nIRQP => b.IN1
T0 => b.IN1
BRK6E <= BRK6E.DB_MAX_OUTPUT_PORT_TYPE
Z_ADL0 <= BRK5LATCH.DB_MAX_OUTPUT_PORT_TYPE
Z_ADL1 <= Z_ADL1~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_ADL2 <= Z_ADL2~reg0.DB_MAX_OUTPUT_PORT_TYPE
DORES <= DORES.DB_MAX_OUTPUT_PORT_TYPE
B_OUT <= B_OUT.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|REGS_CONTROL:MOD_REGS_CONTROL
Clk => SB_SR.CLK
Clk => S_ADLR.CLK
Clk => SB_YR.CLK
Clk => SB_XR.CLK
Clk => S_SB~reg0.CLK
Clk => X_SBR.CLK
Clk => Y_SBR.CLK
PHI2 => Y_SB.IN1
PHI2 => X_SB.IN1
PHI2 => SB_X.IN1
PHI2 => SB_Y.IN1
PHI2 => SB_S.IN1
PHI2 => S_S.IN1
PHI2 => SB_SR.ENA
PHI2 => S_ADLR.ENA
PHI2 => SB_YR.ENA
PHI2 => SB_XR.ENA
PHI2 => S_SB~reg0.ENA
PHI2 => X_SBR.ENA
PHI2 => Y_SBR.ENA
X[0] => STXY.IN0
X[1] => Y_SBR.IN0
X[2] => Y_SBR.IN1
X[3] => Y_SBR.IN1
X[4] => Y_SBR.IN1
X[5] => Y_SBR.IN1
X[6] => Y_SBR.IN0
X[6] => X_SBR.IN0
X[7] => Y_SBR.IN1
X[7] => X_SBR.IN1
X[8] => X_SBR.IN0
X[9] => X_SBR.IN1
X[10] => X_SBR.IN1
X[11] => X_SBR.IN1
X[12] => STXY.IN0
X[13] => X_SBR.IN1
X[13] => SB_SR.IN1
X[14] => nSBXY.IN0
X[15] => nSBXY.IN1
X[16] => nSBXY.IN1
X[17] => S_SB~reg0.DATAIN
X[18] => nSBXY.IN0
X[19] => nSBXY.IN1
X[20] => nSBXY.IN1
X[21] => STKOP.IN0
X[21] => S_ADLR.IN0
X[22] => STKOP.IN1
X[23] => STKOP.IN1
X[24] => STKOP.IN1
X[25] => STKOP.IN1
X[26] => STKOP.IN1
X[27] => ~NO_FANOUT~
X[28] => ~NO_FANOUT~
X[29] => ~NO_FANOUT~
X[30] => ~NO_FANOUT~
X[31] => ~NO_FANOUT~
X[32] => ~NO_FANOUT~
X[33] => ~NO_FANOUT~
X[34] => ~NO_FANOUT~
X[35] => S_ADLR.IN1
X[36] => ~NO_FANOUT~
X[37] => ~NO_FANOUT~
X[38] => ~NO_FANOUT~
X[39] => ~NO_FANOUT~
X[40] => ~NO_FANOUT~
X[41] => ~NO_FANOUT~
X[42] => ~NO_FANOUT~
X[43] => ~NO_FANOUT~
X[44] => ~NO_FANOUT~
X[45] => ~NO_FANOUT~
X[46] => ~NO_FANOUT~
X[47] => ~NO_FANOUT~
X[48] => SB_SR.IN0
X[49] => ~NO_FANOUT~
X[50] => ~NO_FANOUT~
X[51] => ~NO_FANOUT~
X[52] => ~NO_FANOUT~
X[53] => ~NO_FANOUT~
X[54] => ~NO_FANOUT~
X[55] => ~NO_FANOUT~
X[56] => ~NO_FANOUT~
X[57] => ~NO_FANOUT~
X[58] => ~NO_FANOUT~
X[59] => ~NO_FANOUT~
X[60] => ~NO_FANOUT~
X[61] => ~NO_FANOUT~
X[62] => ~NO_FANOUT~
X[63] => ~NO_FANOUT~
X[64] => ~NO_FANOUT~
X[65] => ~NO_FANOUT~
X[66] => ~NO_FANOUT~
X[67] => ~NO_FANOUT~
X[68] => ~NO_FANOUT~
X[69] => ~NO_FANOUT~
X[70] => ~NO_FANOUT~
X[71] => ~NO_FANOUT~
X[72] => ~NO_FANOUT~
X[73] => ~NO_FANOUT~
X[74] => ~NO_FANOUT~
X[75] => ~NO_FANOUT~
X[76] => ~NO_FANOUT~
X[77] => ~NO_FANOUT~
X[78] => ~NO_FANOUT~
X[79] => ~NO_FANOUT~
X[80] => ~NO_FANOUT~
X[81] => ~NO_FANOUT~
X[82] => ~NO_FANOUT~
X[83] => ~NO_FANOUT~
X[84] => ~NO_FANOUT~
X[85] => ~NO_FANOUT~
X[86] => ~NO_FANOUT~
X[87] => ~NO_FANOUT~
X[88] => ~NO_FANOUT~
X[89] => ~NO_FANOUT~
X[90] => ~NO_FANOUT~
X[91] => ~NO_FANOUT~
X[92] => ~NO_FANOUT~
X[93] => ~NO_FANOUT~
X[94] => ~NO_FANOUT~
X[95] => ~NO_FANOUT~
X[96] => ~NO_FANOUT~
X[97] => ~NO_FANOUT~
X[98] => ~NO_FANOUT~
X[99] => ~NO_FANOUT~
X[100] => ~NO_FANOUT~
X[101] => ~NO_FANOUT~
X[102] => ~NO_FANOUT~
X[103] => ~NO_FANOUT~
X[104] => ~NO_FANOUT~
X[105] => ~NO_FANOUT~
X[106] => ~NO_FANOUT~
X[107] => ~NO_FANOUT~
X[108] => ~NO_FANOUT~
X[109] => ~NO_FANOUT~
X[110] => ~NO_FANOUT~
X[111] => ~NO_FANOUT~
X[112] => ~NO_FANOUT~
X[113] => ~NO_FANOUT~
X[114] => ~NO_FANOUT~
X[115] => ~NO_FANOUT~
X[116] => ~NO_FANOUT~
X[117] => ~NO_FANOUT~
X[118] => ~NO_FANOUT~
X[119] => ~NO_FANOUT~
X[120] => ~NO_FANOUT~
X[121] => ~NO_FANOUT~
X[122] => ~NO_FANOUT~
X[123] => ~NO_FANOUT~
X[124] => ~NO_FANOUT~
X[125] => ~NO_FANOUT~
X[126] => ~NO_FANOUT~
X[127] => ~NO_FANOUT~
X[128] => ~NO_FANOUT~
STOR => STXY.IN1
STOR => STXY.IN1
nREADY => SB_SR.IN1
nREADYR => STKOP.IN1
nREADYR => S_ADLR.IN1
Y_SB <= Y_SB.DB_MAX_OUTPUT_PORT_TYPE
STXY <= STXY.DB_MAX_OUTPUT_PORT_TYPE
X_SB <= X_SB.DB_MAX_OUTPUT_PORT_TYPE
S_SB <= S_SB~reg0.DB_MAX_OUTPUT_PORT_TYPE
SB_X <= SB_X.DB_MAX_OUTPUT_PORT_TYPE
nSBXY <= nSBXY.DB_MAX_OUTPUT_PORT_TYPE
SB_Y <= SB_Y.DB_MAX_OUTPUT_PORT_TYPE
STKOP <= STKOP.DB_MAX_OUTPUT_PORT_TYPE
S_ADL <= S_ADLR.DB_MAX_OUTPUT_PORT_TYPE
SB_S <= SB_S.DB_MAX_OUTPUT_PORT_TYPE
S_S <= S_S.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|PC_SETUP:MOD_PC_SETUP
Clk => ADH_PCHR.CLK
Clk => ADL_PCLR.CLK
Clk => PCH_ADHR.CLK
Clk => PCL_ADLR.CLK
Clk => PCH_DBR.CLK
Clk => PCL_DBR.CLK
Clk => PCL_DBR1.CLK
PHI1 => PCL_DBR1.ENA
PHI2 => PCL_PCL.IN1
PHI2 => ADL_PCL.IN1
PHI2 => PCH_PCH.IN1
PHI2 => ADH_PCH.IN1
PHI2 => ADH_PCHR.ENA
PHI2 => ADL_PCLR.ENA
PHI2 => PCH_ADHR.ENA
PHI2 => PCL_ADLR.ENA
PHI2 => PCH_DBR.ENA
PHI2 => PCL_DBR.ENA
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => ~NO_FANOUT~
X[13] => ~NO_FANOUT~
X[14] => ~NO_FANOUT~
X[15] => ~NO_FANOUT~
X[16] => ~NO_FANOUT~
X[17] => ~NO_FANOUT~
X[18] => ~NO_FANOUT~
X[19] => ~NO_FANOUT~
X[20] => ~NO_FANOUT~
X[21] => ~NO_FANOUT~
X[22] => ~NO_FANOUT~
X[23] => ~NO_FANOUT~
X[24] => ~NO_FANOUT~
X[25] => ~NO_FANOUT~
X[26] => ~NO_FANOUT~
X[27] => ~NO_FANOUT~
X[28] => ~NO_FANOUT~
X[29] => ~NO_FANOUT~
X[30] => ~NO_FANOUT~
X[31] => ~NO_FANOUT~
X[32] => ~NO_FANOUT~
X[33] => ~NO_FANOUT~
X[34] => ~NO_FANOUT~
X[35] => ~NO_FANOUT~
X[36] => ~NO_FANOUT~
X[37] => ~NO_FANOUT~
X[38] => ~NO_FANOUT~
X[39] => ~NO_FANOUT~
X[40] => ~NO_FANOUT~
X[41] => ~NO_FANOUT~
X[42] => ~NO_FANOUT~
X[43] => ~NO_FANOUT~
X[44] => ~NO_FANOUT~
X[45] => ~NO_FANOUT~
X[46] => ~NO_FANOUT~
X[47] => ~NO_FANOUT~
X[48] => ~NO_FANOUT~
X[49] => ~NO_FANOUT~
X[50] => ~NO_FANOUT~
X[51] => ~NO_FANOUT~
X[52] => ~NO_FANOUT~
X[53] => ~NO_FANOUT~
X[54] => ~NO_FANOUT~
X[55] => ~NO_FANOUT~
X[56] => nPCL_ADL.IN1
X[57] => ~NO_FANOUT~
X[58] => ~NO_FANOUT~
X[59] => ~NO_FANOUT~
X[60] => ~NO_FANOUT~
X[61] => ~NO_FANOUT~
X[62] => ~NO_FANOUT~
X[63] => ~NO_FANOUT~
X[64] => ~NO_FANOUT~
X[65] => ~NO_FANOUT~
X[66] => ~NO_FANOUT~
X[67] => ~NO_FANOUT~
X[68] => ~NO_FANOUT~
X[69] => ~NO_FANOUT~
X[70] => ~NO_FANOUT~
X[71] => ~NO_FANOUT~
X[72] => ~NO_FANOUT~
X[73] => PCH_ADHR.IN1
X[74] => ~NO_FANOUT~
X[75] => ~NO_FANOUT~
X[76] => ~NO_FANOUT~
X[77] => PC_DB.IN0
X[78] => PC_DB.IN1
X[79] => ~NO_FANOUT~
X[80] => nPCL_ADL.IN0
X[80] => nPCH_PCH.IN1
X[81] => ~NO_FANOUT~
X[82] => ~NO_FANOUT~
X[83] => nPCL_ADL.IN1
X[83] => nPCH_PCH.IN1
X[84] => nADL_PCL.IN0
X[84] => nPCH_PCH.IN1
X[85] => ~NO_FANOUT~
X[86] => ~NO_FANOUT~
X[87] => ~NO_FANOUT~
X[88] => ~NO_FANOUT~
X[89] => ~NO_FANOUT~
X[90] => ~NO_FANOUT~
X[91] => ~NO_FANOUT~
X[92] => ~NO_FANOUT~
X[93] => nADL_PCL.IN0
X[93] => nPCH_PCH.IN1
X[93] => PCH_ADHR.IN1
X[94] => JB.IN0
X[95] => JB.IN1
X[96] => JB.IN1
X[97] => ~NO_FANOUT~
X[98] => ~NO_FANOUT~
X[99] => ~NO_FANOUT~
X[100] => ~NO_FANOUT~
X[101] => ~NO_FANOUT~
X[102] => ~NO_FANOUT~
X[103] => ~NO_FANOUT~
X[104] => ~NO_FANOUT~
X[105] => ~NO_FANOUT~
X[106] => ~NO_FANOUT~
X[107] => ~NO_FANOUT~
X[108] => ~NO_FANOUT~
X[109] => ~NO_FANOUT~
X[110] => ~NO_FANOUT~
X[111] => ~NO_FANOUT~
X[112] => ~NO_FANOUT~
X[113] => ~NO_FANOUT~
X[114] => ~NO_FANOUT~
X[115] => ~NO_FANOUT~
X[116] => ~NO_FANOUT~
X[117] => ~NO_FANOUT~
X[118] => ~NO_FANOUT~
X[119] => ~NO_FANOUT~
X[120] => ~NO_FANOUT~
X[121] => ~NO_FANOUT~
X[122] => ~NO_FANOUT~
X[123] => ~NO_FANOUT~
X[124] => ~NO_FANOUT~
X[125] => ~NO_FANOUT~
X[126] => ~NO_FANOUT~
X[127] => ~NO_FANOUT~
X[128] => ~NO_FANOUT~
T0 => nADL_PCL.IN1
T0 => nPCH_PCH.IN0
T0 => nPCL_ADL.IN1
T0 => DL_PCH.IN1
T1 => nPCL_ADL.IN1
T1 => nPCH_PCH.IN1
nREADY => PCL_DBR1.IN1
nREADYR => nPCL_ADL.IN1
nREADYR => nADL_PCL.IN1
PCL_DB <= PCL_DBR.DB_MAX_OUTPUT_PORT_TYPE
PC_DB <= PC_DB.DB_MAX_OUTPUT_PORT_TYPE
PCH_DB <= PCH_DBR.DB_MAX_OUTPUT_PORT_TYPE
PCL_ADL <= PCL_ADLR.DB_MAX_OUTPUT_PORT_TYPE
PCH_ADH <= PCH_ADHR.DB_MAX_OUTPUT_PORT_TYPE
PCL_PCL <= PCL_PCL.DB_MAX_OUTPUT_PORT_TYPE
ADL_PCL <= ADL_PCL.DB_MAX_OUTPUT_PORT_TYPE
nADL_PCL <= nADL_PCL.DB_MAX_OUTPUT_PORT_TYPE
DL_PCH <= DL_PCH.DB_MAX_OUTPUT_PORT_TYPE
ADH_PCH <= ADH_PCH.DB_MAX_OUTPUT_PORT_TYPE
PCH_PCH <= PCH_PCH.DB_MAX_OUTPUT_PORT_TYPE
nPCH_PCH <= nPCH_PCH.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|ALU_SETUP:MOD_ALU_SETUP
Clk => FFLATCH2.CLK
Clk => MUX_LATCH.CLK
Clk => COUT_LATCH.CLK
Clk => nDAA1.CLK
Clk => nDSA1.CLK
Clk => ADD_ADLR.CLK
Clk => ADD_SB7~reg0.CLK
Clk => ADD_SB06R.CLK
Clk => EORS1.CLK
Clk => SRS1.CLK
Clk => ORS1.CLK
Clk => SUMS1.CLK
Clk => ANDS1.CLK
Clk => ADL_ADDR.CLK
Clk => DB_ADDR.CLK
Clk => NDB_ADDR.CLK
Clk => Z_ADDR.CLK
Clk => ACIN4.CLK
Clk => ACIN3.CLK
Clk => ACIN2.CLK
Clk => ACIN1.CLK
Clk => nDAA~reg0.CLK
Clk => nDSA~reg0.CLK
Clk => EORS~reg0.CLK
Clk => SRS~reg0.CLK
Clk => ORS~reg0.CLK
Clk => SUMS~reg0.CLK
Clk => ANDS~reg0.CLK
Clk => FFLATCH1.CLK
Clk => nACIN~reg0.CLK
PHI1 => nDAA~reg0.ENA
PHI1 => nDSA~reg0.ENA
PHI1 => EORS~reg0.ENA
PHI1 => SRS~reg0.ENA
PHI1 => ORS~reg0.ENA
PHI1 => SUMS~reg0.ENA
PHI1 => ANDS~reg0.ENA
PHI1 => FFLATCH1.ENA
PHI1 => nACIN~reg0.ENA
PHI2 => Z_ADD.IN1
PHI2 => SB_ADD.IN1
PHI2 => NDB_ADD.IN1
PHI2 => DB_ADD.IN1
PHI2 => ADL_ADD.IN1
PHI2 => FFLATCH2.ENA
PHI2 => MUX_LATCH.ENA
PHI2 => COUT_LATCH.ENA
PHI2 => nDAA1.ENA
PHI2 => nDSA1.ENA
PHI2 => ADD_ADLR.ENA
PHI2 => ADD_SB7~reg0.ENA
PHI2 => ADD_SB06R.ENA
PHI2 => EORS1.ENA
PHI2 => SRS1.ENA
PHI2 => ORS1.ENA
PHI2 => SUMS1.ENA
PHI2 => ANDS1.ENA
PHI2 => ADL_ADDR.ENA
PHI2 => DB_ADDR.ENA
PHI2 => NDB_ADDR.ENA
PHI2 => Z_ADDR.ENA
PHI2 => ACIN4.ENA
PHI2 => ACIN3.ENA
PHI2 => ACIN2.ENA
PHI2 => ACIN1.ENA
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => ~NO_FANOUT~
X[13] => ~NO_FANOUT~
X[14] => ~NO_FANOUT~
X[15] => ~NO_FANOUT~
X[16] => ~NO_FANOUT~
X[17] => ~NO_FANOUT~
X[18] => ~NO_FANOUT~
X[19] => ~NO_FANOUT~
X[20] => ~NO_FANOUT~
X[21] => ~NO_FANOUT~
X[22] => ~NO_FANOUT~
X[23] => ~NO_FANOUT~
X[24] => ~NO_FANOUT~
X[25] => ~NO_FANOUT~
X[26] => ADD_ADLR.IN1
X[27] => ADD_SB7.IN1
X[28] => ~NO_FANOUT~
X[29] => SUMS1.IN1
X[29] => EORS1.DATAIN
X[30] => Z_ADDR.IN0
X[31] => Z_ADDR.IN1
X[32] => OR.IN0
X[33] => nADL_ADD.IN0
X[34] => nADL_ADD.IN1
X[35] => nADL_ADD.IN0
X[36] => nADL_ADD.IN1
X[37] => nADL_ADD.IN1
X[38] => nADL_ADD.IN1
X[39] => nADL_ADD.IN1
X[39] => INC_SB.IN0
X[40] => INC_SB.IN1
X[41] => INC_SB.IN1
X[42] => INC_SB.IN1
X[43] => INC_SB.IN1
X[44] => INC_SB.IN0
X[45] => Z_ADDR.IN1
X[46] => ~NO_FANOUT~
X[47] => Z_ADDR.IN1
X[47] => ACIN1.IN1
X[48] => Z_ADDR.IN1
X[49] => BRX.IN0
X[50] => BRX.IN1
X[51] => DB_ADDR.IN0
X[51] => nDSA1.IN0
X[51] => nDAA1.IN1
X[52] => ACIN4.IN0
X[52] => nDAA1.IN0
X[53] => ACIN4.IN1
X[54] => ACIN4.IN1
X[55] => ~NO_FANOUT~
X[56] => DB_ADDR.IN1
X[56] => ADD_SB7.IN1
X[57] => ~NO_FANOUT~
X[58] => ~NO_FANOUT~
X[59] => ~NO_FANOUT~
X[60] => ~NO_FANOUT~
X[61] => ~NO_FANOUT~
X[62] => ~NO_FANOUT~
X[63] => ~NO_FANOUT~
X[64] => ~NO_FANOUT~
X[65] => ~NO_FANOUT~
X[66] => ~NO_FANOUT~
X[67] => ~NO_FANOUT~
X[68] => ~NO_FANOUT~
X[69] => AND.IN0
X[70] => AND.IN1
X[71] => ~NO_FANOUT~
X[72] => ~NO_FANOUT~
X[73] => ~NO_FANOUT~
X[74] => ~NO_FANOUT~
X[75] => SR.IN1
X[76] => SR.IN0
X[77] => ~NO_FANOUT~
X[78] => ~NO_FANOUT~
X[79] => ~NO_FANOUT~
X[80] => ~NO_FANOUT~
X[81] => ~NO_FANOUT~
X[82] => ~NO_FANOUT~
X[83] => ~NO_FANOUT~
X[84] => ADD_ADLR.IN0
X[85] => ADD_ADLR.IN1
X[86] => ADD_ADLR.IN1
X[87] => ADD_ADLR.IN1
X[88] => ADD_ADLR.IN1
X[89] => ADD_ADLR.IN1
X[90] => ~NO_FANOUT~
X[91] => ~NO_FANOUT~
X[92] => ~NO_FANOUT~
X[93] => BRX.IN0
X[94] => ~NO_FANOUT~
X[95] => ~NO_FANOUT~
X[96] => ~NO_FANOUT~
X[97] => ~NO_FANOUT~
X[98] => ~NO_FANOUT~
X[99] => ~NO_FANOUT~
X[100] => ~NO_FANOUT~
X[101] => ~NO_FANOUT~
X[102] => ~NO_FANOUT~
X[103] => ~NO_FANOUT~
X[104] => ~NO_FANOUT~
X[105] => ~NO_FANOUT~
X[106] => ~NO_FANOUT~
X[107] => ~NO_FANOUT~
X[108] => ~NO_FANOUT~
X[109] => ~NO_FANOUT~
X[110] => ~NO_FANOUT~
X[111] => ~NO_FANOUT~
X[112] => ~NO_FANOUT~
X[113] => ~NO_FANOUT~
X[114] => ~NO_FANOUT~
X[115] => ~NO_FANOUT~
X[116] => ~NO_FANOUT~
X[117] => ~NO_FANOUT~
X[118] => ~NO_FANOUT~
X[119] => ~NO_FANOUT~
X[120] => ~NO_FANOUT~
X[121] => ~NO_FANOUT~
X[122] => ~NO_FANOUT~
X[123] => ~NO_FANOUT~
X[124] => ~NO_FANOUT~
X[125] => ~NO_FANOUT~
X[126] => ~NO_FANOUT~
X[127] => ~NO_FANOUT~
X[128] => ~NO_FANOUT~
nREADY => nADL_ADD.IN1
nREADY => OR.IN1
nREADY => Z_ADDR.IN1
nREADY => DB_ADDR.IN1
nREADYR => MUX_LATCH.IN1
PGX => ADD_SB7.IN1
PGX => ADD_ADLR.IN1
nD_OUT => nDAA1.IN1
nD_OUT => nDSA1.IN1
nC_OUT => ACIN4.IN1
nC_OUT => COUT_LATCH.DATAIN
T0 => ACIN4.IN0
T1 => ADD_SB7.IN0
T6 => SR.IN1
T6 => INC_SB.IN1
T6 => ACIN4.IN1
T7 => ADD_SB7.IN1
BRK6E => Z_ADDR.IN1
STKOP => Z_ADDR.IN1
STKOP => ADD_SB7.IN1
BRFW => BRX.IN1
Z_ADD <= Z_ADD.DB_MAX_OUTPUT_PORT_TYPE
SB_ADD <= SB_ADD.DB_MAX_OUTPUT_PORT_TYPE
NDB_ADD <= NDB_ADD.DB_MAX_OUTPUT_PORT_TYPE
DB_ADD <= DB_ADD.DB_MAX_OUTPUT_PORT_TYPE
ADL_ADD <= ADL_ADD.DB_MAX_OUTPUT_PORT_TYPE
AND <= AND.DB_MAX_OUTPUT_PORT_TYPE
ANDS <= ANDS~reg0.DB_MAX_OUTPUT_PORT_TYPE
ORS <= ORS~reg0.DB_MAX_OUTPUT_PORT_TYPE
nACIN <= nACIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRS <= SRS~reg0.DB_MAX_OUTPUT_PORT_TYPE
SUMS <= SUMS~reg0.DB_MAX_OUTPUT_PORT_TYPE
EORS <= EORS~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_SB06 <= ADD_SB06R.DB_MAX_OUTPUT_PORT_TYPE
ADD_SB7 <= ADD_SB7~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_ADL <= ADD_ADLR.DB_MAX_OUTPUT_PORT_TYPE
nDSA <= nDSA~reg0.DB_MAX_OUTPUT_PORT_TYPE
nDAA <= nDAA~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC_SB <= INC_SB.DB_MAX_OUTPUT_PORT_TYPE
SR <= SR.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|DISPATCH:MOD_DISPATCH
Clk => T0LATCH.CLK
Clk => BRLATCH2.CLK
Clk => BRLATCH1.CLK
Clk => STEPLATCH1.CLK
Clk => ENDS2LATCH.CLK
Clk => ENDS1LATCH.CLK
Clk => WRLATCH.CLK
Clk => nREADY~reg0.CLK
Clk => TRESXLATCH2.CLK
Clk => TRESXLATCH1.CLK
Clk => FETCHLATCH.CLK
Clk => T71.CLK
Clk => T62.CLK
Clk => T67.CLK
Clk => ACRL2~reg0.CLK
Clk => RDYDELAY2.CLK
Clk => IPC3.CLK
Clk => IPC2.CLK
Clk => IPC1.CLK
Clk => T1XLATCH.CLK
Clk => T1LATCH.CLK
Clk => COMPLATCH2.CLK
Clk => STEPLATCH2.CLK
Clk => nREADY2.CLK
Clk => TRES2LATCH.CLK
Clk => T7~reg0.CLK
Clk => T61.CLK
Clk => ACRL_LATCH1.CLK
Clk => RDYDELAY1.CLK
PHI1 => IPC3.ENA
PHI1 => IPC2.ENA
PHI1 => IPC1.ENA
PHI1 => T1XLATCH.ENA
PHI1 => T1LATCH.ENA
PHI1 => COMPLATCH2.ENA
PHI1 => STEPLATCH2.ENA
PHI1 => nREADY2.ENA
PHI1 => TRES2LATCH.ENA
PHI1 => T7~reg0.ENA
PHI1 => T61.ENA
PHI1 => ACRL_LATCH1.ENA
PHI1 => RDYDELAY1.ENA
PHI2 => T0LATCH.ENA
PHI2 => BRLATCH2.ENA
PHI2 => BRLATCH1.ENA
PHI2 => STEPLATCH1.ENA
PHI2 => ENDS2LATCH.ENA
PHI2 => ENDS1LATCH.ENA
PHI2 => WRLATCH.ENA
PHI2 => nREADY~reg0.ENA
PHI2 => TRESXLATCH2.ENA
PHI2 => TRESXLATCH1.ENA
PHI2 => FETCHLATCH.ENA
PHI2 => T71.ENA
PHI2 => T62.ENA
PHI2 => T67.ENA
PHI2 => ACRL2~reg0.ENA
PHI2 => RDYDELAY2.ENA
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => ~NO_FANOUT~
X[13] => ~NO_FANOUT~
X[14] => ~NO_FANOUT~
X[15] => ~NO_FANOUT~
X[16] => ~NO_FANOUT~
X[17] => ~NO_FANOUT~
X[18] => ~NO_FANOUT~
X[19] => ~NO_FANOUT~
X[20] => ~NO_FANOUT~
X[21] => ~NO_FANOUT~
X[22] => ~NO_FANOUT~
X[23] => ~NO_FANOUT~
X[24] => ~NO_FANOUT~
X[25] => ~NO_FANOUT~
X[26] => ~NO_FANOUT~
X[27] => ~NO_FANOUT~
X[28] => ~NO_FANOUT~
X[29] => ~NO_FANOUT~
X[30] => ~NO_FANOUT~
X[31] => ~NO_FANOUT~
X[32] => ~NO_FANOUT~
X[33] => ~NO_FANOUT~
X[34] => ~NO_FANOUT~
X[35] => ~NO_FANOUT~
X[36] => ~NO_FANOUT~
X[37] => ~NO_FANOUT~
X[38] => ~NO_FANOUT~
X[39] => ~NO_FANOUT~
X[40] => ~NO_FANOUT~
X[41] => ~NO_FANOUT~
X[42] => ~NO_FANOUT~
X[43] => ~NO_FANOUT~
X[44] => ~NO_FANOUT~
X[45] => ~NO_FANOUT~
X[46] => ~NO_FANOUT~
X[47] => ~NO_FANOUT~
X[48] => ~NO_FANOUT~
X[49] => ~NO_FANOUT~
X[50] => ~NO_FANOUT~
X[51] => ~NO_FANOUT~
X[52] => ~NO_FANOUT~
X[53] => ~NO_FANOUT~
X[54] => ~NO_FANOUT~
X[55] => ~NO_FANOUT~
X[56] => ~NO_FANOUT~
X[57] => ~NO_FANOUT~
X[58] => ~NO_FANOUT~
X[59] => ~NO_FANOUT~
X[60] => ~NO_FANOUT~
X[61] => ~NO_FANOUT~
X[62] => ~NO_FANOUT~
X[63] => ~NO_FANOUT~
X[64] => ~NO_FANOUT~
X[65] => ~NO_FANOUT~
X[66] => ~NO_FANOUT~
X[67] => ~NO_FANOUT~
X[68] => ~NO_FANOUT~
X[69] => ~NO_FANOUT~
X[70] => ~NO_FANOUT~
X[71] => ~NO_FANOUT~
X[72] => ~NO_FANOUT~
X[73] => ~NO_FANOUT~
X[74] => ~NO_FANOUT~
X[75] => ~NO_FANOUT~
X[76] => ~NO_FANOUT~
X[77] => ~NO_FANOUT~
X[78] => ~NO_FANOUT~
X[79] => ~NO_FANOUT~
X[80] => BRLATCH1.IN0
X[80] => BRLATCH1.IN0
X[81] => ~NO_FANOUT~
X[82] => ~NO_FANOUT~
X[83] => ~NO_FANOUT~
X[84] => ~NO_FANOUT~
X[85] => ~NO_FANOUT~
X[86] => ~NO_FANOUT~
X[87] => ~NO_FANOUT~
X[88] => ~NO_FANOUT~
X[89] => ~NO_FANOUT~
X[90] => ~NO_FANOUT~
X[91] => TRESXLATCH1.IN0
X[92] => TRESXLATCH1.IN1
X[93] => ENDX.IN1
X[93] => BRLATCH1.IN1
X[93] => BRLATCH2.IN1
X[94] => ~NO_FANOUT~
X[95] => ~NO_FANOUT~
X[96] => ENDX.IN1
X[97] => STOR.IN1
X[97] => REST.IN1
X[98] => WRLATCH.IN1
X[99] => ~NO_FANOUT~
X[100] => ENDX.IN0
X[100] => WRLATCH.IN1
X[101] => ENDX.IN1
X[102] => ENDX.IN1
X[103] => ENDX.IN1
X[104] => ENDX.IN1
X[105] => ENDX.IN1
X[106] => nSHIFT.IN0
X[107] => nSHIFT.IN1
X[108] => ~NO_FANOUT~
X[109] => ~NO_FANOUT~
X[110] => ~NO_FANOUT~
X[111] => nMEMOP.IN0
X[112] => ~NO_FANOUT~
X[113] => ~NO_FANOUT~
X[114] => ~NO_FANOUT~
X[115] => ~NO_FANOUT~
X[116] => ~NO_FANOUT~
X[117] => ~NO_FANOUT~
X[118] => ~NO_FANOUT~
X[119] => ~NO_FANOUT~
X[120] => ~NO_FANOUT~
X[121] => ~NO_FANOUT~
X[122] => nMEMOP.IN1
X[123] => nMEMOP.IN1
X[124] => nMEMOP.IN1
X[125] => nMEMOP.IN1
X[126] => ~NO_FANOUT~
X[127] => ~NO_FANOUT~
X[128] => ~NO_FANOUT~
ACR => ACRL1.IN1
ACR => i2.IN0
BRFW => i2.IN1
RDY => nREADY.IN1
BRK6E => nTRESX.IN1
RESP => TRESXLATCH2.IN1
RESP => STEPLATCH1.IN1
RESP => ENDS2LATCH.DATAIN
DORES => nREADY2.IN1
PC_DB => WRLATCH.IN1
nBRTAKEN => BRLATCH1.IN1
nTWOCYCLE => COMPLATCH2.DATAIN
nADL_PCL => BRLATCH1.IN1
IMPLIED => IPC3.IN1
B_OUT => Z_IR.IN1
B_OUT => IPC1.DATAIN
ACRL2 <= ACRL2~reg0.DB_MAX_OUTPUT_PORT_TYPE
T6 <= T61.DB_MAX_OUTPUT_PORT_TYPE
T7 <= T7~reg0.DB_MAX_OUTPUT_PORT_TYPE
STOR <= STOR.DB_MAX_OUTPUT_PORT_TYPE
TRES2 <= TRES2LATCH.DB_MAX_OUTPUT_PORT_TYPE
FETCH <= FETCH.DB_MAX_OUTPUT_PORT_TYPE
Z_IR <= Z_IR.DB_MAX_OUTPUT_PORT_TYPE
nREADY <= nREADY~reg0.DB_MAX_OUTPUT_PORT_TYPE
nREADYR <= RDYDELAY1.DB_MAX_OUTPUT_PORT_TYPE
WRPHI1 <= nREADY2.DB_MAX_OUTPUT_PORT_TYPE
T1 <= T1LATCH.DB_MAX_OUTPUT_PORT_TYPE
nT0 <= T0.DB_MAX_OUTPUT_PORT_TYPE
T0 <= T0.DB_MAX_OUTPUT_PORT_TYPE
nT1X <= T1XLATCH.DB_MAX_OUTPUT_PORT_TYPE
n1_PC <= n1_PC.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|ALU:MOD_ALU
Clk => AVR~reg0.CLK
Clk => LATCH_C7.CLK
Clk => ADD[0]~reg0.CLK
Clk => ADD[1]~reg0.CLK
Clk => ADD[2]~reg0.CLK
Clk => ADD[3]~reg0.CLK
Clk => ADD[4]~reg0.CLK
Clk => ADD[5]~reg0.CLK
Clk => ADD[6]~reg0.CLK
Clk => ADD[7]~reg0.CLK
Clk => ACC[0]~reg0.CLK
Clk => ACC[1]~reg0.CLK
Clk => ACC[2]~reg0.CLK
Clk => ACC[3]~reg0.CLK
Clk => ACC[4]~reg0.CLK
Clk => ACC[5]~reg0.CLK
Clk => ACC[6]~reg0.CLK
Clk => ACC[7]~reg0.CLK
Clk => BI[0].CLK
Clk => BI[1].CLK
Clk => BI[2].CLK
Clk => BI[3].CLK
Clk => BI[4].CLK
Clk => BI[5].CLK
Clk => BI[6].CLK
Clk => BI[7].CLK
Clk => AI[0].CLK
Clk => AI[1].CLK
Clk => AI[2].CLK
Clk => AI[3].CLK
Clk => AI[4].CLK
Clk => AI[5].CLK
Clk => AI[6].CLK
Clk => AI[7].CLK
PHI2 => AVR~reg0.ENA
PHI2 => LATCH_C7.ENA
PHI2 => ADD[0]~reg0.ENA
PHI2 => ADD[1]~reg0.ENA
PHI2 => ADD[2]~reg0.ENA
PHI2 => ADD[3]~reg0.ENA
PHI2 => ADD[4]~reg0.ENA
PHI2 => ADD[5]~reg0.ENA
PHI2 => ADD[6]~reg0.ENA
PHI2 => ADD[7]~reg0.ENA
Z_ADD => always0.IN0
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
SB[0] => AI.DATAA
SB[0] => ACC[0]~reg0.DATAIN
SB[1] => AI.DATAA
SB[1] => ACC[1]~reg0.DATAIN
SB[2] => AI.DATAA
SB[2] => ACC[2]~reg0.DATAIN
SB[3] => AI.DATAA
SB[3] => ACC[3]~reg0.DATAIN
SB[4] => AI.DATAA
SB[4] => ACC[4]~reg0.DATAIN
SB[5] => AI.DATAA
SB[5] => ACC[5]~reg0.DATAIN
SB[6] => AI.DATAA
SB[6] => ACC[6]~reg0.DATAIN
SB[7] => AI.DATAA
SB[7] => ACC[7]~reg0.DATAIN
SB_ADD => always0.IN1
DB[0] => BI.DATAA
DB[0] => BI.DATAB
DB[1] => BI.DATAA
DB[1] => BI.DATAB
DB[2] => BI.DATAA
DB[2] => BI.DATAB
DB[3] => BI.DATAA
DB[3] => BI.DATAB
DB[4] => BI.DATAA
DB[4] => BI.DATAB
DB[5] => BI.DATAA
DB[5] => BI.DATAB
DB[6] => BI.DATAA
DB[6] => BI.DATAB
DB[7] => BI.DATAA
DB[7] => BI.DATAB
NDB_ADD => always0.IN0
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
DB_ADD => always0.IN1
ADL[0] => BI.DATAB
ADL[1] => BI.DATAB
ADL[2] => BI.DATAB
ADL[3] => BI.DATAB
ADL[4] => BI.DATAB
ADL[5] => BI.DATAB
ADL[6] => BI.DATAB
ADL[7] => BI.DATAB
ADL_ADD => always0.IN1
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
nACIN => SUMo[0].IN1
nACIN => COUT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
SRS => RESULT.IN1
SRS => RESULT.IN1
SRS => RESULT.IN1
SRS => RESULT.IN1
SRS => RESULT.IN1
SRS => RESULT.IN1
SRS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SB_AC => ACC[0]~reg0.ENA
SB_AC => ACC[1]~reg0.ENA
SB_AC => ACC[2]~reg0.ENA
SB_AC => ACC[3]~reg0.ENA
SB_AC => ACC[4]~reg0.ENA
SB_AC => ACC[5]~reg0.ENA
SB_AC => ACC[6]~reg0.ENA
SB_AC => ACC[7]~reg0.ENA
nDAA => ~NO_FANOUT~
nDSA => ~NO_FANOUT~
ACC[0] <= ACC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[1] <= ACC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[2] <= ACC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[3] <= ACC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[4] <= ACC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[5] <= ACC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[6] <= ACC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[7] <= ACC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[0] <= ADD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[1] <= ADD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[2] <= ADD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[3] <= ADD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[4] <= ADD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[5] <= ADD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[6] <= ADD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[7] <= ADD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACR <= LATCH_C7.DB_MAX_OUTPUT_PORT_TYPE
AVR <= AVR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|BUS_MUX:MOD_BUS_MUX
Z_ADL0 => ADL.IN1
Z_ADL1 => ADL.IN1
Z_ADL2 => ADL.IN1
Z_ADH0 => ADHT[0].IN1
Z_ADH17 => ADHT[1].IN1
Z_ADH17 => ADHT[2].IN1
Z_ADH17 => ADHT[3].IN1
Z_ADH17 => ADHT[4].IN1
Z_ADH17 => ADHT[5].IN1
Z_ADH17 => ADHT[6].IN1
Z_ADH17 => ADHT[7].IN1
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_SB06 => SBT.IN0
ADD_SB06 => SBT.IN0
ADD_SB06 => SBT.IN0
ADD_SB06 => SBT.IN0
ADD_SB06 => SBT.IN0
ADD_SB06 => SBT.IN0
ADD_SB06 => SBT.IN0
ADD_SB7 => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
SB_ADH => SBH[7].OUTPUTSELECT
SB_ADH => SBH[6].OUTPUTSELECT
SB_ADH => SBH[5].OUTPUTSELECT
SB_ADH => SBH[4].OUTPUTSELECT
SB_ADH => SBH[3].OUTPUTSELECT
SB_ADH => SBH[2].OUTPUTSELECT
SB_ADH => SBH[1].OUTPUTSELECT
SB_ADH => SBH[0].OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
S_ADL => ADL.IN0
S_ADL => ADL.IN0
S_ADL => ADL.IN0
S_ADL => ADL.IN0
S_ADL => ADL.IN0
S_ADL => ADL.IN0
S_ADL => ADL.IN0
S_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
DL[0] => DBT.IN1
DL[0] => ADHT.IN1
DL[0] => ADL.IN1
DL[1] => DBT.IN1
DL[1] => ADHT.IN1
DL[1] => ADL.IN1
DL[2] => DBT.IN1
DL[2] => ADHT.IN1
DL[2] => ADL.IN1
DL[3] => DBT.IN1
DL[3] => ADHT.IN1
DL[3] => ADL.IN1
DL[4] => DBT.IN1
DL[4] => ADHT.IN1
DL[4] => ADL.IN1
DL[5] => DBT.IN1
DL[5] => ADHT.IN1
DL[5] => ADL.IN1
DL[6] => DBT.IN1
DL[6] => ADHT.IN1
DL[6] => ADL.IN1
DL[7] => DBT.IN1
DL[7] => ADHT.IN1
DL[7] => ADL.IN1
PCL[0] => DBT.IN1
PCL[0] => ADL.IN1
PCL[1] => DBT.IN1
PCL[1] => ADL.IN1
PCL[2] => DBT.IN1
PCL[2] => ADL.IN1
PCL[3] => DBT.IN1
PCL[3] => ADL.IN1
PCL[4] => DBT.IN1
PCL[4] => ADL.IN1
PCL[5] => DBT.IN1
PCL[5] => ADL.IN1
PCL[6] => DBT.IN1
PCL[6] => ADL.IN1
PCL[7] => DBT.IN1
PCL[7] => ADL.IN1
PCH[0] => DBT.IN1
PCH[0] => ADHT.IN1
PCH[1] => DBT.IN1
PCH[1] => ADHT.IN1
PCH[2] => DBT.IN1
PCH[2] => ADHT.IN1
PCH[3] => DBT.IN1
PCH[3] => ADHT.IN1
PCH[4] => DBT.IN1
PCH[4] => ADHT.IN1
PCH[5] => DBT.IN1
PCH[5] => ADHT.IN1
PCH[6] => DBT.IN1
PCH[6] => ADHT.IN1
PCH[7] => DBT.IN1
PCH[7] => ADHT.IN1
FLAG[0] => DBT.IN1
FLAG[1] => DBT.IN1
FLAG[2] => DBT.IN1
FLAG[3] => DBT.IN1
FLAG[4] => DBT.IN1
FLAG[5] => DBT.IN1
FLAG[6] => DBT.IN1
FLAG[7] => DBT.IN1
ADD[0] => SBT.IN1
ADD[0] => ADL.IN1
ADD[1] => SBT.IN1
ADD[1] => ADL.IN1
ADD[2] => SBT.IN1
ADD[2] => ADL.IN1
ADD[3] => SBT.IN1
ADD[3] => ADL.IN1
ADD[4] => SBT.IN1
ADD[4] => ADL.IN1
ADD[5] => SBT.IN1
ADD[5] => ADL.IN1
ADD[6] => SBT.IN1
ADD[6] => ADL.IN1
ADD[7] => SBT.IN1
ADD[7] => ADL.IN1
ACC[0] => DBT.IN1
ACC[0] => SBT.IN1
ACC[1] => DBT.IN1
ACC[1] => SBT.IN1
ACC[2] => DBT.IN1
ACC[2] => SBT.IN1
ACC[3] => DBT.IN1
ACC[3] => SBT.IN1
ACC[4] => DBT.IN1
ACC[4] => SBT.IN1
ACC[5] => DBT.IN1
ACC[5] => SBT.IN1
ACC[6] => DBT.IN1
ACC[6] => SBT.IN1
ACC[7] => DBT.IN1
ACC[7] => SBT.IN1
Y_REG[0] => SBT.IN1
Y_REG[1] => SBT.IN1
Y_REG[2] => SBT.IN1
Y_REG[3] => SBT.IN1
Y_REG[4] => SBT.IN1
Y_REG[5] => SBT.IN1
Y_REG[6] => SBT.IN1
Y_REG[7] => SBT.IN1
X_REG[0] => SBT.IN1
X_REG[1] => SBT.IN1
X_REG[2] => SBT.IN1
X_REG[3] => SBT.IN1
X_REG[4] => SBT.IN1
X_REG[5] => SBT.IN1
X_REG[6] => SBT.IN1
X_REG[7] => SBT.IN1
S_REG[0] => SBT.IN1
S_REG[0] => ADL.IN1
S_REG[1] => SBT.IN1
S_REG[1] => ADL.IN1
S_REG[2] => SBT.IN1
S_REG[2] => ADL.IN1
S_REG[3] => SBT.IN1
S_REG[3] => ADL.IN1
S_REG[4] => SBT.IN1
S_REG[4] => ADL.IN1
S_REG[5] => SBT.IN1
S_REG[5] => ADL.IN1
S_REG[6] => SBT.IN1
S_REG[6] => ADL.IN1
S_REG[7] => SBT.IN1
S_REG[7] => ADL.IN1
DB[0] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[1] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[2] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[3] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[4] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[5] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[6] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[7] <= DB.DB_MAX_OUTPUT_PORT_TYPE
SB[0] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[1] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[2] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[3] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[4] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[5] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[6] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[7] <= SB.DB_MAX_OUTPUT_PORT_TYPE
ADL[0] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[1] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[2] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[3] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[4] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[5] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[6] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[7] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADH[0] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[1] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[2] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[3] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[4] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[5] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[6] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[7] <= ADH.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|PC:MOD_PC
Clk => PCH[0]~reg0.CLK
Clk => PCH[1]~reg0.CLK
Clk => PCH[2]~reg0.CLK
Clk => PCH[3]~reg0.CLK
Clk => PCH[4]~reg0.CLK
Clk => PCH[5]~reg0.CLK
Clk => PCH[6]~reg0.CLK
Clk => PCH[7]~reg0.CLK
Clk => PCL[0]~reg0.CLK
Clk => PCL[1]~reg0.CLK
Clk => PCL[2]~reg0.CLK
Clk => PCL[3]~reg0.CLK
Clk => PCL[4]~reg0.CLK
Clk => PCL[5]~reg0.CLK
Clk => PCL[6]~reg0.CLK
Clk => PCL[7]~reg0.CLK
Clk => PCHS[0].CLK
Clk => PCHS[1].CLK
Clk => PCHS[2].CLK
Clk => PCHS[3].CLK
Clk => PCHS[4].CLK
Clk => PCHS[5].CLK
Clk => PCHS[6].CLK
Clk => PCHS[7].CLK
Clk => PCLS[0].CLK
Clk => PCLS[1].CLK
Clk => PCLS[2].CLK
Clk => PCLS[3].CLK
Clk => PCLS[4].CLK
Clk => PCLS[5].CLK
Clk => PCLS[6].CLK
Clk => PCLS[7].CLK
PHI2 => PCH[0]~reg0.ENA
PHI2 => PCH[1]~reg0.ENA
PHI2 => PCH[2]~reg0.ENA
PHI2 => PCH[3]~reg0.ENA
PHI2 => PCH[4]~reg0.ENA
PHI2 => PCH[5]~reg0.ENA
PHI2 => PCH[6]~reg0.ENA
PHI2 => PCH[7]~reg0.ENA
PHI2 => PCL[0]~reg0.ENA
PHI2 => PCL[1]~reg0.ENA
PHI2 => PCL[2]~reg0.ENA
PHI2 => PCL[3]~reg0.ENA
PHI2 => PCL[4]~reg0.ENA
PHI2 => PCL[5]~reg0.ENA
PHI2 => PCL[6]~reg0.ENA
PHI2 => PCL[7]~reg0.ENA
n1_PC => ADL_COUT[0].IN1
n1_PC => PCL.IN1
n1_PC => PCH_IN.IN1
n1_PC => PCH_03.IN1
PCL_PCL => always0.IN0
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
ADL_PCL => always0.IN1
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL[0] => PCLS.IN1
ADL[1] => PCLS.IN1
ADL[2] => PCLS.IN1
ADL[3] => PCLS.IN1
ADL[4] => PCLS.IN1
ADL[5] => PCLS.IN1
ADL[6] => PCLS.IN1
ADL[7] => PCLS.IN1
PCH_PCH => always0.IN0
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
ADH_PCH => always0.IN1
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH[0] => PCHS.IN1
ADH[1] => PCHS.IN1
ADH[2] => PCHS.IN1
ADH[3] => PCHS.IN1
ADH[4] => PCHS.IN1
ADH[5] => PCHS.IN1
ADH[6] => PCHS.IN1
ADH[7] => PCHS.IN1
PCL[0] <= PCL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[1] <= PCL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[2] <= PCL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[3] <= PCL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[4] <= PCL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[5] <= PCL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[6] <= PCL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[7] <= PCL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[0] <= PCH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[1] <= PCH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[2] <= PCH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[3] <= PCH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[4] <= PCH[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[5] <= PCH[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[6] <= PCH[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[7] <= PCH[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|REG_SEL:MOD_REG_SEL
PHI1 => W4000.IN1
PHI1 => W4001.IN1
PHI1 => W4002.IN1
PHI1 => W4003.IN1
PHI1 => W4004.IN1
PHI1 => W4005.IN1
PHI1 => W4006.IN1
PHI1 => W4007.IN1
PHI1 => W4008.IN1
PHI1 => W400A.IN1
PHI1 => W400B.IN1
PHI1 => W400C.IN1
PHI1 => W400E.IN1
PHI1 => W400F.IN1
PHI1 => W4010.IN1
PHI1 => W4011.IN1
PHI1 => W4012.IN1
PHI1 => W4013.IN1
PHI1 => W4014.IN1
PHI1 => W4015.IN1
PHI1 => W4016.IN1
PHI1 => W4017.IN1
RW => REGWR.IN0
RW => REGRD.IN0
ADR[0] => W4000.IN1
ADR[0] => nR4016.IN1
ADR[0] => W4001.IN1
ADR[0] => nR4015.IN1
ADR[1] => W4000.IN1
ADR[1] => W4001.IN1
ADR[1] => nR4015.IN1
ADR[1] => W4002.IN1
ADR[1] => W4003.IN1
ADR[1] => nR4016.IN1
ADR[1] => nR4017.IN1
ADR[2] => W4000.IN1
ADR[2] => W4001.IN1
ADR[2] => W4002.IN1
ADR[2] => W4003.IN1
ADR[2] => W4004.IN1
ADR[2] => W4005.IN1
ADR[2] => W4006.IN1
ADR[2] => W4007.IN1
ADR[2] => nR4015.IN1
ADR[2] => nR4016.IN1
ADR[2] => nR4017.IN1
ADR[3] => W4000.IN1
ADR[3] => W4001.IN1
ADR[3] => W4002.IN1
ADR[3] => W4003.IN1
ADR[3] => W4004.IN1
ADR[3] => W4005.IN1
ADR[3] => W4006.IN1
ADR[3] => W4007.IN1
ADR[3] => nR4015.IN1
ADR[3] => nR4016.IN1
ADR[3] => nR4017.IN1
ADR[3] => W4008.IN1
ADR[3] => W400A.IN1
ADR[3] => W400B.IN1
ADR[3] => W400C.IN1
ADR[3] => W400E.IN1
ADR[3] => W400F.IN1
ADR[4] => W4000.IN1
ADR[4] => W4001.IN1
ADR[4] => W4002.IN1
ADR[4] => W4003.IN1
ADR[4] => W4004.IN1
ADR[4] => W4005.IN1
ADR[4] => W4006.IN1
ADR[4] => W4007.IN1
ADR[4] => W4008.IN1
ADR[4] => W400A.IN1
ADR[4] => W400B.IN1
ADR[4] => W400C.IN1
ADR[4] => W400E.IN1
ADR[4] => W400F.IN1
ADR[4] => W4010.IN1
ADR[4] => W4011.IN1
ADR[4] => W4012.IN1
ADR[4] => W4013.IN1
ADR[4] => W4014.IN1
ADR[4] => W4015.IN1
ADR[4] => W4016.IN1
ADR[4] => W4017.IN1
ADR[4] => nR4015.IN1
ADR[4] => nR4016.IN1
ADR[4] => nR4017.IN1
CPU_A[5] => REGRD.IN1
CPU_A[5] => REGWR.IN1
CPU_A[6] => REGRD.IN1
CPU_A[6] => REGWR.IN1
CPU_A[7] => REGRD.IN1
CPU_A[7] => REGWR.IN1
CPU_A[8] => REGRD.IN1
CPU_A[8] => REGWR.IN1
CPU_A[9] => REGRD.IN1
CPU_A[9] => REGWR.IN1
CPU_A[10] => REGRD.IN1
CPU_A[10] => REGWR.IN1
CPU_A[11] => REGRD.IN1
CPU_A[11] => REGWR.IN1
CPU_A[12] => REGRD.IN1
CPU_A[12] => REGWR.IN1
CPU_A[13] => REGRD.IN1
CPU_A[13] => REGWR.IN1
CPU_A[14] => REGWR.IN1
CPU_A[14] => REGRD.IN1
CPU_A[15] => REGRD.IN1
CPU_A[15] => REGWR.IN1
W4000 <= W4000.DB_MAX_OUTPUT_PORT_TYPE
W4001 <= W4001.DB_MAX_OUTPUT_PORT_TYPE
W4002 <= W4002.DB_MAX_OUTPUT_PORT_TYPE
W4003 <= W4003.DB_MAX_OUTPUT_PORT_TYPE
W4004 <= W4004.DB_MAX_OUTPUT_PORT_TYPE
W4005 <= W4005.DB_MAX_OUTPUT_PORT_TYPE
W4006 <= W4006.DB_MAX_OUTPUT_PORT_TYPE
W4007 <= W4007.DB_MAX_OUTPUT_PORT_TYPE
W4008 <= W4008.DB_MAX_OUTPUT_PORT_TYPE
W400A <= W400A.DB_MAX_OUTPUT_PORT_TYPE
W400B <= W400B.DB_MAX_OUTPUT_PORT_TYPE
W400C <= W400C.DB_MAX_OUTPUT_PORT_TYPE
W400E <= W400E.DB_MAX_OUTPUT_PORT_TYPE
W400F <= W400F.DB_MAX_OUTPUT_PORT_TYPE
W4010 <= W4010.DB_MAX_OUTPUT_PORT_TYPE
W4011 <= W4011.DB_MAX_OUTPUT_PORT_TYPE
W4012 <= W4012.DB_MAX_OUTPUT_PORT_TYPE
W4013 <= W4013.DB_MAX_OUTPUT_PORT_TYPE
W4014 <= W4014.DB_MAX_OUTPUT_PORT_TYPE
W4015 <= W4015.DB_MAX_OUTPUT_PORT_TYPE
W4016 <= W4016.DB_MAX_OUTPUT_PORT_TYPE
W4017 <= W4017.DB_MAX_OUTPUT_PORT_TYPE
nR4015 <= nR4015.DB_MAX_OUTPUT_PORT_TYPE
nR4016 <= nR4016.DB_MAX_OUTPUT_PORT_TYPE
nR4017 <= nR4017.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|LFO:MOD_LFO
Clk => INT_LATCH.CLK
Clk => MODE_LATCH.CLK
Clk => CLEAR_LATCH.CLK
Clk => SOUT[0].CLK
Clk => SOUT[1].CLK
Clk => SOUT[2].CLK
Clk => SOUT[3].CLK
Clk => SOUT[4].CLK
Clk => SOUT[5].CLK
Clk => SOUT[6].CLK
Clk => SOUT[7].CLK
Clk => SOUT[8].CLK
Clk => SOUT[9].CLK
Clk => SOUT[10].CLK
Clk => SOUT[11].CLK
Clk => SOUT[12].CLK
Clk => SOUT[13].CLK
Clk => SOUT[14].CLK
Clk => IRQDIS.CLK
Clk => MODE5.CLK
Clk => LFSR1[0].CLK
Clk => LFSR1[1].CLK
Clk => LFSR1[2].CLK
Clk => LFSR1[3].CLK
Clk => LFSR1[4].CLK
Clk => LFSR1[5].CLK
Clk => LFSR1[6].CLK
Clk => LFSR1[7].CLK
Clk => LFSR1[8].CLK
Clk => LFSR1[9].CLK
Clk => LFSR1[10].CLK
Clk => LFSR1[11].CLK
Clk => LFSR1[12].CLK
Clk => LFSR1[13].CLK
Clk => LFSR1[14].CLK
Clk => INT_FLAG_FF.CLK
Clk => CLEAR_FF.CLK
PHI1 => always0.IN0
ACLK1 => INT_LATCH.ENA
ACLK1 => MODE_LATCH.ENA
ACLK1 => CLEAR_LATCH.ENA
ACLK1 => SOUT[0].ENA
ACLK1 => SOUT[1].ENA
ACLK1 => SOUT[2].ENA
ACLK1 => SOUT[3].ENA
ACLK1 => SOUT[4].ENA
ACLK1 => SOUT[5].ENA
ACLK1 => SOUT[6].ENA
ACLK1 => SOUT[7].ENA
ACLK1 => SOUT[8].ENA
ACLK1 => SOUT[9].ENA
ACLK1 => SOUT[10].ENA
ACLK1 => SOUT[11].ENA
ACLK1 => SOUT[12].ENA
ACLK1 => SOUT[13].ENA
ACLK1 => SOUT[14].ENA
nACLK2 => LFSTEP.IN1
nACLK2 => LFRELOAD.IN1
nACLK2 => nLFO1.IN1
nACLK2 => nLFO2.IN1
nACLK2 => always0.IN1
DB[0] => ~NO_FANOUT~
DB[1] => ~NO_FANOUT~
DB[2] => ~NO_FANOUT~
DB[3] => ~NO_FANOUT~
DB[4] => ~NO_FANOUT~
DB[5] => ~NO_FANOUT~
DB[6] => IRQDIS.DATAIN
DB[7] => MODE5.DATAIN
W4017 => always0.IN0
W4017 => IRQDIS.ENA
W4017 => MODE5.ENA
Reset => always0.IN1
Reset => always0.IN1
nR4015 => always0.IN1
DMC_INT => INT.IN1
PAL => PLA[4].OUTPUTSELECT
PAL => PLA[3].OUTPUTSELECT
PAL => PLA[2].OUTPUTSELECT
PAL => PLA[1].OUTPUTSELECT
PAL => PLA[0].OUTPUTSELECT
nLFO1 <= nLFO1.DB_MAX_OUTPUT_PORT_TYPE
nLFO2 <= nLFO2.DB_MAX_OUTPUT_PORT_TYPE
INT <= INT.DB_MAX_OUTPUT_PORT_TYPE
DB_OUT <= INT_LATCH.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A
Clk => Clk.IN1
ACLK1 => ACLK1.IN1
nACLK2 => FQSTEP.IN1
nACLK2 => FQLOAD.IN1
Reset => Reset.IN1
nLFO1 => nLFO1.IN1
nLFO2 => DO_SWEEP.IN1
nLFO2 => SWSTEP.IN1
nLFO2 => SWLOAD.IN1
nLFO2 => always0.IN1
DB[0] => DB[0].IN1
DB[1] => DB[1].IN1
DB[2] => DB[2].IN1
DB[3] => DB[3].IN1
DB[4] => DB[4].IN1
DB[5] => DB[5].IN1
DB[6] => DB[6].IN1
DB[7] => DB[7].IN1
W4002_6 => always0.IN1
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4003_7 => W4003_7.IN1
W4001_5 => SWRELOAD_FF.OUTPUTSELECT
W4001_5 => SR[0].ENA
W4001_5 => SR[1].ENA
W4001_5 => SR[2].ENA
W4001_5 => DEC.ENA
W4001_5 => P[0].ENA
W4001_5 => P[1].ENA
W4001_5 => P[2].ENA
W4001_5 => SWDIS.ENA
NOSQx => DO_SWEEP.IN1
NOSQx => SQR.IN1
W4000_4 => W4000_4.IN1
MODE => ADD_CINP.OUTPUTSELECT
SQ_n_LC <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port8
SQ_OUT[0] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
SQ_OUT[1] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
SQ_OUT[2] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
SQ_OUT[3] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9


|russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A|ENVELOPE_GEN:MOD_ENVELOPE_GEN
Clk => ENV[0].CLK
Clk => ENV[1].CLK
Clk => ENV[2].CLK
Clk => ENV[3].CLK
Clk => DDCNT[0].CLK
Clk => DDCNT[1].CLK
Clk => DDCNT[2].CLK
Clk => DDCNT[3].CLK
Clk => VOL[0].CLK
Clk => VOL[1].CLK
Clk => VOL[2].CLK
Clk => VOL[3].CLK
Clk => ENVDIS.CLK
Clk => CH_LC.CLK
Clk => ENV2[0].CLK
Clk => ENV2[1].CLK
Clk => ENV2[2].CLK
Clk => ENV2[3].CLK
Clk => DDCNT2[0].CLK
Clk => DDCNT2[1].CLK
Clk => DDCNT2[2].CLK
Clk => DDCNT2[3].CLK
Clk => RCO_LATCH.CLK
Clk => RELOAD_LATCH.CLK
Clk => ECO_LATCH.CLK
Clk => ENV_RELOAD_FF.CLK
ACLK1 => ENV2[0].ENA
ACLK1 => ENV2[1].ENA
ACLK1 => ENV2[2].ENA
ACLK1 => ENV2[3].ENA
ACLK1 => DDCNT2[0].ENA
ACLK1 => DDCNT2[1].ENA
ACLK1 => DDCNT2[2].ENA
ACLK1 => DDCNT2[3].ENA
ACLK1 => RCO_LATCH.ENA
ACLK1 => RELOAD_LATCH.ENA
ACLK1 => ECO_LATCH.ENA
Reset => always0.IN1
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => always0.IN1
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
DB[0] => VOL[0].DATAIN
DB[1] => VOL[1].DATAIN
DB[2] => VOL[2].DATAIN
DB[3] => VOL[3].DATAIN
DB[4] => ENVDIS.DATAIN
DB[5] => CH_LC.DATAIN
DB[6] => ~NO_FANOUT~
DB[7] => ~NO_FANOUT~
W400x => VOL[0].ENA
W400x => VOL[1].ENA
W400x => VOL[2].ENA
W400x => VOL[3].ENA
W400x => ENVDIS.ENA
W400x => CH_LC.ENA
CH_IN => V.IN1
CH_IN => V.IN1
CH_IN => V.IN1
CH_IN => V.IN1
W400xx => ENV_RELOAD_FF.OUTPUTSELECT
nLFO1 => RLOAD.IN1
nLFO1 => RSTEP.IN1
nLFO1 => always0.IN1
CH_n_LC <= CH_LC.DB_MAX_OUTPUT_PORT_TYPE
V[0] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[1] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[2] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[3] <= V.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B
Clk => Clk.IN1
ACLK1 => ACLK1.IN1
nACLK2 => FQSTEP.IN1
nACLK2 => FQLOAD.IN1
Reset => Reset.IN1
nLFO1 => nLFO1.IN1
nLFO2 => DO_SWEEP.IN1
nLFO2 => SWSTEP.IN1
nLFO2 => SWLOAD.IN1
nLFO2 => always0.IN1
DB[0] => DB[0].IN1
DB[1] => DB[1].IN1
DB[2] => DB[2].IN1
DB[3] => DB[3].IN1
DB[4] => DB[4].IN1
DB[5] => DB[5].IN1
DB[6] => DB[6].IN1
DB[7] => DB[7].IN1
W4002_6 => always0.IN1
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4003_7 => W4003_7.IN1
W4001_5 => SWRELOAD_FF.OUTPUTSELECT
W4001_5 => SR[0].ENA
W4001_5 => SR[1].ENA
W4001_5 => SR[2].ENA
W4001_5 => DEC.ENA
W4001_5 => P[0].ENA
W4001_5 => P[1].ENA
W4001_5 => P[2].ENA
W4001_5 => SWDIS.ENA
NOSQx => DO_SWEEP.IN1
NOSQx => SQR.IN1
W4000_4 => W4000_4.IN1
MODE => ADD_CINP.OUTPUTSELECT
SQ_n_LC <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port8
SQ_OUT[0] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
SQ_OUT[1] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
SQ_OUT[2] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
SQ_OUT[3] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9


|russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B|ENVELOPE_GEN:MOD_ENVELOPE_GEN
Clk => ENV[0].CLK
Clk => ENV[1].CLK
Clk => ENV[2].CLK
Clk => ENV[3].CLK
Clk => DDCNT[0].CLK
Clk => DDCNT[1].CLK
Clk => DDCNT[2].CLK
Clk => DDCNT[3].CLK
Clk => VOL[0].CLK
Clk => VOL[1].CLK
Clk => VOL[2].CLK
Clk => VOL[3].CLK
Clk => ENVDIS.CLK
Clk => CH_LC.CLK
Clk => ENV2[0].CLK
Clk => ENV2[1].CLK
Clk => ENV2[2].CLK
Clk => ENV2[3].CLK
Clk => DDCNT2[0].CLK
Clk => DDCNT2[1].CLK
Clk => DDCNT2[2].CLK
Clk => DDCNT2[3].CLK
Clk => RCO_LATCH.CLK
Clk => RELOAD_LATCH.CLK
Clk => ECO_LATCH.CLK
Clk => ENV_RELOAD_FF.CLK
ACLK1 => ENV2[0].ENA
ACLK1 => ENV2[1].ENA
ACLK1 => ENV2[2].ENA
ACLK1 => ENV2[3].ENA
ACLK1 => DDCNT2[0].ENA
ACLK1 => DDCNT2[1].ENA
ACLK1 => DDCNT2[2].ENA
ACLK1 => DDCNT2[3].ENA
ACLK1 => RCO_LATCH.ENA
ACLK1 => RELOAD_LATCH.ENA
ACLK1 => ECO_LATCH.ENA
Reset => always0.IN1
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => always0.IN1
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
DB[0] => VOL[0].DATAIN
DB[1] => VOL[1].DATAIN
DB[2] => VOL[2].DATAIN
DB[3] => VOL[3].DATAIN
DB[4] => ENVDIS.DATAIN
DB[5] => CH_LC.DATAIN
DB[6] => ~NO_FANOUT~
DB[7] => ~NO_FANOUT~
W400x => VOL[0].ENA
W400x => VOL[1].ENA
W400x => VOL[2].ENA
W400x => VOL[3].ENA
W400x => ENVDIS.ENA
W400x => CH_LC.ENA
CH_IN => V.IN1
CH_IN => V.IN1
CH_IN => V.IN1
CH_IN => V.IN1
W400xx => ENV_RELOAD_FF.OUTPUTSELECT
nLFO1 => RLOAD.IN1
nLFO1 => RSTEP.IN1
nLFO1 => always0.IN1
CH_n_LC <= CH_LC.DB_MAX_OUTPUT_PORT_TYPE
V[0] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[1] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[2] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[3] <= V.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL
Clk => TLCNT2[0].CLK
Clk => TLCNT2[1].CLK
Clk => TLCNT2[2].CLK
Clk => TLCNT2[3].CLK
Clk => TLCNT2[4].CLK
Clk => TLCNT2[5].CLK
Clk => TLCNT2[6].CLK
Clk => RELOAD.CLK
Clk => TCOLATCH.CLK
Clk => TTCNT[0].CLK
Clk => TTCNT[1].CLK
Clk => TTCNT[2].CLK
Clk => TTCNT[3].CLK
Clk => TTCNT[4].CLK
Clk => TLCNT[0].CLK
Clk => TLCNT[1].CLK
Clk => TLCNT[2].CLK
Clk => TLCNT[3].CLK
Clk => TLCNT[4].CLK
Clk => TLCNT[5].CLK
Clk => TLCNT[6].CLK
Clk => TFCNT[0].CLK
Clk => TFCNT[1].CLK
Clk => TFCNT[2].CLK
Clk => TFCNT[3].CLK
Clk => TFCNT[4].CLK
Clk => TFCNT[5].CLK
Clk => TFCNT[6].CLK
Clk => TFCNT[7].CLK
Clk => TFCNT[8].CLK
Clk => TFCNT[9].CLK
Clk => TFCNT[10].CLK
Clk => LIN[0].CLK
Clk => LIN[1].CLK
Clk => LIN[2].CLK
Clk => LIN[3].CLK
Clk => LIN[4].CLK
Clk => LIN[5].CLK
Clk => LIN[6].CLK
Clk => TRILC.CLK
Clk => FR[0].CLK
Clk => FR[1].CLK
Clk => FR[2].CLK
Clk => FR[3].CLK
Clk => FR[4].CLK
Clk => FR[5].CLK
Clk => FR[6].CLK
Clk => FR[7].CLK
Clk => FR[8].CLK
Clk => FR[9].CLK
Clk => FR[10].CLK
Clk => TTCNT2[0].CLK
Clk => TTCNT2[1].CLK
Clk => TTCNT2[2].CLK
Clk => TTCNT2[3].CLK
Clk => TTCNT2[4].CLK
Clk => TFCNT2[0].CLK
Clk => TFCNT2[1].CLK
Clk => TFCNT2[2].CLK
Clk => TFCNT2[3].CLK
Clk => TFCNT2[4].CLK
Clk => TFCNT2[5].CLK
Clk => TFCNT2[6].CLK
Clk => TFCNT2[7].CLK
Clk => TFCNT2[8].CLK
Clk => TFCNT2[9].CLK
Clk => TFCNT2[10].CLK
Clk => FCOLATCH.CLK
Clk => RELOAD_FF.CLK
PHI1 => TFSTEP.IN1
PHI1 => TFLOAD.IN1
PHI1 => TTSTEP.IN1
PHI1 => TTCNT2[0].ENA
PHI1 => TTCNT2[1].ENA
PHI1 => TTCNT2[2].ENA
PHI1 => TTCNT2[3].ENA
PHI1 => TTCNT2[4].ENA
PHI1 => TFCNT2[0].ENA
PHI1 => TFCNT2[1].ENA
PHI1 => TFCNT2[2].ENA
PHI1 => TFCNT2[3].ENA
PHI1 => TFCNT2[4].ENA
PHI1 => TFCNT2[5].ENA
PHI1 => TFCNT2[6].ENA
PHI1 => TFCNT2[7].ENA
PHI1 => TFCNT2[8].ENA
PHI1 => TFCNT2[9].ENA
PHI1 => TFCNT2[10].ENA
PHI1 => FCOLATCH.ENA
ACLK1 => TLCNT2[0].ENA
ACLK1 => TLCNT2[1].ENA
ACLK1 => TLCNT2[2].ENA
ACLK1 => TLCNT2[3].ENA
ACLK1 => TLCNT2[4].ENA
ACLK1 => TLCNT2[5].ENA
ACLK1 => TLCNT2[6].ENA
ACLK1 => RELOAD.ENA
ACLK1 => TCOLATCH.ENA
Reset => always0.IN1
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => always0.IN1
Reset => TLCNT.OUTPUTSELECT
Reset => TLCNT.OUTPUTSELECT
Reset => TLCNT.OUTPUTSELECT
Reset => TLCNT.OUTPUTSELECT
Reset => TLCNT.OUTPUTSELECT
Reset => TLCNT.OUTPUTSELECT
Reset => TLCNT.OUTPUTSELECT
Reset => always0.IN1
Reset => TTCNT.OUTPUTSELECT
Reset => TTCNT.OUTPUTSELECT
Reset => TTCNT.OUTPUTSELECT
Reset => TTCNT.OUTPUTSELECT
Reset => TTCNT.OUTPUTSELECT
DB[0] => LIN[0].DATAIN
DB[0] => FR[0].DATAIN
DB[0] => FR[8].DATAIN
DB[1] => LIN[1].DATAIN
DB[1] => FR[1].DATAIN
DB[1] => FR[9].DATAIN
DB[2] => LIN[2].DATAIN
DB[2] => FR[2].DATAIN
DB[2] => FR[10].DATAIN
DB[3] => LIN[3].DATAIN
DB[3] => FR[3].DATAIN
DB[4] => LIN[4].DATAIN
DB[4] => FR[4].DATAIN
DB[5] => LIN[5].DATAIN
DB[5] => FR[5].DATAIN
DB[6] => LIN[6].DATAIN
DB[6] => FR[6].DATAIN
DB[7] => TRILC.DATAIN
DB[7] => FR[7].DATAIN
W400A => FR[0].ENA
W400A => FR[1].ENA
W400A => FR[2].ENA
W400A => FR[3].ENA
W400A => FR[4].ENA
W400A => FR[5].ENA
W400A => FR[6].ENA
W400A => FR[7].ENA
W400B => RELOAD_FF.OUTPUTSELECT
W400B => FR[8].ENA
W400B => FR[9].ENA
W400B => FR[10].ENA
W4008 => LIN[0].ENA
W4008 => LIN[1].ENA
W4008 => LIN[2].ENA
W4008 => LIN[3].ENA
W4008 => LIN[4].ENA
W4008 => LIN[5].ENA
W4008 => LIN[6].ENA
W4008 => TRILC.ENA
nLFO1 => TLSTEP.IN1
nLFO1 => TLLOAD.IN1
nLFO1 => always0.IN1
NOTRI => TTSTEP.IN1
TRIA[0] <= TRIA.DB_MAX_OUTPUT_PORT_TYPE
TRIA[1] <= TRIA.DB_MAX_OUTPUT_PORT_TYPE
TRIA[2] <= TRIA.DB_MAX_OUTPUT_PORT_TYPE
TRIA[3] <= TRIA.DB_MAX_OUTPUT_PORT_TYPE
TRI_n_LC <= TRILC.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL
Clk => Clk.IN2
ACLK1 => ACLK1.IN1
nACLK2 => NFSTEP.IN1
nACLK2 => NFLOAD.IN1
PAL => PAL.IN1
Reset => Reset.IN1
DB[0] => DB[0].IN1
DB[1] => DB[1].IN1
DB[2] => DB[2].IN1
DB[3] => DB[3].IN1
DB[4] => DB[4].IN1
DB[5] => DB[5].IN1
DB[6] => DB[6].IN1
DB[7] => DB[7].IN1
W400C => W400C.IN1
W400E => RMODE.OUTPUTSELECT
W400E => F.OUTPUTSELECT
W400E => F.OUTPUTSELECT
W400E => F.OUTPUTSELECT
W400E => F.OUTPUTSELECT
W400F => W400F.IN1
NORND => comb.IN1
nLFO1 => nLFO1.IN1
RND_n_LC <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port8
RND[0] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
RND[1] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
RND[2] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
RND[3] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9


|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a


|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cud1:auto_generated.address_a[0]
address_a[1] => altsyncram_cud1:auto_generated.address_a[1]
address_a[2] => altsyncram_cud1:auto_generated.address_a[2]
address_a[3] => altsyncram_cud1:auto_generated.address_a[3]
address_a[4] => altsyncram_cud1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cud1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cud1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cud1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cud1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cud1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cud1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cud1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cud1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cud1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cud1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cud1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cud1:auto_generated.q_a[10]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT


|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|ENVELOPE_GEN:MOD_ENVELOPE_GEN
Clk => ENV[0].CLK
Clk => ENV[1].CLK
Clk => ENV[2].CLK
Clk => ENV[3].CLK
Clk => DDCNT[0].CLK
Clk => DDCNT[1].CLK
Clk => DDCNT[2].CLK
Clk => DDCNT[3].CLK
Clk => VOL[0].CLK
Clk => VOL[1].CLK
Clk => VOL[2].CLK
Clk => VOL[3].CLK
Clk => ENVDIS.CLK
Clk => CH_LC.CLK
Clk => ENV2[0].CLK
Clk => ENV2[1].CLK
Clk => ENV2[2].CLK
Clk => ENV2[3].CLK
Clk => DDCNT2[0].CLK
Clk => DDCNT2[1].CLK
Clk => DDCNT2[2].CLK
Clk => DDCNT2[3].CLK
Clk => RCO_LATCH.CLK
Clk => RELOAD_LATCH.CLK
Clk => ECO_LATCH.CLK
Clk => ENV_RELOAD_FF.CLK
ACLK1 => ENV2[0].ENA
ACLK1 => ENV2[1].ENA
ACLK1 => ENV2[2].ENA
ACLK1 => ENV2[3].ENA
ACLK1 => DDCNT2[0].ENA
ACLK1 => DDCNT2[1].ENA
ACLK1 => DDCNT2[2].ENA
ACLK1 => DDCNT2[3].ENA
ACLK1 => RCO_LATCH.ENA
ACLK1 => RELOAD_LATCH.ENA
ACLK1 => ECO_LATCH.ENA
Reset => always0.IN1
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => always0.IN1
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
DB[0] => VOL[0].DATAIN
DB[1] => VOL[1].DATAIN
DB[2] => VOL[2].DATAIN
DB[3] => VOL[3].DATAIN
DB[4] => ENVDIS.DATAIN
DB[5] => CH_LC.DATAIN
DB[6] => ~NO_FANOUT~
DB[7] => ~NO_FANOUT~
W400x => VOL[0].ENA
W400x => VOL[1].ENA
W400x => VOL[2].ENA
W400x => VOL[3].ENA
W400x => ENVDIS.ENA
W400x => CH_LC.ENA
CH_IN => V.IN1
CH_IN => V.IN1
CH_IN => V.IN1
CH_IN => V.IN1
W400xx => ENV_RELOAD_FF.OUTPUTSELECT
nLFO1 => RLOAD.IN1
nLFO1 => RSTEP.IN1
nLFO1 => always0.IN1
CH_n_LC <= CH_LC.DB_MAX_OUTPUT_PORT_TYPE
V[0] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[1] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[2] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[3] <= V.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL
Clk => Clk.IN1
PHI1 => PCM.IN1
PHI1 => always0.IN0
ACLK1 => always0.IN1
ACLK1 => SHIFT_REG1[0].ENA
ACLK1 => SHIFT_REG1[1].ENA
ACLK1 => SHIFT_REG1[2].ENA
ACLK1 => SHIFT_REG1[3].ENA
ACLK1 => SHIFT_REG1[4].ENA
ACLK1 => SHIFT_REG1[5].ENA
ACLK1 => SHIFT_REG1[6].ENA
ACLK1 => DOUT_LATCH.ENA
ACLK1 => DMC_OUT1[0].ENA
ACLK1 => DMC_OUT1[1].ENA
ACLK1 => DMC_OUT1[2].ENA
ACLK1 => DMC_OUT1[3].ENA
ACLK1 => DMC_OUT1[4].ENA
ACLK1 => DMC_OUT1[5].ENA
ACLK1 => DMC_A1[0].ENA
ACLK1 => DMC_A1[1].ENA
ACLK1 => DMC_A1[2].ENA
ACLK1 => DMC_A1[3].ENA
ACLK1 => DMC_A1[4].ENA
ACLK1 => DMC_A1[5].ENA
ACLK1 => DMC_A1[6].ENA
ACLK1 => DMC_A1[7].ENA
ACLK1 => DMC_A1[8].ENA
ACLK1 => DMC_A1[9].ENA
ACLK1 => DMC_A1[10].ENA
ACLK1 => DMC_A1[11].ENA
ACLK1 => DMC_A1[12].ENA
ACLK1 => DMC_A1[13].ENA
ACLK1 => DMC_A1[14].ENA
ACLK1 => SOUT_LATCH.ENA
ACLK1 => DMCSLCNT1[0].ENA
ACLK1 => DMCSLCNT1[1].ENA
ACLK1 => DMCSLCNT1[2].ENA
ACLK1 => DMCSLCNT1[3].ENA
ACLK1 => DMCSLCNT1[4].ENA
ACLK1 => DMCSLCNT1[5].ENA
ACLK1 => DMCSLCNT1[6].ENA
ACLK1 => DMCSLCNT1[7].ENA
ACLK1 => DMCSLCNT1[8].ENA
ACLK1 => DMCSLCNT1[9].ENA
ACLK1 => DMCSLCNT1[10].ENA
ACLK1 => DMCSLCNT1[11].ENA
ACLK1 => NOUT_LATCH.ENA
ACLK1 => DMCSBCNT1[0].ENA
ACLK1 => DMCSBCNT1[1].ENA
ACLK1 => DMCSBCNT1[2].ENA
ACLK1 => DLFSROUT[0].ENA
ACLK1 => DLFSROUT[1].ENA
ACLK1 => DLFSROUT[2].ENA
ACLK1 => DLFSROUT[3].ENA
ACLK1 => DLFSROUT[4].ENA
ACLK1 => DLFSROUT[5].ENA
ACLK1 => DLFSROUT[6].ENA
ACLK1 => DLFSROUT[7].ENA
ACLK1 => DLFSROUT[8].ENA
ACLK1 => RUNDMC~reg0.ENA
ACLK1 => DMC_DSTEP_LATCH.ENA
ACLK1 => DMC_STOP_LATCH.ENA
ACLK1 => DMC_PCM_LATCH.ENA
ACLK1 => EN_LATCH3.ENA
ACLK1 => EN_LATCH1.ENA
nACLK2 => PCMDONE.IN1
nACLK2 => DFSTEP.IN1
nACLK2 => DFLOAD.IN1
nACLK2 => DMCDELAY.IN1
nACLK2 => nDMC_AB.OUTPUTSELECT
nACLK2 => RUN_LATCH.ENA
nACLK2 => EN_LATCH2.ENA
Reset => DLFSR_IN.IN1
Reset => DFLOAD.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => DMCSBCNT.OUTPUTSELECT
Reset => DMCSBCNT.OUTPUTSELECT
Reset => DMCSBCNT.OUTPUTSELECT
Reset => always0.IN1
Reset => DMC_OUT.OUTPUTSELECT
Reset => DMC_OUT.OUTPUTSELECT
Reset => DMC_OUT.OUTPUTSELECT
Reset => DMC_OUT.OUTPUTSELECT
Reset => DMC_OUT.OUTPUTSELECT
Reset => DMC_OUT.OUTPUTSELECT
Reset => always0.IN1
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => always0.IN1
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
PAL => PAL.IN1
W4010 => FS.OUTPUTSELECT
W4010 => FS.OUTPUTSELECT
W4010 => FS.OUTPUTSELECT
W4010 => FS.OUTPUTSELECT
W4010 => LOOP.ENA
W4010 => ENIRQ.ENA
W4011 => always0.IN1
W4011 => DMC_OUT.OUTPUTSELECT
W4011 => DMC_OUT.OUTPUTSELECT
W4011 => DMC_OUT.OUTPUTSELECT
W4011 => DMC_OUT.OUTPUTSELECT
W4011 => DMC_OUT.OUTPUTSELECT
W4011 => DMC_OUT.OUTPUTSELECT
W4011 => DMC_0.ENA
W4012 => DMC_ADR[0].ENA
W4012 => DMC_ADR[1].ENA
W4012 => DMC_ADR[2].ENA
W4012 => DMC_ADR[3].ENA
W4012 => DMC_ADR[4].ENA
W4012 => DMC_ADR[5].ENA
W4012 => DMC_ADR[6].ENA
W4012 => DMC_ADR[7].ENA
W4013 => DMC_LEN[0].ENA
W4013 => DMC_LEN[1].ENA
W4013 => DMC_LEN[2].ENA
W4013 => DMC_LEN[3].ENA
W4013 => DMC_LEN[4].ENA
W4013 => DMC_LEN[5].ENA
W4013 => DMC_LEN[6].ENA
W4013 => DMC_LEN[7].ENA
W4015 => always0.IN1
W4015 => DMC_EN.OUTPUTSELECT
DB[0] => FS.DATAB
DB[0] => SAMPLE[0].DATAIN
DB[0] => DMC_LEN[0].DATAIN
DB[0] => DMC_ADR[0].DATAIN
DB[0] => DMC_0.DATAIN
DB[1] => FS.DATAB
DB[1] => DMC_OUT.DATAB
DB[1] => SAMPLE[1].DATAIN
DB[1] => DMC_LEN[1].DATAIN
DB[1] => DMC_ADR[1].DATAIN
DB[2] => FS.DATAB
DB[2] => DMC_OUT.DATAB
DB[2] => SAMPLE[2].DATAIN
DB[2] => DMC_LEN[2].DATAIN
DB[2] => DMC_ADR[2].DATAIN
DB[3] => FS.DATAB
DB[3] => DMC_OUT.DATAB
DB[3] => SAMPLE[3].DATAIN
DB[3] => DMC_LEN[3].DATAIN
DB[3] => DMC_ADR[3].DATAIN
DB[4] => DMC_EN.DATAB
DB[4] => DMC_OUT.DATAB
DB[4] => SAMPLE[4].DATAIN
DB[4] => DMC_LEN[4].DATAIN
DB[4] => DMC_ADR[4].DATAIN
DB[5] => DMC_OUT.DATAB
DB[5] => SAMPLE[5].DATAIN
DB[5] => DMC_LEN[5].DATAIN
DB[5] => DMC_ADR[5].DATAIN
DB[6] => DMC_OUT.DATAB
DB[6] => SAMPLE[6].DATAIN
DB[6] => DMC_LEN[6].DATAIN
DB[6] => DMC_ADR[6].DATAIN
DB[6] => LOOP.DATAIN
DB[7] => SAMPLE[7].DATAIN
DB[7] => DMC_LEN[7].DATAIN
DB[7] => DMC_ADR[7].DATAIN
DB[7] => ENIRQ.DATAIN
RW => always0.IN1
DMC[0] <= DMC_0.DB_MAX_OUTPUT_PORT_TYPE
DMC[1] <= DMC_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DMC[2] <= DMC_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DMC[3] <= DMC_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DMC[4] <= DMC_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DMC[5] <= DMC_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DMC[6] <= DMC_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DMC_INT <= DMC_INT.DB_MAX_OUTPUT_PORT_TYPE
nDMC_AB <= nDMC_AB~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMCRDY <= DMCRDY.DB_MAX_OUTPUT_PORT_TYPE
RUNDMC <= RUNDMC~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_4015DB4 <= DMC_EN.DB_MAX_OUTPUT_PORT_TYPE
OUT_4015DB7 <= DMC_INT_FF.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[0] <= DMC_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[1] <= DMC_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[2] <= DMC_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[3] <= DMC_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[4] <= DMC_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[5] <= DMC_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[6] <= DMC_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[7] <= DMC_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[8] <= DMC_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[9] <= DMC_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[10] <= DMC_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[11] <= DMC_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[12] <= DMC_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[13] <= DMC_A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[14] <= DMC_A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9pd1:auto_generated.address_a[0]
address_a[1] => altsyncram_9pd1:auto_generated.address_a[1]
address_a[2] => altsyncram_9pd1:auto_generated.address_a[2]
address_a[3] => altsyncram_9pd1:auto_generated.address_a[3]
address_a[4] => altsyncram_9pd1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9pd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9pd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9pd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9pd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_9pd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_9pd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_9pd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_9pd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_9pd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_9pd1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|russian_core|RP2A03:apu|SPRITE_DMA:MOD_SPRITE_DMA
Clk => SPRA1[0].CLK
Clk => SPRA1[1].CLK
Clk => SPRA1[2].CLK
Clk => SPRA1[3].CLK
Clk => SPRA1[4].CLK
Clk => SPRA1[5].CLK
Clk => SPRA1[6].CLK
Clk => SPRA1[7].CLK
Clk => NO_SPR.CLK
Clk => SPRE.CLK
Clk => SPRA[0].CLK
Clk => SPRA[1].CLK
Clk => SPRA[2].CLK
Clk => SPRA[3].CLK
Clk => SPRA[4].CLK
Clk => SPRA[5].CLK
Clk => SPRA[6].CLK
Clk => SPRA[7].CLK
Clk => SPR_AD[0].CLK
Clk => SPR_AD[1].CLK
Clk => SPR_AD[2].CLK
Clk => SPR_AD[3].CLK
Clk => SPR_AD[4].CLK
Clk => SPR_AD[5].CLK
Clk => SPR_AD[6].CLK
Clk => SPR_AD[7].CLK
Clk => SPRBUF[0].CLK
Clk => SPRBUF[1].CLK
Clk => SPRBUF[2].CLK
Clk => SPRBUF[3].CLK
Clk => SPRBUF[4].CLK
Clk => SPRBUF[5].CLK
Clk => SPRBUF[6].CLK
Clk => SPRBUF[7].CLK
Clk => DO_SPR.CLK
Clk => START_DMA_FF.CLK
Clk => STOP_DMA_FF.CLK
Clk => DIR_TOGGLE_FF.CLK
PHI1 => always0.IN0
PHI2 => SPRBUF[0].ENA
PHI2 => SPRBUF[1].ENA
PHI2 => SPRBUF[2].ENA
PHI2 => SPRBUF[3].ENA
PHI2 => SPRBUF[4].ENA
PHI2 => SPRBUF[5].ENA
PHI2 => SPRBUF[6].ENA
PHI2 => SPRBUF[7].ENA
ACLK1 => DIR_TOGGLE_FF.OUTPUTSELECT
ACLK1 => SPRA1[0].ENA
ACLK1 => SPRA1[1].ENA
ACLK1 => SPRA1[2].ENA
ACLK1 => SPRA1[3].ENA
ACLK1 => SPRA1[4].ENA
ACLK1 => SPRA1[5].ENA
ACLK1 => SPRA1[6].ENA
ACLK1 => SPRA1[7].ENA
ACLK1 => NO_SPR.ENA
ACLK1 => SPRE.ENA
nACLK2 => SPRS.IN0
nACLK2 => DIR_TOGGLE_FF.OUTPUTSELECT
nACLK2 => DO_SPR.ENA
Reset => always0.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
W4014 => START_DMA_FF.OUTPUTSELECT
W4014 => SPR_AD[0].ENA
W4014 => SPR_AD[1].ENA
W4014 => SPR_AD[2].ENA
W4014 => SPR_AD[3].ENA
W4014 => SPR_AD[4].ENA
W4014 => SPR_AD[5].ENA
W4014 => SPR_AD[6].ENA
W4014 => SPR_AD[7].ENA
RW => always0.IN1
RW => RnW.IN1
DB[0] <> DB[0]
DB[1] <> DB[1]
DB[2] <> DB[2]
DB[3] <> DB[3]
DB[4] <> DB[4]
DB[5] <> DB[5]
DB[6] <> DB[6]
DB[7] <> DB[7]
DMCRDY => RDY.IN1
RUNDMC => SPRS.IN1
RUNDMC => SPR_CPU.IN1
RUNDMC => SPR_PPU.IN1
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
CPU_A[0] => ADR.DATAA
CPU_A[1] => ADR.DATAA
CPU_A[2] => ADR.DATAA
CPU_A[3] => ADR.DATAA
CPU_A[4] => ADR.DATAA
CPU_A[5] => ADR.DATAA
CPU_A[6] => ADR.DATAA
CPU_A[7] => ADR.DATAA
CPU_A[8] => ADR.DATAA
CPU_A[9] => ADR.DATAA
CPU_A[10] => ADR.DATAA
CPU_A[11] => ADR.DATAA
CPU_A[12] => ADR.DATAA
CPU_A[13] => ADR.DATAA
CPU_A[14] => ADR.DATAA
CPU_A[15] => ADR.DATAA
DMC_A[0] => ADR.DATAB
DMC_A[1] => ADR.DATAB
DMC_A[2] => ADR.DATAB
DMC_A[3] => ADR.DATAB
DMC_A[4] => ADR.DATAB
DMC_A[5] => ADR.DATAB
DMC_A[6] => ADR.DATAB
DMC_A[7] => ADR.DATAB
DMC_A[8] => ADR.DATAB
DMC_A[9] => ADR.DATAB
DMC_A[10] => ADR.DATAB
DMC_A[11] => ADR.DATAB
DMC_A[12] => ADR.DATAB
DMC_A[13] => ADR.DATAB
DMC_A[14] => ADR.DATAB
RDY <= RDY.DB_MAX_OUTPUT_PORT_TYPE
ADR[0] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[1] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[2] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[3] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[4] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[5] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[6] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[7] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[8] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[9] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[10] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[11] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[12] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[13] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[14] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[15] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
RnW <= RnW.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|russian_core|RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_60e1:auto_generated.address_a[0]
address_a[1] => altsyncram_60e1:auto_generated.address_a[1]
address_a[2] => altsyncram_60e1:auto_generated.address_a[2]
address_a[3] => altsyncram_60e1:auto_generated.address_a[3]
address_a[4] => altsyncram_60e1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_60e1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_60e1:auto_generated.q_a[0]
q_a[1] <= altsyncram_60e1:auto_generated.q_a[1]
q_a[2] <= altsyncram_60e1:auto_generated.q_a[2]
q_a[3] <= altsyncram_60e1:auto_generated.q_a[3]
q_a[4] <= altsyncram_60e1:auto_generated.q_a[4]
q_a[5] <= altsyncram_60e1:auto_generated.q_a[5]
q_a[6] <= altsyncram_60e1:auto_generated.q_a[6]
q_a[7] <= altsyncram_60e1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|russian_core|RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQA
Clk => LCNT1[0].CLK
Clk => LCNT1[1].CLK
Clk => LCNT1[2].CLK
Clk => LCNT1[3].CLK
Clk => LCNT1[4].CLK
Clk => LCNT1[5].CLK
Clk => LCNT1[6].CLK
Clk => LCNT1[7].CLK
Clk => ENABLE_REG1.CLK
Clk => LCNT2[0].CLK
Clk => LCNT2[1].CLK
Clk => LCNT2[2].CLK
Clk => LCNT2[3].CLK
Clk => LCNT2[4].CLK
Clk => LCNT2[5].CLK
Clk => LCNT2[6].CLK
Clk => LCNT2[7].CLK
Clk => STEP_LATCH.CLK
Clk => CARRY_LATCH.CLK
Clk => ENABLE_REG2.CLK
Clk => ENABLE_FF.CLK
ACLK1 => LCNT2[0].ENA
ACLK1 => LCNT2[1].ENA
ACLK1 => LCNT2[2].ENA
ACLK1 => LCNT2[3].ENA
ACLK1 => LCNT2[4].ENA
ACLK1 => LCNT2[5].ENA
ACLK1 => LCNT2[6].ENA
ACLK1 => LCNT2[7].ENA
ACLK1 => STEP_LATCH.ENA
ACLK1 => CARRY_LATCH.ENA
ACLK1 => ENABLE_REG2.ENA
nACLK2 => always0.IN1
HALT => LCCout[0].IN1
HALT => LCNT2.IN1
nLFO2 => LCSTEP.IN1
Reset => always0.IN1
Reset => always0.IN0
Reset => ENABLE_REG1.OUTPUTSELECT
Reset => always0.IN1
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
LC[0] => LCNT1.DATAB
LC[1] => LCNT1.DATAB
LC[2] => LCNT1.DATAB
LC[3] => LCNT1.DATAB
LC[4] => LCNT1.DATAB
LC[5] => LCNT1.DATAB
LC[6] => LCNT1.DATAB
LC[7] => LCNT1.DATAB
W400x => ENABLE_FF.OUTPUTSELECT
W400x => always0.IN1
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
DB_IN => ENABLE_REG1.DATAA
W4015 => always0.IN1
NOxxx <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE
DB_OUT <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQB
Clk => LCNT1[0].CLK
Clk => LCNT1[1].CLK
Clk => LCNT1[2].CLK
Clk => LCNT1[3].CLK
Clk => LCNT1[4].CLK
Clk => LCNT1[5].CLK
Clk => LCNT1[6].CLK
Clk => LCNT1[7].CLK
Clk => ENABLE_REG1.CLK
Clk => LCNT2[0].CLK
Clk => LCNT2[1].CLK
Clk => LCNT2[2].CLK
Clk => LCNT2[3].CLK
Clk => LCNT2[4].CLK
Clk => LCNT2[5].CLK
Clk => LCNT2[6].CLK
Clk => LCNT2[7].CLK
Clk => STEP_LATCH.CLK
Clk => CARRY_LATCH.CLK
Clk => ENABLE_REG2.CLK
Clk => ENABLE_FF.CLK
ACLK1 => LCNT2[0].ENA
ACLK1 => LCNT2[1].ENA
ACLK1 => LCNT2[2].ENA
ACLK1 => LCNT2[3].ENA
ACLK1 => LCNT2[4].ENA
ACLK1 => LCNT2[5].ENA
ACLK1 => LCNT2[6].ENA
ACLK1 => LCNT2[7].ENA
ACLK1 => STEP_LATCH.ENA
ACLK1 => CARRY_LATCH.ENA
ACLK1 => ENABLE_REG2.ENA
nACLK2 => always0.IN1
HALT => LCCout[0].IN1
HALT => LCNT2.IN1
nLFO2 => LCSTEP.IN1
Reset => always0.IN1
Reset => always0.IN0
Reset => ENABLE_REG1.OUTPUTSELECT
Reset => always0.IN1
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
LC[0] => LCNT1.DATAB
LC[1] => LCNT1.DATAB
LC[2] => LCNT1.DATAB
LC[3] => LCNT1.DATAB
LC[4] => LCNT1.DATAB
LC[5] => LCNT1.DATAB
LC[6] => LCNT1.DATAB
LC[7] => LCNT1.DATAB
W400x => ENABLE_FF.OUTPUTSELECT
W400x => always0.IN1
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
DB_IN => ENABLE_REG1.DATAA
W4015 => always0.IN1
NOxxx <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE
DB_OUT <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_TRI
Clk => LCNT1[0].CLK
Clk => LCNT1[1].CLK
Clk => LCNT1[2].CLK
Clk => LCNT1[3].CLK
Clk => LCNT1[4].CLK
Clk => LCNT1[5].CLK
Clk => LCNT1[6].CLK
Clk => LCNT1[7].CLK
Clk => ENABLE_REG1.CLK
Clk => LCNT2[0].CLK
Clk => LCNT2[1].CLK
Clk => LCNT2[2].CLK
Clk => LCNT2[3].CLK
Clk => LCNT2[4].CLK
Clk => LCNT2[5].CLK
Clk => LCNT2[6].CLK
Clk => LCNT2[7].CLK
Clk => STEP_LATCH.CLK
Clk => CARRY_LATCH.CLK
Clk => ENABLE_REG2.CLK
Clk => ENABLE_FF.CLK
ACLK1 => LCNT2[0].ENA
ACLK1 => LCNT2[1].ENA
ACLK1 => LCNT2[2].ENA
ACLK1 => LCNT2[3].ENA
ACLK1 => LCNT2[4].ENA
ACLK1 => LCNT2[5].ENA
ACLK1 => LCNT2[6].ENA
ACLK1 => LCNT2[7].ENA
ACLK1 => STEP_LATCH.ENA
ACLK1 => CARRY_LATCH.ENA
ACLK1 => ENABLE_REG2.ENA
nACLK2 => always0.IN1
HALT => LCCout[0].IN1
HALT => LCNT2.IN1
nLFO2 => LCSTEP.IN1
Reset => always0.IN1
Reset => always0.IN0
Reset => ENABLE_REG1.OUTPUTSELECT
Reset => always0.IN1
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
LC[0] => LCNT1.DATAB
LC[1] => LCNT1.DATAB
LC[2] => LCNT1.DATAB
LC[3] => LCNT1.DATAB
LC[4] => LCNT1.DATAB
LC[5] => LCNT1.DATAB
LC[6] => LCNT1.DATAB
LC[7] => LCNT1.DATAB
W400x => ENABLE_FF.OUTPUTSELECT
W400x => always0.IN1
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
DB_IN => ENABLE_REG1.DATAA
W4015 => always0.IN1
NOxxx <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE
DB_OUT <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_RND
Clk => LCNT1[0].CLK
Clk => LCNT1[1].CLK
Clk => LCNT1[2].CLK
Clk => LCNT1[3].CLK
Clk => LCNT1[4].CLK
Clk => LCNT1[5].CLK
Clk => LCNT1[6].CLK
Clk => LCNT1[7].CLK
Clk => ENABLE_REG1.CLK
Clk => LCNT2[0].CLK
Clk => LCNT2[1].CLK
Clk => LCNT2[2].CLK
Clk => LCNT2[3].CLK
Clk => LCNT2[4].CLK
Clk => LCNT2[5].CLK
Clk => LCNT2[6].CLK
Clk => LCNT2[7].CLK
Clk => STEP_LATCH.CLK
Clk => CARRY_LATCH.CLK
Clk => ENABLE_REG2.CLK
Clk => ENABLE_FF.CLK
ACLK1 => LCNT2[0].ENA
ACLK1 => LCNT2[1].ENA
ACLK1 => LCNT2[2].ENA
ACLK1 => LCNT2[3].ENA
ACLK1 => LCNT2[4].ENA
ACLK1 => LCNT2[5].ENA
ACLK1 => LCNT2[6].ENA
ACLK1 => LCNT2[7].ENA
ACLK1 => STEP_LATCH.ENA
ACLK1 => CARRY_LATCH.ENA
ACLK1 => ENABLE_REG2.ENA
nACLK2 => always0.IN1
HALT => LCCout[0].IN1
HALT => LCNT2.IN1
nLFO2 => LCSTEP.IN1
Reset => always0.IN1
Reset => always0.IN0
Reset => ENABLE_REG1.OUTPUTSELECT
Reset => always0.IN1
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
LC[0] => LCNT1.DATAB
LC[1] => LCNT1.DATAB
LC[2] => LCNT1.DATAB
LC[3] => LCNT1.DATAB
LC[4] => LCNT1.DATAB
LC[5] => LCNT1.DATAB
LC[6] => LCNT1.DATAB
LC[7] => LCNT1.DATAB
W400x => ENABLE_FF.OUTPUTSELECT
W400x => always0.IN1
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
DB_IN => ENABLE_REG1.DATAA
W4015 => always0.IN1
NOxxx <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE
DB_OUT <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU
Clk => Clk.IN12
Clk2 => PCLK_P4.CLK
Clk2 => PCLK_P3.CLK
Clk2 => PCLK_P2.CLK
Clk2 => PCLK_P1.CLK
Clk2 => PCLK_N2.CLK
Clk2 => PCLK_N1.CLK
MODE => MODE.IN1
nRES => nRES.IN1
RnW => RnW.IN1
nDBE => nDBE.IN1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
PD[0] => PD[0].IN4
PD[1] => PD[1].IN4
PD[2] => PD[2].IN4
PD[3] => PD[3].IN4
PD[4] => PD[4].IN4
PD[5] => PD[5].IN4
PD[6] => PD[6].IN4
PD[7] => PD[7].IN4
DB[0] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[0] <> READBUSMUX:MOD_READBUSMUX.port14
DB[1] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[1] <> READBUSMUX:MOD_READBUSMUX.port14
DB[2] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[2] <> READBUSMUX:MOD_READBUSMUX.port14
DB[3] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[3] <> READBUSMUX:MOD_READBUSMUX.port14
DB[4] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[4] <> READBUSMUX:MOD_READBUSMUX.port14
DB[5] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[5] <> READBUSMUX:MOD_READBUSMUX.port14
DB[6] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[6] <> READBUSMUX:MOD_READBUSMUX.port14
DB[7] <> REGISTER_SELECT:MOD_REGISTER_SELECT.port1
DB[7] <> READBUSMUX:MOD_READBUSMUX.port14
PCLK <= PCLK.DB_MAX_OUTPUT_PORT_TYPE
RGB[0] <= PALETTE:MOD_PALETTE.port12
RGB[1] <= PALETTE:MOD_PALETTE.port12
RGB[2] <= PALETTE:MOD_PALETTE.port12
RGB[3] <= PALETTE:MOD_PALETTE.port12
RGB[4] <= PALETTE:MOD_PALETTE.port12
RGB[5] <= PALETTE:MOD_PALETTE.port12
RGB[6] <= PALETTE:MOD_PALETTE.port12
RGB[7] <= PALETTE:MOD_PALETTE.port12
RGB[8] <= PALETTE:MOD_PALETTE.port12
RGB[9] <= PALETTE:MOD_PALETTE.port12
RGB[10] <= PALETTE:MOD_PALETTE.port12
RGB[11] <= PALETTE:MOD_PALETTE.port12
RGB[12] <= PALETTE:MOD_PALETTE.port12
RGB[13] <= PALETTE:MOD_PALETTE.port12
RGB[14] <= PALETTE:MOD_PALETTE.port12
RGB[15] <= PALETTE:MOD_PALETTE.port12
RGB[16] <= PALETTE:MOD_PALETTE.port12
RGB[17] <= PALETTE:MOD_PALETTE.port12
RGB[18] <= PALETTE:MOD_PALETTE.port12
RGB[19] <= PALETTE:MOD_PALETTE.port12
RGB[20] <= PALETTE:MOD_PALETTE.port12
RGB[21] <= PALETTE:MOD_PALETTE.port12
RGB[22] <= PALETTE:MOD_PALETTE.port12
RGB[23] <= PALETTE:MOD_PALETTE.port12
PAD[0] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[1] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[2] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[3] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[4] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[5] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[6] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[7] <= PAR_GEN:MOD_PAR_GEN.port31
PAD[8] <= PAD[8].DB_MAX_OUTPUT_PORT_TYPE
PAD[9] <= PAD[9].DB_MAX_OUTPUT_PORT_TYPE
PAD[10] <= PAD[10].DB_MAX_OUTPUT_PORT_TYPE
PAD[11] <= PAD[11].DB_MAX_OUTPUT_PORT_TYPE
PAD[12] <= PAD[12].DB_MAX_OUTPUT_PORT_TYPE
PAD[13] <= PAD[13].DB_MAX_OUTPUT_PORT_TYPE
INT <= TIMING_COUNTER:MOD_TIMING_COUNTER.port35
ALE <= ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL.port12
WR <= ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL.port13
RD <= ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL.port14
SYNC <= TIMING_COUNTER:MOD_TIMING_COUNTER.port30
DBIN[0] <= DBIN[0].DB_MAX_OUTPUT_PORT_TYPE
DBIN[1] <= DBIN[1].DB_MAX_OUTPUT_PORT_TYPE
DBIN[2] <= DBIN[2].DB_MAX_OUTPUT_PORT_TYPE
DBIN[3] <= DBIN[3].DB_MAX_OUTPUT_PORT_TYPE
DBIN[4] <= DBIN[4].DB_MAX_OUTPUT_PORT_TYPE
DBIN[5] <= DBIN[5].DB_MAX_OUTPUT_PORT_TYPE
DBIN[6] <= DBIN[6].DB_MAX_OUTPUT_PORT_TYPE
DBIN[7] <= DBIN[7].DB_MAX_OUTPUT_PORT_TYPE
DB_PAR <= DB_PAR.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|REGISTER_SELECT:MOD_REGISTER_SELECT
Clk => DBIN[0]~reg0.CLK
Clk => DBIN[1]~reg0.CLK
Clk => DBIN[2]~reg0.CLK
Clk => DBIN[3]~reg0.CLK
Clk => DBIN[4]~reg0.CLK
Clk => DBIN[5]~reg0.CLK
Clk => DBIN[6]~reg0.CLK
Clk => DBIN[7]~reg0.CLK
Clk => FlipR.CLK
Clk => Sel.CLK
Clk => W7~reg0.CLK
Clk => R7~reg0.CLK
Clk => W6_2~reg0.CLK
Clk => W6_1~reg0.CLK
Clk => W5_2~reg0.CLK
Clk => W5_1~reg0.CLK
Clk => W4~reg0.CLK
Clk => R4~reg0.CLK
Clk => W3~reg0.CLK
Clk => R2~reg0.CLK
Clk => W1~reg0.CLK
Clk => W0~reg0.CLK
Clk => nDBER.CLK
Clk => RnWR.CLK
Clk => ADR[0].CLK
Clk => ADR[1].CLK
Clk => ADR[2].CLK
DB[0] => DBIN[0]~reg0.DATAIN
DB[1] => DBIN[1]~reg0.DATAIN
DB[2] => DBIN[2]~reg0.DATAIN
DB[3] => DBIN[3]~reg0.DATAIN
DB[4] => DBIN[4]~reg0.DATAIN
DB[5] => DBIN[5]~reg0.DATAIN
DB[6] => DBIN[6]~reg0.DATAIN
DB[7] => DBIN[7]~reg0.DATAIN
nDBE => nDBER.DATAIN
nDBE => always0.IN0
RnW => RnWR.DATAIN
RnW => always0.IN1
A[0] => ADR[0].DATAIN
A[1] => ADR[1].DATAIN
A[2] => ADR[2].DATAIN
DBIN[0] <= DBIN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[1] <= DBIN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[2] <= DBIN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[3] <= DBIN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[4] <= DBIN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[5] <= DBIN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[6] <= DBIN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DBIN[7] <= DBIN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_EN <= R_EN.DB_MAX_OUTPUT_PORT_TYPE
W0 <= W0~reg0.DB_MAX_OUTPUT_PORT_TYPE
W1 <= W1~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2 <= R2~reg0.DB_MAX_OUTPUT_PORT_TYPE
W3 <= W3~reg0.DB_MAX_OUTPUT_PORT_TYPE
W4 <= W4~reg0.DB_MAX_OUTPUT_PORT_TYPE
R4 <= R4~reg0.DB_MAX_OUTPUT_PORT_TYPE
W5_1 <= W5_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
W5_2 <= W5_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
W6_1 <= W6_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
W6_2 <= W6_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
W7 <= W7~reg0.DB_MAX_OUTPUT_PORT_TYPE
R7 <= R7~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|REG2000_2001:MOD_REG2000_2001
Clk => CLIPOR.CLK
Clk => CLIPBR.CLK
Clk => nVISR.CLK
Clk => EMP_G.CLK
Clk => EMP_R.CLK
Clk => OBE.CLK
Clk => BGE.CLK
Clk => OBCLIP~reg0.CLK
Clk => BGCLIP~reg0.CLK
Clk => O8_16~reg0.CLK
Clk => BGSEL~reg0.CLK
Clk => OBSEL~reg0.CLK
Clk => I1_32~reg0.CLK
Clk => W1R[0].CLK
Clk => W1R[1].CLK
Clk => W1R[2].CLK
Clk => W1R[3].CLK
Clk => W1R[4].CLK
Clk => W1R[5].CLK
Clk => W1R[6].CLK
Clk => W1R[7].CLK
Clk => W0R[0].CLK
Clk => W0R[1].CLK
Clk => W0R[2].CLK
Clk => W0R[3].CLK
Clk => W0R[4].CLK
nPCLK => CLIPOR.ENA
nPCLK => CLIPBR.ENA
nPCLK => nVISR.ENA
W0 => O8_16~reg0.ENA
W0 => BGSEL~reg0.ENA
W0 => OBSEL~reg0.ENA
W0 => I1_32~reg0.ENA
W0 => W0R[0].ENA
W0 => W0R[1].ENA
W0 => W0R[2].ENA
W0 => W0R[3].ENA
W0 => W0R[4].ENA
W1 => EMP_G.ENA
W1 => EMP_R.ENA
W1 => OBE.ENA
W1 => BGE.ENA
W1 => OBCLIP~reg0.ENA
W1 => BGCLIP~reg0.ENA
W1 => W1R[0].ENA
W1 => W1R[1].ENA
W1 => W1R[2].ENA
W1 => W1R[3].ENA
W1 => W1R[4].ENA
W1 => W1R[5].ENA
W1 => W1R[6].ENA
W1 => W1R[7].ENA
RC => W0R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
RC => W1R.OUTPUTSELECT
DBIN[0] => W1R.DATAA
DBIN[1] => W1R.DATAA
DBIN[2] => W1R.DATAA
DBIN[3] => W1R.DATAA
DBIN[4] => W1R.DATAA
DBIN[5] => W1R.DATAA
DBIN[6] => W1R.DATAA
DBIN[7] => W0R.DATAA
nVIS => nVISR.DATAIN
CLIP_O => CLIPOR.IN1
CLIP_B => CLIPBR.DATAIN
I1_32 <= I1_32~reg0.DB_MAX_OUTPUT_PORT_TYPE
OBSEL <= OBSEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
BGSEL <= BGSEL~reg0.DB_MAX_OUTPUT_PORT_TYPE
O8_16 <= O8_16~reg0.DB_MAX_OUTPUT_PORT_TYPE
VBL_EN <= W0R[4].DB_MAX_OUTPUT_PORT_TYPE
B_W <= W1R[0].DB_MAX_OUTPUT_PORT_TYPE
BGCLIP <= BGCLIP~reg0.DB_MAX_OUTPUT_PORT_TYPE
OBCLIP <= OBCLIP~reg0.DB_MAX_OUTPUT_PORT_TYPE
BLACK <= BLACK.DB_MAX_OUTPUT_PORT_TYPE
nCLPB <= nCLPB.DB_MAX_OUTPUT_PORT_TYPE
CLPO <= CLIPOR.DB_MAX_OUTPUT_PORT_TYPE
N_TR <= EMP_R.DB_MAX_OUTPUT_PORT_TYPE
N_TG <= EMP_G.DB_MAX_OUTPUT_PORT_TYPE
N_TB <= W1R[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|READBUSMUX:MOD_READBUSMUX
Clk => Do[0].CLK
Clk => Do[1].CLK
Clk => Do[2].CLK
Clk => Do[3].CLK
Clk => Do[4].CLK
Clk => Do[5].CLK
Clk => Do[6].CLK
Clk => Do[7].CLK
Clk => PD_R[0].CLK
Clk => PD_R[1].CLK
Clk => PD_R[2].CLK
Clk => PD_R[3].CLK
Clk => PD_R[4].CLK
Clk => PD_R[5].CLK
Clk => PD_R[6].CLK
Clk => PD_R[7].CLK
Clk => OB_R[0].CLK
Clk => OB_R[1].CLK
Clk => OB_R[2].CLK
Clk => OB_R[3].CLK
Clk => OB_R[4].CLK
Clk => OB_R[5].CLK
Clk => OB_R[6].CLK
Clk => OB_R[7].CLK
PCLK => OB_R[0].ENA
PCLK => OB_R[1].ENA
PCLK => OB_R[2].ENA
PCLK => OB_R[3].ENA
PCLK => OB_R[4].ENA
PCLK => OB_R[5].ENA
PCLK => OB_R[6].ENA
PCLK => OB_R[7].ENA
R_EN => DB[0].OE
R_EN => DB[1].OE
R_EN => DB[2].OE
R_EN => DB[3].OE
R_EN => DB[4].OE
R_EN => DB[5].OE
R_EN => DB[6].OE
R_EN => DB[7].OE
R4 => D.IN0
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
R4 => Do.OUTPUTSELECT
OB[0] => OB_R[0].DATAIN
OB[1] => OB_R[1].DATAIN
OB[2] => OB_R[2].DATAIN
OB[3] => OB_R[3].DATAIN
OB[4] => OB_R[4].DATAIN
OB[5] => OB_R[5].DATAIN
OB[6] => OB_R[6].DATAIN
OB[7] => OB_R[7].DATAIN
RPIX => D.IN1
RPIX => Do.OUTPUTSELECT
RPIX => Do.OUTPUTSELECT
RPIX => Do.OUTPUTSELECT
RPIX => Do.OUTPUTSELECT
RPIX => Do.OUTPUTSELECT
RPIX => Do.OUTPUTSELECT
PIX[0] => Do.DATAB
PIX[1] => Do.DATAB
PIX[2] => Do.DATAB
PIX[3] => Do.DATAB
PIX[4] => Do.DATAB
PIX[5] => Do.DATAB
R2 => D.IN1
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2 => Do.OUTPUTSELECT
R2DB[0] => Do.DATAB
R2DB[1] => Do.DATAB
R2DB[2] => Do.DATAB
XRB => D.IN1
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
XRB => Do.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
PD_RB => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
RC => PD_R.OUTPUTSELECT
DBIN[0] => D[0].DATAA
DBIN[1] => D[1].DATAA
DBIN[2] => D[2].DATAA
DBIN[3] => D[3].DATAA
DBIN[4] => D[4].DATAA
DBIN[5] => D[5].DATAA
DBIN[6] => D[6].DATAA
DBIN[7] => D[7].DATAA
PD[0] => PD_R.DATAB
PD[1] => PD_R.DATAB
PD[2] => PD_R.DATAB
PD[3] => PD_R.DATAB
PD[4] => PD_R.DATAB
PD[5] => PD_R.DATAB
PD[6] => PD_R.DATAB
PD[7] => PD_R.DATAB
DB[0] <= DB[0].DB_MAX_OUTPUT_PORT_TYPE
DB[1] <= DB[1].DB_MAX_OUTPUT_PORT_TYPE
DB[2] <= DB[2].DB_MAX_OUTPUT_PORT_TYPE
DB[3] <= DB[3].DB_MAX_OUTPUT_PORT_TYPE
DB[4] <= DB[4].DB_MAX_OUTPUT_PORT_TYPE
DB[5] <= DB[5].DB_MAX_OUTPUT_PORT_TYPE
DB[6] <= DB[6].DB_MAX_OUTPUT_PORT_TYPE
DB[7] <= DB[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|TIMING_COUNTER:MOD_TIMING_COUNTER
Clk => VSET3.CLK
Clk => VSET1.CLK
Clk => RESCL_IN.CLK
Clk => VB_FF.CLK
Clk => BLNK_FF.CLK
Clk => PEN_FF.CLK
Clk => BPORCH_FF.CLK
Clk => N_HB.CLK
Clk => BURST_FF.CLK
Clk => FPORCH_FF.CLK
Clk => FAT_IN.CLK
Clk => NFO2.CLK
Clk => NFO1.CLK
Clk => FTA_IN.CLK
Clk => FTB_IN.CLK
Clk => FNT_IN.CLK
Clk => NVIS_IN.CLK
Clk => PARO_IN.CLK
Clk => IOAM2_IN.CLK
Clk => EEV_IN.CLK
Clk => EVAL_IN.CLK
Clk => HPOS_IN.CLK
Clk => CLIP2.CLK
Clk => CLIP1.CLK
Clk => SEV_IN.CLK
Clk => Hn[0].CLK
Clk => Hn[1].CLK
Clk => Hn[2].CLK
Clk => Hn[3].CLK
Clk => Hn[4].CLK
Clk => Hn[5].CLK
Clk => VC_LATCH.CLK
Clk => HC.CLK
Clk => V_IN[0].CLK
Clk => V_IN[1].CLK
Clk => V_IN[2].CLK
Clk => V_IN[3].CLK
Clk => V_IN[4].CLK
Clk => V_IN[5].CLK
Clk => V_IN[6].CLK
Clk => V_IN[7].CLK
Clk => V_IN[8].CLK
Clk => H_IN[0].CLK
Clk => H_IN[1].CLK
Clk => H_IN[2].CLK
Clk => H_IN[3].CLK
Clk => H_IN[4].CLK
Clk => H_IN[5].CLK
Clk => H_IN[6].CLK
Clk => H_IN[7].CLK
Clk => H_IN[8].CLK
Clk => VSET2.CLK
Clk => RESCL~reg0.CLK
Clk => PICT2.CLK
Clk => PICT1.CLK
Clk => VSYNC.CLK
Clk => CSYNC.CLK
Clk => BURST_OUT.CLK
Clk => NFO_OUT.CLK
Clk => FTA_OUT.CLK
Clk => FTB_OUT.CLK
Clk => nF_NT~reg0.CLK
Clk => nVIS~reg0.CLK
Clk => PAR_O~reg0.CLK
Clk => I_OAM2~reg0.CLK
Clk => E_EV~reg0.CLK
Clk => nEVAL~reg0.CLK
Clk => O_HPOS~reg0.CLK
Clk => CLIP_OUT.CLK
Clk => S_EV~reg0.CLK
Clk => Hnn[0]~reg0.CLK
Clk => Hnn[1]~reg0.CLK
Clk => Hnn[2]~reg0.CLK
Clk => Hnn[3]~reg0.CLK
Clk => Hnn[4]~reg0.CLK
Clk => Hnn[5]~reg0.CLK
Clk => V[0].CLK
Clk => V[1].CLK
Clk => V[2].CLK
Clk => V[3].CLK
Clk => V[4].CLK
Clk => V[5].CLK
Clk => V[6].CLK
Clk => V[7].CLK
Clk => V[8].CLK
Clk => H[0].CLK
Clk => H[1].CLK
Clk => H[2].CLK
Clk => H[3].CLK
Clk => H[4].CLK
Clk => H[5].CLK
Clk => H[6].CLK
Clk => H[7].CLK
Clk => H[8].CLK
Clk => R2BOUT7~reg0.CLK
Clk => R2FEDGE.CLK
Clk => INT_FF.CLK
Clk => RC~reg0.CLK
Clk => VSYNC_FF.CLK
Clk => ODDEVEN.CLK
Clk => V8EDGE.CLK
PCLK => VSET2.ENA
PCLK => RESCL~reg0.ENA
PCLK => PICT2.ENA
PCLK => PICT1.ENA
PCLK => VSYNC.ENA
PCLK => CSYNC.ENA
PCLK => BURST_OUT.ENA
PCLK => NFO_OUT.ENA
PCLK => FTA_OUT.ENA
PCLK => FTB_OUT.ENA
PCLK => nF_NT~reg0.ENA
PCLK => nVIS~reg0.ENA
PCLK => PAR_O~reg0.ENA
PCLK => I_OAM2~reg0.ENA
PCLK => E_EV~reg0.ENA
PCLK => nEVAL~reg0.ENA
PCLK => O_HPOS~reg0.ENA
PCLK => CLIP_OUT.ENA
PCLK => S_EV~reg0.ENA
PCLK => Hnn[0]~reg0.ENA
PCLK => Hnn[1]~reg0.ENA
PCLK => Hnn[2]~reg0.ENA
PCLK => Hnn[3]~reg0.ENA
PCLK => Hnn[4]~reg0.ENA
PCLK => Hnn[5]~reg0.ENA
PCLK => V[0].ENA
PCLK => V[1].ENA
PCLK => V[2].ENA
PCLK => V[3].ENA
PCLK => V[4].ENA
PCLK => V[5].ENA
PCLK => V[6].ENA
PCLK => V[7].ENA
PCLK => V[8].ENA
PCLK => H[0].ENA
PCLK => H[1].ENA
PCLK => H[2].ENA
PCLK => H[3].ENA
PCLK => H[4].ENA
PCLK => H[5].ENA
PCLK => H[6].ENA
PCLK => H[7].ENA
PCLK => H[8].ENA
nPCLK => always0.IN1
nPCLK => VSET3.ENA
nPCLK => VSET1.ENA
nPCLK => RESCL_IN.ENA
nPCLK => VB_FF.ENA
nPCLK => BLNK_FF.ENA
nPCLK => PEN_FF.ENA
nPCLK => BPORCH_FF.ENA
nPCLK => N_HB.ENA
nPCLK => BURST_FF.ENA
nPCLK => FPORCH_FF.ENA
nPCLK => FAT_IN.ENA
nPCLK => NFO2.ENA
nPCLK => NFO1.ENA
nPCLK => FTA_IN.ENA
nPCLK => FTB_IN.ENA
nPCLK => FNT_IN.ENA
nPCLK => NVIS_IN.ENA
nPCLK => PARO_IN.ENA
nPCLK => IOAM2_IN.ENA
nPCLK => EEV_IN.ENA
nPCLK => EVAL_IN.ENA
nPCLK => HPOS_IN.ENA
nPCLK => CLIP2.ENA
nPCLK => CLIP1.ENA
nPCLK => SEV_IN.ENA
nPCLK => Hn[0].ENA
nPCLK => Hn[1].ENA
nPCLK => Hn[2].ENA
nPCLK => Hn[3].ENA
nPCLK => Hn[4].ENA
nPCLK => Hn[5].ENA
nPCLK => VC_LATCH.ENA
nPCLK => HC.ENA
nPCLK => V_IN[0].ENA
nPCLK => V_IN[1].ENA
nPCLK => V_IN[2].ENA
nPCLK => V_IN[3].ENA
nPCLK => V_IN[4].ENA
nPCLK => V_IN[5].ENA
nPCLK => V_IN[6].ENA
nPCLK => V_IN[7].ENA
nPCLK => V_IN[8].ENA
nPCLK => H_IN[0].ENA
nPCLK => H_IN[1].ENA
nPCLK => H_IN[2].ENA
nPCLK => H_IN[3].ENA
nPCLK => H_IN[4].ENA
nPCLK => H_IN[5].ENA
nPCLK => H_IN[6].ENA
nPCLK => H_IN[7].ENA
nPCLK => H_IN[8].ENA
MODE => V_LINE0N.IN1
MODE => V_LINE1N.IN1
MODE => V_LINE2N.IN1
MODE => V_LINE3N.IN1
MODE => VLINE291.IN1
MODE => VLINE311.IN1
MODE => V_LINE2P.IN1
MODE => V_LINE3P.IN1
MODE => HC.IN1
MODE => V_LINE0P.IN1
MODE => V_LINE1P.IN1
OBCLIP => CLIP_O.IN1
BGCLIP => CLIP_B.IN1
BLACK => SC_CNT.IN1
BLACK => BLNK.IN1
VBL_EN => INT.IN1
R2 => always0.IN1
R2 => always0.IN1
R2 => R2FEDGE.DATAIN
nRES => ODDEVEN.OUTPUTSELECT
nRES => RC.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => V.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
nRES => H.OUTPUTSELECT
Hn0 <= Hn[0].DB_MAX_OUTPUT_PORT_TYPE
nHn2 <= Hn[2].DB_MAX_OUTPUT_PORT_TYPE
nHn1 <= Hn[1].DB_MAX_OUTPUT_PORT_TYPE
Hnn[0] <= Hnn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hnn[1] <= Hnn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hnn[2] <= Hnn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hnn[3] <= Hnn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hnn[4] <= Hnn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Hnn[5] <= Hnn[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
S_EV <= S_EV~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLIP_O <= CLIP_O.DB_MAX_OUTPUT_PORT_TYPE
CLIP_B <= CLIP_B.DB_MAX_OUTPUT_PORT_TYPE
O_HPOS <= O_HPOS~reg0.DB_MAX_OUTPUT_PORT_TYPE
nEVAL <= nEVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
E_EV <= E_EV~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_OAM2 <= I_OAM2~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAR_O <= PAR_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
nVIS <= nVIS~reg0.DB_MAX_OUTPUT_PORT_TYPE
nF_NT <= nF_NT~reg0.DB_MAX_OUTPUT_PORT_TYPE
F_TB <= F_TB.DB_MAX_OUTPUT_PORT_TYPE
F_TA <= F_TA.DB_MAX_OUTPUT_PORT_TYPE
N_FO <= NFO_OUT.DB_MAX_OUTPUT_PORT_TYPE
F_AT <= F_AT.DB_MAX_OUTPUT_PORT_TYPE
BURST <= BURST.DB_MAX_OUTPUT_PORT_TYPE
SC_CNT <= SC_CNT.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= SYNC.DB_MAX_OUTPUT_PORT_TYPE
nPICTURE <= nPICTURE.DB_MAX_OUTPUT_PORT_TYPE
RC <= RC~reg0.DB_MAX_OUTPUT_PORT_TYPE
RESCL <= RESCL~reg0.DB_MAX_OUTPUT_PORT_TYPE
BLNK <= BLNK.DB_MAX_OUTPUT_PORT_TYPE
INT <= INT.DB_MAX_OUTPUT_PORT_TYPE
R2BOUT7 <= R2BOUT7~reg0.DB_MAX_OUTPUT_PORT_TYPE
Vo[0] <= V[0].DB_MAX_OUTPUT_PORT_TYPE
Vo[1] <= V[1].DB_MAX_OUTPUT_PORT_TYPE
Vo[2] <= V[2].DB_MAX_OUTPUT_PORT_TYPE
Vo[3] <= V[3].DB_MAX_OUTPUT_PORT_TYPE
Vo[4] <= V[4].DB_MAX_OUTPUT_PORT_TYPE
Vo[5] <= V[5].DB_MAX_OUTPUT_PORT_TYPE
Vo[6] <= V[6].DB_MAX_OUTPUT_PORT_TYPE
Vo[7] <= V[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL
Clk => W7_Q4.CLK
Clk => R7_Q4.CLK
Clk => W7_Q2.CLK
Clk => R7_Q2.CLK
Clk => W7_Q5.CLK
Clk => R7_Q5.CLK
Clk => W7_Q3.CLK
Clk => R7_Q3.CLK
Clk => W7_Q1.CLK
Clk => R7_Q1.CLK
Clk => TSTEP_LATCH.CLK
Clk => BLNK_LATCH.CLK
Clk => W7_FF.CLK
Clk => R7_FF.CLK
PCLK => W7_Q5.ENA
PCLK => R7_Q5.ENA
PCLK => W7_Q3.ENA
PCLK => R7_Q3.ENA
PCLK => W7_Q1.ENA
PCLK => R7_Q1.ENA
PCLK => TSTEP_LATCH.ENA
PCLK => BLNK_LATCH.ENA
nPCLK => ALE.IN0
nPCLK => W7_Q4.ENA
nPCLK => R7_Q4.ENA
nPCLK => W7_Q2.ENA
nPCLK => R7_Q2.ENA
Hnn0 => RD.IN0
Hn0 => ALE.IN1
R7 => R7_FF.OUTPUTSELECT
R7 => XRB.IN1
R7 => R7_Q1.IN1
W7 => W7_FF.OUTPUTSELECT
W7 => W7_Q1.IN1
BLNK => ALE.IN1
BLNK => RD.IN1
BLNK => BLNK_LATCH.DATAIN
PAD[8] => TH_MUX.IN1
PAD[9] => TH_MUX.IN1
PAD[10] => TH_MUX.IN1
PAD[11] => TH_MUX.IN1
PAD[12] => TH_MUX.IN0
PAD[13] => TH_MUX.IN1
TSTEP <= TSTEP.DB_MAX_OUTPUT_PORT_TYPE
PD_RB <= PD_RB.DB_MAX_OUTPUT_PORT_TYPE
DB_PAR <= DB_PAR.DB_MAX_OUTPUT_PORT_TYPE
ALE <= ALE.DB_MAX_OUTPUT_PORT_TYPE
WR <= WR.DB_MAX_OUTPUT_PORT_TYPE
RD <= RD.DB_MAX_OUTPUT_PORT_TYPE
XRB <= XRB.DB_MAX_OUTPUT_PORT_TYPE
TH_MUX <= TH_MUX.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|BG_COLOR:MOD_BG_COLOR
Clk => Clk.IN2
PCLK => BGC2[0].ENA
PCLK => BGC2[1].ENA
PCLK => BGC2[2].ENA
PCLK => BGC2[3].ENA
PCLK => THO1R.ENA
PCLK => F_AT_LATCH.ENA
PCLK => CLPB_LATCH.ENA
nPCLK => SRLOAD.IN0
nPCLK => STEP2.IN0
nPCLK => NEXT.IN0
nPCLK => BGC1[0].ENA
nPCLK => BGC1[1].ENA
nPCLK => BGC1[2].ENA
nPCLK => BGC1[3].ENA
Hnn0 => SRLOAD.IN1
Hnn0 => STEP.IN0
nCLPB => CLPB_LATCH.DATAIN
F_TA => PD_SR.IN1
F_AT => F_AT_LATCH.DATAIN
F_TB => SRLOAD.IN1
F_TB => STEP.IN1
N_FO => STEP2.IN1
PD[0] => PD[0].IN1
PD[1] => PD[1].IN1
PD[2] => PD[2].IN1
PD[3] => PD[3].IN1
PD[4] => PD[4].IN1
PD[5] => PD[5].IN1
PD[6] => PD[6].IN1
PD[7] => PD[7].IN1
THO1 => THO1R.DATAIN
TVO1 => ATSEL0.IN1
TVO1 => ATSEL0.IN1
TVO1 => ATSEL1.IN1
TVO1 => ATSEL1.IN1
TVO1 => ATSEL1.IN1
TVO1 => ATSEL1.IN1
TVO1 => ATSEL0.IN1
TVO1 => ATSEL0.IN1
DBIN[0] => FH.DATAB
DBIN[1] => FH.DATAB
DBIN[2] => FH.DATAB
W5_1 => FH.OUTPUTSELECT
W5_1 => FH.OUTPUTSELECT
W5_1 => FH.OUTPUTSELECT
RC => FH.OUTPUTSELECT
RC => FH.OUTPUTSELECT
RC => FH.OUTPUTSELECT
BGC[0] <= BGC.DB_MAX_OUTPUT_PORT_TYPE
BGC[1] <= BGC.DB_MAX_OUTPUT_PORT_TYPE
BGC[2] <= BGC.DB_MAX_OUTPUT_PORT_TYPE
BGC[3] <= BGC.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TA
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|BG_COLOR:MOD_BG_COLOR|SHIFTREG:SREG_TB
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|PAR_GEN:MOD_PAR_GEN
Clk => W62_1.CLK
Clk => EEVR1.CLK
Clk => Z_TV2.CLK
Clk => Z_TV1.CLK
Clk => TP[0].CLK
Clk => TP[1].CLK
Clk => TP[2].CLK
Clk => TP[3].CLK
Clk => TP[4].CLK
Clk => TP[5].CLK
Clk => TP[6].CLK
Clk => TP[7].CLK
Clk => TP[8].CLK
Clk => TP[9].CLK
Clk => TP[10].CLK
Clk => TP[11].CLK
Clk => PDIN[0].CLK
Clk => PDIN[1].CLK
Clk => PDIN[2].CLK
Clk => PDIN[3].CLK
Clk => PDIN[4].CLK
Clk => PDIN[5].CLK
Clk => PDIN[6].CLK
Clk => PDIN[7].CLK
Clk => OVR[0].CLK
Clk => OVR[1].CLK
Clk => OVR[2].CLK
Clk => OVR[3].CLK
Clk => TAL_LATCH.CLK
Clk => PAD[0]~reg0.CLK
Clk => PAD[1]~reg0.CLK
Clk => PAD[2]~reg0.CLK
Clk => PAD[3]~reg0.CLK
Clk => PAD[4]~reg0.CLK
Clk => PAD[5]~reg0.CLK
Clk => PAD[6]~reg0.CLK
Clk => PAD[7]~reg0.CLK
Clk => PAD[8]~reg0.CLK
Clk => PAD[9]~reg0.CLK
Clk => PAD[10]~reg0.CLK
Clk => PAD[11]~reg0.CLK
Clk => PAD[12]~reg0.CLK
Clk => PAD[13]~reg0.CLK
Clk => FVOIN[0].CLK
Clk => FVOIN[1].CLK
Clk => FVOIN[2].CLK
Clk => NTVD1.CLK
Clk => NTHD1.CLK
Clk => TVOIN[0].CLK
Clk => TVOIN[1].CLK
Clk => TVOIN[2].CLK
Clk => TVOIN[3].CLK
Clk => TVOIN[4].CLK
Clk => THOIN[0].CLK
Clk => THOIN[1].CLK
Clk => THOIN[2].CLK
Clk => THOIN[3].CLK
Clk => THOIN[4].CLK
Clk => W62_2.CLK
Clk => SCCNTR.CLK
Clk => EEVR2.CLK
Clk => TVZR.CLK
Clk => FVO[0].CLK
Clk => FVO[1].CLK
Clk => FVO[2].CLK
Clk => NTVD0.CLK
Clk => NTHD0.CLK
Clk => TVO[0].CLK
Clk => TVO[1].CLK
Clk => TVO[2].CLK
Clk => TVO[3].CLK
Clk => TVO[4].CLK
Clk => THO[0]~reg0.CLK
Clk => THO[1]~reg0.CLK
Clk => THO[2]~reg0.CLK
Clk => THO[3]~reg0.CLK
Clk => THO[4]~reg0.CLK
Clk => W62_FF.CLK
Clk => PDOUT[0].CLK
Clk => PDOUT[1].CLK
Clk => PDOUT[2].CLK
Clk => PDOUT[3].CLK
Clk => PDOUT[4].CLK
Clk => PDOUT[5].CLK
Clk => PDOUT[6].CLK
Clk => PDOUT[7].CLK
Clk => OBOUT[0].CLK
Clk => OBOUT[1].CLK
Clk => OBOUT[2].CLK
Clk => OBOUT[3].CLK
Clk => OBOUT[4].CLK
Clk => OBOUT[5].CLK
Clk => OBOUT[6].CLK
Clk => OBOUT[7].CLK
Clk => OVOUT[0].CLK
Clk => OVOUT[1].CLK
Clk => OVOUT[2].CLK
Clk => OVOUT[3].CLK
Clk => TV_IN.CLK
Clk => VINV_LATCH.CLK
Clk => FV[0].CLK
Clk => FV[1].CLK
Clk => FV[2].CLK
Clk => NTV.CLK
Clk => NTH.CLK
Clk => TV[0].CLK
Clk => TV[1].CLK
Clk => TV[2].CLK
Clk => TV[3].CLK
Clk => TV[4].CLK
Clk => TH[0].CLK
Clk => TH[1].CLK
Clk => TH[2].CLK
Clk => TH[3].CLK
Clk => TH[4].CLK
PCLK => THLOAD.IN1
PCLK => TVLOAD.IN1
PCLK => THSTEP.IN1
PCLK => TVSTEP.IN1
PCLK => always0.IN0
PCLK => PAD[0]~reg0.ENA
PCLK => PAD[1]~reg0.ENA
PCLK => PAD[2]~reg0.ENA
PCLK => PAD[3]~reg0.ENA
PCLK => PAD[4]~reg0.ENA
PCLK => PAD[5]~reg0.ENA
PCLK => PAD[6]~reg0.ENA
PCLK => PAD[7]~reg0.ENA
PCLK => PAD[8]~reg0.ENA
PCLK => PAD[9]~reg0.ENA
PCLK => PAD[10]~reg0.ENA
PCLK => PAD[11]~reg0.ENA
PCLK => PAD[12]~reg0.ENA
PCLK => PAD[13]~reg0.ENA
PCLK => FVOIN[0].ENA
PCLK => FVOIN[1].ENA
PCLK => FVOIN[2].ENA
PCLK => NTVD1.ENA
PCLK => NTHD1.ENA
PCLK => TVOIN[0].ENA
PCLK => TVOIN[1].ENA
PCLK => TVOIN[2].ENA
PCLK => TVOIN[3].ENA
PCLK => TVOIN[4].ENA
PCLK => THOIN[0].ENA
PCLK => THOIN[1].ENA
PCLK => THOIN[2].ENA
PCLK => THOIN[3].ENA
PCLK => THOIN[4].ENA
PCLK => W62_2.ENA
PCLK => SCCNTR.ENA
PCLK => EEVR2.ENA
PCLK => TVZR.ENA
nPCLK => TAL.IN1
nPCLK => always0.IN1
nPCLK => W62_1.ENA
nPCLK => EEVR1.ENA
nPCLK => Z_TV2.ENA
nPCLK => Z_TV1.ENA
nPCLK => TP[0].ENA
nPCLK => TP[1].ENA
nPCLK => TP[2].ENA
nPCLK => TP[3].ENA
nPCLK => TP[4].ENA
nPCLK => TP[5].ENA
nPCLK => TP[6].ENA
nPCLK => TP[7].ENA
nPCLK => TP[8].ENA
nPCLK => TP[9].ENA
nPCLK => TP[10].ENA
nPCLK => TP[11].ENA
nPCLK => PDIN[0].ENA
nPCLK => PDIN[1].ENA
nPCLK => PDIN[2].ENA
nPCLK => PDIN[3].ENA
nPCLK => PDIN[4].ENA
nPCLK => PDIN[5].ENA
nPCLK => PDIN[6].ENA
nPCLK => PDIN[7].ENA
nPCLK => OVR[0].ENA
nPCLK => OVR[1].ENA
nPCLK => OVR[2].ENA
nPCLK => OVR[3].ENA
nPCLK => TAL_LATCH.ENA
Hnn0 => THSTEP.IN0
Hnn0 => TAL_LATCH.IN0
NHn1 => PAQ.DATAB
NHn2 => PARR.IN0
nF_NT => TAL_LATCH.IN1
RC => always0.IN1
RC => TH.OUTPUTSELECT
RC => TH.OUTPUTSELECT
RC => TH.OUTPUTSELECT
RC => TH.OUTPUTSELECT
RC => TH.OUTPUTSELECT
RC => always0.IN1
RC => TV.OUTPUTSELECT
RC => TV.OUTPUTSELECT
RC => TV.OUTPUTSELECT
RC => TV.OUTPUTSELECT
RC => TV.OUTPUTSELECT
RC => NTH.OUTPUTSELECT
RC => always0.IN1
RC => NTV.OUTPUTSELECT
RC => always0.IN1
RC => FV.OUTPUTSELECT
RC => FV.OUTPUTSELECT
RC => FV.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
PAR_O => TP.OUTPUTSELECT
SH2 => always0.IN1
OV[0] => OVR[0].DATAIN
OV[1] => OVR[1].DATAIN
OV[2] => OVR[2].DATAIN
OV[3] => OVR[3].DATAIN
OB[0] => OBOUT[0].DATAIN
OB[1] => OBOUT[1].DATAIN
OB[2] => OBOUT[2].DATAIN
OB[3] => OBOUT[3].DATAIN
OB[4] => OBOUT[4].DATAIN
OB[5] => OBOUT[5].DATAIN
OB[6] => OBOUT[6].DATAIN
OB[7] => OBOUT[7].DATAIN
OB[7] => VINV_LATCH.DATAIN
PD[0] => PDIN[0].DATAIN
PD[1] => PDIN[1].DATAIN
PD[2] => PDIN[2].DATAIN
PD[3] => PDIN[3].DATAIN
PD[4] => PDIN[4].DATAIN
PD[5] => PDIN[5].DATAIN
PD[6] => PDIN[6].DATAIN
PD[7] => PDIN[7].DATAIN
DBIN[0] => PAQ[0].DATAB
DBIN[0] => TH.IN0
DBIN[0] => TV.IN0
DBIN[0] => NTH.IN0
DBIN[0] => FV.IN0
DBIN[1] => PAQ[1].DATAB
DBIN[1] => TH.IN0
DBIN[1] => TV.IN0
DBIN[1] => NTV.IN0
DBIN[1] => FV.IN0
DBIN[2] => PAQ[2].DATAB
DBIN[2] => TH.IN0
DBIN[2] => NTH.IN0
DBIN[2] => FV.IN0
DBIN[3] => PAQ[3].DATAB
DBIN[3] => TH.IN0
DBIN[3] => TH.IN0
DBIN[3] => TV.IN0
DBIN[3] => NTV.IN0
DBIN[4] => PAQ[4].DATAB
DBIN[4] => TH.IN0
DBIN[4] => TH.IN0
DBIN[4] => TV.IN0
DBIN[4] => FV.IN0
DBIN[5] => PAQ[5].DATAB
DBIN[5] => TH.IN0
DBIN[5] => TV.IN0
DBIN[5] => TV.IN0
DBIN[5] => FV.IN0
DBIN[6] => PAQ[6].DATAB
DBIN[6] => TH.IN0
DBIN[6] => TV.IN0
DBIN[6] => TV.IN0
DBIN[7] => PAQ[7].DATAB
DBIN[7] => TH.IN0
DBIN[7] => TV.IN0
DBIN[7] => TV.IN0
O8_16 => TP.OUTPUTSELECT
O8_16 => TP.OUTPUTSELECT
OBSEL => TP.DATAA
BGSEL => TP.DATAA
RESCL => TVLOAD.IN1
SC_CNT => SCCNTR.DATAIN
W0 => NTH.IN1
W0 => always0.IN0
W0 => NTV.IN1
W5_1 => always0.IN0
W5_1 => TH.IN1
W5_1 => TH.IN1
W5_1 => TH.IN1
W5_1 => TH.IN1
W5_1 => TH.IN1
W5_2 => always0.IN0
W5_2 => TV.IN1
W5_2 => TV.IN1
W5_2 => TV.IN1
W5_2 => TV.IN1
W5_2 => TV.IN1
W5_2 => always0.IN0
W5_2 => FV.IN1
W5_2 => FV.IN1
W5_2 => FV.IN1
W6_1 => TV.IN1
W6_1 => TV.IN1
W6_1 => NTH.IN1
W6_1 => always0.IN1
W6_1 => NTV.IN1
W6_1 => always0.IN1
W6_1 => FV.IN1
W6_1 => FV.IN1
W6_2 => always0.IN1
W6_2 => TH.IN1
W6_2 => TH.IN1
W6_2 => TH.IN1
W6_2 => TH.IN1
W6_2 => TH.IN1
W6_2 => always0.IN1
W6_2 => TV.IN1
W6_2 => TV.IN1
W6_2 => TV.IN1
W6_2 => W62_FF.OUTPUTSELECT
W6_2 => W62_1.IN1
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
F_AT => PAQ.OUTPUTSELECT
DB_PAR => PAQ[7].OUTPUTSELECT
DB_PAR => PAQ[6].OUTPUTSELECT
DB_PAR => PAQ[5].OUTPUTSELECT
DB_PAR => PAQ[4].OUTPUTSELECT
DB_PAR => PAQ[3].OUTPUTSELECT
DB_PAR => PAQ[2].OUTPUTSELECT
DB_PAR => PAQ[1].OUTPUTSELECT
DB_PAR => PAQ[0].OUTPUTSELECT
E_EV => TVSTEP.IN0
E_EV => EEVR1.DATAIN
TSTEP => THSTEP.IN1
TSTEP => TVSTEP.IN1
F_TB => THSTEP.IN1
I1_32 => TH_IN.IN0
BLNK => TH_IN.IN1
BLNK => THZB.IN1
BLNK => TVZB.IN1
BLNK => NTHCout.IN1
BLNK => NTVCout.IN1
BLNK => BFVO0.IN1
BLNK => PARR.IN1
BLNK => NBFVO1.IN1
BLNK => THZ.IN1
BLNK => TVZ.IN1
BLNK => FV_IN.IN1
BLNK => FVZ.IN1
PAD[0] <= PAD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[1] <= PAD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[2] <= PAD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[3] <= PAD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[4] <= PAD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[5] <= PAD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[6] <= PAD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[7] <= PAD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[8] <= PAD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[9] <= PAD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[10] <= PAD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[11] <= PAD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[12] <= PAD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PAD[13] <= PAD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
THO[0] <= THO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
THO[1] <= THO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
THO[2] <= THO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
THO[3] <= THO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
THO[4] <= THO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
TVO1 <= TVO[1].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_EVAL:MOD_OBJ_EVAL
Clk => LATCH5.CLK
Clk => LATCH3.CLK
Clk => LATCH1.CLK
Clk => SPR0_EV~reg0.CLK
Clk => SPR0_EV1.CLK
Clk => PD_FIFO~reg0.CLK
Clk => PD_FIFO2.CLK
Clk => PD_FIFO1.CLK
Clk => LATCH6.CLK
Clk => LATCH4.CLK
Clk => LATCH2.CLK
Clk => OBLATCH[0].CLK
Clk => OBLATCH[1].CLK
Clk => OBLATCH[2].CLK
Clk => OBLATCH[3].CLK
Clk => OBLATCH[4].CLK
Clk => OBLATCH[5].CLK
Clk => OBLATCH[6].CLK
Clk => OBLATCH[7].CLK
PCLK => LATCH6.ENA
PCLK => LATCH4.ENA
PCLK => LATCH2.ENA
PCLK => OBLATCH[0].ENA
PCLK => OBLATCH[1].ENA
PCLK => OBLATCH[2].ENA
PCLK => OBLATCH[3].ENA
PCLK => OBLATCH[4].ENA
PCLK => OBLATCH[5].ENA
PCLK => OBLATCH[6].ENA
PCLK => OBLATCH[7].ENA
nPCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => always0.IN0
nPCLK => always0.IN0
nPCLK => PD_FIFO2.ENA
nPCLK => PD_FIFO1.ENA
Hnn0 => always0.IN1
Hnn0 => PD_FIFO2.IN0
V[0] => Add0.IN16
V[1] => Add0.IN15
V[2] => Add0.IN14
V[3] => Add0.IN13
V[4] => Add0.IN12
V[5] => Add0.IN11
V[6] => Add0.IN10
V[7] => Add0.IN9
V[7] => OVZ.IN1
OB[0] => OBLATCH[0].DATAIN
OB[1] => OBLATCH[1].DATAIN
OB[2] => OBLATCH[2].DATAIN
OB[3] => OBLATCH[3].DATAIN
OB[4] => OBLATCH[4].DATAIN
OB[5] => OBLATCH[5].DATAIN
OB[6] => OBLATCH[6].DATAIN
OB[7] => OBLATCH[7].DATAIN
O8_16 => OVZ.IN1
I_OAM2 => DO_COPY.IN0
nVIS => DO_COPY.IN1
SPR_OV => DO_COPY.IN1
nF_NT => PD_FIFO2.IN1
S_EV => always0.IN1
PAR_O => always0.IN1
OV[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OV[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OV[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OV[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OMFG <= OMFG.DB_MAX_OUTPUT_PORT_TYPE
PD_FIFO <= PD_FIFO~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPR0_EV <= SPR0_EV~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OAM:MOD_OAM
Clk => Clk.IN2
PCLK => WE_EN.IN0
PCLK => W4Q5.ENA
PCLK => W4Q3.ENA
PCLK => W4Q1.ENA
nPCLK => OMSTEP.IN1
nPCLK => OMSTEP.IN1
nPCLK => ORES.IN1
nPCLK => OSTEP.IN1
nPCLK => SPR_OVERFLOW.IN0
nPCLK => always0.IN0
nPCLK => OAM2ADR1[0].ENA
nPCLK => OAM2ADR1[1].ENA
nPCLK => OAM2ADR1[2].ENA
nPCLK => OAM2ADR1[3].ENA
nPCLK => OAM2ADR1[4].ENA
nPCLK => TMV_LATCH.ENA
nPCLK => OMV_LATCH.ENA
nPCLK => OMFG_LATCH.ENA
nPCLK => OVF_LATCH.ENA
nPCLK => OSTEP3.ENA
nPCLK => OSTEP2.ENA
nPCLK => OSTEP1.ENA
nPCLK => ORES_LATCH.ENA
nPCLK => OMSTEP2.ENA
nPCLK => OMSTEP1.ENA
nPCLK => OB[0]~reg0.ENA
nPCLK => OB[1]~reg0.ENA
nPCLK => OB[2]~reg0.ENA
nPCLK => OB[3]~reg0.ENA
nPCLK => OB[4]~reg0.ENA
nPCLK => OB[5]~reg0.ENA
nPCLK => OB[6]~reg0.ENA
nPCLK => OB[7]~reg0.ENA
nPCLK => W4Q4.ENA
nPCLK => W4Q2.ENA
Hnn0 => OAP.IN0
Hnn0 => OMSTEP2.IN1
Hnn0 => WE_EN.IN1
Hn0 => OSTEP.IN1
Hn0 => SPR_OVERFLOW.IN1
NHn2 => OSTEP.IN0
BLNK => WE_EN.IN1
BLNK => MODE4.IN0
BLNK => comb.IN0
BLNK => always0.IN1
BLNK => OAP.IN1
nVIS => WE_EN.IN1
nVIS => OAP.IN1
nVIS => OMSTEP2.IN0
W3 => always0.IN0
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => OAM1ADR.OUTPUTSELECT
W3 => always0.IN1
W4 => W4FF.OUTPUTSELECT
W4 => W4Q1.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => comb.IN1
I_OAM2 => SPR_OV.OUTPUTSELECT
I_OAM2 => OMSTEP2.IN1
I_OAM2 => OSTEP2.DATAIN
nEVAL => OSTEP1.IN1
nEVAL => ORES_LATCH.DATAIN
PAR_O => OSTEP.IN1
PAR_O => always0.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
PAR_O => OAM1ADR.IN1
OMFG => MODE4.IN1
OMFG => OMFG_LATCH.DATAIN
OMFG => OSTEP3.DATAIN
RESCL => R2BOUT5.OUTPUTSELECT
DBIN[0] => DBIN[0].IN1
DBIN[1] => DBIN[1].IN1
DBIN[2] => DBIN[2].IN1
DBIN[3] => DBIN[3].IN1
DBIN[4] => DBIN[4].IN1
DBIN[5] => DBIN[5].IN1
DBIN[6] => DBIN[6].IN1
DBIN[7] => DBIN[7].IN1
OB[0] <= OB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[1] <= OB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[2] <= OB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[3] <= OB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[4] <= OB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[5] <= OB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[6] <= OB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OB[7] <= OB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R2BOUT5 <= R2BOUT5~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPR_OV <= SPR_OV~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_i6h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i6h1:auto_generated.data_a[0]
data_a[1] => altsyncram_i6h1:auto_generated.data_a[1]
data_a[2] => altsyncram_i6h1:auto_generated.data_a[2]
data_a[3] => altsyncram_i6h1:auto_generated.data_a[3]
data_a[4] => altsyncram_i6h1:auto_generated.data_a[4]
data_a[5] => altsyncram_i6h1:auto_generated.data_a[5]
data_a[6] => altsyncram_i6h1:auto_generated.data_a[6]
data_a[7] => altsyncram_i6h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i6h1:auto_generated.address_a[0]
address_a[1] => altsyncram_i6h1:auto_generated.address_a[1]
address_a[2] => altsyncram_i6h1:auto_generated.address_a[2]
address_a[3] => altsyncram_i6h1:auto_generated.address_a[3]
address_a[4] => altsyncram_i6h1:auto_generated.address_a[4]
address_a[5] => altsyncram_i6h1:auto_generated.address_a[5]
address_a[6] => altsyncram_i6h1:auto_generated.address_a[6]
address_a[7] => altsyncram_i6h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i6h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i6h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_i6h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_i6h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_i6h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_i6h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_i6h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_i6h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_i6h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM_RAM:MOD_OAM_RAM|altsyncram:altsyncram_component|altsyncram_i6h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_n4h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n4h1:auto_generated.data_a[0]
data_a[1] => altsyncram_n4h1:auto_generated.data_a[1]
data_a[2] => altsyncram_n4h1:auto_generated.data_a[2]
data_a[3] => altsyncram_n4h1:auto_generated.data_a[3]
data_a[4] => altsyncram_n4h1:auto_generated.data_a[4]
data_a[5] => altsyncram_n4h1:auto_generated.data_a[5]
data_a[6] => altsyncram_n4h1:auto_generated.data_a[6]
data_a[7] => altsyncram_n4h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n4h1:auto_generated.address_a[0]
address_a[1] => altsyncram_n4h1:auto_generated.address_a[1]
address_a[2] => altsyncram_n4h1:auto_generated.address_a[2]
address_a[3] => altsyncram_n4h1:auto_generated.address_a[3]
address_a[4] => altsyncram_n4h1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n4h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n4h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_n4h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_n4h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_n4h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_n4h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_n4h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_n4h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_n4h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|russian_core|RP2C02:PPU|OAM:MOD_OAM|OAM2_RAM:MOD_OAM2_RAM|altsyncram:altsyncram_component|altsyncram_n4h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO
Clk => Clk.IN24
PCLK => PCLK.IN8
nPCLK => nPCLK.IN24
Hnn[0] => SH7.IN0
Hnn[0] => SH2.IN0
Hnn[1] => SH2.IN1
Hnn[1] => SH7.IN1
Hnn[1] => SH5.IN1
Hnn[2] => SH5.IN1
Hnn[2] => SH7.IN1
Hnn[2] => SH2.IN1
Hnn[2] => SH3.IN1
Hnn[3] => SEL_LATCH.IN0
Hnn[3] => SEL_LATCH.IN0
Hnn[3] => SEL_LATCH.IN0
Hnn[3] => SEL_LATCH.IN0
Hnn[4] => SEL_LATCH.IN1
Hnn[4] => SEL_LATCH.IN1
Hnn[4] => SEL_LATCH.IN1
Hnn[4] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
Hnn[5] => SEL_LATCH.IN1
HPOS_0 => ZPOS[0].DATAIN
PAR_O => SH2.IN1
PAR_O => SH7.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
CLPO => SPR.IN1
nVIS => nVIS.IN8
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD_FIFO => SDATA.IN1
PD[0] => MIRR_MUX[7].DATAB
PD[0] => MIRR_MUX[0].DATAA
PD[1] => MIRR_MUX[6].DATAB
PD[1] => MIRR_MUX[1].DATAA
PD[2] => MIRR_MUX[5].DATAB
PD[2] => MIRR_MUX[2].DATAA
PD[3] => MIRR_MUX[4].DATAB
PD[3] => MIRR_MUX[3].DATAA
PD[4] => MIRR_MUX[4].DATAA
PD[4] => MIRR_MUX[3].DATAB
PD[5] => MIRR_MUX[5].DATAA
PD[5] => MIRR_MUX[2].DATAB
PD[6] => MIRR_MUX[6].DATAA
PD[6] => MIRR_MUX[1].DATAB
PD[7] => MIRR_MUX[7].DATAA
PD[7] => MIRR_MUX[0].DATAB
OB[0] => OB[0].IN8
OB[1] => OB[1].IN8
OB[2] => OB[2].IN8
OB[3] => OB[3].IN8
OB[4] => OB[4].IN8
OB[5] => OB[5].IN8
OB[6] => OB[6].IN8
OB[7] => OB[7].IN8
nSPR0HIT <= SPR0HIT_LATCH.DB_MAX_OUTPUT_PORT_TYPE
SH2 <= SH2~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZCOL[0] <= ZCOL.DB_MAX_OUTPUT_PORT_TYPE
ZCOL[1] <= ZCOL.DB_MAX_OUTPUT_PORT_TYPE
ZCOL[2] <= ZCOL.DB_MAX_OUTPUT_PORT_TYPE
ZCOL[3] <= ZCOL.DB_MAX_OUTPUT_PORT_TYPE
ZCOL[4] <= ZCOL.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT0
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT1
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT2
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT3
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT4
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT5
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT6
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|FIFO_HPOSCNT:HPOSCNT7
Clk => EN~reg0.CLK
Clk => CNT1[0].CLK
Clk => CNT1[1].CLK
Clk => CNT1[2].CLK
Clk => CNT1[3].CLK
Clk => CNT1[4].CLK
Clk => CNT1[5].CLK
Clk => CNT1[6].CLK
Clk => CNT1[7].CLK
Clk => CNT[0].CLK
Clk => CNT[1].CLK
Clk => CNT[2].CLK
Clk => CNT[3].CLK
Clk => CNT[4].CLK
Clk => CNT[5].CLK
Clk => CNT[6].CLK
Clk => CNT[7].CLK
Clk => ZH_FF.CLK
PCLK => STEP.IN1
PCLK => always0.IN1
nPCLK => always0.IN0
nPCLK => EN~reg0.ENA
OB[0] => CNT.DATAB
OB[1] => CNT.DATAB
OB[2] => CNT.DATAB
OB[3] => CNT.DATAB
OB[4] => CNT.DATAB
OB[5] => CNT.DATAB
OB[6] => CNT.DATAB
OB[7] => CNT.DATAB
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => CNT.OUTPUTSELECT
LOAD => always0.IN1
nVIS => EN.IN1
n0_H => always0.IN1
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_0B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_1B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_2B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_3B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_4B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_5B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_6B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7A
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|OBJ_FIFO:MOD_OBJ_FIFO|SHIFTREG:SREG_7B
Clk => QS[0].CLK
Clk => QS[1].CLK
Clk => QS[2].CLK
Clk => QS[3].CLK
Clk => QS[4].CLK
Clk => QS[5].CLK
Clk => QS[6].CLK
Clk => QS[7].CLK
Clk => QS_IN[0].CLK
Clk => QS_IN[1].CLK
Clk => QS_IN[2].CLK
Clk => QS_IN[3].CLK
Clk => QS_IN[4].CLK
Clk => QS_IN[5].CLK
Clk => QS_IN[6].CLK
Clk => QS_IN[7].CLK
NEXT => QS[0].ENA
NEXT => QS[1].ENA
NEXT => QS[2].ENA
NEXT => QS[3].ENA
NEXT => QS[4].ENA
NEXT => QS[5].ENA
NEXT => QS[6].ENA
NEXT => QS[7].ENA
STEP => always0.IN0
LOAD => always0.IN1
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
LOAD => QS_IN.OUTPUTSELECT
D[0] => QS_IN.DATAB
D[1] => QS_IN.DATAB
D[2] => QS_IN.DATAB
D[3] => QS_IN.DATAB
D[4] => QS_IN.DATAB
D[5] => QS_IN.DATAB
D[6] => QS_IN.DATAB
D[7] => QS_IN.DATAB
Q <= QS[7].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|VID_MUX:MOD_VID_MUX
Clk => OCOLN.CLK
Clk => ZCOL_LATCH.CLK
Clk => BGC_LATCH.CLK
Clk => STEP2[0].CLK
Clk => STEP2[1].CLK
Clk => STEP2[2].CLK
Clk => STEP2[3].CLK
Clk => STEP3[0].CLK
Clk => STEP3[1].CLK
Clk => STEP3[2].CLK
Clk => STEP3[3].CLK
Clk => STEP3[4].CLK
Clk => THO_LATCH[0].CLK
Clk => THO_LATCH[1].CLK
Clk => THO_LATCH[2].CLK
Clk => THO_LATCH[3].CLK
Clk => THO_LATCH[4].CLK
Clk => ZCOLN[0].CLK
Clk => ZCOLN[1].CLK
Clk => ZCOLN[2].CLK
Clk => ZCOLN[3].CLK
Clk => ZCOLN[4].CLK
Clk => R2BOUT6~reg0.CLK
PCLK => always0.IN0
PCLK => STEP3[0].ENA
PCLK => STEP3[1].ENA
PCLK => STEP3[2].ENA
PCLK => STEP3[3].ENA
PCLK => STEP3[4].ENA
PCLK => THO_LATCH[0].ENA
PCLK => THO_LATCH[1].ENA
PCLK => THO_LATCH[2].ENA
PCLK => THO_LATCH[3].ENA
PCLK => THO_LATCH[4].ENA
PCLK => ZCOLN[0].ENA
PCLK => ZCOLN[1].ENA
PCLK => ZCOLN[2].ENA
PCLK => ZCOLN[3].ENA
PCLK => ZCOLN[4].ENA
nPCLK => OCOLN.ENA
nPCLK => ZCOL_LATCH.ENA
nPCLK => BGC_LATCH.ENA
nPCLK => STEP2[0].ENA
nPCLK => STEP2[1].ENA
nPCLK => STEP2[2].ENA
nPCLK => STEP2[3].ENA
BGC[0] => always0.IN0
BGC[0] => STEP2.DATAA
BGC[1] => always0.IN1
BGC[1] => STEP2.DATAA
BGC[2] => STEP2.DATAA
BGC[3] => STEP2.DATAA
ZCOL[0] => ZCOLN[0].DATAIN
ZCOL[1] => ZCOLN[1].DATAIN
ZCOL[2] => ZCOLN[2].DATAIN
ZCOL[3] => ZCOLN[3].DATAIN
ZCOL[4] => ZCOLN[4].DATAIN
THO[0] => THO_LATCH[0].DATAIN
THO[1] => THO_LATCH[1].DATAIN
THO[2] => THO_LATCH[2].DATAIN
THO[3] => THO_LATCH[3].DATAIN
THO[4] => THO_LATCH[4].DATAIN
nVIS => always0.IN1
SPR0_EV => always0.IN1
nSPR0HIT => always0.IN1
RESCL => R2BOUT6.OUTPUTSELECT
TH_MUX => CGA.OUTPUTSELECT
TH_MUX => CGA.OUTPUTSELECT
TH_MUX => CGA.OUTPUTSELECT
TH_MUX => CGA.OUTPUTSELECT
TH_MUX => CGA.OUTPUTSELECT
CGA[0] <= CGA.DB_MAX_OUTPUT_PORT_TYPE
CGA[1] <= CGA.DB_MAX_OUTPUT_PORT_TYPE
CGA[2] <= CGA.DB_MAX_OUTPUT_PORT_TYPE
CGA[3] <= CGA.DB_MAX_OUTPUT_PORT_TYPE
CGA[4] <= CGA.DB_MAX_OUTPUT_PORT_TYPE
R2BOUT6 <= R2BOUT6~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE
Clk => Clk.IN2
PCLK => PIX.OUTPUTSELECT
PCLK => PIX.OUTPUTSELECT
PCLK => PIX.OUTPUTSELECT
PCLK => PIX.OUTPUTSELECT
PCLK => PIX.OUTPUTSELECT
PCLK => PIX.OUTPUTSELECT
PCLK => DB_PARR.ENA
nPCLK => PICTURER.ENA
R7 => RPIX.IN0
TH_MUX => RPIX.IN1
TH_MUX => comb.IN1
nPICTURE => nB_W.IN1
nPICTURE => PICTURER.DATAIN
B_W => nB_W.IN1
DB_PAR => DB_PARR.DATAIN
CGA[0] => CGA[0].IN1
CGA[1] => CGA[1].IN1
CGA[2] => CGA[2].IN1
CGA[3] => CGA[3].IN1
CGA[4] => CGAH.IN1
DBIN[0] => DBIN[0].IN1
DBIN[1] => DBIN[1].IN1
DBIN[2] => DBIN[2].IN1
DBIN[3] => DBIN[3].IN1
DBIN[4] => DBIN[4].IN1
DBIN[5] => DBIN[5].IN1
RPIX <= RPIX.DB_MAX_OUTPUT_PORT_TYPE
PIX[0] <= PIX[0].DB_MAX_OUTPUT_PORT_TYPE
PIX[1] <= PIX[1].DB_MAX_OUTPUT_PORT_TYPE
PIX[2] <= PIX[2].DB_MAX_OUTPUT_PORT_TYPE
PIX[3] <= PIX[3].DB_MAX_OUTPUT_PORT_TYPE
PIX[4] <= PIX[4].DB_MAX_OUTPUT_PORT_TYPE
PIX[5] <= PIX[5].DB_MAX_OUTPUT_PORT_TYPE
RGB[0] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[3] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[4] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[5] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[6] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[7] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[8] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[9] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[10] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[11] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[12] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[13] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[14] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[15] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[16] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[17] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[18] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[19] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[20] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[21] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[22] <= RGB.DB_MAX_OUTPUT_PORT_TYPE
RGB[23] <= RGB.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a


|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_0eg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0eg1:auto_generated.data_a[0]
data_a[1] => altsyncram_0eg1:auto_generated.data_a[1]
data_a[2] => altsyncram_0eg1:auto_generated.data_a[2]
data_a[3] => altsyncram_0eg1:auto_generated.data_a[3]
data_a[4] => altsyncram_0eg1:auto_generated.data_a[4]
data_a[5] => altsyncram_0eg1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0eg1:auto_generated.address_a[0]
address_a[1] => altsyncram_0eg1:auto_generated.address_a[1]
address_a[2] => altsyncram_0eg1:auto_generated.address_a[2]
address_a[3] => altsyncram_0eg1:auto_generated.address_a[3]
address_a[4] => altsyncram_0eg1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0eg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0eg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0eg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_0eg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_0eg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_0eg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_0eg1:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RAM:MOD_PALETTE_RAM|altsyncram:altsyncram_component|altsyncram_0eg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE


|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o2f1:auto_generated.address_a[0]
address_a[1] => altsyncram_o2f1:auto_generated.address_a[1]
address_a[2] => altsyncram_o2f1:auto_generated.address_a[2]
address_a[3] => altsyncram_o2f1:auto_generated.address_a[3]
address_a[4] => altsyncram_o2f1:auto_generated.address_a[4]
address_a[5] => altsyncram_o2f1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o2f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o2f1:auto_generated.q_a[0]
q_a[1] <= altsyncram_o2f1:auto_generated.q_a[1]
q_a[2] <= altsyncram_o2f1:auto_generated.q_a[2]
q_a[3] <= altsyncram_o2f1:auto_generated.q_a[3]
q_a[4] <= altsyncram_o2f1:auto_generated.q_a[4]
q_a[5] <= altsyncram_o2f1:auto_generated.q_a[5]
q_a[6] <= altsyncram_o2f1:auto_generated.q_a[6]
q_a[7] <= altsyncram_o2f1:auto_generated.q_a[7]
q_a[8] <= altsyncram_o2f1:auto_generated.q_a[8]
q_a[9] <= altsyncram_o2f1:auto_generated.q_a[9]
q_a[10] <= altsyncram_o2f1:auto_generated.q_a[10]
q_a[11] <= altsyncram_o2f1:auto_generated.q_a[11]
q_a[12] <= altsyncram_o2f1:auto_generated.q_a[12]
q_a[13] <= altsyncram_o2f1:auto_generated.q_a[13]
q_a[14] <= altsyncram_o2f1:auto_generated.q_a[14]
q_a[15] <= altsyncram_o2f1:auto_generated.q_a[15]
q_a[16] <= altsyncram_o2f1:auto_generated.q_a[16]
q_a[17] <= altsyncram_o2f1:auto_generated.q_a[17]
q_a[18] <= altsyncram_o2f1:auto_generated.q_a[18]
q_a[19] <= altsyncram_o2f1:auto_generated.q_a[19]
q_a[20] <= altsyncram_o2f1:auto_generated.q_a[20]
q_a[21] <= altsyncram_o2f1:auto_generated.q_a[21]
q_a[22] <= altsyncram_o2f1:auto_generated.q_a[22]
q_a[23] <= altsyncram_o2f1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|russian_core|RP2C02:PPU|PALETTE:MOD_PALETTE|PALETTE_RGB_TABLE:MOD_RGB_TABLE|altsyncram:altsyncram_component|altsyncram_o2f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|russian_core|nbitlatch:ppulatch
data[0] => Q[0]$latch.DATAIN
data[1] => Q[1]$latch.DATAIN
data[2] => Q[2]$latch.DATAIN
data[3] => Q[3]$latch.DATAIN
data[4] => Q[4]$latch.DATAIN
data[5] => Q[5]$latch.DATAIN
data[6] => Q[6]$latch.DATAIN
data[7] => Q[7]$latch.DATAIN
latch_enable => always0.IN0
outputenablen => always0.IN1
Q[0] <= Q[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|singleportram:vram
clk => ~NO_FANOUT~
address[0] => memory.RADDR
address[0] => memory.WADDR
address[1] => memory.RADDR1
address[1] => memory.WADDR1
address[2] => memory.RADDR2
address[2] => memory.WADDR2
address[3] => memory.RADDR3
address[3] => memory.WADDR3
address[4] => memory.RADDR4
address[4] => memory.WADDR4
address[5] => memory.RADDR5
address[5] => memory.WADDR5
address[6] => memory.RADDR6
address[6] => memory.WADDR6
address[7] => memory.RADDR7
address[7] => memory.WADDR7
address[8] => memory.RADDR8
address[8] => memory.WADDR8
address[9] => memory.RADDR9
address[9] => memory.WADDR9
address[10] => memory.RADDR10
address[10] => memory.WADDR10
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
csn => always0.IN0
csn => always0.IN0
wen => always0.IN1
wen => always0.IN1
oen => always0.IN1
oen => always0.IN1


|russian_core|singleportram:wram
clk => ~NO_FANOUT~
address[0] => memory.RADDR
address[0] => memory.WADDR
address[1] => memory.RADDR1
address[1] => memory.WADDR1
address[2] => memory.RADDR2
address[2] => memory.WADDR2
address[3] => memory.RADDR3
address[3] => memory.WADDR3
address[4] => memory.RADDR4
address[4] => memory.WADDR4
address[5] => memory.RADDR5
address[5] => memory.WADDR5
address[6] => memory.RADDR6
address[6] => memory.WADDR6
address[7] => memory.RADDR7
address[7] => memory.WADDR7
address[8] => memory.RADDR8
address[8] => memory.WADDR8
address[9] => memory.RADDR9
address[9] => memory.WADDR9
address[10] => memory.RADDR10
address[10] => memory.WADDR10
data[0] <> data[0]
data[1] <> data[1]
data[2] <> data[2]
data[3] <> data[3]
data[4] <> data[4]
data[5] <> data[5]
data[6] <> data[6]
data[7] <> data[7]
csn => always0.IN0
csn => always0.IN0
wen => always0.IN1
wen => always0.IN1
oen => always0.IN1
oen => always0.IN1


|russian_core|ls139:dmx
A[0] => Mux0.IN2
A[0] => Mux1.IN2
A[0] => Mux2.IN2
A[0] => Mux3.IN2
A[1] => Mux0.IN1
A[1] => Mux1.IN1
A[1] => Mux2.IN1
A[1] => Mux3.IN1
B[0] => Mux4.IN2
B[0] => Mux5.IN2
B[0] => Mux6.IN2
B[0] => Mux7.IN2
B[1] => Mux4.IN1
B[1] => Mux5.IN1
B[1] => Mux6.IN1
B[1] => Mux7.IN1
G1n => Mux0.IN3
G1n => Mux1.IN3
G1n => Mux2.IN3
G1n => Mux0.IN4
G1n => Mux1.IN4
G1n => Mux3.IN3
G1n => Mux0.IN5
G1n => Mux2.IN4
G1n => Mux3.IN4
G1n => Mux1.IN5
G1n => Mux2.IN5
G1n => Mux3.IN5
G2n => Mux4.IN3
G2n => Mux5.IN3
G2n => Mux6.IN3
G2n => Mux4.IN4
G2n => Mux5.IN4
G2n => Mux7.IN3
G2n => Mux4.IN5
G2n => Mux6.IN4
G2n => Mux7.IN4
G2n => Mux5.IN5
G2n => Mux6.IN5
G2n => Mux7.IN5
Y1[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y1[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y1[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y1[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Y2[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y2[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y2[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y2[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


