{"Source Block": ["oh/elink/hdl/etx_io.v@61:71@HdlIdDef", "   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n   wire \t  tx_wr_wait_async;\n   wire \t  tx_rd_wait_async;\n   wire \t  firstedge;\n   \n`define IDLE    3'b000\n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@62:72", "   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n   wire \t  tx_wr_wait_async;\n   wire \t  tx_rd_wait_async;\n   wire \t  firstedge;\n   \n`define IDLE    3'b000\n`define CYCLE1  3'b001\n"], ["oh/elink/hdl/etx_io.v@63:73", "   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n   wire \t  tx_wr_wait_async;\n   wire \t  tx_rd_wait_async;\n   wire \t  firstedge;\n   \n`define IDLE    3'b000\n`define CYCLE1  3'b001\n`define CYCLE2  3'b010\n"], ["oh/elink/hdl/etx_io.v@59:69", "   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n   wire \t  tx_wr_wait_async;\n   wire \t  tx_rd_wait_async;\n   wire \t  firstedge;\n"], ["oh/elink/hdl/etx_io.v@58:68", "   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n  \n   wire \t  tx_new_frame;\n   wire \t  tx_wr_wait_async;\n   wire \t  tx_rd_wait_async;\n"]], "Diff Content": {"Delete": [[66, "   wire \t  tx_new_frame;\n"]], "Add": [[66, "   wire [15:0] \t  tx_data_mux;   \n"], [66, "   wire \t  txo_frame_ddr;\n"], [66, "   wire \t  txo_lclk90;   \n"]]}}