static T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_1 * V_9 ;\r\nT_1 V_10 = 0 ;\r\nint V_11 ;\r\nif ( V_6 -> V_12 >= V_13 )\r\nreturn V_10 ;\r\nif ( V_8 -> V_14 & V_15 )\r\nreturn V_10 ;\r\nif ( V_8 -> V_14 & V_16 )\r\nreturn V_10 ;\r\nV_11 = - 1 ;\r\nF_3 (clone_encoder, &dev->mode_config.encoder_list, head) {\r\nstruct V_8 * V_17 = F_2 ( V_9 ) ;\r\nV_11 ++ ;\r\nif ( V_9 == V_2 )\r\ncontinue;\r\nif ( V_17 -> V_14 & ( V_15 ) )\r\ncontinue;\r\nif ( V_17 -> V_14 & V_16 )\r\ncontinue;\r\nelse\r\nV_10 |= ( 1 << V_11 ) ;\r\n}\r\nreturn V_10 ;\r\n}\r\nvoid F_4 ( struct V_3 * V_4 )\r\n{\r\nstruct V_1 * V_2 ;\r\nF_3 (encoder, &dev->mode_config.encoder_list, head) {\r\nV_2 -> V_18 = F_1 ( V_2 ) ;\r\n}\r\n}\r\nT_1\r\nF_5 ( struct V_3 * V_4 , T_1 V_19 , T_2 V_20 )\r\n{\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nT_1 V_21 = 0 ;\r\nswitch ( V_19 ) {\r\ncase V_22 :\r\ncase V_23 :\r\ncase V_24 :\r\ncase V_25 :\r\ncase V_26 :\r\nswitch ( V_20 ) {\r\ncase 1 :\r\nif ( ( V_6 -> V_12 == V_27 ) ||\r\n( V_6 -> V_12 == V_28 ) ||\r\n( V_6 -> V_12 == V_29 ) )\r\nV_21 = V_30 ;\r\nelse if ( F_6 ( V_6 ) )\r\nV_21 = V_31 ;\r\nelse\r\nV_21 = V_32 ;\r\nbreak;\r\ncase 2 :\r\nif ( F_6 ( V_6 ) )\r\nV_21 = V_33 ;\r\nelse {\r\nV_21 = V_30 ;\r\n}\r\nbreak;\r\ncase 3 :\r\nif ( F_6 ( V_6 ) )\r\nV_21 = V_34 ;\r\nelse\r\nV_21 = V_35 ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_36 :\r\nif ( F_6 ( V_6 ) )\r\nV_21 = V_37 ;\r\nelse\r\nV_21 = V_38 ;\r\nbreak;\r\ncase V_39 :\r\nif ( ( V_6 -> V_12 == V_27 ) ||\r\n( V_6 -> V_12 == V_28 ) ||\r\n( V_6 -> V_12 == V_29 ) )\r\nV_21 = V_35 ;\r\nelse if ( F_6 ( V_6 ) )\r\nV_21 = V_40 ;\r\nelse\r\nV_21 = V_41 ;\r\nbreak;\r\ncase V_42 :\r\ncase V_16 :\r\nif ( ( V_6 -> V_12 == V_43 ) ||\r\n( V_6 -> V_12 == V_44 ) ||\r\n( V_6 -> V_12 == V_45 ) )\r\nV_21 = V_46 ;\r\nelse if ( F_6 ( V_6 ) )\r\nV_21 = V_34 ;\r\nelse\r\nV_21 = V_35 ;\r\nbreak;\r\ncase V_47 :\r\nV_21 = V_37 ;\r\nbreak;\r\n}\r\nreturn V_21 ;\r\n}\r\nstatic void F_7 ( struct V_8 * V_8 ,\r\nstruct V_48 * V_49 )\r\n{\r\nstruct V_3 * V_4 = V_8 -> V_50 . V_4 ;\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nbool V_51 = false ;\r\nif ( ! ( V_8 -> V_14 & ( V_15 ) ) )\r\nreturn;\r\nif ( V_52 == 0 ) {\r\nreturn;\r\n} else if ( V_52 == 1 ) {\r\nV_51 = true ;\r\n} else if ( V_52 == - 1 ) {\r\nif ( ( V_6 -> V_53 -> V_54 == 0x9583 ) &&\r\n( V_6 -> V_53 -> V_55 == 0x1734 ) &&\r\n( V_6 -> V_53 -> V_56 == 0x1107 ) )\r\nV_51 = false ;\r\n#ifndef F_8\r\nelse if ( V_6 -> V_12 < V_13 )\r\nV_51 = false ;\r\n#endif\r\nelse\r\nV_51 = true ;\r\n}\r\nif ( V_51 ) {\r\nif ( V_6 -> V_57 )\r\nF_9 ( V_8 , V_49 ) ;\r\nelse\r\nF_10 ( V_8 , V_49 ) ;\r\nV_6 -> V_58 . V_59 = V_8 ;\r\n}\r\n}\r\nvoid\r\nF_11 ( struct V_3 * V_4 )\r\n{\r\nstruct V_48 * V_49 ;\r\nstruct V_60 * V_60 ;\r\nstruct V_1 * V_2 ;\r\nstruct V_8 * V_8 ;\r\nF_3 (connector, &dev->mode_config.connector_list, head) {\r\nV_60 = F_12 ( V_49 ) ;\r\nF_3 (encoder, &dev->mode_config.encoder_list, head) {\r\nV_8 = F_2 ( V_2 ) ;\r\nif ( V_8 -> V_14 & V_60 -> V_14 ) {\r\nF_13 ( V_49 , V_2 ) ;\r\nif ( V_8 -> V_14 & ( V_15 ) )\r\nF_7 ( V_8 , V_49 ) ;\r\n}\r\n}\r\n}\r\n}\r\nvoid F_14 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_48 * V_49 ;\r\nF_3 (connector, &dev->mode_config.connector_list, head) {\r\nif ( V_49 -> V_2 == V_2 ) {\r\nstruct V_60 * V_60 = F_12 ( V_49 ) ;\r\nV_8 -> V_61 = V_8 -> V_14 & V_60 -> V_14 ;\r\nF_15 ( L_1 ,\r\nV_8 -> V_61 , V_8 -> V_14 ,\r\nV_60 -> V_14 , V_2 -> V_62 ) ;\r\n}\r\n}\r\n}\r\nstruct V_48 *\r\nF_16 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_48 * V_49 ;\r\nstruct V_60 * V_60 ;\r\nF_3 (connector, &dev->mode_config.connector_list, head) {\r\nV_60 = F_12 ( V_49 ) ;\r\nif ( V_8 -> V_63 ) {\r\nstruct V_64 * V_65 ;\r\nif ( ! V_60 -> V_66 )\r\ncontinue;\r\nV_65 = V_8 -> V_67 ;\r\nif ( V_65 -> V_49 == V_60 -> V_68 )\r\nreturn V_49 ;\r\n} else if ( V_8 -> V_61 & V_60 -> V_14 )\r\nreturn V_49 ;\r\n}\r\nreturn NULL ;\r\n}\r\nstruct V_48 *\r\nF_17 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_48 * V_49 ;\r\nstruct V_60 * V_60 ;\r\nF_3 (connector, &dev->mode_config.connector_list, head) {\r\nV_60 = F_12 ( V_49 ) ;\r\nif ( V_8 -> V_14 & V_60 -> V_14 )\r\nreturn V_49 ;\r\n}\r\nreturn NULL ;\r\n}\r\nstruct V_1 * F_18 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_1 * V_69 ;\r\nstruct V_8 * V_70 ;\r\nif ( V_8 -> V_71 )\r\nreturn NULL ;\r\nF_3 (other_encoder, &dev->mode_config.encoder_list, head) {\r\nif ( V_69 == V_2 )\r\ncontinue;\r\nV_70 = F_2 ( V_69 ) ;\r\nif ( V_70 -> V_71 &&\r\n( V_8 -> V_14 & V_70 -> V_14 ) )\r\nreturn V_69 ;\r\n}\r\nreturn NULL ;\r\n}\r\nT_3 F_19 ( struct V_1 * V_2 )\r\n{\r\nstruct V_1 * V_69 = F_18 ( V_2 ) ;\r\nif ( V_69 ) {\r\nstruct V_8 * V_8 = F_2 ( V_69 ) ;\r\nswitch ( V_8 -> V_72 ) {\r\ncase V_73 :\r\ncase V_74 :\r\nreturn V_8 -> V_72 ;\r\ndefault:\r\nreturn V_75 ;\r\n}\r\n}\r\nreturn V_75 ;\r\n}\r\nvoid F_20 ( struct V_1 * V_2 ,\r\nstruct V_76 * V_77 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nstruct V_76 * V_78 = & V_8 -> V_78 ;\r\nunsigned V_79 = V_78 -> V_80 - V_78 -> V_81 ;\r\nunsigned V_82 = V_78 -> V_83 - V_78 -> V_84 ;\r\nunsigned V_85 = V_78 -> V_86 - V_78 -> V_81 ;\r\nunsigned V_87 = V_78 -> V_88 - V_78 -> V_84 ;\r\nunsigned V_89 = V_78 -> V_90 - V_78 -> V_86 ;\r\nunsigned V_91 = V_78 -> V_92 - V_78 -> V_88 ;\r\nV_77 -> clock = V_78 -> clock ;\r\nV_77 -> V_93 = V_78 -> V_93 ;\r\nif ( F_6 ( V_6 ) ) {\r\nV_77 -> V_81 = V_78 -> V_81 ;\r\nV_77 -> V_84 = V_78 -> V_84 ;\r\n}\r\nV_77 -> V_80 = V_78 -> V_81 + V_79 ;\r\nV_77 -> V_86 = V_78 -> V_81 + V_85 ;\r\nV_77 -> V_90 = V_77 -> V_86 + V_89 ;\r\nV_77 -> V_83 = V_78 -> V_84 + V_82 ;\r\nV_77 -> V_88 = V_78 -> V_84 + V_87 ;\r\nV_77 -> V_92 = V_77 -> V_88 + V_91 ;\r\nF_21 ( V_77 , V_94 ) ;\r\nif ( F_6 ( V_6 ) ) {\r\nV_77 -> V_95 = V_78 -> V_81 ;\r\nV_77 -> V_96 = V_78 -> V_84 ;\r\n}\r\nV_77 -> V_97 = V_77 -> V_95 + V_79 ;\r\nV_77 -> V_98 = V_77 -> V_95 + V_85 ;\r\nV_77 -> V_99 = V_77 -> V_98 + V_89 ;\r\nV_77 -> V_100 = V_77 -> V_96 + V_82 ;\r\nV_77 -> V_101 = V_77 -> V_96 + V_87 ;\r\nV_77 -> V_102 = V_77 -> V_101 + V_91 ;\r\n}\r\nbool F_22 ( struct V_1 * V_2 ,\r\nT_4 V_103 )\r\n{\r\nstruct V_3 * V_4 = V_2 -> V_4 ;\r\nstruct V_5 * V_6 = V_4 -> V_7 ;\r\nstruct V_48 * V_49 ;\r\nstruct V_60 * V_60 ;\r\nstruct V_104 * V_105 ;\r\nV_49 = F_16 ( V_2 ) ;\r\nif ( ! V_49 )\r\nV_49 = F_17 ( V_2 ) ;\r\nV_60 = F_12 ( V_49 ) ;\r\nswitch ( V_49 -> V_106 ) {\r\ncase V_107 :\r\ncase V_108 :\r\nif ( V_60 -> V_109 ) {\r\nif ( F_23 ( V_6 ) && F_24 ( F_25 ( V_49 ) ) ) {\r\nif ( V_103 > 340000 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n} else {\r\nif ( V_103 > 165000 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n}\r\n} else\r\nreturn false ;\r\ncase V_110 :\r\ncase V_111 :\r\ncase V_112 :\r\nif ( V_60 -> V_66 )\r\nreturn false ;\r\nV_105 = V_60 -> V_113 ;\r\nif ( ( V_105 -> V_114 == V_115 ) ||\r\n( V_105 -> V_114 == V_116 ) )\r\nreturn false ;\r\nelse {\r\nif ( F_23 ( V_6 ) && F_24 ( F_25 ( V_49 ) ) ) {\r\nif ( V_103 > 340000 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n} else {\r\nif ( V_103 > 165000 )\r\nreturn true ;\r\nelse\r\nreturn false ;\r\n}\r\n}\r\ndefault:\r\nreturn false ;\r\n}\r\n}\r\nbool F_26 ( struct V_1 * V_2 )\r\n{\r\nstruct V_8 * V_8 = F_2 ( V_2 ) ;\r\nswitch ( V_8 -> V_72 ) {\r\ncase V_117 :\r\ncase V_118 :\r\ncase V_119 :\r\ncase V_120 :\r\ncase V_121 :\r\ncase V_122 :\r\ncase V_123 :\r\ncase V_124 :\r\ncase V_125 :\r\ncase V_126 :\r\ncase V_127 :\r\ncase V_128 :\r\nreturn true ;\r\ndefault:\r\nreturn false ;\r\n}\r\n}
