
---------- Begin Simulation Statistics ----------
final_tick                                 1077621000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207247                       # Simulator instruction rate (inst/s)
host_mem_usage                                8550256                       # Number of bytes of host memory used
host_op_rate                                   409399                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.14                       # Real time elapsed on the host
host_tick_rate                             7834763521                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       28463                       # Number of instructions simulated
sim_ops                                         56295                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001078                       # Number of seconds simulated
sim_ticks                                  1077621000                       # Number of ticks simulated
system.cpu.Branches                              6323                       # Number of branches fetched
system.cpu.committedInsts                       28463                       # Number of instructions committed
system.cpu.committedOps                         56295                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        5990                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            24                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        6672                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       38171                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            72                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          1077621                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               1077620.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads                33289                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               17371                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         4823                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   2696                       # Number of float alu accesses
system.cpu.num_fp_insts                          2696                       # number of float instructions
system.cpu.num_fp_register_reads                 3386                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 955                       # number of times the floating registers were written
system.cpu.num_func_calls                        1008                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 55078                       # Number of integer alu accesses
system.cpu.num_int_insts                        55078                       # number of integer instructions
system.cpu.num_int_register_reads              107553                       # number of times the integer registers were read
system.cpu.num_int_register_writes              42231                       # number of times the integer registers were written
system.cpu.num_load_insts                        5985                       # Number of load instructions
system.cpu.num_mem_refs                         12657                       # number of memory refs
system.cpu.num_store_insts                       6672                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   417      0.74%      0.74% # Class of executed instruction
system.cpu.op_class::IntAlu                     42260     75.06%     75.80% # Class of executed instruction
system.cpu.op_class::IntMult                       29      0.05%     75.85% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.04%     75.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                      25      0.04%     75.93% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::SimdAdd                        2      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdAlu                      274      0.49%     76.42% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.02%     76.45% # Class of executed instruction
system.cpu.op_class::SimdCvt                      216      0.38%     76.83% # Class of executed instruction
system.cpu.op_class::SimdMisc                     388      0.69%     77.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::MemRead                     5775     10.26%     87.78% # Class of executed instruction
system.cpu.op_class::MemWrite                    5144      9.14%     96.91% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 210      0.37%     97.29% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1528      2.71%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      56301                       # Class of executed instruction
system.cpu.workload.numSyscalls                    30                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests          736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops          872                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests           2261                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops              872                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1477                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                990                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict              148                       # Transaction distribution
system.membus.trans_dist::ReadExReq               337                       # Transaction distribution
system.membus.trans_dist::ReadExResp              337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           990                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave         2804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total         2804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave        85056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total        85056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   85056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1327                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1327                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1485000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7111000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst            37213                       # number of demand (read+write) hits
system.icache.demand_hits::total                37213                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst           37213                       # number of overall hits
system.icache.overall_hits::total               37213                       # number of overall hits
system.icache.demand_misses::.cpu.inst            958                       # number of demand (read+write) misses
system.icache.demand_misses::total                958                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           958                       # number of overall misses
system.icache.overall_misses::total               958                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    616763000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    616763000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    616763000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    616763000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst        38171                       # number of demand (read+write) accesses
system.icache.demand_accesses::total            38171                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst        38171                       # number of overall (read+write) accesses
system.icache.overall_accesses::total           38171                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.025098                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.025098                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.025098                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.025098                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 643802.713987                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 643802.713987                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 643802.713987                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 643802.713987                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          958                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           958                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          958                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          958                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    614847000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    614847000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    614847000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    614847000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.025098                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.025098                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.025098                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.025098                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 641802.713987                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 641802.713987                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 641802.713987                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 641802.713987                       # average overall mshr miss latency
system.icache.replacements                        526                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst           37213                       # number of ReadReq hits
system.icache.ReadReq_hits::total               37213                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           958                       # number of ReadReq misses
system.icache.ReadReq_misses::total               958                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    616763000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    616763000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst        38171                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total           38171                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.025098                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.025098                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 643802.713987                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 643802.713987                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          958                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          958                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    614847000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    614847000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025098                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.025098                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 641802.713987                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 641802.713987                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               264.941350                       # Cycle average of tags in use
system.icache.tags.total_refs                   38171                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   958                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 39.844468                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   264.941350                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.517464                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.517464                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses                 39129                       # Number of tag accesses
system.icache.tags.data_accesses                39129                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           53632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           31296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               84928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        53632                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          53632                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              838                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              489                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1327                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           49768889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           29041750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               78810639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      49768889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          49768889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          118780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                118780                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          118780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          49768889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          29041750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              78929420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       838.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       489.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000577000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2932                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1327                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           2                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1327                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 77                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                156                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                200                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 77                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 86                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 58                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                28                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                36                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                98                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.49                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      18775250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                     6635000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 43656500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      14148.64                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32898.64                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                       786                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  59.23                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1327                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     2                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1326                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          538                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     157.382900                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    120.661223                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    135.739228                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127          241     44.80%     44.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191          128     23.79%     68.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255           66     12.27%     80.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319           38      7.06%     87.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           17      3.16%     91.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447            8      1.49%     92.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           10      1.86%     94.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575           12      2.23%     96.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639            3      0.56%     97.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-703           15      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           538                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                   84928                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    84928                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   128                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         78.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      78.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.62                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.62                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     1076874000                       # Total gap between requests
system.mem_ctrl.avgGap                      810288.94                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        53632                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        31296                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 49768889.062109962106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 29041750.299966316670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          838                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          489                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            2                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     25000500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     18656000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29833.53                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     38151.33                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     59.14                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               1392300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy                732435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy              3341520                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      84820320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         283813830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy         174805440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy           548905845                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         509.368178                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE    451799000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF     35880000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT    589942000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               2470440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               1309275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy              6133260                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      84820320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         427097010                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy          54145920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy           575976225                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         534.488679                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE    137089500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF     35880000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT    904651500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              72                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              67                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 139                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             72                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             67                       # number of overall hits
system.l2cache.overall_hits::total                139                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           886                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           500                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1386                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          886                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          500                       # number of overall misses
system.l2cache.overall_misses::total             1386                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    610449000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    358723000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    969172000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    610449000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    358723000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    969172000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          958                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          567                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1525                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          958                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          567                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1525                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.924843                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.881834                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.908852                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.924843                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.881834                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.908852                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 688994.356659                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data       717446                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 699258.297258                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 688994.356659                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data       717446                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 699258.297258                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             26                       # number of writebacks
system.l2cache.writebacks::total                   26                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          886                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          500                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1386                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          886                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          500                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1386                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    592729000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    348723000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    941452000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    592729000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    348723000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    941452000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.924843                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.881834                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.908852                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.924843                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.881834                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.908852                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 668994.356659                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data       697446                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 679258.297258                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 668994.356659                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data       697446                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 679258.297258                       # average overall mshr miss latency
system.l2cache.replacements                       619                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          150                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          150                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          150                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          150                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           16                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               16                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data          337                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            337                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    246221000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    246221000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          353                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          353                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.954674                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.954674                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 730626.112760                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 730626.112760                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          337                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          337                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    239481000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    239481000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.954674                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.954674                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 710626.112760                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 710626.112760                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           72                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           51                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          123                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          886                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          163                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1049                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    610449000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    112502000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    722951000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          958                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          214                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1172                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.924843                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.761682                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.895051                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 688994.356659                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 690196.319018                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 689181.124881                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          886                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          163                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1049                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    592729000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    109242000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    701971000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.924843                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.761682                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.895051                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 668994.356659                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 670196.319018                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 669181.124881                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              500.182366                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1909                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1428                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.336835                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    11.321939                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   270.545287                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   218.315141                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011057                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.264204                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.213198                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.488459                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          809                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          648                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.790039                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 3689                       # Number of tag accesses
system.l2cache.tags.data_accesses                3689                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst               48                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data               11                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                   59                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst              48                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data              11                       # number of overall hits
system.l3Dram.overall_hits::total                  59                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            838                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data            489                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total               1327                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           838                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data           489                       # number of overall misses
system.l3Dram.overall_misses::total              1327                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    571675000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data    337662000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total    909337000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    571675000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data    337662000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total    909337000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          886                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data          500                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total             1386                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          886                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data          500                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total            1386                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.945824                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.978000                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.957431                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.945824                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.978000                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.957431                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 682189.737470                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 690515.337423                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 685257.724190                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 682189.737470                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 690515.337423                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 685257.724190                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks               2                       # number of writebacks
system.l3Dram.writebacks::total                     2                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          838                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data          489                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total          1327                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          838                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data          489                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total         1327                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    528937000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data    312723000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total    841660000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    528937000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data    312723000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total    841660000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.945824                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.978000                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.957431                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.945824                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.978000                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.957431                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 631189.737470                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 639515.337423                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 634257.724190                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 631189.737470                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 639515.337423                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 634257.724190                       # average overall mshr miss latency
system.l3Dram.replacements                        201                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks           26                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total           26                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks           26                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total           26                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          131                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          131                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.ReadExReq_misses::.cpu.data          337                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total             337                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data    232404000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total    232404000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data          337                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total           337                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 689626.112760                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 689626.112760                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data          337                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total          337                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data    215217000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total    215217000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 638626.112760                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 638626.112760                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst           48                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data           11                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total            59                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          838                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          152                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total          990                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    571675000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    105258000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total    676933000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          886                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data          163                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         1049                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.945824                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.932515                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.943756                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 682189.737470                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 692486.842105                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 683770.707071                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          838                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          152                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total          990                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    528937000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data     97506000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    626443000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.945824                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.932515                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.943756                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 631189.737470                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 641486.842105                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 632770.707071                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse               603.113094                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                    1680                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                  1333                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.260315                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks     2.014494                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   338.510759                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data   262.587841                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.000492                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.082644                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.064108                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.147244                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         1132                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          959                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.276367                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                  3144                       # Number of tag accesses
system.l3Dram.tags.data_accesses                 3144                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data            12088                       # number of demand (read+write) hits
system.dcache.demand_hits::total                12088                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data           12088                       # number of overall hits
system.dcache.overall_hits::total               12088                       # number of overall hits
system.dcache.demand_misses::.cpu.data            568                       # number of demand (read+write) misses
system.dcache.demand_misses::total                568                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data           568                       # number of overall misses
system.dcache.overall_misses::total               568                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    362992000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    362992000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    362992000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    362992000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data        12656                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total            12656                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data        12656                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total           12656                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.044880                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.044880                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.044880                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.044880                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 639070.422535                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 639070.422535                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 639070.422535                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 639070.422535                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks             150                       # number of writebacks
system.dcache.writebacks::total                   150                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data          568                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total           568                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data          568                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total          568                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    361856000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    361856000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    361856000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    361856000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.044880                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.044880                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.044880                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.044880                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 637070.422535                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 637070.422535                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 637070.422535                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 637070.422535                       # average overall mshr miss latency
system.dcache.replacements                        209                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data            5776                       # number of ReadReq hits
system.dcache.ReadReq_hits::total                5776                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           214                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               214                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    114644000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    114644000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data         5990                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total            5990                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.035726                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.035726                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 535719.626168                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 535719.626168                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          214                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          214                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    114216000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    114216000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035726                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.035726                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 533719.626168                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 533719.626168                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data           6312                       # number of WriteReq hits
system.dcache.WriteReq_hits::total               6312                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data          354                       # number of WriteReq misses
system.dcache.WriteReq_misses::total              354                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    248348000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    248348000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data         6666                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total           6666                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.053105                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.053105                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 701548.022599                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 701548.022599                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data          354                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total          354                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    247640000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    247640000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.053105                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.053105                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 699548.022599                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 699548.022599                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               218.488952                       # Cycle average of tags in use
system.dcache.tags.total_refs                   12656                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                   567                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 22.320988                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   218.488952                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.426736                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.426736                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                 13223                       # Number of tag accesses
system.dcache.tags.data_accesses                13223                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_misses::.cpu.inst          838                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data          489                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total         1327                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          838                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data          489                       # number of overall misses
system.DynamicCache.overall_misses::total         1327                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    486199000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data    287784000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total    773983000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    486199000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data    287784000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total    773983000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          838                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data          489                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total         1327                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          838                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data          489                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total         1327                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580189.737470                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 588515.337423                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 583257.724190                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580189.737470                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 588515.337423                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 583257.724190                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks            2                       # number of writebacks
system.DynamicCache.writebacks::total               2                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          838                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data          489                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total         1327                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          838                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data          489                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total         1327                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    377259000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data    224214000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total    601473000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    377259000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data    224214000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total    601473000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450189.737470                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 458515.337423                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 453257.724190                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450189.737470                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 458515.337423                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 453257.724190                       # average overall mshr miss latency
system.DynamicCache.replacements                  197                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks            2                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          148                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          148                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data          337                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total          337                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data    198030000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total    198030000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data          337                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total          337                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 587626.112760                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 587626.112760                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data          337                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total          337                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data    154220000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total    154220000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 457626.112760                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 457626.112760                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          838                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          152                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total          990                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    486199000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data     89754000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    575953000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          838                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          152                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total          990                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580189.737470                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 590486.842105                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 581770.707071                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          838                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          152                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total          990                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    377259000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data     69994000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    447253000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450189.737470                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 460486.842105                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 451770.707071                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse         603.249654                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs              1329                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs            1329                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks     0.027075                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   340.581175                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data   262.641404                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.000007                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.083150                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.064121                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.147278                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         1132                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          959                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.276367                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses            2806                       # Number of tag accesses
system.DynamicCache.tags.data_accesses           2806                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                1172                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty           180                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict              1570                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq                353                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp               353                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq           1172                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side         1345                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         2442                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                    3787                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side        45888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        61312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                   107200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                              1015                       # Total snoops (count)
system.l2bar.snoopTraffic                        1920                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples               2541                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.343172                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.474862                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                     1669     65.68%     65.68% # Request fanout histogram
system.l2bar.snoop_fanout::1                      872     34.32%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total                 2541                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy              2561000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy             2874000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy             1702000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1077621000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   1077621000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
