;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB @127, @106
	CMP #0, @790
	DAT #0, #-100
	ADD @27, 108
	ADD @27, 108
	JMN -7, @-20
	SUB 0, @2
	JMN -7, @-20
	DJN -300, 30
	SUB 0, -100
	DJN -300, 30
	ADD <0, -79
	ADD <0, -79
	ADD #0, -79
	DAT #0, #-100
	SPL @100, 12
	SPL @100, 12
	SUB @121, 103
	ADD #0, -79
	MOV -17, <-20
	ADD #0, -79
	ADD #0, -79
	SPL @100, 12
	SUB -207, <-120
	SUB <100, 12
	SUB 12, @-10
	SUB <100, 12
	SUB <100, 12
	SUB -207, <-120
	ADD #0, -79
	SUB <0, @2
	ADD #0, -79
	ADD #0, -79
	JMN @12, #200
	SPL @100, 12
	SLT -1, <-20
	SPL @100, 12
	SPL <300, 90
	SUB @121, 80
	SPL <300, 90
	ADD 101, 90
	SPL 0, <802
	MOV -17, <-20
	SPL 0, <802
	MOV -17, <-20
