int T_1 F_1 ( void )\r\n{\r\nstruct V_1 * V_2 ;\r\nconst T_2 * V_3 ;\r\nT_3 V_4 = 0 ;\r\nunsigned long V_5 ;\r\nT_4 V_6 ;\r\nV_2 = F_2 ( NULL , V_7 ) ;\r\nif ( ! V_2 )\r\nreturn - V_8 ;\r\nV_3 = F_3 ( V_2 , 0 , & V_4 , NULL ) ;\r\nif ( ! V_3 )\r\nreturn - V_9 ;\r\nif ( V_4 < 4 * sizeof( T_4 ) || V_4 > ( T_3 ) V_10 )\r\nreturn - V_9 ;\r\nV_5 = ( unsigned long ) V_4 ;\r\nV_6 = F_4 ( V_3 ) ;\r\nif ( ! V_6 )\r\nreturn - V_9 ;\r\nV_11 = F_5 ( V_6 , V_5 ) ;\r\nif ( ! V_11 )\r\nreturn - V_12 ;\r\nV_13 = V_6 ;\r\nF_6 ( L_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_7 ( T_4 V_14 , T_4 V_6 )\r\n{\r\nregister T_4 T_5 V_15 ( L_2 ) ;\r\nregister T_4 T_6 V_15 ( L_3 ) ;\r\nregister T_4 T_7 V_15 ( L_4 ) ;\r\nregister T_4 T_8 V_15 ( L_5 ) ;\r\nregister T_4 T_9 V_15 ( L_6 ) ;\r\nT_7 = V_14 ;\r\nT_8 = 0x3 ;\r\nT_9 = V_6 ;\r\nasm volatile (\r\n__asmeq("%0", "ip")\r\n__asmeq("%1", "r0")\r\n__asmeq("%2", "r4")\r\n__asmeq("%3", "r5")\r\n__asmeq("%4", "r6")\r\n#ifdef F_8\r\n".arch_extension sec\n"\r\n#endif\r\n" smc #0\n"\r\n: "=r" (ip), "=r" (r0)\r\n: "r" (r4), "r" (r5), "r" (r6)\r\n: "r1", "r2", "r3", "r7", "lr");\r\nF_9 ( T_5 != V_16 ) ;\r\nreturn T_6 ;\r\n}\r\nstatic void F_10 ( void * V_17 )\r\n{\r\nstruct V_18 * V_19 = V_17 ;\r\nT_4 * args = V_11 ;\r\nF_9 ( F_11 () != 0 ) ;\r\nF_9 ( ! args ) ;\r\nF_12 ( V_19 -> V_20 , args ++ ) ;\r\nF_12 ( V_19 -> V_21 , args ++ ) ;\r\nF_12 ( V_19 -> V_22 , args ++ ) ;\r\nF_13 ( V_19 -> V_23 , args ) ;\r\nF_14 () ;\r\nV_19 -> V_24 = F_7 ( V_19 -> V_14 , V_13 ) ;\r\n}\r\nunsigned F_15 ( unsigned V_14 , unsigned V_20 , unsigned V_21 ,\r\nunsigned V_22 , unsigned V_23 )\r\n{\r\nstruct V_18 V_19 ;\r\nV_19 . V_14 = V_14 ;\r\nV_19 . V_20 = V_20 ;\r\nV_19 . V_21 = V_21 ;\r\nV_19 . V_22 = V_22 ;\r\nV_19 . V_23 = V_23 ;\r\nV_19 . V_24 = 0 ;\r\nF_16 ( 0 , F_10 , & V_19 , 1 ) ;\r\nreturn V_19 . V_24 ;\r\n}
