$date
	Thu Apr 10 18:26:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parity_tb $end
$var wire 1 ! odd $end
$var wire 1 " even $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " even $end
$var wire 1 ! odd $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#20
0!
1"
1%
#30
0%
1$
#40
1!
0"
1%
#50
0!
1"
0%
0$
1#
#60
1!
0"
1%
#70
0%
1$
#80
0!
1"
1%
