-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sr_fft_fft_64pt is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_real_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_0_ce0 : OUT STD_LOGIC;
    in_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_0_ce1 : OUT STD_LOGIC;
    in_real_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_1_ce0 : OUT STD_LOGIC;
    in_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_1_ce1 : OUT STD_LOGIC;
    in_real_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_2_ce0 : OUT STD_LOGIC;
    in_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_2_ce1 : OUT STD_LOGIC;
    in_real_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_3_ce0 : OUT STD_LOGIC;
    in_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_3_ce1 : OUT STD_LOGIC;
    in_real_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_4_ce0 : OUT STD_LOGIC;
    in_real_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_4_ce1 : OUT STD_LOGIC;
    in_real_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_5_ce0 : OUT STD_LOGIC;
    in_real_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_5_ce1 : OUT STD_LOGIC;
    in_real_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_6_ce0 : OUT STD_LOGIC;
    in_real_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_6_ce1 : OUT STD_LOGIC;
    in_real_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_7_ce0 : OUT STD_LOGIC;
    in_real_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_real_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_real_7_ce1 : OUT STD_LOGIC;
    in_real_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_0_ce0 : OUT STD_LOGIC;
    in_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_0_ce1 : OUT STD_LOGIC;
    in_imag_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_1_ce0 : OUT STD_LOGIC;
    in_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_1_ce1 : OUT STD_LOGIC;
    in_imag_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_2_ce0 : OUT STD_LOGIC;
    in_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_2_ce1 : OUT STD_LOGIC;
    in_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_3_ce0 : OUT STD_LOGIC;
    in_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_3_ce1 : OUT STD_LOGIC;
    in_imag_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_4_ce0 : OUT STD_LOGIC;
    in_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_4_ce1 : OUT STD_LOGIC;
    in_imag_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_5_ce0 : OUT STD_LOGIC;
    in_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_5_ce1 : OUT STD_LOGIC;
    in_imag_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_6_ce0 : OUT STD_LOGIC;
    in_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_6_ce1 : OUT STD_LOGIC;
    in_imag_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_7_ce0 : OUT STD_LOGIC;
    in_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    in_imag_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    in_imag_7_ce1 : OUT STD_LOGIC;
    in_imag_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_real_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_real_0_ce0 : OUT STD_LOGIC;
    out_real_0_we0 : OUT STD_LOGIC;
    out_real_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_real_1_ce0 : OUT STD_LOGIC;
    out_real_1_we0 : OUT STD_LOGIC;
    out_real_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_real_2_ce0 : OUT STD_LOGIC;
    out_real_2_we0 : OUT STD_LOGIC;
    out_real_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_real_3_ce0 : OUT STD_LOGIC;
    out_real_3_we0 : OUT STD_LOGIC;
    out_real_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_real_4_ce0 : OUT STD_LOGIC;
    out_real_4_we0 : OUT STD_LOGIC;
    out_real_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_real_5_ce0 : OUT STD_LOGIC;
    out_real_5_we0 : OUT STD_LOGIC;
    out_real_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_real_6_ce0 : OUT STD_LOGIC;
    out_real_6_we0 : OUT STD_LOGIC;
    out_real_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_real_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_real_7_ce0 : OUT STD_LOGIC;
    out_real_7_we0 : OUT STD_LOGIC;
    out_real_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_imag_0_ce0 : OUT STD_LOGIC;
    out_imag_0_we0 : OUT STD_LOGIC;
    out_imag_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_imag_1_ce0 : OUT STD_LOGIC;
    out_imag_1_we0 : OUT STD_LOGIC;
    out_imag_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_imag_2_ce0 : OUT STD_LOGIC;
    out_imag_2_we0 : OUT STD_LOGIC;
    out_imag_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_imag_3_ce0 : OUT STD_LOGIC;
    out_imag_3_we0 : OUT STD_LOGIC;
    out_imag_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_imag_4_ce0 : OUT STD_LOGIC;
    out_imag_4_we0 : OUT STD_LOGIC;
    out_imag_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_imag_5_ce0 : OUT STD_LOGIC;
    out_imag_5_we0 : OUT STD_LOGIC;
    out_imag_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_imag_6_ce0 : OUT STD_LOGIC;
    out_imag_6_we0 : OUT STD_LOGIC;
    out_imag_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_imag_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_imag_7_ce0 : OUT STD_LOGIC;
    out_imag_7_we0 : OUT STD_LOGIC;
    out_imag_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of sr_fft_fft_64pt is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal e_in_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_ce0 : STD_LOGIC;
    signal e_in_real_V_we0 : STD_LOGIC;
    signal e_in_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_ce1 : STD_LOGIC;
    signal e_in_real_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_1_ce0 : STD_LOGIC;
    signal e_in_real_V_1_we0 : STD_LOGIC;
    signal e_in_real_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_1_ce1 : STD_LOGIC;
    signal e_in_real_V_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_2_ce0 : STD_LOGIC;
    signal e_in_real_V_2_we0 : STD_LOGIC;
    signal e_in_real_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_2_ce1 : STD_LOGIC;
    signal e_in_real_V_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_3_ce0 : STD_LOGIC;
    signal e_in_real_V_3_we0 : STD_LOGIC;
    signal e_in_real_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_3_ce1 : STD_LOGIC;
    signal e_in_real_V_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_4_ce0 : STD_LOGIC;
    signal e_in_real_V_4_we0 : STD_LOGIC;
    signal e_in_real_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_4_ce1 : STD_LOGIC;
    signal e_in_real_V_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_5_ce0 : STD_LOGIC;
    signal e_in_real_V_5_we0 : STD_LOGIC;
    signal e_in_real_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_5_ce1 : STD_LOGIC;
    signal e_in_real_V_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_6_ce0 : STD_LOGIC;
    signal e_in_real_V_6_we0 : STD_LOGIC;
    signal e_in_real_V_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_6_ce1 : STD_LOGIC;
    signal e_in_real_V_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_real_V_7_ce0 : STD_LOGIC;
    signal e_in_real_V_7_we0 : STD_LOGIC;
    signal e_in_real_V_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_real_V_7_ce1 : STD_LOGIC;
    signal e_in_real_V_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_ce0 : STD_LOGIC;
    signal e_in_imag_V_we0 : STD_LOGIC;
    signal e_in_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_ce1 : STD_LOGIC;
    signal e_in_imag_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_1_ce0 : STD_LOGIC;
    signal e_in_imag_V_1_we0 : STD_LOGIC;
    signal e_in_imag_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_1_ce1 : STD_LOGIC;
    signal e_in_imag_V_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_2_ce0 : STD_LOGIC;
    signal e_in_imag_V_2_we0 : STD_LOGIC;
    signal e_in_imag_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_2_ce1 : STD_LOGIC;
    signal e_in_imag_V_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_3_ce0 : STD_LOGIC;
    signal e_in_imag_V_3_we0 : STD_LOGIC;
    signal e_in_imag_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_3_ce1 : STD_LOGIC;
    signal e_in_imag_V_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_4_ce0 : STD_LOGIC;
    signal e_in_imag_V_4_we0 : STD_LOGIC;
    signal e_in_imag_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_4_ce1 : STD_LOGIC;
    signal e_in_imag_V_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_5_ce0 : STD_LOGIC;
    signal e_in_imag_V_5_we0 : STD_LOGIC;
    signal e_in_imag_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_5_ce1 : STD_LOGIC;
    signal e_in_imag_V_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_6_ce0 : STD_LOGIC;
    signal e_in_imag_V_6_we0 : STD_LOGIC;
    signal e_in_imag_V_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_6_ce1 : STD_LOGIC;
    signal e_in_imag_V_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_in_imag_V_7_ce0 : STD_LOGIC;
    signal e_in_imag_V_7_we0 : STD_LOGIC;
    signal e_in_imag_V_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_in_imag_V_7_ce1 : STD_LOGIC;
    signal e_in_imag_V_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_ce0 : STD_LOGIC;
    signal e_out_real_V_we0 : STD_LOGIC;
    signal e_out_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_1_ce0 : STD_LOGIC;
    signal e_out_real_V_1_we0 : STD_LOGIC;
    signal e_out_real_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_2_ce0 : STD_LOGIC;
    signal e_out_real_V_2_we0 : STD_LOGIC;
    signal e_out_real_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_3_ce0 : STD_LOGIC;
    signal e_out_real_V_3_we0 : STD_LOGIC;
    signal e_out_real_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_4_ce0 : STD_LOGIC;
    signal e_out_real_V_4_we0 : STD_LOGIC;
    signal e_out_real_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_5_ce0 : STD_LOGIC;
    signal e_out_real_V_5_we0 : STD_LOGIC;
    signal e_out_real_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_6_ce0 : STD_LOGIC;
    signal e_out_real_V_6_we0 : STD_LOGIC;
    signal e_out_real_V_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_real_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_real_V_7_ce0 : STD_LOGIC;
    signal e_out_real_V_7_we0 : STD_LOGIC;
    signal e_out_real_V_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_ce0 : STD_LOGIC;
    signal e_out_imag_V_we0 : STD_LOGIC;
    signal e_out_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_1_ce0 : STD_LOGIC;
    signal e_out_imag_V_1_we0 : STD_LOGIC;
    signal e_out_imag_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_2_ce0 : STD_LOGIC;
    signal e_out_imag_V_2_we0 : STD_LOGIC;
    signal e_out_imag_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_3_ce0 : STD_LOGIC;
    signal e_out_imag_V_3_we0 : STD_LOGIC;
    signal e_out_imag_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_4_ce0 : STD_LOGIC;
    signal e_out_imag_V_4_we0 : STD_LOGIC;
    signal e_out_imag_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_5_ce0 : STD_LOGIC;
    signal e_out_imag_V_5_we0 : STD_LOGIC;
    signal e_out_imag_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_6_ce0 : STD_LOGIC;
    signal e_out_imag_V_6_we0 : STD_LOGIC;
    signal e_out_imag_V_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal e_out_imag_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal e_out_imag_V_7_ce0 : STD_LOGIC;
    signal e_out_imag_V_7_we0 : STD_LOGIC;
    signal e_out_imag_V_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_real_V_ce0 : STD_LOGIC;
    signal o1_in_real_V_we0 : STD_LOGIC;
    signal o1_in_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_real_V_ce1 : STD_LOGIC;
    signal o1_in_real_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_real_V_1_ce0 : STD_LOGIC;
    signal o1_in_real_V_1_we0 : STD_LOGIC;
    signal o1_in_real_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_real_V_1_ce1 : STD_LOGIC;
    signal o1_in_real_V_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_real_V_2_ce0 : STD_LOGIC;
    signal o1_in_real_V_2_we0 : STD_LOGIC;
    signal o1_in_real_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_real_V_2_ce1 : STD_LOGIC;
    signal o1_in_real_V_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_real_V_3_ce0 : STD_LOGIC;
    signal o1_in_real_V_3_we0 : STD_LOGIC;
    signal o1_in_real_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_real_V_3_ce1 : STD_LOGIC;
    signal o1_in_real_V_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_imag_V_ce0 : STD_LOGIC;
    signal o1_in_imag_V_we0 : STD_LOGIC;
    signal o1_in_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_imag_V_ce1 : STD_LOGIC;
    signal o1_in_imag_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_imag_V_1_ce0 : STD_LOGIC;
    signal o1_in_imag_V_1_we0 : STD_LOGIC;
    signal o1_in_imag_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_imag_V_1_ce1 : STD_LOGIC;
    signal o1_in_imag_V_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_imag_V_2_ce0 : STD_LOGIC;
    signal o1_in_imag_V_2_we0 : STD_LOGIC;
    signal o1_in_imag_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_imag_V_2_ce1 : STD_LOGIC;
    signal o1_in_imag_V_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_in_imag_V_3_ce0 : STD_LOGIC;
    signal o1_in_imag_V_3_we0 : STD_LOGIC;
    signal o1_in_imag_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_in_imag_V_3_ce1 : STD_LOGIC;
    signal o1_in_imag_V_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_out_real_V_ce0 : STD_LOGIC;
    signal o1_out_real_V_we0 : STD_LOGIC;
    signal o1_out_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_out_real_V_1_ce0 : STD_LOGIC;
    signal o1_out_real_V_1_we0 : STD_LOGIC;
    signal o1_out_real_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_out_real_V_2_ce0 : STD_LOGIC;
    signal o1_out_real_V_2_we0 : STD_LOGIC;
    signal o1_out_real_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_out_real_V_3_ce0 : STD_LOGIC;
    signal o1_out_real_V_3_we0 : STD_LOGIC;
    signal o1_out_real_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_out_imag_V_ce0 : STD_LOGIC;
    signal o1_out_imag_V_we0 : STD_LOGIC;
    signal o1_out_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_out_imag_V_1_ce0 : STD_LOGIC;
    signal o1_out_imag_V_1_we0 : STD_LOGIC;
    signal o1_out_imag_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_out_imag_V_2_ce0 : STD_LOGIC;
    signal o1_out_imag_V_2_we0 : STD_LOGIC;
    signal o1_out_imag_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o1_out_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o1_out_imag_V_3_ce0 : STD_LOGIC;
    signal o1_out_imag_V_3_we0 : STD_LOGIC;
    signal o1_out_imag_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_real_V_ce0 : STD_LOGIC;
    signal o2_in_real_V_we0 : STD_LOGIC;
    signal o2_in_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_real_V_ce1 : STD_LOGIC;
    signal o2_in_real_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_real_V_1_ce0 : STD_LOGIC;
    signal o2_in_real_V_1_we0 : STD_LOGIC;
    signal o2_in_real_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_real_V_1_ce1 : STD_LOGIC;
    signal o2_in_real_V_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_real_V_2_ce0 : STD_LOGIC;
    signal o2_in_real_V_2_we0 : STD_LOGIC;
    signal o2_in_real_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_real_V_2_ce1 : STD_LOGIC;
    signal o2_in_real_V_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_real_V_3_ce0 : STD_LOGIC;
    signal o2_in_real_V_3_we0 : STD_LOGIC;
    signal o2_in_real_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_real_V_3_ce1 : STD_LOGIC;
    signal o2_in_real_V_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_imag_V_ce0 : STD_LOGIC;
    signal o2_in_imag_V_we0 : STD_LOGIC;
    signal o2_in_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_imag_V_ce1 : STD_LOGIC;
    signal o2_in_imag_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_imag_V_1_ce0 : STD_LOGIC;
    signal o2_in_imag_V_1_we0 : STD_LOGIC;
    signal o2_in_imag_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_imag_V_1_ce1 : STD_LOGIC;
    signal o2_in_imag_V_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_imag_V_2_ce0 : STD_LOGIC;
    signal o2_in_imag_V_2_we0 : STD_LOGIC;
    signal o2_in_imag_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_imag_V_2_ce1 : STD_LOGIC;
    signal o2_in_imag_V_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_in_imag_V_3_ce0 : STD_LOGIC;
    signal o2_in_imag_V_3_we0 : STD_LOGIC;
    signal o2_in_imag_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_in_imag_V_3_ce1 : STD_LOGIC;
    signal o2_in_imag_V_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_out_real_V_ce0 : STD_LOGIC;
    signal o2_out_real_V_we0 : STD_LOGIC;
    signal o2_out_real_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_out_real_V_1_ce0 : STD_LOGIC;
    signal o2_out_real_V_1_we0 : STD_LOGIC;
    signal o2_out_real_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_out_real_V_2_ce0 : STD_LOGIC;
    signal o2_out_real_V_2_we0 : STD_LOGIC;
    signal o2_out_real_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_out_real_V_3_ce0 : STD_LOGIC;
    signal o2_out_real_V_3_we0 : STD_LOGIC;
    signal o2_out_real_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_out_imag_V_ce0 : STD_LOGIC;
    signal o2_out_imag_V_we0 : STD_LOGIC;
    signal o2_out_imag_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_out_imag_V_1_ce0 : STD_LOGIC;
    signal o2_out_imag_V_1_we0 : STD_LOGIC;
    signal o2_out_imag_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_out_imag_V_2_ce0 : STD_LOGIC;
    signal o2_out_imag_V_2_we0 : STD_LOGIC;
    signal o2_out_imag_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal o2_out_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal o2_out_imag_V_3_ce0 : STD_LOGIC;
    signal o2_out_imag_V_3_we0 : STD_LOGIC;
    signal o2_out_imag_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_done : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_idle : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_ready : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_ap_start : STD_LOGIC;
    signal grp_fft_32pt_fu_404_ap_done : STD_LOGIC;
    signal grp_fft_32pt_fu_404_ap_idle : STD_LOGIC;
    signal grp_fft_32pt_fu_404_ap_ready : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_0_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_0_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_1_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_1_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_2_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_2_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_3_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_3_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_4_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_5_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_5_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_6_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_6_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_7_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_real_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_real_7_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_0_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_1_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_2_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_3_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_4_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_5_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_5_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_6_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_6_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_7_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_in_imag_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_in_imag_7_ce1 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_real_0_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_0_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_real_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_real_1_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_1_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_real_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_real_2_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_2_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_real_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_real_3_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_3_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_real_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_real_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_4_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_real_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_real_5_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_5_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_real_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_real_6_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_6_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_real_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_real_7_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_7_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_real_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_0_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_1_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_2_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_3_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_4_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_4_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_5_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_5_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_6_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_6_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_32pt_fu_404_out_imag_7_ce0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_7_we0 : STD_LOGIC;
    signal grp_fft_32pt_fu_404_out_imag_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_616_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_616_p_ce : STD_LOGIC;
    signal grp_fft_32pt_fu_404_grp_fu_620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_620_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_620_p_ce : STD_LOGIC;
    signal grp_fft_32pt_fu_404_grp_fu_624_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_624_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_624_p_ce : STD_LOGIC;
    signal grp_fft_32pt_fu_404_grp_fu_628_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_628_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_628_p_ce : STD_LOGIC;
    signal grp_fft_32pt_fu_404_grp_fu_632_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_632_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_632_p_ce : STD_LOGIC;
    signal grp_fft_32pt_fu_404_grp_fu_636_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_636_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_636_p_ce : STD_LOGIC;
    signal grp_fft_32pt_fu_404_grp_fu_640_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_640_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_640_p_ce : STD_LOGIC;
    signal grp_fft_32pt_fu_404_grp_fu_644_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_644_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_32pt_fu_404_grp_fu_644_p_ce : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_done : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_idle : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_ready : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce1 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_ap_start : STD_LOGIC;
    signal grp_fft_16pt_fu_496_ap_done : STD_LOGIC;
    signal grp_fft_16pt_fu_496_ap_idle : STD_LOGIC;
    signal grp_fft_16pt_fu_496_ap_ready : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_real_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_real_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_real_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_real_0_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_real_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_real_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_real_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_real_1_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_real_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_real_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_real_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_real_2_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_real_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_real_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_real_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_real_3_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_imag_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_imag_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_imag_0_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_imag_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_imag_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_imag_1_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_imag_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_imag_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_imag_2_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_imag_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_in_imag_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_in_imag_3_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_real_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_out_real_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_real_0_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_real_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_496_out_real_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_out_real_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_real_1_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_real_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_496_out_real_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_out_real_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_real_2_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_real_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_496_out_real_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_out_real_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_real_3_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_real_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_496_out_imag_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_out_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_imag_0_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_imag_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_496_out_imag_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_out_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_imag_1_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_imag_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_496_out_imag_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_out_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_imag_2_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_imag_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_496_out_imag_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_496_out_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_imag_3_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_496_out_imag_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_520_ap_start : STD_LOGIC;
    signal grp_fft_16pt_fu_520_ap_done : STD_LOGIC;
    signal grp_fft_16pt_fu_520_ap_idle : STD_LOGIC;
    signal grp_fft_16pt_fu_520_ap_ready : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_real_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_real_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_real_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_real_0_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_real_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_real_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_real_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_real_1_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_real_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_real_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_real_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_real_2_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_real_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_real_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_real_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_real_3_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_imag_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_imag_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_imag_0_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_imag_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_imag_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_imag_1_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_imag_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_imag_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_imag_2_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_imag_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_in_imag_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_in_imag_3_ce1 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_real_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_out_real_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_real_0_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_real_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_520_out_real_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_out_real_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_real_1_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_real_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_520_out_real_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_out_real_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_real_2_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_real_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_520_out_real_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_out_real_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_real_3_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_real_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_520_out_imag_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_out_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_imag_0_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_imag_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_520_out_imag_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_out_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_imag_1_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_imag_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_520_out_imag_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_out_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_imag_2_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_imag_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_16pt_fu_520_out_imag_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_16pt_fu_520_out_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_imag_3_we0 : STD_LOGIC;
    signal grp_fft_16pt_fu_520_out_imag_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_idle : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_ready : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_we0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_ce0 : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_ce : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_ce : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_ce : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_ce : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_ce : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_ce : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_ce : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_ce : STD_LOGIC;
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fft_32pt_fu_404_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg : STD_LOGIC := '0';
    signal grp_fft_16pt_fu_496_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fft_16pt_fu_520_ap_start_reg : STD_LOGIC := '0';
    signal grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_616_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_616_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_616_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_616_ce : STD_LOGIC;
    signal grp_fu_620_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_620_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_620_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_620_ce : STD_LOGIC;
    signal grp_fu_624_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_624_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_624_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_624_ce : STD_LOGIC;
    signal grp_fu_628_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_628_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_628_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_628_ce : STD_LOGIC;
    signal grp_fu_632_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_632_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_632_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_632_ce : STD_LOGIC;
    signal grp_fu_636_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_636_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_636_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_636_ce : STD_LOGIC;
    signal grp_fu_640_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_640_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_640_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_640_ce : STD_LOGIC;
    signal grp_fu_644_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_fu_644_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_644_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_644_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sr_fft_fft_64pt_Pipeline_VITIS_LOOP_265_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        e_in_imag_V_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_7_ce0 : OUT STD_LOGIC;
        e_in_imag_V_7_we0 : OUT STD_LOGIC;
        e_in_imag_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_6_ce0 : OUT STD_LOGIC;
        e_in_imag_V_6_we0 : OUT STD_LOGIC;
        e_in_imag_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_5_ce0 : OUT STD_LOGIC;
        e_in_imag_V_5_we0 : OUT STD_LOGIC;
        e_in_imag_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_4_ce0 : OUT STD_LOGIC;
        e_in_imag_V_4_we0 : OUT STD_LOGIC;
        e_in_imag_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_3_ce0 : OUT STD_LOGIC;
        e_in_imag_V_3_we0 : OUT STD_LOGIC;
        e_in_imag_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_2_ce0 : OUT STD_LOGIC;
        e_in_imag_V_2_we0 : OUT STD_LOGIC;
        e_in_imag_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_1_ce0 : OUT STD_LOGIC;
        e_in_imag_V_1_we0 : OUT STD_LOGIC;
        e_in_imag_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_imag_V_ce0 : OUT STD_LOGIC;
        e_in_imag_V_we0 : OUT STD_LOGIC;
        e_in_imag_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_7_ce0 : OUT STD_LOGIC;
        e_in_real_V_7_we0 : OUT STD_LOGIC;
        e_in_real_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_6_ce0 : OUT STD_LOGIC;
        e_in_real_V_6_we0 : OUT STD_LOGIC;
        e_in_real_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_5_ce0 : OUT STD_LOGIC;
        e_in_real_V_5_we0 : OUT STD_LOGIC;
        e_in_real_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_4_ce0 : OUT STD_LOGIC;
        e_in_real_V_4_we0 : OUT STD_LOGIC;
        e_in_real_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_3_ce0 : OUT STD_LOGIC;
        e_in_real_V_3_we0 : OUT STD_LOGIC;
        e_in_real_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_2_ce0 : OUT STD_LOGIC;
        e_in_real_V_2_we0 : OUT STD_LOGIC;
        e_in_real_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_1_ce0 : OUT STD_LOGIC;
        e_in_real_V_1_we0 : OUT STD_LOGIC;
        e_in_real_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        e_in_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_in_real_V_ce0 : OUT STD_LOGIC;
        e_in_real_V_we0 : OUT STD_LOGIC;
        e_in_real_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_real_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_0_ce0 : OUT STD_LOGIC;
        in_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_1_ce0 : OUT STD_LOGIC;
        in_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_2_ce0 : OUT STD_LOGIC;
        in_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_3_ce0 : OUT STD_LOGIC;
        in_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_4_ce0 : OUT STD_LOGIC;
        in_real_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_5_ce0 : OUT STD_LOGIC;
        in_real_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_6_ce0 : OUT STD_LOGIC;
        in_real_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_7_ce0 : OUT STD_LOGIC;
        in_real_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_0_ce0 : OUT STD_LOGIC;
        in_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_1_ce0 : OUT STD_LOGIC;
        in_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_2_ce0 : OUT STD_LOGIC;
        in_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_3_ce0 : OUT STD_LOGIC;
        in_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_4_ce0 : OUT STD_LOGIC;
        in_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_5_ce0 : OUT STD_LOGIC;
        in_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_6_ce0 : OUT STD_LOGIC;
        in_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_7_ce0 : OUT STD_LOGIC;
        in_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_32pt IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_0_ce0 : OUT STD_LOGIC;
        in_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_0_ce1 : OUT STD_LOGIC;
        in_real_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_1_ce0 : OUT STD_LOGIC;
        in_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_1_ce1 : OUT STD_LOGIC;
        in_real_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_2_ce0 : OUT STD_LOGIC;
        in_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_2_ce1 : OUT STD_LOGIC;
        in_real_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_3_ce0 : OUT STD_LOGIC;
        in_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_3_ce1 : OUT STD_LOGIC;
        in_real_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_4_ce0 : OUT STD_LOGIC;
        in_real_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_4_ce1 : OUT STD_LOGIC;
        in_real_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_5_ce0 : OUT STD_LOGIC;
        in_real_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_5_ce1 : OUT STD_LOGIC;
        in_real_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_6_ce0 : OUT STD_LOGIC;
        in_real_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_6_ce1 : OUT STD_LOGIC;
        in_real_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_7_ce0 : OUT STD_LOGIC;
        in_real_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_7_ce1 : OUT STD_LOGIC;
        in_real_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_0_ce0 : OUT STD_LOGIC;
        in_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_0_ce1 : OUT STD_LOGIC;
        in_imag_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_1_ce0 : OUT STD_LOGIC;
        in_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_1_ce1 : OUT STD_LOGIC;
        in_imag_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_2_ce0 : OUT STD_LOGIC;
        in_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_2_ce1 : OUT STD_LOGIC;
        in_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_3_ce0 : OUT STD_LOGIC;
        in_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_3_ce1 : OUT STD_LOGIC;
        in_imag_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_4_ce0 : OUT STD_LOGIC;
        in_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_4_ce1 : OUT STD_LOGIC;
        in_imag_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_5_ce0 : OUT STD_LOGIC;
        in_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_5_ce1 : OUT STD_LOGIC;
        in_imag_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_6_ce0 : OUT STD_LOGIC;
        in_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_6_ce1 : OUT STD_LOGIC;
        in_imag_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_7_ce0 : OUT STD_LOGIC;
        in_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_7_ce1 : OUT STD_LOGIC;
        in_imag_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_0_ce0 : OUT STD_LOGIC;
        out_real_0_we0 : OUT STD_LOGIC;
        out_real_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_1_ce0 : OUT STD_LOGIC;
        out_real_1_we0 : OUT STD_LOGIC;
        out_real_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_2_ce0 : OUT STD_LOGIC;
        out_real_2_we0 : OUT STD_LOGIC;
        out_real_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_3_ce0 : OUT STD_LOGIC;
        out_real_3_we0 : OUT STD_LOGIC;
        out_real_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_4_ce0 : OUT STD_LOGIC;
        out_real_4_we0 : OUT STD_LOGIC;
        out_real_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_5_ce0 : OUT STD_LOGIC;
        out_real_5_we0 : OUT STD_LOGIC;
        out_real_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_6_ce0 : OUT STD_LOGIC;
        out_real_6_we0 : OUT STD_LOGIC;
        out_real_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_7_ce0 : OUT STD_LOGIC;
        out_real_7_we0 : OUT STD_LOGIC;
        out_real_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_0_ce0 : OUT STD_LOGIC;
        out_imag_0_we0 : OUT STD_LOGIC;
        out_imag_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_1_ce0 : OUT STD_LOGIC;
        out_imag_1_we0 : OUT STD_LOGIC;
        out_imag_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_2_ce0 : OUT STD_LOGIC;
        out_imag_2_we0 : OUT STD_LOGIC;
        out_imag_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_3_ce0 : OUT STD_LOGIC;
        out_imag_3_we0 : OUT STD_LOGIC;
        out_imag_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_4_ce0 : OUT STD_LOGIC;
        out_imag_4_we0 : OUT STD_LOGIC;
        out_imag_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_5_ce0 : OUT STD_LOGIC;
        out_imag_5_we0 : OUT STD_LOGIC;
        out_imag_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_6_ce0 : OUT STD_LOGIC;
        out_imag_6_we0 : OUT STD_LOGIC;
        out_imag_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_7_ce0 : OUT STD_LOGIC;
        out_imag_7_we0 : OUT STD_LOGIC;
        out_imag_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_616_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_616_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_616_p_ce : OUT STD_LOGIC;
        grp_fu_620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_620_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_620_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_620_p_ce : OUT STD_LOGIC;
        grp_fu_624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_624_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_624_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_624_p_ce : OUT STD_LOGIC;
        grp_fu_628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_628_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_628_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_628_p_ce : OUT STD_LOGIC;
        grp_fu_632_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_632_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_632_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_632_p_ce : OUT STD_LOGIC;
        grp_fu_636_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_636_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_636_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_636_p_ce : OUT STD_LOGIC;
        grp_fu_640_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_640_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_640_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_640_p_ce : OUT STD_LOGIC;
        grp_fu_644_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_644_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_644_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_644_p_ce : OUT STD_LOGIC );
    end component;


    component sr_fft_fft_64pt_Pipeline_VITIS_LOOP_271_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        o2_in_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_real_V_ce0 : OUT STD_LOGIC;
        o2_in_real_V_we0 : OUT STD_LOGIC;
        o2_in_real_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_imag_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_imag_V_3_ce0 : OUT STD_LOGIC;
        o2_in_imag_V_3_we0 : OUT STD_LOGIC;
        o2_in_imag_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_imag_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_imag_V_2_ce0 : OUT STD_LOGIC;
        o2_in_imag_V_2_we0 : OUT STD_LOGIC;
        o2_in_imag_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_imag_V_1_ce0 : OUT STD_LOGIC;
        o2_in_imag_V_1_we0 : OUT STD_LOGIC;
        o2_in_imag_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_imag_V_ce0 : OUT STD_LOGIC;
        o2_in_imag_V_we0 : OUT STD_LOGIC;
        o2_in_imag_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_real_V_3_ce0 : OUT STD_LOGIC;
        o2_in_real_V_3_we0 : OUT STD_LOGIC;
        o2_in_real_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_real_V_2_ce0 : OUT STD_LOGIC;
        o2_in_real_V_2_we0 : OUT STD_LOGIC;
        o2_in_real_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o2_in_real_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_in_real_V_1_ce0 : OUT STD_LOGIC;
        o2_in_real_V_1_we0 : OUT STD_LOGIC;
        o2_in_real_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_imag_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_imag_V_3_ce0 : OUT STD_LOGIC;
        o1_in_imag_V_3_we0 : OUT STD_LOGIC;
        o1_in_imag_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_imag_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_imag_V_2_ce0 : OUT STD_LOGIC;
        o1_in_imag_V_2_we0 : OUT STD_LOGIC;
        o1_in_imag_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_imag_V_1_ce0 : OUT STD_LOGIC;
        o1_in_imag_V_1_we0 : OUT STD_LOGIC;
        o1_in_imag_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_imag_V_ce0 : OUT STD_LOGIC;
        o1_in_imag_V_we0 : OUT STD_LOGIC;
        o1_in_imag_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_real_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_real_V_3_ce0 : OUT STD_LOGIC;
        o1_in_real_V_3_we0 : OUT STD_LOGIC;
        o1_in_real_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_real_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_real_V_2_ce0 : OUT STD_LOGIC;
        o1_in_real_V_2_we0 : OUT STD_LOGIC;
        o1_in_real_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_real_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_real_V_1_ce0 : OUT STD_LOGIC;
        o1_in_real_V_1_we0 : OUT STD_LOGIC;
        o1_in_real_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_in_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_in_real_V_ce0 : OUT STD_LOGIC;
        o1_in_real_V_we0 : OUT STD_LOGIC;
        o1_in_real_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        in_real_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_0_ce0 : OUT STD_LOGIC;
        in_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_0_ce1 : OUT STD_LOGIC;
        in_real_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_1_ce0 : OUT STD_LOGIC;
        in_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_1_ce1 : OUT STD_LOGIC;
        in_real_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_2_ce0 : OUT STD_LOGIC;
        in_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_2_ce1 : OUT STD_LOGIC;
        in_real_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_3_ce0 : OUT STD_LOGIC;
        in_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_3_ce1 : OUT STD_LOGIC;
        in_real_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_4_ce0 : OUT STD_LOGIC;
        in_real_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_4_ce1 : OUT STD_LOGIC;
        in_real_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_5_ce0 : OUT STD_LOGIC;
        in_real_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_5_ce1 : OUT STD_LOGIC;
        in_real_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_6_ce0 : OUT STD_LOGIC;
        in_real_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_6_ce1 : OUT STD_LOGIC;
        in_real_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_7_ce0 : OUT STD_LOGIC;
        in_real_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_real_7_ce1 : OUT STD_LOGIC;
        in_real_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_0_ce0 : OUT STD_LOGIC;
        in_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_0_ce1 : OUT STD_LOGIC;
        in_imag_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_1_ce0 : OUT STD_LOGIC;
        in_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_1_ce1 : OUT STD_LOGIC;
        in_imag_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_2_ce0 : OUT STD_LOGIC;
        in_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_2_ce1 : OUT STD_LOGIC;
        in_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_3_ce0 : OUT STD_LOGIC;
        in_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_3_ce1 : OUT STD_LOGIC;
        in_imag_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_4_ce0 : OUT STD_LOGIC;
        in_imag_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_4_ce1 : OUT STD_LOGIC;
        in_imag_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_5_ce0 : OUT STD_LOGIC;
        in_imag_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_5_ce1 : OUT STD_LOGIC;
        in_imag_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_6_ce0 : OUT STD_LOGIC;
        in_imag_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_6_ce1 : OUT STD_LOGIC;
        in_imag_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_7_ce0 : OUT STD_LOGIC;
        in_imag_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        in_imag_7_ce1 : OUT STD_LOGIC;
        in_imag_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_16pt IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_0_ce0 : OUT STD_LOGIC;
        in_real_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_0_ce1 : OUT STD_LOGIC;
        in_real_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_1_ce0 : OUT STD_LOGIC;
        in_real_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_1_ce1 : OUT STD_LOGIC;
        in_real_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_2_ce0 : OUT STD_LOGIC;
        in_real_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_2_ce1 : OUT STD_LOGIC;
        in_real_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_3_ce0 : OUT STD_LOGIC;
        in_real_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_real_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_real_3_ce1 : OUT STD_LOGIC;
        in_real_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_0_ce0 : OUT STD_LOGIC;
        in_imag_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_0_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_0_ce1 : OUT STD_LOGIC;
        in_imag_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_1_ce0 : OUT STD_LOGIC;
        in_imag_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_1_ce1 : OUT STD_LOGIC;
        in_imag_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_2_ce0 : OUT STD_LOGIC;
        in_imag_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_2_ce1 : OUT STD_LOGIC;
        in_imag_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_3_ce0 : OUT STD_LOGIC;
        in_imag_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        in_imag_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        in_imag_3_ce1 : OUT STD_LOGIC;
        in_imag_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_real_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_0_ce0 : OUT STD_LOGIC;
        out_real_0_we0 : OUT STD_LOGIC;
        out_real_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_1_ce0 : OUT STD_LOGIC;
        out_real_1_we0 : OUT STD_LOGIC;
        out_real_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_2_ce0 : OUT STD_LOGIC;
        out_real_2_we0 : OUT STD_LOGIC;
        out_real_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_real_3_ce0 : OUT STD_LOGIC;
        out_real_3_we0 : OUT STD_LOGIC;
        out_real_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_0_ce0 : OUT STD_LOGIC;
        out_imag_0_we0 : OUT STD_LOGIC;
        out_imag_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_1_ce0 : OUT STD_LOGIC;
        out_imag_1_we0 : OUT STD_LOGIC;
        out_imag_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_2_ce0 : OUT STD_LOGIC;
        out_imag_2_we0 : OUT STD_LOGIC;
        out_imag_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_imag_3_ce0 : OUT STD_LOGIC;
        out_imag_3_we0 : OUT STD_LOGIC;
        out_imag_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_64pt_Pipeline_VITIS_LOOP_281_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        e_out_real_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_4_ce0 : OUT STD_LOGIC;
        e_out_real_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_5_ce0 : OUT STD_LOGIC;
        e_out_real_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_6_ce0 : OUT STD_LOGIC;
        e_out_real_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_7_ce0 : OUT STD_LOGIC;
        e_out_real_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_4_ce0 : OUT STD_LOGIC;
        e_out_imag_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_5_ce0 : OUT STD_LOGIC;
        e_out_imag_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_6_ce0 : OUT STD_LOGIC;
        e_out_imag_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_7_ce0 : OUT STD_LOGIC;
        e_out_imag_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_real_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_real_2_ce0 : OUT STD_LOGIC;
        out_real_2_we0 : OUT STD_LOGIC;
        out_real_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_real_3_ce0 : OUT STD_LOGIC;
        out_real_3_we0 : OUT STD_LOGIC;
        out_real_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_imag_2_ce0 : OUT STD_LOGIC;
        out_imag_2_we0 : OUT STD_LOGIC;
        out_imag_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_imag_3_ce0 : OUT STD_LOGIC;
        out_imag_3_we0 : OUT STD_LOGIC;
        out_imag_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_real_4_ce0 : OUT STD_LOGIC;
        out_real_4_we0 : OUT STD_LOGIC;
        out_real_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_imag_4_ce0 : OUT STD_LOGIC;
        out_imag_4_we0 : OUT STD_LOGIC;
        out_imag_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_imag_5_ce0 : OUT STD_LOGIC;
        out_imag_5_we0 : OUT STD_LOGIC;
        out_imag_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_real_6_ce0 : OUT STD_LOGIC;
        out_real_6_we0 : OUT STD_LOGIC;
        out_real_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_imag_6_ce0 : OUT STD_LOGIC;
        out_imag_6_we0 : OUT STD_LOGIC;
        out_imag_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_imag_7_ce0 : OUT STD_LOGIC;
        out_imag_7_we0 : OUT STD_LOGIC;
        out_imag_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_imag_1_ce0 : OUT STD_LOGIC;
        out_imag_1_we0 : OUT STD_LOGIC;
        out_imag_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_imag_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_imag_0_ce0 : OUT STD_LOGIC;
        out_imag_0_we0 : OUT STD_LOGIC;
        out_imag_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_real_7_ce0 : OUT STD_LOGIC;
        out_real_7_we0 : OUT STD_LOGIC;
        out_real_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_real_5_ce0 : OUT STD_LOGIC;
        out_real_5_we0 : OUT STD_LOGIC;
        out_real_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_real_1_ce0 : OUT STD_LOGIC;
        out_real_1_we0 : OUT STD_LOGIC;
        out_real_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_real_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_real_0_ce0 : OUT STD_LOGIC;
        out_real_0_we0 : OUT STD_LOGIC;
        out_real_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        o1_out_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_real_V_ce0 : OUT STD_LOGIC;
        o1_out_real_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_out_real_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_real_V_1_ce0 : OUT STD_LOGIC;
        o1_out_real_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_out_real_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_real_V_2_ce0 : OUT STD_LOGIC;
        o1_out_real_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_out_real_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_real_V_3_ce0 : OUT STD_LOGIC;
        o1_out_real_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_out_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_imag_V_ce0 : OUT STD_LOGIC;
        o1_out_imag_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_out_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_imag_V_1_ce0 : OUT STD_LOGIC;
        o1_out_imag_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_out_imag_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_imag_V_2_ce0 : OUT STD_LOGIC;
        o1_out_imag_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o1_out_imag_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o1_out_imag_V_3_ce0 : OUT STD_LOGIC;
        o1_out_imag_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_out_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_real_V_ce0 : OUT STD_LOGIC;
        o2_out_real_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_out_real_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_real_V_1_ce0 : OUT STD_LOGIC;
        o2_out_real_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_out_real_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_real_V_2_ce0 : OUT STD_LOGIC;
        o2_out_real_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_out_real_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_real_V_3_ce0 : OUT STD_LOGIC;
        o2_out_real_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_out_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_imag_V_ce0 : OUT STD_LOGIC;
        o2_out_imag_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_out_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_imag_V_1_ce0 : OUT STD_LOGIC;
        o2_out_imag_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_out_imag_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_imag_V_2_ce0 : OUT STD_LOGIC;
        o2_out_imag_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        o2_out_imag_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        o2_out_imag_V_3_ce0 : OUT STD_LOGIC;
        o2_out_imag_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_ce0 : OUT STD_LOGIC;
        e_out_real_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_1_ce0 : OUT STD_LOGIC;
        e_out_real_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_2_ce0 : OUT STD_LOGIC;
        e_out_real_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_real_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_real_V_3_ce0 : OUT STD_LOGIC;
        e_out_real_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_ce0 : OUT STD_LOGIC;
        e_out_imag_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_1_ce0 : OUT STD_LOGIC;
        e_out_imag_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_2_ce0 : OUT STD_LOGIC;
        e_out_imag_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        e_out_imag_V_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        e_out_imag_V_3_ce0 : OUT STD_LOGIC;
        e_out_imag_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_616_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_616_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_616_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_616_p_ce : OUT STD_LOGIC;
        grp_fu_620_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_620_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_620_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_620_p_ce : OUT STD_LOGIC;
        grp_fu_624_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_624_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_624_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_624_p_ce : OUT STD_LOGIC;
        grp_fu_628_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_628_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_628_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_628_p_ce : OUT STD_LOGIC;
        grp_fu_632_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_632_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_632_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_632_p_ce : OUT STD_LOGIC;
        grp_fu_636_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_636_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_636_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_636_p_ce : OUT STD_LOGIC;
        grp_fu_640_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_640_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_640_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_640_p_ce : OUT STD_LOGIC;
        grp_fu_644_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_644_p_din1 : OUT STD_LOGIC_VECTOR (17 downto 0);
        grp_fu_644_p_dout0 : IN STD_LOGIC_VECTOR (47 downto 0);
        grp_fu_644_p_ce : OUT STD_LOGIC );
    end component;


    component sr_fft_mul_32s_18s_48_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    e_in_real_V_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_address0,
        ce0 => e_in_real_V_ce0,
        we0 => e_in_real_V_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_d0,
        q0 => e_in_real_V_q0,
        address1 => grp_fft_32pt_fu_404_in_real_0_address1,
        ce1 => e_in_real_V_ce1,
        q1 => e_in_real_V_q1);

    e_in_real_V_1_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_1_address0,
        ce0 => e_in_real_V_1_ce0,
        we0 => e_in_real_V_1_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_d0,
        q0 => e_in_real_V_1_q0,
        address1 => grp_fft_32pt_fu_404_in_real_1_address1,
        ce1 => e_in_real_V_1_ce1,
        q1 => e_in_real_V_1_q1);

    e_in_real_V_2_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_2_address0,
        ce0 => e_in_real_V_2_ce0,
        we0 => e_in_real_V_2_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_d0,
        q0 => e_in_real_V_2_q0,
        address1 => grp_fft_32pt_fu_404_in_real_2_address1,
        ce1 => e_in_real_V_2_ce1,
        q1 => e_in_real_V_2_q1);

    e_in_real_V_3_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_3_address0,
        ce0 => e_in_real_V_3_ce0,
        we0 => e_in_real_V_3_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_d0,
        q0 => e_in_real_V_3_q0,
        address1 => grp_fft_32pt_fu_404_in_real_3_address1,
        ce1 => e_in_real_V_3_ce1,
        q1 => e_in_real_V_3_q1);

    e_in_real_V_4_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_4_address0,
        ce0 => e_in_real_V_4_ce0,
        we0 => e_in_real_V_4_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_d0,
        q0 => e_in_real_V_4_q0,
        address1 => grp_fft_32pt_fu_404_in_real_4_address1,
        ce1 => e_in_real_V_4_ce1,
        q1 => e_in_real_V_4_q1);

    e_in_real_V_5_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_5_address0,
        ce0 => e_in_real_V_5_ce0,
        we0 => e_in_real_V_5_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_d0,
        q0 => e_in_real_V_5_q0,
        address1 => grp_fft_32pt_fu_404_in_real_5_address1,
        ce1 => e_in_real_V_5_ce1,
        q1 => e_in_real_V_5_q1);

    e_in_real_V_6_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_6_address0,
        ce0 => e_in_real_V_6_ce0,
        we0 => e_in_real_V_6_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_d0,
        q0 => e_in_real_V_6_q0,
        address1 => grp_fft_32pt_fu_404_in_real_6_address1,
        ce1 => e_in_real_V_6_ce1,
        q1 => e_in_real_V_6_q1);

    e_in_real_V_7_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_real_V_7_address0,
        ce0 => e_in_real_V_7_ce0,
        we0 => e_in_real_V_7_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_d0,
        q0 => e_in_real_V_7_q0,
        address1 => grp_fft_32pt_fu_404_in_real_7_address1,
        ce1 => e_in_real_V_7_ce1,
        q1 => e_in_real_V_7_q1);

    e_in_imag_V_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_address0,
        ce0 => e_in_imag_V_ce0,
        we0 => e_in_imag_V_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_d0,
        q0 => e_in_imag_V_q0,
        address1 => grp_fft_32pt_fu_404_in_imag_0_address1,
        ce1 => e_in_imag_V_ce1,
        q1 => e_in_imag_V_q1);

    e_in_imag_V_1_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_1_address0,
        ce0 => e_in_imag_V_1_ce0,
        we0 => e_in_imag_V_1_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_d0,
        q0 => e_in_imag_V_1_q0,
        address1 => grp_fft_32pt_fu_404_in_imag_1_address1,
        ce1 => e_in_imag_V_1_ce1,
        q1 => e_in_imag_V_1_q1);

    e_in_imag_V_2_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_2_address0,
        ce0 => e_in_imag_V_2_ce0,
        we0 => e_in_imag_V_2_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_d0,
        q0 => e_in_imag_V_2_q0,
        address1 => grp_fft_32pt_fu_404_in_imag_2_address1,
        ce1 => e_in_imag_V_2_ce1,
        q1 => e_in_imag_V_2_q1);

    e_in_imag_V_3_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_3_address0,
        ce0 => e_in_imag_V_3_ce0,
        we0 => e_in_imag_V_3_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_d0,
        q0 => e_in_imag_V_3_q0,
        address1 => grp_fft_32pt_fu_404_in_imag_3_address1,
        ce1 => e_in_imag_V_3_ce1,
        q1 => e_in_imag_V_3_q1);

    e_in_imag_V_4_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_4_address0,
        ce0 => e_in_imag_V_4_ce0,
        we0 => e_in_imag_V_4_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_d0,
        q0 => e_in_imag_V_4_q0,
        address1 => grp_fft_32pt_fu_404_in_imag_4_address1,
        ce1 => e_in_imag_V_4_ce1,
        q1 => e_in_imag_V_4_q1);

    e_in_imag_V_5_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_5_address0,
        ce0 => e_in_imag_V_5_ce0,
        we0 => e_in_imag_V_5_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_d0,
        q0 => e_in_imag_V_5_q0,
        address1 => grp_fft_32pt_fu_404_in_imag_5_address1,
        ce1 => e_in_imag_V_5_ce1,
        q1 => e_in_imag_V_5_q1);

    e_in_imag_V_6_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_6_address0,
        ce0 => e_in_imag_V_6_ce0,
        we0 => e_in_imag_V_6_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_d0,
        q0 => e_in_imag_V_6_q0,
        address1 => grp_fft_32pt_fu_404_in_imag_6_address1,
        ce1 => e_in_imag_V_6_ce1,
        q1 => e_in_imag_V_6_q1);

    e_in_imag_V_7_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_in_imag_V_7_address0,
        ce0 => e_in_imag_V_7_ce0,
        we0 => e_in_imag_V_7_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_d0,
        q0 => e_in_imag_V_7_q0,
        address1 => grp_fft_32pt_fu_404_in_imag_7_address1,
        ce1 => e_in_imag_V_7_ce1,
        q1 => e_in_imag_V_7_q1);

    e_out_real_V_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_address0,
        ce0 => e_out_real_V_ce0,
        we0 => e_out_real_V_we0,
        d0 => grp_fft_32pt_fu_404_out_real_0_d0,
        q0 => e_out_real_V_q0);

    e_out_real_V_1_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_1_address0,
        ce0 => e_out_real_V_1_ce0,
        we0 => e_out_real_V_1_we0,
        d0 => grp_fft_32pt_fu_404_out_real_1_d0,
        q0 => e_out_real_V_1_q0);

    e_out_real_V_2_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_2_address0,
        ce0 => e_out_real_V_2_ce0,
        we0 => e_out_real_V_2_we0,
        d0 => grp_fft_32pt_fu_404_out_real_2_d0,
        q0 => e_out_real_V_2_q0);

    e_out_real_V_3_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_3_address0,
        ce0 => e_out_real_V_3_ce0,
        we0 => e_out_real_V_3_we0,
        d0 => grp_fft_32pt_fu_404_out_real_3_d0,
        q0 => e_out_real_V_3_q0);

    e_out_real_V_4_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_4_address0,
        ce0 => e_out_real_V_4_ce0,
        we0 => e_out_real_V_4_we0,
        d0 => grp_fft_32pt_fu_404_out_real_4_d0,
        q0 => e_out_real_V_4_q0);

    e_out_real_V_5_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_5_address0,
        ce0 => e_out_real_V_5_ce0,
        we0 => e_out_real_V_5_we0,
        d0 => grp_fft_32pt_fu_404_out_real_5_d0,
        q0 => e_out_real_V_5_q0);

    e_out_real_V_6_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_6_address0,
        ce0 => e_out_real_V_6_ce0,
        we0 => e_out_real_V_6_we0,
        d0 => grp_fft_32pt_fu_404_out_real_6_d0,
        q0 => e_out_real_V_6_q0);

    e_out_real_V_7_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_real_V_7_address0,
        ce0 => e_out_real_V_7_ce0,
        we0 => e_out_real_V_7_we0,
        d0 => grp_fft_32pt_fu_404_out_real_7_d0,
        q0 => e_out_real_V_7_q0);

    e_out_imag_V_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_address0,
        ce0 => e_out_imag_V_ce0,
        we0 => e_out_imag_V_we0,
        d0 => grp_fft_32pt_fu_404_out_imag_0_d0,
        q0 => e_out_imag_V_q0);

    e_out_imag_V_1_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_1_address0,
        ce0 => e_out_imag_V_1_ce0,
        we0 => e_out_imag_V_1_we0,
        d0 => grp_fft_32pt_fu_404_out_imag_1_d0,
        q0 => e_out_imag_V_1_q0);

    e_out_imag_V_2_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_2_address0,
        ce0 => e_out_imag_V_2_ce0,
        we0 => e_out_imag_V_2_we0,
        d0 => grp_fft_32pt_fu_404_out_imag_2_d0,
        q0 => e_out_imag_V_2_q0);

    e_out_imag_V_3_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_3_address0,
        ce0 => e_out_imag_V_3_ce0,
        we0 => e_out_imag_V_3_we0,
        d0 => grp_fft_32pt_fu_404_out_imag_3_d0,
        q0 => e_out_imag_V_3_q0);

    e_out_imag_V_4_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_4_address0,
        ce0 => e_out_imag_V_4_ce0,
        we0 => e_out_imag_V_4_we0,
        d0 => grp_fft_32pt_fu_404_out_imag_4_d0,
        q0 => e_out_imag_V_4_q0);

    e_out_imag_V_5_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_5_address0,
        ce0 => e_out_imag_V_5_ce0,
        we0 => e_out_imag_V_5_we0,
        d0 => grp_fft_32pt_fu_404_out_imag_5_d0,
        q0 => e_out_imag_V_5_q0);

    e_out_imag_V_6_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_6_address0,
        ce0 => e_out_imag_V_6_ce0,
        we0 => e_out_imag_V_6_we0,
        d0 => grp_fft_32pt_fu_404_out_imag_6_d0,
        q0 => e_out_imag_V_6_q0);

    e_out_imag_V_7_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => e_out_imag_V_7_address0,
        ce0 => e_out_imag_V_7_ce0,
        we0 => e_out_imag_V_7_we0,
        d0 => grp_fft_32pt_fu_404_out_imag_7_d0,
        q0 => e_out_imag_V_7_q0);

    o1_in_real_V_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_in_real_V_address0,
        ce0 => o1_in_real_V_ce0,
        we0 => o1_in_real_V_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_d0,
        q0 => o1_in_real_V_q0,
        address1 => grp_fft_16pt_fu_496_in_real_0_address1,
        ce1 => o1_in_real_V_ce1,
        q1 => o1_in_real_V_q1);

    o1_in_real_V_1_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_in_real_V_1_address0,
        ce0 => o1_in_real_V_1_ce0,
        we0 => o1_in_real_V_1_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_d0,
        q0 => o1_in_real_V_1_q0,
        address1 => grp_fft_16pt_fu_496_in_real_1_address1,
        ce1 => o1_in_real_V_1_ce1,
        q1 => o1_in_real_V_1_q1);

    o1_in_real_V_2_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_in_real_V_2_address0,
        ce0 => o1_in_real_V_2_ce0,
        we0 => o1_in_real_V_2_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_d0,
        q0 => o1_in_real_V_2_q0,
        address1 => grp_fft_16pt_fu_496_in_real_2_address1,
        ce1 => o1_in_real_V_2_ce1,
        q1 => o1_in_real_V_2_q1);

    o1_in_real_V_3_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_in_real_V_3_address0,
        ce0 => o1_in_real_V_3_ce0,
        we0 => o1_in_real_V_3_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_d0,
        q0 => o1_in_real_V_3_q0,
        address1 => grp_fft_16pt_fu_496_in_real_3_address1,
        ce1 => o1_in_real_V_3_ce1,
        q1 => o1_in_real_V_3_q1);

    o1_in_imag_V_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_in_imag_V_address0,
        ce0 => o1_in_imag_V_ce0,
        we0 => o1_in_imag_V_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_d0,
        q0 => o1_in_imag_V_q0,
        address1 => grp_fft_16pt_fu_496_in_imag_0_address1,
        ce1 => o1_in_imag_V_ce1,
        q1 => o1_in_imag_V_q1);

    o1_in_imag_V_1_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_in_imag_V_1_address0,
        ce0 => o1_in_imag_V_1_ce0,
        we0 => o1_in_imag_V_1_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_d0,
        q0 => o1_in_imag_V_1_q0,
        address1 => grp_fft_16pt_fu_496_in_imag_1_address1,
        ce1 => o1_in_imag_V_1_ce1,
        q1 => o1_in_imag_V_1_q1);

    o1_in_imag_V_2_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_in_imag_V_2_address0,
        ce0 => o1_in_imag_V_2_ce0,
        we0 => o1_in_imag_V_2_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_d0,
        q0 => o1_in_imag_V_2_q0,
        address1 => grp_fft_16pt_fu_496_in_imag_2_address1,
        ce1 => o1_in_imag_V_2_ce1,
        q1 => o1_in_imag_V_2_q1);

    o1_in_imag_V_3_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_in_imag_V_3_address0,
        ce0 => o1_in_imag_V_3_ce0,
        we0 => o1_in_imag_V_3_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_d0,
        q0 => o1_in_imag_V_3_q0,
        address1 => grp_fft_16pt_fu_496_in_imag_3_address1,
        ce1 => o1_in_imag_V_3_ce1,
        q1 => o1_in_imag_V_3_q1);

    o1_out_real_V_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_out_real_V_address0,
        ce0 => o1_out_real_V_ce0,
        we0 => o1_out_real_V_we0,
        d0 => grp_fft_16pt_fu_496_out_real_0_d0,
        q0 => o1_out_real_V_q0);

    o1_out_real_V_1_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_out_real_V_1_address0,
        ce0 => o1_out_real_V_1_ce0,
        we0 => o1_out_real_V_1_we0,
        d0 => grp_fft_16pt_fu_496_out_real_1_d0,
        q0 => o1_out_real_V_1_q0);

    o1_out_real_V_2_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_out_real_V_2_address0,
        ce0 => o1_out_real_V_2_ce0,
        we0 => o1_out_real_V_2_we0,
        d0 => grp_fft_16pt_fu_496_out_real_2_d0,
        q0 => o1_out_real_V_2_q0);

    o1_out_real_V_3_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_out_real_V_3_address0,
        ce0 => o1_out_real_V_3_ce0,
        we0 => o1_out_real_V_3_we0,
        d0 => grp_fft_16pt_fu_496_out_real_3_d0,
        q0 => o1_out_real_V_3_q0);

    o1_out_imag_V_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_out_imag_V_address0,
        ce0 => o1_out_imag_V_ce0,
        we0 => o1_out_imag_V_we0,
        d0 => grp_fft_16pt_fu_496_out_imag_0_d0,
        q0 => o1_out_imag_V_q0);

    o1_out_imag_V_1_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_out_imag_V_1_address0,
        ce0 => o1_out_imag_V_1_ce0,
        we0 => o1_out_imag_V_1_we0,
        d0 => grp_fft_16pt_fu_496_out_imag_1_d0,
        q0 => o1_out_imag_V_1_q0);

    o1_out_imag_V_2_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_out_imag_V_2_address0,
        ce0 => o1_out_imag_V_2_ce0,
        we0 => o1_out_imag_V_2_we0,
        d0 => grp_fft_16pt_fu_496_out_imag_2_d0,
        q0 => o1_out_imag_V_2_q0);

    o1_out_imag_V_3_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o1_out_imag_V_3_address0,
        ce0 => o1_out_imag_V_3_ce0,
        we0 => o1_out_imag_V_3_we0,
        d0 => grp_fft_16pt_fu_496_out_imag_3_d0,
        q0 => o1_out_imag_V_3_q0);

    o2_in_real_V_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_in_real_V_address0,
        ce0 => o2_in_real_V_ce0,
        we0 => o2_in_real_V_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_d0,
        q0 => o2_in_real_V_q0,
        address1 => grp_fft_16pt_fu_520_in_real_0_address1,
        ce1 => o2_in_real_V_ce1,
        q1 => o2_in_real_V_q1);

    o2_in_real_V_1_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_in_real_V_1_address0,
        ce0 => o2_in_real_V_1_ce0,
        we0 => o2_in_real_V_1_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_d0,
        q0 => o2_in_real_V_1_q0,
        address1 => grp_fft_16pt_fu_520_in_real_1_address1,
        ce1 => o2_in_real_V_1_ce1,
        q1 => o2_in_real_V_1_q1);

    o2_in_real_V_2_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_in_real_V_2_address0,
        ce0 => o2_in_real_V_2_ce0,
        we0 => o2_in_real_V_2_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_d0,
        q0 => o2_in_real_V_2_q0,
        address1 => grp_fft_16pt_fu_520_in_real_2_address1,
        ce1 => o2_in_real_V_2_ce1,
        q1 => o2_in_real_V_2_q1);

    o2_in_real_V_3_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_in_real_V_3_address0,
        ce0 => o2_in_real_V_3_ce0,
        we0 => o2_in_real_V_3_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_d0,
        q0 => o2_in_real_V_3_q0,
        address1 => grp_fft_16pt_fu_520_in_real_3_address1,
        ce1 => o2_in_real_V_3_ce1,
        q1 => o2_in_real_V_3_q1);

    o2_in_imag_V_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_in_imag_V_address0,
        ce0 => o2_in_imag_V_ce0,
        we0 => o2_in_imag_V_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_d0,
        q0 => o2_in_imag_V_q0,
        address1 => grp_fft_16pt_fu_520_in_imag_0_address1,
        ce1 => o2_in_imag_V_ce1,
        q1 => o2_in_imag_V_q1);

    o2_in_imag_V_1_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_in_imag_V_1_address0,
        ce0 => o2_in_imag_V_1_ce0,
        we0 => o2_in_imag_V_1_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_d0,
        q0 => o2_in_imag_V_1_q0,
        address1 => grp_fft_16pt_fu_520_in_imag_1_address1,
        ce1 => o2_in_imag_V_1_ce1,
        q1 => o2_in_imag_V_1_q1);

    o2_in_imag_V_2_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_in_imag_V_2_address0,
        ce0 => o2_in_imag_V_2_ce0,
        we0 => o2_in_imag_V_2_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_d0,
        q0 => o2_in_imag_V_2_q0,
        address1 => grp_fft_16pt_fu_520_in_imag_2_address1,
        ce1 => o2_in_imag_V_2_ce1,
        q1 => o2_in_imag_V_2_q1);

    o2_in_imag_V_3_U : component sr_fft_fft_16pt_e_in_real_V_16_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_in_imag_V_3_address0,
        ce0 => o2_in_imag_V_3_ce0,
        we0 => o2_in_imag_V_3_we0,
        d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_d0,
        q0 => o2_in_imag_V_3_q0,
        address1 => grp_fft_16pt_fu_520_in_imag_3_address1,
        ce1 => o2_in_imag_V_3_ce1,
        q1 => o2_in_imag_V_3_q1);

    o2_out_real_V_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_out_real_V_address0,
        ce0 => o2_out_real_V_ce0,
        we0 => o2_out_real_V_we0,
        d0 => grp_fft_16pt_fu_520_out_real_0_d0,
        q0 => o2_out_real_V_q0);

    o2_out_real_V_1_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_out_real_V_1_address0,
        ce0 => o2_out_real_V_1_ce0,
        we0 => o2_out_real_V_1_we0,
        d0 => grp_fft_16pt_fu_520_out_real_1_d0,
        q0 => o2_out_real_V_1_q0);

    o2_out_real_V_2_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_out_real_V_2_address0,
        ce0 => o2_out_real_V_2_ce0,
        we0 => o2_out_real_V_2_we0,
        d0 => grp_fft_16pt_fu_520_out_real_2_d0,
        q0 => o2_out_real_V_2_q0);

    o2_out_real_V_3_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_out_real_V_3_address0,
        ce0 => o2_out_real_V_3_ce0,
        we0 => o2_out_real_V_3_we0,
        d0 => grp_fft_16pt_fu_520_out_real_3_d0,
        q0 => o2_out_real_V_3_q0);

    o2_out_imag_V_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_out_imag_V_address0,
        ce0 => o2_out_imag_V_ce0,
        we0 => o2_out_imag_V_we0,
        d0 => grp_fft_16pt_fu_520_out_imag_0_d0,
        q0 => o2_out_imag_V_q0);

    o2_out_imag_V_1_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_out_imag_V_1_address0,
        ce0 => o2_out_imag_V_1_ce0,
        we0 => o2_out_imag_V_1_we0,
        d0 => grp_fft_16pt_fu_520_out_imag_1_d0,
        q0 => o2_out_imag_V_1_q0);

    o2_out_imag_V_2_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_out_imag_V_2_address0,
        ce0 => o2_out_imag_V_2_ce0,
        we0 => o2_out_imag_V_2_we0,
        d0 => grp_fft_16pt_fu_520_out_imag_2_d0,
        q0 => o2_out_imag_V_2_q0);

    o2_out_imag_V_3_U : component sr_fft_fft_64pt_e_out_real_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => o2_out_imag_V_3_address0,
        ce0 => o2_out_imag_V_3_ce0,
        we0 => o2_out_imag_V_3_we0,
        d0 => grp_fft_16pt_fu_520_out_imag_3_d0,
        q0 => o2_out_imag_V_3_q0);

    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336 : component sr_fft_fft_64pt_Pipeline_VITIS_LOOP_265_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start,
        ap_done => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_done,
        ap_idle => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_idle,
        ap_ready => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_ready,
        e_in_imag_V_7_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_address0,
        e_in_imag_V_7_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_ce0,
        e_in_imag_V_7_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_we0,
        e_in_imag_V_7_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_d0,
        e_in_imag_V_6_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_address0,
        e_in_imag_V_6_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_ce0,
        e_in_imag_V_6_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_we0,
        e_in_imag_V_6_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_d0,
        e_in_imag_V_5_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_address0,
        e_in_imag_V_5_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_ce0,
        e_in_imag_V_5_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_we0,
        e_in_imag_V_5_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_d0,
        e_in_imag_V_4_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_address0,
        e_in_imag_V_4_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_ce0,
        e_in_imag_V_4_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_we0,
        e_in_imag_V_4_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_d0,
        e_in_imag_V_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_address0,
        e_in_imag_V_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_ce0,
        e_in_imag_V_3_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_we0,
        e_in_imag_V_3_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_d0,
        e_in_imag_V_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_address0,
        e_in_imag_V_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_ce0,
        e_in_imag_V_2_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_we0,
        e_in_imag_V_2_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_d0,
        e_in_imag_V_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_address0,
        e_in_imag_V_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_ce0,
        e_in_imag_V_1_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_we0,
        e_in_imag_V_1_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_d0,
        e_in_imag_V_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_address0,
        e_in_imag_V_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_ce0,
        e_in_imag_V_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_we0,
        e_in_imag_V_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_d0,
        e_in_real_V_7_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_address0,
        e_in_real_V_7_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_ce0,
        e_in_real_V_7_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_we0,
        e_in_real_V_7_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_d0,
        e_in_real_V_6_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_address0,
        e_in_real_V_6_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_ce0,
        e_in_real_V_6_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_we0,
        e_in_real_V_6_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_d0,
        e_in_real_V_5_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_address0,
        e_in_real_V_5_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_ce0,
        e_in_real_V_5_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_we0,
        e_in_real_V_5_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_d0,
        e_in_real_V_4_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_address0,
        e_in_real_V_4_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_ce0,
        e_in_real_V_4_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_we0,
        e_in_real_V_4_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_d0,
        e_in_real_V_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_address0,
        e_in_real_V_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_ce0,
        e_in_real_V_3_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_we0,
        e_in_real_V_3_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_d0,
        e_in_real_V_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_address0,
        e_in_real_V_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_ce0,
        e_in_real_V_2_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_we0,
        e_in_real_V_2_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_d0,
        e_in_real_V_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_address0,
        e_in_real_V_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_ce0,
        e_in_real_V_1_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_we0,
        e_in_real_V_1_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_d0,
        e_in_real_V_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_address0,
        e_in_real_V_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_ce0,
        e_in_real_V_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_we0,
        e_in_real_V_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_d0,
        in_real_0_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_address0,
        in_real_0_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_ce0,
        in_real_0_q0 => in_real_0_q0,
        in_real_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_address0,
        in_real_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_ce0,
        in_real_1_q0 => in_real_1_q0,
        in_real_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_address0,
        in_real_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_ce0,
        in_real_2_q0 => in_real_2_q0,
        in_real_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_address0,
        in_real_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_ce0,
        in_real_3_q0 => in_real_3_q0,
        in_real_4_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_address0,
        in_real_4_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_ce0,
        in_real_4_q0 => in_real_4_q0,
        in_real_5_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_address0,
        in_real_5_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_ce0,
        in_real_5_q0 => in_real_5_q0,
        in_real_6_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_address0,
        in_real_6_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_ce0,
        in_real_6_q0 => in_real_6_q0,
        in_real_7_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_address0,
        in_real_7_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_ce0,
        in_real_7_q0 => in_real_7_q0,
        in_imag_0_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_address0,
        in_imag_0_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_ce0,
        in_imag_0_q0 => in_imag_0_q0,
        in_imag_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_address0,
        in_imag_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_ce0,
        in_imag_1_q0 => in_imag_1_q0,
        in_imag_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_address0,
        in_imag_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_ce0,
        in_imag_2_q0 => in_imag_2_q0,
        in_imag_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_address0,
        in_imag_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_ce0,
        in_imag_3_q0 => in_imag_3_q0,
        in_imag_4_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_address0,
        in_imag_4_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_ce0,
        in_imag_4_q0 => in_imag_4_q0,
        in_imag_5_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_address0,
        in_imag_5_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_ce0,
        in_imag_5_q0 => in_imag_5_q0,
        in_imag_6_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_address0,
        in_imag_6_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_ce0,
        in_imag_6_q0 => in_imag_6_q0,
        in_imag_7_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_address0,
        in_imag_7_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_ce0,
        in_imag_7_q0 => in_imag_7_q0);

    grp_fft_32pt_fu_404 : component sr_fft_fft_32pt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_32pt_fu_404_ap_start,
        ap_done => grp_fft_32pt_fu_404_ap_done,
        ap_idle => grp_fft_32pt_fu_404_ap_idle,
        ap_ready => grp_fft_32pt_fu_404_ap_ready,
        in_real_0_address0 => grp_fft_32pt_fu_404_in_real_0_address0,
        in_real_0_ce0 => grp_fft_32pt_fu_404_in_real_0_ce0,
        in_real_0_q0 => e_in_real_V_q0,
        in_real_0_address1 => grp_fft_32pt_fu_404_in_real_0_address1,
        in_real_0_ce1 => grp_fft_32pt_fu_404_in_real_0_ce1,
        in_real_0_q1 => e_in_real_V_q1,
        in_real_1_address0 => grp_fft_32pt_fu_404_in_real_1_address0,
        in_real_1_ce0 => grp_fft_32pt_fu_404_in_real_1_ce0,
        in_real_1_q0 => e_in_real_V_1_q0,
        in_real_1_address1 => grp_fft_32pt_fu_404_in_real_1_address1,
        in_real_1_ce1 => grp_fft_32pt_fu_404_in_real_1_ce1,
        in_real_1_q1 => e_in_real_V_1_q1,
        in_real_2_address0 => grp_fft_32pt_fu_404_in_real_2_address0,
        in_real_2_ce0 => grp_fft_32pt_fu_404_in_real_2_ce0,
        in_real_2_q0 => e_in_real_V_2_q0,
        in_real_2_address1 => grp_fft_32pt_fu_404_in_real_2_address1,
        in_real_2_ce1 => grp_fft_32pt_fu_404_in_real_2_ce1,
        in_real_2_q1 => e_in_real_V_2_q1,
        in_real_3_address0 => grp_fft_32pt_fu_404_in_real_3_address0,
        in_real_3_ce0 => grp_fft_32pt_fu_404_in_real_3_ce0,
        in_real_3_q0 => e_in_real_V_3_q0,
        in_real_3_address1 => grp_fft_32pt_fu_404_in_real_3_address1,
        in_real_3_ce1 => grp_fft_32pt_fu_404_in_real_3_ce1,
        in_real_3_q1 => e_in_real_V_3_q1,
        in_real_4_address0 => grp_fft_32pt_fu_404_in_real_4_address0,
        in_real_4_ce0 => grp_fft_32pt_fu_404_in_real_4_ce0,
        in_real_4_q0 => e_in_real_V_4_q0,
        in_real_4_address1 => grp_fft_32pt_fu_404_in_real_4_address1,
        in_real_4_ce1 => grp_fft_32pt_fu_404_in_real_4_ce1,
        in_real_4_q1 => e_in_real_V_4_q1,
        in_real_5_address0 => grp_fft_32pt_fu_404_in_real_5_address0,
        in_real_5_ce0 => grp_fft_32pt_fu_404_in_real_5_ce0,
        in_real_5_q0 => e_in_real_V_5_q0,
        in_real_5_address1 => grp_fft_32pt_fu_404_in_real_5_address1,
        in_real_5_ce1 => grp_fft_32pt_fu_404_in_real_5_ce1,
        in_real_5_q1 => e_in_real_V_5_q1,
        in_real_6_address0 => grp_fft_32pt_fu_404_in_real_6_address0,
        in_real_6_ce0 => grp_fft_32pt_fu_404_in_real_6_ce0,
        in_real_6_q0 => e_in_real_V_6_q0,
        in_real_6_address1 => grp_fft_32pt_fu_404_in_real_6_address1,
        in_real_6_ce1 => grp_fft_32pt_fu_404_in_real_6_ce1,
        in_real_6_q1 => e_in_real_V_6_q1,
        in_real_7_address0 => grp_fft_32pt_fu_404_in_real_7_address0,
        in_real_7_ce0 => grp_fft_32pt_fu_404_in_real_7_ce0,
        in_real_7_q0 => e_in_real_V_7_q0,
        in_real_7_address1 => grp_fft_32pt_fu_404_in_real_7_address1,
        in_real_7_ce1 => grp_fft_32pt_fu_404_in_real_7_ce1,
        in_real_7_q1 => e_in_real_V_7_q1,
        in_imag_0_address0 => grp_fft_32pt_fu_404_in_imag_0_address0,
        in_imag_0_ce0 => grp_fft_32pt_fu_404_in_imag_0_ce0,
        in_imag_0_q0 => e_in_imag_V_q0,
        in_imag_0_address1 => grp_fft_32pt_fu_404_in_imag_0_address1,
        in_imag_0_ce1 => grp_fft_32pt_fu_404_in_imag_0_ce1,
        in_imag_0_q1 => e_in_imag_V_q1,
        in_imag_1_address0 => grp_fft_32pt_fu_404_in_imag_1_address0,
        in_imag_1_ce0 => grp_fft_32pt_fu_404_in_imag_1_ce0,
        in_imag_1_q0 => e_in_imag_V_1_q0,
        in_imag_1_address1 => grp_fft_32pt_fu_404_in_imag_1_address1,
        in_imag_1_ce1 => grp_fft_32pt_fu_404_in_imag_1_ce1,
        in_imag_1_q1 => e_in_imag_V_1_q1,
        in_imag_2_address0 => grp_fft_32pt_fu_404_in_imag_2_address0,
        in_imag_2_ce0 => grp_fft_32pt_fu_404_in_imag_2_ce0,
        in_imag_2_q0 => e_in_imag_V_2_q0,
        in_imag_2_address1 => grp_fft_32pt_fu_404_in_imag_2_address1,
        in_imag_2_ce1 => grp_fft_32pt_fu_404_in_imag_2_ce1,
        in_imag_2_q1 => e_in_imag_V_2_q1,
        in_imag_3_address0 => grp_fft_32pt_fu_404_in_imag_3_address0,
        in_imag_3_ce0 => grp_fft_32pt_fu_404_in_imag_3_ce0,
        in_imag_3_q0 => e_in_imag_V_3_q0,
        in_imag_3_address1 => grp_fft_32pt_fu_404_in_imag_3_address1,
        in_imag_3_ce1 => grp_fft_32pt_fu_404_in_imag_3_ce1,
        in_imag_3_q1 => e_in_imag_V_3_q1,
        in_imag_4_address0 => grp_fft_32pt_fu_404_in_imag_4_address0,
        in_imag_4_ce0 => grp_fft_32pt_fu_404_in_imag_4_ce0,
        in_imag_4_q0 => e_in_imag_V_4_q0,
        in_imag_4_address1 => grp_fft_32pt_fu_404_in_imag_4_address1,
        in_imag_4_ce1 => grp_fft_32pt_fu_404_in_imag_4_ce1,
        in_imag_4_q1 => e_in_imag_V_4_q1,
        in_imag_5_address0 => grp_fft_32pt_fu_404_in_imag_5_address0,
        in_imag_5_ce0 => grp_fft_32pt_fu_404_in_imag_5_ce0,
        in_imag_5_q0 => e_in_imag_V_5_q0,
        in_imag_5_address1 => grp_fft_32pt_fu_404_in_imag_5_address1,
        in_imag_5_ce1 => grp_fft_32pt_fu_404_in_imag_5_ce1,
        in_imag_5_q1 => e_in_imag_V_5_q1,
        in_imag_6_address0 => grp_fft_32pt_fu_404_in_imag_6_address0,
        in_imag_6_ce0 => grp_fft_32pt_fu_404_in_imag_6_ce0,
        in_imag_6_q0 => e_in_imag_V_6_q0,
        in_imag_6_address1 => grp_fft_32pt_fu_404_in_imag_6_address1,
        in_imag_6_ce1 => grp_fft_32pt_fu_404_in_imag_6_ce1,
        in_imag_6_q1 => e_in_imag_V_6_q1,
        in_imag_7_address0 => grp_fft_32pt_fu_404_in_imag_7_address0,
        in_imag_7_ce0 => grp_fft_32pt_fu_404_in_imag_7_ce0,
        in_imag_7_q0 => e_in_imag_V_7_q0,
        in_imag_7_address1 => grp_fft_32pt_fu_404_in_imag_7_address1,
        in_imag_7_ce1 => grp_fft_32pt_fu_404_in_imag_7_ce1,
        in_imag_7_q1 => e_in_imag_V_7_q1,
        out_real_0_address0 => grp_fft_32pt_fu_404_out_real_0_address0,
        out_real_0_ce0 => grp_fft_32pt_fu_404_out_real_0_ce0,
        out_real_0_we0 => grp_fft_32pt_fu_404_out_real_0_we0,
        out_real_0_d0 => grp_fft_32pt_fu_404_out_real_0_d0,
        out_real_1_address0 => grp_fft_32pt_fu_404_out_real_1_address0,
        out_real_1_ce0 => grp_fft_32pt_fu_404_out_real_1_ce0,
        out_real_1_we0 => grp_fft_32pt_fu_404_out_real_1_we0,
        out_real_1_d0 => grp_fft_32pt_fu_404_out_real_1_d0,
        out_real_2_address0 => grp_fft_32pt_fu_404_out_real_2_address0,
        out_real_2_ce0 => grp_fft_32pt_fu_404_out_real_2_ce0,
        out_real_2_we0 => grp_fft_32pt_fu_404_out_real_2_we0,
        out_real_2_d0 => grp_fft_32pt_fu_404_out_real_2_d0,
        out_real_3_address0 => grp_fft_32pt_fu_404_out_real_3_address0,
        out_real_3_ce0 => grp_fft_32pt_fu_404_out_real_3_ce0,
        out_real_3_we0 => grp_fft_32pt_fu_404_out_real_3_we0,
        out_real_3_d0 => grp_fft_32pt_fu_404_out_real_3_d0,
        out_real_4_address0 => grp_fft_32pt_fu_404_out_real_4_address0,
        out_real_4_ce0 => grp_fft_32pt_fu_404_out_real_4_ce0,
        out_real_4_we0 => grp_fft_32pt_fu_404_out_real_4_we0,
        out_real_4_d0 => grp_fft_32pt_fu_404_out_real_4_d0,
        out_real_5_address0 => grp_fft_32pt_fu_404_out_real_5_address0,
        out_real_5_ce0 => grp_fft_32pt_fu_404_out_real_5_ce0,
        out_real_5_we0 => grp_fft_32pt_fu_404_out_real_5_we0,
        out_real_5_d0 => grp_fft_32pt_fu_404_out_real_5_d0,
        out_real_6_address0 => grp_fft_32pt_fu_404_out_real_6_address0,
        out_real_6_ce0 => grp_fft_32pt_fu_404_out_real_6_ce0,
        out_real_6_we0 => grp_fft_32pt_fu_404_out_real_6_we0,
        out_real_6_d0 => grp_fft_32pt_fu_404_out_real_6_d0,
        out_real_7_address0 => grp_fft_32pt_fu_404_out_real_7_address0,
        out_real_7_ce0 => grp_fft_32pt_fu_404_out_real_7_ce0,
        out_real_7_we0 => grp_fft_32pt_fu_404_out_real_7_we0,
        out_real_7_d0 => grp_fft_32pt_fu_404_out_real_7_d0,
        out_imag_0_address0 => grp_fft_32pt_fu_404_out_imag_0_address0,
        out_imag_0_ce0 => grp_fft_32pt_fu_404_out_imag_0_ce0,
        out_imag_0_we0 => grp_fft_32pt_fu_404_out_imag_0_we0,
        out_imag_0_d0 => grp_fft_32pt_fu_404_out_imag_0_d0,
        out_imag_1_address0 => grp_fft_32pt_fu_404_out_imag_1_address0,
        out_imag_1_ce0 => grp_fft_32pt_fu_404_out_imag_1_ce0,
        out_imag_1_we0 => grp_fft_32pt_fu_404_out_imag_1_we0,
        out_imag_1_d0 => grp_fft_32pt_fu_404_out_imag_1_d0,
        out_imag_2_address0 => grp_fft_32pt_fu_404_out_imag_2_address0,
        out_imag_2_ce0 => grp_fft_32pt_fu_404_out_imag_2_ce0,
        out_imag_2_we0 => grp_fft_32pt_fu_404_out_imag_2_we0,
        out_imag_2_d0 => grp_fft_32pt_fu_404_out_imag_2_d0,
        out_imag_3_address0 => grp_fft_32pt_fu_404_out_imag_3_address0,
        out_imag_3_ce0 => grp_fft_32pt_fu_404_out_imag_3_ce0,
        out_imag_3_we0 => grp_fft_32pt_fu_404_out_imag_3_we0,
        out_imag_3_d0 => grp_fft_32pt_fu_404_out_imag_3_d0,
        out_imag_4_address0 => grp_fft_32pt_fu_404_out_imag_4_address0,
        out_imag_4_ce0 => grp_fft_32pt_fu_404_out_imag_4_ce0,
        out_imag_4_we0 => grp_fft_32pt_fu_404_out_imag_4_we0,
        out_imag_4_d0 => grp_fft_32pt_fu_404_out_imag_4_d0,
        out_imag_5_address0 => grp_fft_32pt_fu_404_out_imag_5_address0,
        out_imag_5_ce0 => grp_fft_32pt_fu_404_out_imag_5_ce0,
        out_imag_5_we0 => grp_fft_32pt_fu_404_out_imag_5_we0,
        out_imag_5_d0 => grp_fft_32pt_fu_404_out_imag_5_d0,
        out_imag_6_address0 => grp_fft_32pt_fu_404_out_imag_6_address0,
        out_imag_6_ce0 => grp_fft_32pt_fu_404_out_imag_6_ce0,
        out_imag_6_we0 => grp_fft_32pt_fu_404_out_imag_6_we0,
        out_imag_6_d0 => grp_fft_32pt_fu_404_out_imag_6_d0,
        out_imag_7_address0 => grp_fft_32pt_fu_404_out_imag_7_address0,
        out_imag_7_ce0 => grp_fft_32pt_fu_404_out_imag_7_ce0,
        out_imag_7_we0 => grp_fft_32pt_fu_404_out_imag_7_we0,
        out_imag_7_d0 => grp_fft_32pt_fu_404_out_imag_7_d0,
        grp_fu_616_p_din0 => grp_fft_32pt_fu_404_grp_fu_616_p_din0,
        grp_fu_616_p_din1 => grp_fft_32pt_fu_404_grp_fu_616_p_din1,
        grp_fu_616_p_dout0 => grp_fu_616_p2,
        grp_fu_616_p_ce => grp_fft_32pt_fu_404_grp_fu_616_p_ce,
        grp_fu_620_p_din0 => grp_fft_32pt_fu_404_grp_fu_620_p_din0,
        grp_fu_620_p_din1 => grp_fft_32pt_fu_404_grp_fu_620_p_din1,
        grp_fu_620_p_dout0 => grp_fu_620_p2,
        grp_fu_620_p_ce => grp_fft_32pt_fu_404_grp_fu_620_p_ce,
        grp_fu_624_p_din0 => grp_fft_32pt_fu_404_grp_fu_624_p_din0,
        grp_fu_624_p_din1 => grp_fft_32pt_fu_404_grp_fu_624_p_din1,
        grp_fu_624_p_dout0 => grp_fu_624_p2,
        grp_fu_624_p_ce => grp_fft_32pt_fu_404_grp_fu_624_p_ce,
        grp_fu_628_p_din0 => grp_fft_32pt_fu_404_grp_fu_628_p_din0,
        grp_fu_628_p_din1 => grp_fft_32pt_fu_404_grp_fu_628_p_din1,
        grp_fu_628_p_dout0 => grp_fu_628_p2,
        grp_fu_628_p_ce => grp_fft_32pt_fu_404_grp_fu_628_p_ce,
        grp_fu_632_p_din0 => grp_fft_32pt_fu_404_grp_fu_632_p_din0,
        grp_fu_632_p_din1 => grp_fft_32pt_fu_404_grp_fu_632_p_din1,
        grp_fu_632_p_dout0 => grp_fu_632_p2,
        grp_fu_632_p_ce => grp_fft_32pt_fu_404_grp_fu_632_p_ce,
        grp_fu_636_p_din0 => grp_fft_32pt_fu_404_grp_fu_636_p_din0,
        grp_fu_636_p_din1 => grp_fft_32pt_fu_404_grp_fu_636_p_din1,
        grp_fu_636_p_dout0 => grp_fu_636_p2,
        grp_fu_636_p_ce => grp_fft_32pt_fu_404_grp_fu_636_p_ce,
        grp_fu_640_p_din0 => grp_fft_32pt_fu_404_grp_fu_640_p_din0,
        grp_fu_640_p_din1 => grp_fft_32pt_fu_404_grp_fu_640_p_din1,
        grp_fu_640_p_dout0 => grp_fu_640_p2,
        grp_fu_640_p_ce => grp_fft_32pt_fu_404_grp_fu_640_p_ce,
        grp_fu_644_p_din0 => grp_fft_32pt_fu_404_grp_fu_644_p_din0,
        grp_fu_644_p_din1 => grp_fft_32pt_fu_404_grp_fu_644_p_din1,
        grp_fu_644_p_dout0 => grp_fu_644_p2,
        grp_fu_644_p_ce => grp_fft_32pt_fu_404_grp_fu_644_p_ce);

    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444 : component sr_fft_fft_64pt_Pipeline_VITIS_LOOP_271_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start,
        ap_done => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_done,
        ap_idle => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_idle,
        ap_ready => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_ready,
        o2_in_real_V_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_address0,
        o2_in_real_V_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_ce0,
        o2_in_real_V_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_we0,
        o2_in_real_V_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_d0,
        o2_in_imag_V_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_address0,
        o2_in_imag_V_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_ce0,
        o2_in_imag_V_3_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_we0,
        o2_in_imag_V_3_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_d0,
        o2_in_imag_V_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_address0,
        o2_in_imag_V_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_ce0,
        o2_in_imag_V_2_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_we0,
        o2_in_imag_V_2_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_d0,
        o2_in_imag_V_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_address0,
        o2_in_imag_V_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_ce0,
        o2_in_imag_V_1_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_we0,
        o2_in_imag_V_1_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_d0,
        o2_in_imag_V_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_address0,
        o2_in_imag_V_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_ce0,
        o2_in_imag_V_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_we0,
        o2_in_imag_V_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_d0,
        o2_in_real_V_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_address0,
        o2_in_real_V_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_ce0,
        o2_in_real_V_3_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_we0,
        o2_in_real_V_3_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_d0,
        o2_in_real_V_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_address0,
        o2_in_real_V_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_ce0,
        o2_in_real_V_2_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_we0,
        o2_in_real_V_2_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_d0,
        o2_in_real_V_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_address0,
        o2_in_real_V_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_ce0,
        o2_in_real_V_1_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_we0,
        o2_in_real_V_1_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_d0,
        o1_in_imag_V_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_address0,
        o1_in_imag_V_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_ce0,
        o1_in_imag_V_3_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_we0,
        o1_in_imag_V_3_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_d0,
        o1_in_imag_V_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_address0,
        o1_in_imag_V_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_ce0,
        o1_in_imag_V_2_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_we0,
        o1_in_imag_V_2_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_d0,
        o1_in_imag_V_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_address0,
        o1_in_imag_V_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_ce0,
        o1_in_imag_V_1_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_we0,
        o1_in_imag_V_1_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_d0,
        o1_in_imag_V_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_address0,
        o1_in_imag_V_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_ce0,
        o1_in_imag_V_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_we0,
        o1_in_imag_V_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_d0,
        o1_in_real_V_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_address0,
        o1_in_real_V_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_ce0,
        o1_in_real_V_3_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_we0,
        o1_in_real_V_3_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_d0,
        o1_in_real_V_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_address0,
        o1_in_real_V_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_ce0,
        o1_in_real_V_2_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_we0,
        o1_in_real_V_2_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_d0,
        o1_in_real_V_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_address0,
        o1_in_real_V_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_ce0,
        o1_in_real_V_1_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_we0,
        o1_in_real_V_1_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_d0,
        o1_in_real_V_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_address0,
        o1_in_real_V_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_ce0,
        o1_in_real_V_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_we0,
        o1_in_real_V_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_d0,
        in_real_0_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address0,
        in_real_0_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce0,
        in_real_0_q0 => in_real_0_q0,
        in_real_0_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address1,
        in_real_0_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce1,
        in_real_0_q1 => in_real_0_q1,
        in_real_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address0,
        in_real_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce0,
        in_real_1_q0 => in_real_1_q0,
        in_real_1_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address1,
        in_real_1_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce1,
        in_real_1_q1 => in_real_1_q1,
        in_real_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address0,
        in_real_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce0,
        in_real_2_q0 => in_real_2_q0,
        in_real_2_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address1,
        in_real_2_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce1,
        in_real_2_q1 => in_real_2_q1,
        in_real_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address0,
        in_real_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce0,
        in_real_3_q0 => in_real_3_q0,
        in_real_3_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address1,
        in_real_3_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce1,
        in_real_3_q1 => in_real_3_q1,
        in_real_4_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address0,
        in_real_4_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce0,
        in_real_4_q0 => in_real_4_q0,
        in_real_4_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address1,
        in_real_4_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce1,
        in_real_4_q1 => in_real_4_q1,
        in_real_5_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address0,
        in_real_5_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce0,
        in_real_5_q0 => in_real_5_q0,
        in_real_5_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address1,
        in_real_5_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce1,
        in_real_5_q1 => in_real_5_q1,
        in_real_6_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address0,
        in_real_6_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce0,
        in_real_6_q0 => in_real_6_q0,
        in_real_6_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address1,
        in_real_6_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce1,
        in_real_6_q1 => in_real_6_q1,
        in_real_7_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address0,
        in_real_7_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce0,
        in_real_7_q0 => in_real_7_q0,
        in_real_7_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address1,
        in_real_7_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce1,
        in_real_7_q1 => in_real_7_q1,
        in_imag_0_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address0,
        in_imag_0_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce0,
        in_imag_0_q0 => in_imag_0_q0,
        in_imag_0_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address1,
        in_imag_0_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce1,
        in_imag_0_q1 => in_imag_0_q1,
        in_imag_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address0,
        in_imag_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce0,
        in_imag_1_q0 => in_imag_1_q0,
        in_imag_1_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address1,
        in_imag_1_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce1,
        in_imag_1_q1 => in_imag_1_q1,
        in_imag_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address0,
        in_imag_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce0,
        in_imag_2_q0 => in_imag_2_q0,
        in_imag_2_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address1,
        in_imag_2_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce1,
        in_imag_2_q1 => in_imag_2_q1,
        in_imag_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address0,
        in_imag_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce0,
        in_imag_3_q0 => in_imag_3_q0,
        in_imag_3_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address1,
        in_imag_3_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce1,
        in_imag_3_q1 => in_imag_3_q1,
        in_imag_4_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address0,
        in_imag_4_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce0,
        in_imag_4_q0 => in_imag_4_q0,
        in_imag_4_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address1,
        in_imag_4_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce1,
        in_imag_4_q1 => in_imag_4_q1,
        in_imag_5_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address0,
        in_imag_5_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce0,
        in_imag_5_q0 => in_imag_5_q0,
        in_imag_5_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address1,
        in_imag_5_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce1,
        in_imag_5_q1 => in_imag_5_q1,
        in_imag_6_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address0,
        in_imag_6_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce0,
        in_imag_6_q0 => in_imag_6_q0,
        in_imag_6_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address1,
        in_imag_6_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce1,
        in_imag_6_q1 => in_imag_6_q1,
        in_imag_7_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address0,
        in_imag_7_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce0,
        in_imag_7_q0 => in_imag_7_q0,
        in_imag_7_address1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address1,
        in_imag_7_ce1 => grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce1,
        in_imag_7_q1 => in_imag_7_q1);

    grp_fft_16pt_fu_496 : component sr_fft_fft_16pt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_16pt_fu_496_ap_start,
        ap_done => grp_fft_16pt_fu_496_ap_done,
        ap_idle => grp_fft_16pt_fu_496_ap_idle,
        ap_ready => grp_fft_16pt_fu_496_ap_ready,
        in_real_0_address0 => grp_fft_16pt_fu_496_in_real_0_address0,
        in_real_0_ce0 => grp_fft_16pt_fu_496_in_real_0_ce0,
        in_real_0_q0 => o1_in_real_V_q0,
        in_real_0_address1 => grp_fft_16pt_fu_496_in_real_0_address1,
        in_real_0_ce1 => grp_fft_16pt_fu_496_in_real_0_ce1,
        in_real_0_q1 => o1_in_real_V_q1,
        in_real_1_address0 => grp_fft_16pt_fu_496_in_real_1_address0,
        in_real_1_ce0 => grp_fft_16pt_fu_496_in_real_1_ce0,
        in_real_1_q0 => o1_in_real_V_1_q0,
        in_real_1_address1 => grp_fft_16pt_fu_496_in_real_1_address1,
        in_real_1_ce1 => grp_fft_16pt_fu_496_in_real_1_ce1,
        in_real_1_q1 => o1_in_real_V_1_q1,
        in_real_2_address0 => grp_fft_16pt_fu_496_in_real_2_address0,
        in_real_2_ce0 => grp_fft_16pt_fu_496_in_real_2_ce0,
        in_real_2_q0 => o1_in_real_V_2_q0,
        in_real_2_address1 => grp_fft_16pt_fu_496_in_real_2_address1,
        in_real_2_ce1 => grp_fft_16pt_fu_496_in_real_2_ce1,
        in_real_2_q1 => o1_in_real_V_2_q1,
        in_real_3_address0 => grp_fft_16pt_fu_496_in_real_3_address0,
        in_real_3_ce0 => grp_fft_16pt_fu_496_in_real_3_ce0,
        in_real_3_q0 => o1_in_real_V_3_q0,
        in_real_3_address1 => grp_fft_16pt_fu_496_in_real_3_address1,
        in_real_3_ce1 => grp_fft_16pt_fu_496_in_real_3_ce1,
        in_real_3_q1 => o1_in_real_V_3_q1,
        in_imag_0_address0 => grp_fft_16pt_fu_496_in_imag_0_address0,
        in_imag_0_ce0 => grp_fft_16pt_fu_496_in_imag_0_ce0,
        in_imag_0_q0 => o1_in_imag_V_q0,
        in_imag_0_address1 => grp_fft_16pt_fu_496_in_imag_0_address1,
        in_imag_0_ce1 => grp_fft_16pt_fu_496_in_imag_0_ce1,
        in_imag_0_q1 => o1_in_imag_V_q1,
        in_imag_1_address0 => grp_fft_16pt_fu_496_in_imag_1_address0,
        in_imag_1_ce0 => grp_fft_16pt_fu_496_in_imag_1_ce0,
        in_imag_1_q0 => o1_in_imag_V_1_q0,
        in_imag_1_address1 => grp_fft_16pt_fu_496_in_imag_1_address1,
        in_imag_1_ce1 => grp_fft_16pt_fu_496_in_imag_1_ce1,
        in_imag_1_q1 => o1_in_imag_V_1_q1,
        in_imag_2_address0 => grp_fft_16pt_fu_496_in_imag_2_address0,
        in_imag_2_ce0 => grp_fft_16pt_fu_496_in_imag_2_ce0,
        in_imag_2_q0 => o1_in_imag_V_2_q0,
        in_imag_2_address1 => grp_fft_16pt_fu_496_in_imag_2_address1,
        in_imag_2_ce1 => grp_fft_16pt_fu_496_in_imag_2_ce1,
        in_imag_2_q1 => o1_in_imag_V_2_q1,
        in_imag_3_address0 => grp_fft_16pt_fu_496_in_imag_3_address0,
        in_imag_3_ce0 => grp_fft_16pt_fu_496_in_imag_3_ce0,
        in_imag_3_q0 => o1_in_imag_V_3_q0,
        in_imag_3_address1 => grp_fft_16pt_fu_496_in_imag_3_address1,
        in_imag_3_ce1 => grp_fft_16pt_fu_496_in_imag_3_ce1,
        in_imag_3_q1 => o1_in_imag_V_3_q1,
        out_real_0_address0 => grp_fft_16pt_fu_496_out_real_0_address0,
        out_real_0_ce0 => grp_fft_16pt_fu_496_out_real_0_ce0,
        out_real_0_we0 => grp_fft_16pt_fu_496_out_real_0_we0,
        out_real_0_d0 => grp_fft_16pt_fu_496_out_real_0_d0,
        out_real_1_address0 => grp_fft_16pt_fu_496_out_real_1_address0,
        out_real_1_ce0 => grp_fft_16pt_fu_496_out_real_1_ce0,
        out_real_1_we0 => grp_fft_16pt_fu_496_out_real_1_we0,
        out_real_1_d0 => grp_fft_16pt_fu_496_out_real_1_d0,
        out_real_2_address0 => grp_fft_16pt_fu_496_out_real_2_address0,
        out_real_2_ce0 => grp_fft_16pt_fu_496_out_real_2_ce0,
        out_real_2_we0 => grp_fft_16pt_fu_496_out_real_2_we0,
        out_real_2_d0 => grp_fft_16pt_fu_496_out_real_2_d0,
        out_real_3_address0 => grp_fft_16pt_fu_496_out_real_3_address0,
        out_real_3_ce0 => grp_fft_16pt_fu_496_out_real_3_ce0,
        out_real_3_we0 => grp_fft_16pt_fu_496_out_real_3_we0,
        out_real_3_d0 => grp_fft_16pt_fu_496_out_real_3_d0,
        out_imag_0_address0 => grp_fft_16pt_fu_496_out_imag_0_address0,
        out_imag_0_ce0 => grp_fft_16pt_fu_496_out_imag_0_ce0,
        out_imag_0_we0 => grp_fft_16pt_fu_496_out_imag_0_we0,
        out_imag_0_d0 => grp_fft_16pt_fu_496_out_imag_0_d0,
        out_imag_1_address0 => grp_fft_16pt_fu_496_out_imag_1_address0,
        out_imag_1_ce0 => grp_fft_16pt_fu_496_out_imag_1_ce0,
        out_imag_1_we0 => grp_fft_16pt_fu_496_out_imag_1_we0,
        out_imag_1_d0 => grp_fft_16pt_fu_496_out_imag_1_d0,
        out_imag_2_address0 => grp_fft_16pt_fu_496_out_imag_2_address0,
        out_imag_2_ce0 => grp_fft_16pt_fu_496_out_imag_2_ce0,
        out_imag_2_we0 => grp_fft_16pt_fu_496_out_imag_2_we0,
        out_imag_2_d0 => grp_fft_16pt_fu_496_out_imag_2_d0,
        out_imag_3_address0 => grp_fft_16pt_fu_496_out_imag_3_address0,
        out_imag_3_ce0 => grp_fft_16pt_fu_496_out_imag_3_ce0,
        out_imag_3_we0 => grp_fft_16pt_fu_496_out_imag_3_we0,
        out_imag_3_d0 => grp_fft_16pt_fu_496_out_imag_3_d0);

    grp_fft_16pt_fu_520 : component sr_fft_fft_16pt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_16pt_fu_520_ap_start,
        ap_done => grp_fft_16pt_fu_520_ap_done,
        ap_idle => grp_fft_16pt_fu_520_ap_idle,
        ap_ready => grp_fft_16pt_fu_520_ap_ready,
        in_real_0_address0 => grp_fft_16pt_fu_520_in_real_0_address0,
        in_real_0_ce0 => grp_fft_16pt_fu_520_in_real_0_ce0,
        in_real_0_q0 => o2_in_real_V_q0,
        in_real_0_address1 => grp_fft_16pt_fu_520_in_real_0_address1,
        in_real_0_ce1 => grp_fft_16pt_fu_520_in_real_0_ce1,
        in_real_0_q1 => o2_in_real_V_q1,
        in_real_1_address0 => grp_fft_16pt_fu_520_in_real_1_address0,
        in_real_1_ce0 => grp_fft_16pt_fu_520_in_real_1_ce0,
        in_real_1_q0 => o2_in_real_V_1_q0,
        in_real_1_address1 => grp_fft_16pt_fu_520_in_real_1_address1,
        in_real_1_ce1 => grp_fft_16pt_fu_520_in_real_1_ce1,
        in_real_1_q1 => o2_in_real_V_1_q1,
        in_real_2_address0 => grp_fft_16pt_fu_520_in_real_2_address0,
        in_real_2_ce0 => grp_fft_16pt_fu_520_in_real_2_ce0,
        in_real_2_q0 => o2_in_real_V_2_q0,
        in_real_2_address1 => grp_fft_16pt_fu_520_in_real_2_address1,
        in_real_2_ce1 => grp_fft_16pt_fu_520_in_real_2_ce1,
        in_real_2_q1 => o2_in_real_V_2_q1,
        in_real_3_address0 => grp_fft_16pt_fu_520_in_real_3_address0,
        in_real_3_ce0 => grp_fft_16pt_fu_520_in_real_3_ce0,
        in_real_3_q0 => o2_in_real_V_3_q0,
        in_real_3_address1 => grp_fft_16pt_fu_520_in_real_3_address1,
        in_real_3_ce1 => grp_fft_16pt_fu_520_in_real_3_ce1,
        in_real_3_q1 => o2_in_real_V_3_q1,
        in_imag_0_address0 => grp_fft_16pt_fu_520_in_imag_0_address0,
        in_imag_0_ce0 => grp_fft_16pt_fu_520_in_imag_0_ce0,
        in_imag_0_q0 => o2_in_imag_V_q0,
        in_imag_0_address1 => grp_fft_16pt_fu_520_in_imag_0_address1,
        in_imag_0_ce1 => grp_fft_16pt_fu_520_in_imag_0_ce1,
        in_imag_0_q1 => o2_in_imag_V_q1,
        in_imag_1_address0 => grp_fft_16pt_fu_520_in_imag_1_address0,
        in_imag_1_ce0 => grp_fft_16pt_fu_520_in_imag_1_ce0,
        in_imag_1_q0 => o2_in_imag_V_1_q0,
        in_imag_1_address1 => grp_fft_16pt_fu_520_in_imag_1_address1,
        in_imag_1_ce1 => grp_fft_16pt_fu_520_in_imag_1_ce1,
        in_imag_1_q1 => o2_in_imag_V_1_q1,
        in_imag_2_address0 => grp_fft_16pt_fu_520_in_imag_2_address0,
        in_imag_2_ce0 => grp_fft_16pt_fu_520_in_imag_2_ce0,
        in_imag_2_q0 => o2_in_imag_V_2_q0,
        in_imag_2_address1 => grp_fft_16pt_fu_520_in_imag_2_address1,
        in_imag_2_ce1 => grp_fft_16pt_fu_520_in_imag_2_ce1,
        in_imag_2_q1 => o2_in_imag_V_2_q1,
        in_imag_3_address0 => grp_fft_16pt_fu_520_in_imag_3_address0,
        in_imag_3_ce0 => grp_fft_16pt_fu_520_in_imag_3_ce0,
        in_imag_3_q0 => o2_in_imag_V_3_q0,
        in_imag_3_address1 => grp_fft_16pt_fu_520_in_imag_3_address1,
        in_imag_3_ce1 => grp_fft_16pt_fu_520_in_imag_3_ce1,
        in_imag_3_q1 => o2_in_imag_V_3_q1,
        out_real_0_address0 => grp_fft_16pt_fu_520_out_real_0_address0,
        out_real_0_ce0 => grp_fft_16pt_fu_520_out_real_0_ce0,
        out_real_0_we0 => grp_fft_16pt_fu_520_out_real_0_we0,
        out_real_0_d0 => grp_fft_16pt_fu_520_out_real_0_d0,
        out_real_1_address0 => grp_fft_16pt_fu_520_out_real_1_address0,
        out_real_1_ce0 => grp_fft_16pt_fu_520_out_real_1_ce0,
        out_real_1_we0 => grp_fft_16pt_fu_520_out_real_1_we0,
        out_real_1_d0 => grp_fft_16pt_fu_520_out_real_1_d0,
        out_real_2_address0 => grp_fft_16pt_fu_520_out_real_2_address0,
        out_real_2_ce0 => grp_fft_16pt_fu_520_out_real_2_ce0,
        out_real_2_we0 => grp_fft_16pt_fu_520_out_real_2_we0,
        out_real_2_d0 => grp_fft_16pt_fu_520_out_real_2_d0,
        out_real_3_address0 => grp_fft_16pt_fu_520_out_real_3_address0,
        out_real_3_ce0 => grp_fft_16pt_fu_520_out_real_3_ce0,
        out_real_3_we0 => grp_fft_16pt_fu_520_out_real_3_we0,
        out_real_3_d0 => grp_fft_16pt_fu_520_out_real_3_d0,
        out_imag_0_address0 => grp_fft_16pt_fu_520_out_imag_0_address0,
        out_imag_0_ce0 => grp_fft_16pt_fu_520_out_imag_0_ce0,
        out_imag_0_we0 => grp_fft_16pt_fu_520_out_imag_0_we0,
        out_imag_0_d0 => grp_fft_16pt_fu_520_out_imag_0_d0,
        out_imag_1_address0 => grp_fft_16pt_fu_520_out_imag_1_address0,
        out_imag_1_ce0 => grp_fft_16pt_fu_520_out_imag_1_ce0,
        out_imag_1_we0 => grp_fft_16pt_fu_520_out_imag_1_we0,
        out_imag_1_d0 => grp_fft_16pt_fu_520_out_imag_1_d0,
        out_imag_2_address0 => grp_fft_16pt_fu_520_out_imag_2_address0,
        out_imag_2_ce0 => grp_fft_16pt_fu_520_out_imag_2_ce0,
        out_imag_2_we0 => grp_fft_16pt_fu_520_out_imag_2_we0,
        out_imag_2_d0 => grp_fft_16pt_fu_520_out_imag_2_d0,
        out_imag_3_address0 => grp_fft_16pt_fu_520_out_imag_3_address0,
        out_imag_3_ce0 => grp_fft_16pt_fu_520_out_imag_3_ce0,
        out_imag_3_we0 => grp_fft_16pt_fu_520_out_imag_3_we0,
        out_imag_3_d0 => grp_fft_16pt_fu_520_out_imag_3_d0);

    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544 : component sr_fft_fft_64pt_Pipeline_VITIS_LOOP_281_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start,
        ap_done => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done,
        ap_idle => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_idle,
        ap_ready => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_ready,
        e_out_real_V_4_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_address0,
        e_out_real_V_4_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_ce0,
        e_out_real_V_4_q0 => e_out_real_V_4_q0,
        e_out_real_V_5_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_address0,
        e_out_real_V_5_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_ce0,
        e_out_real_V_5_q0 => e_out_real_V_5_q0,
        e_out_real_V_6_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_address0,
        e_out_real_V_6_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_ce0,
        e_out_real_V_6_q0 => e_out_real_V_6_q0,
        e_out_real_V_7_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_address0,
        e_out_real_V_7_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_ce0,
        e_out_real_V_7_q0 => e_out_real_V_7_q0,
        e_out_imag_V_4_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_address0,
        e_out_imag_V_4_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_ce0,
        e_out_imag_V_4_q0 => e_out_imag_V_4_q0,
        e_out_imag_V_5_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_address0,
        e_out_imag_V_5_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_ce0,
        e_out_imag_V_5_q0 => e_out_imag_V_5_q0,
        e_out_imag_V_6_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_address0,
        e_out_imag_V_6_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_ce0,
        e_out_imag_V_6_q0 => e_out_imag_V_6_q0,
        e_out_imag_V_7_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_address0,
        e_out_imag_V_7_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_ce0,
        e_out_imag_V_7_q0 => e_out_imag_V_7_q0,
        out_real_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_address0,
        out_real_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_ce0,
        out_real_2_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_we0,
        out_real_2_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_d0,
        out_real_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_address0,
        out_real_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_ce0,
        out_real_3_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_we0,
        out_real_3_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_d0,
        out_imag_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_address0,
        out_imag_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_ce0,
        out_imag_2_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_we0,
        out_imag_2_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_d0,
        out_imag_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_address0,
        out_imag_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_ce0,
        out_imag_3_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_we0,
        out_imag_3_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_d0,
        out_real_4_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_address0,
        out_real_4_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_ce0,
        out_real_4_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_we0,
        out_real_4_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_d0,
        out_imag_4_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_address0,
        out_imag_4_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_ce0,
        out_imag_4_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_we0,
        out_imag_4_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_d0,
        out_imag_5_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_address0,
        out_imag_5_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_ce0,
        out_imag_5_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_we0,
        out_imag_5_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_d0,
        out_real_6_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_address0,
        out_real_6_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_ce0,
        out_real_6_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_we0,
        out_real_6_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_d0,
        out_imag_6_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_address0,
        out_imag_6_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_ce0,
        out_imag_6_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_we0,
        out_imag_6_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_d0,
        out_imag_7_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_address0,
        out_imag_7_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_ce0,
        out_imag_7_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_we0,
        out_imag_7_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_d0,
        out_imag_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_address0,
        out_imag_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_ce0,
        out_imag_1_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_we0,
        out_imag_1_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_d0,
        out_imag_0_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_address0,
        out_imag_0_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_ce0,
        out_imag_0_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_we0,
        out_imag_0_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_d0,
        out_real_7_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_address0,
        out_real_7_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_ce0,
        out_real_7_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_we0,
        out_real_7_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_d0,
        out_real_5_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_address0,
        out_real_5_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_ce0,
        out_real_5_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_we0,
        out_real_5_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_d0,
        out_real_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_address0,
        out_real_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_ce0,
        out_real_1_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_we0,
        out_real_1_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_d0,
        out_real_0_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_address0,
        out_real_0_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_ce0,
        out_real_0_we0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_we0,
        out_real_0_d0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_d0,
        o1_out_real_V_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_address0,
        o1_out_real_V_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_ce0,
        o1_out_real_V_q0 => o1_out_real_V_q0,
        o1_out_real_V_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_address0,
        o1_out_real_V_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_ce0,
        o1_out_real_V_1_q0 => o1_out_real_V_1_q0,
        o1_out_real_V_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_address0,
        o1_out_real_V_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_ce0,
        o1_out_real_V_2_q0 => o1_out_real_V_2_q0,
        o1_out_real_V_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_address0,
        o1_out_real_V_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_ce0,
        o1_out_real_V_3_q0 => o1_out_real_V_3_q0,
        o1_out_imag_V_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_address0,
        o1_out_imag_V_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_ce0,
        o1_out_imag_V_q0 => o1_out_imag_V_q0,
        o1_out_imag_V_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_address0,
        o1_out_imag_V_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_ce0,
        o1_out_imag_V_1_q0 => o1_out_imag_V_1_q0,
        o1_out_imag_V_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_address0,
        o1_out_imag_V_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_ce0,
        o1_out_imag_V_2_q0 => o1_out_imag_V_2_q0,
        o1_out_imag_V_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_address0,
        o1_out_imag_V_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_ce0,
        o1_out_imag_V_3_q0 => o1_out_imag_V_3_q0,
        o2_out_real_V_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_address0,
        o2_out_real_V_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_ce0,
        o2_out_real_V_q0 => o2_out_real_V_q0,
        o2_out_real_V_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_address0,
        o2_out_real_V_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_ce0,
        o2_out_real_V_1_q0 => o2_out_real_V_1_q0,
        o2_out_real_V_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_address0,
        o2_out_real_V_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_ce0,
        o2_out_real_V_2_q0 => o2_out_real_V_2_q0,
        o2_out_real_V_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_address0,
        o2_out_real_V_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_ce0,
        o2_out_real_V_3_q0 => o2_out_real_V_3_q0,
        o2_out_imag_V_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_address0,
        o2_out_imag_V_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_ce0,
        o2_out_imag_V_q0 => o2_out_imag_V_q0,
        o2_out_imag_V_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_address0,
        o2_out_imag_V_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_ce0,
        o2_out_imag_V_1_q0 => o2_out_imag_V_1_q0,
        o2_out_imag_V_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_address0,
        o2_out_imag_V_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_ce0,
        o2_out_imag_V_2_q0 => o2_out_imag_V_2_q0,
        o2_out_imag_V_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_address0,
        o2_out_imag_V_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_ce0,
        o2_out_imag_V_3_q0 => o2_out_imag_V_3_q0,
        e_out_real_V_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_address0,
        e_out_real_V_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_ce0,
        e_out_real_V_q0 => e_out_real_V_q0,
        e_out_real_V_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_address0,
        e_out_real_V_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_ce0,
        e_out_real_V_1_q0 => e_out_real_V_1_q0,
        e_out_real_V_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_address0,
        e_out_real_V_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_ce0,
        e_out_real_V_2_q0 => e_out_real_V_2_q0,
        e_out_real_V_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_address0,
        e_out_real_V_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_ce0,
        e_out_real_V_3_q0 => e_out_real_V_3_q0,
        e_out_imag_V_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_address0,
        e_out_imag_V_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_ce0,
        e_out_imag_V_q0 => e_out_imag_V_q0,
        e_out_imag_V_1_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_address0,
        e_out_imag_V_1_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_ce0,
        e_out_imag_V_1_q0 => e_out_imag_V_1_q0,
        e_out_imag_V_2_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_address0,
        e_out_imag_V_2_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_ce0,
        e_out_imag_V_2_q0 => e_out_imag_V_2_q0,
        e_out_imag_V_3_address0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_address0,
        e_out_imag_V_3_ce0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_ce0,
        e_out_imag_V_3_q0 => e_out_imag_V_3_q0,
        grp_fu_616_p_din0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din0,
        grp_fu_616_p_din1 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din1,
        grp_fu_616_p_dout0 => grp_fu_616_p2,
        grp_fu_616_p_ce => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_ce,
        grp_fu_620_p_din0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din0,
        grp_fu_620_p_din1 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din1,
        grp_fu_620_p_dout0 => grp_fu_620_p2,
        grp_fu_620_p_ce => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_ce,
        grp_fu_624_p_din0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din0,
        grp_fu_624_p_din1 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din1,
        grp_fu_624_p_dout0 => grp_fu_624_p2,
        grp_fu_624_p_ce => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_ce,
        grp_fu_628_p_din0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din0,
        grp_fu_628_p_din1 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din1,
        grp_fu_628_p_dout0 => grp_fu_628_p2,
        grp_fu_628_p_ce => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_ce,
        grp_fu_632_p_din0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din0,
        grp_fu_632_p_din1 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din1,
        grp_fu_632_p_dout0 => grp_fu_632_p2,
        grp_fu_632_p_ce => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_ce,
        grp_fu_636_p_din0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din0,
        grp_fu_636_p_din1 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din1,
        grp_fu_636_p_dout0 => grp_fu_636_p2,
        grp_fu_636_p_ce => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_ce,
        grp_fu_640_p_din0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din0,
        grp_fu_640_p_din1 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din1,
        grp_fu_640_p_dout0 => grp_fu_640_p2,
        grp_fu_640_p_ce => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_ce,
        grp_fu_644_p_din0 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din0,
        grp_fu_644_p_din1 => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din1,
        grp_fu_644_p_dout0 => grp_fu_644_p2,
        grp_fu_644_p_ce => grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_ce);

    mul_32s_18s_48_2_1_U569 : component sr_fft_mul_32s_18s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 18,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_616_p0,
        din1 => grp_fu_616_p1,
        ce => grp_fu_616_ce,
        dout => grp_fu_616_p2);

    mul_32s_18s_48_2_1_U570 : component sr_fft_mul_32s_18s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 18,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_620_p0,
        din1 => grp_fu_620_p1,
        ce => grp_fu_620_ce,
        dout => grp_fu_620_p2);

    mul_32s_18s_48_2_1_U571 : component sr_fft_mul_32s_18s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 18,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_624_p0,
        din1 => grp_fu_624_p1,
        ce => grp_fu_624_ce,
        dout => grp_fu_624_p2);

    mul_32s_18s_48_2_1_U572 : component sr_fft_mul_32s_18s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 18,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_628_p0,
        din1 => grp_fu_628_p1,
        ce => grp_fu_628_ce,
        dout => grp_fu_628_p2);

    mul_32s_18s_48_2_1_U573 : component sr_fft_mul_32s_18s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 18,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_632_p0,
        din1 => grp_fu_632_p1,
        ce => grp_fu_632_ce,
        dout => grp_fu_632_p2);

    mul_32s_18s_48_2_1_U574 : component sr_fft_mul_32s_18s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 18,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_636_p0,
        din1 => grp_fu_636_p1,
        ce => grp_fu_636_ce,
        dout => grp_fu_636_p2);

    mul_32s_18s_48_2_1_U575 : component sr_fft_mul_32s_18s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 18,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_640_p0,
        din1 => grp_fu_640_p1,
        ce => grp_fu_640_ce,
        dout => grp_fu_640_p2);

    mul_32s_18s_48_2_1_U576 : component sr_fft_mul_32s_18s_48_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 18,
        dout_WIDTH => 48)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_644_p0,
        din1 => grp_fu_644_p1,
        ce => grp_fu_644_ce,
        dout => grp_fu_644_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fft_16pt_fu_496_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_16pt_fu_496_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_fft_16pt_fu_496_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_16pt_fu_496_ap_ready = ap_const_logic_1)) then 
                    grp_fft_16pt_fu_496_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_16pt_fu_520_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_16pt_fu_520_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_fft_16pt_fu_520_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_16pt_fu_520_ap_ready = ap_const_logic_1)) then 
                    grp_fft_16pt_fu_520_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_32pt_fu_404_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_32pt_fu_404_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_fft_32pt_fu_404_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_32pt_fu_404_ap_ready = ap_const_logic_1)) then 
                    grp_fft_32pt_fu_404_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_ready = ap_const_logic_1)) then 
                    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_ready = ap_const_logic_1)) then 
                    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_ready = ap_const_logic_1)) then 
                    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_done, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_block_state4_on_subcall_done, ap_block_state6_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_done)
    begin
        if ((grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done)
    begin
        if ((grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_fft_32pt_fu_404_ap_done, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_done = ap_const_logic_0) or (grp_fft_32pt_fu_404_ap_done = ap_const_logic_0));
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(grp_fft_16pt_fu_496_ap_done, grp_fft_16pt_fu_520_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_fft_16pt_fu_520_ap_done = ap_const_logic_0) or (grp_fft_16pt_fu_496_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done, ap_CS_fsm_state8)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_1_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_address0, grp_fft_32pt_fu_404_in_imag_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_1_address0 <= grp_fft_32pt_fu_404_in_imag_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_address0;
        else 
            e_in_imag_V_1_address0 <= "XX";
        end if; 
    end process;


    e_in_imag_V_1_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_ce0, grp_fft_32pt_fu_404_in_imag_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_1_ce0 <= grp_fft_32pt_fu_404_in_imag_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_ce0;
        else 
            e_in_imag_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_1_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_imag_1_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_1_ce1 <= grp_fft_32pt_fu_404_in_imag_1_ce1;
        else 
            e_in_imag_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_1_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_1_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_1_we0;
        else 
            e_in_imag_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_2_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_address0, grp_fft_32pt_fu_404_in_imag_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_2_address0 <= grp_fft_32pt_fu_404_in_imag_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_address0;
        else 
            e_in_imag_V_2_address0 <= "XX";
        end if; 
    end process;


    e_in_imag_V_2_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_ce0, grp_fft_32pt_fu_404_in_imag_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_2_ce0 <= grp_fft_32pt_fu_404_in_imag_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_ce0;
        else 
            e_in_imag_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_2_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_imag_2_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_2_ce1 <= grp_fft_32pt_fu_404_in_imag_2_ce1;
        else 
            e_in_imag_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_2_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_2_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_2_we0;
        else 
            e_in_imag_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_3_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_address0, grp_fft_32pt_fu_404_in_imag_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_3_address0 <= grp_fft_32pt_fu_404_in_imag_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_address0;
        else 
            e_in_imag_V_3_address0 <= "XX";
        end if; 
    end process;


    e_in_imag_V_3_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_ce0, grp_fft_32pt_fu_404_in_imag_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_3_ce0 <= grp_fft_32pt_fu_404_in_imag_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_ce0;
        else 
            e_in_imag_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_3_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_imag_3_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_3_ce1 <= grp_fft_32pt_fu_404_in_imag_3_ce1;
        else 
            e_in_imag_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_3_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_3_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_3_we0;
        else 
            e_in_imag_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_4_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_address0, grp_fft_32pt_fu_404_in_imag_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_4_address0 <= grp_fft_32pt_fu_404_in_imag_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_4_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_address0;
        else 
            e_in_imag_V_4_address0 <= "XX";
        end if; 
    end process;


    e_in_imag_V_4_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_ce0, grp_fft_32pt_fu_404_in_imag_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_4_ce0 <= grp_fft_32pt_fu_404_in_imag_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_4_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_ce0;
        else 
            e_in_imag_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_4_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_imag_4_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_4_ce1 <= grp_fft_32pt_fu_404_in_imag_4_ce1;
        else 
            e_in_imag_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_4_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_4_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_4_we0;
        else 
            e_in_imag_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_5_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_address0, grp_fft_32pt_fu_404_in_imag_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_5_address0 <= grp_fft_32pt_fu_404_in_imag_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_5_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_address0;
        else 
            e_in_imag_V_5_address0 <= "XX";
        end if; 
    end process;


    e_in_imag_V_5_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_ce0, grp_fft_32pt_fu_404_in_imag_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_5_ce0 <= grp_fft_32pt_fu_404_in_imag_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_5_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_ce0;
        else 
            e_in_imag_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_5_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_imag_5_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_5_ce1 <= grp_fft_32pt_fu_404_in_imag_5_ce1;
        else 
            e_in_imag_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_5_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_5_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_5_we0;
        else 
            e_in_imag_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_6_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_address0, grp_fft_32pt_fu_404_in_imag_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_6_address0 <= grp_fft_32pt_fu_404_in_imag_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_6_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_address0;
        else 
            e_in_imag_V_6_address0 <= "XX";
        end if; 
    end process;


    e_in_imag_V_6_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_ce0, grp_fft_32pt_fu_404_in_imag_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_6_ce0 <= grp_fft_32pt_fu_404_in_imag_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_6_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_ce0;
        else 
            e_in_imag_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_6_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_imag_6_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_6_ce1 <= grp_fft_32pt_fu_404_in_imag_6_ce1;
        else 
            e_in_imag_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_6_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_6_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_6_we0;
        else 
            e_in_imag_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_7_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_address0, grp_fft_32pt_fu_404_in_imag_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_7_address0 <= grp_fft_32pt_fu_404_in_imag_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_7_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_address0;
        else 
            e_in_imag_V_7_address0 <= "XX";
        end if; 
    end process;


    e_in_imag_V_7_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_ce0, grp_fft_32pt_fu_404_in_imag_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_7_ce0 <= grp_fft_32pt_fu_404_in_imag_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_7_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_ce0;
        else 
            e_in_imag_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_7_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_imag_7_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_7_ce1 <= grp_fft_32pt_fu_404_in_imag_7_ce1;
        else 
            e_in_imag_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_7_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_7_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_7_we0;
        else 
            e_in_imag_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_address0, grp_fft_32pt_fu_404_in_imag_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_address0 <= grp_fft_32pt_fu_404_in_imag_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_address0;
        else 
            e_in_imag_V_address0 <= "XX";
        end if; 
    end process;


    e_in_imag_V_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_ce0, grp_fft_32pt_fu_404_in_imag_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_ce0 <= grp_fft_32pt_fu_404_in_imag_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_ce0;
        else 
            e_in_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_imag_0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_imag_V_ce1 <= grp_fft_32pt_fu_404_in_imag_0_ce1;
        else 
            e_in_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_imag_V_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_imag_V_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_imag_V_we0;
        else 
            e_in_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_1_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_address0, grp_fft_32pt_fu_404_in_real_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_1_address0 <= grp_fft_32pt_fu_404_in_real_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_address0;
        else 
            e_in_real_V_1_address0 <= "XX";
        end if; 
    end process;


    e_in_real_V_1_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_ce0, grp_fft_32pt_fu_404_in_real_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_1_ce0 <= grp_fft_32pt_fu_404_in_real_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_ce0;
        else 
            e_in_real_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_1_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_real_1_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_1_ce1 <= grp_fft_32pt_fu_404_in_real_1_ce1;
        else 
            e_in_real_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_1_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_1_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_1_we0;
        else 
            e_in_real_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_2_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_address0, grp_fft_32pt_fu_404_in_real_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_2_address0 <= grp_fft_32pt_fu_404_in_real_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_address0;
        else 
            e_in_real_V_2_address0 <= "XX";
        end if; 
    end process;


    e_in_real_V_2_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_ce0, grp_fft_32pt_fu_404_in_real_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_2_ce0 <= grp_fft_32pt_fu_404_in_real_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_ce0;
        else 
            e_in_real_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_2_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_real_2_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_2_ce1 <= grp_fft_32pt_fu_404_in_real_2_ce1;
        else 
            e_in_real_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_2_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_2_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_2_we0;
        else 
            e_in_real_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_3_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_address0, grp_fft_32pt_fu_404_in_real_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_3_address0 <= grp_fft_32pt_fu_404_in_real_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_address0;
        else 
            e_in_real_V_3_address0 <= "XX";
        end if; 
    end process;


    e_in_real_V_3_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_ce0, grp_fft_32pt_fu_404_in_real_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_3_ce0 <= grp_fft_32pt_fu_404_in_real_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_ce0;
        else 
            e_in_real_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_3_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_real_3_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_3_ce1 <= grp_fft_32pt_fu_404_in_real_3_ce1;
        else 
            e_in_real_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_3_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_3_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_3_we0;
        else 
            e_in_real_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_4_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_address0, grp_fft_32pt_fu_404_in_real_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_4_address0 <= grp_fft_32pt_fu_404_in_real_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_4_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_address0;
        else 
            e_in_real_V_4_address0 <= "XX";
        end if; 
    end process;


    e_in_real_V_4_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_ce0, grp_fft_32pt_fu_404_in_real_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_4_ce0 <= grp_fft_32pt_fu_404_in_real_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_4_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_ce0;
        else 
            e_in_real_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_4_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_real_4_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_4_ce1 <= grp_fft_32pt_fu_404_in_real_4_ce1;
        else 
            e_in_real_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_4_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_4_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_4_we0;
        else 
            e_in_real_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_5_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_address0, grp_fft_32pt_fu_404_in_real_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_5_address0 <= grp_fft_32pt_fu_404_in_real_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_5_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_address0;
        else 
            e_in_real_V_5_address0 <= "XX";
        end if; 
    end process;


    e_in_real_V_5_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_ce0, grp_fft_32pt_fu_404_in_real_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_5_ce0 <= grp_fft_32pt_fu_404_in_real_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_5_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_ce0;
        else 
            e_in_real_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_5_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_real_5_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_5_ce1 <= grp_fft_32pt_fu_404_in_real_5_ce1;
        else 
            e_in_real_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_5_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_5_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_5_we0;
        else 
            e_in_real_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_6_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_address0, grp_fft_32pt_fu_404_in_real_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_6_address0 <= grp_fft_32pt_fu_404_in_real_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_6_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_address0;
        else 
            e_in_real_V_6_address0 <= "XX";
        end if; 
    end process;


    e_in_real_V_6_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_ce0, grp_fft_32pt_fu_404_in_real_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_6_ce0 <= grp_fft_32pt_fu_404_in_real_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_6_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_ce0;
        else 
            e_in_real_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_6_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_real_6_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_6_ce1 <= grp_fft_32pt_fu_404_in_real_6_ce1;
        else 
            e_in_real_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_6_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_6_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_6_we0;
        else 
            e_in_real_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_7_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_address0, grp_fft_32pt_fu_404_in_real_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_7_address0 <= grp_fft_32pt_fu_404_in_real_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_7_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_address0;
        else 
            e_in_real_V_7_address0 <= "XX";
        end if; 
    end process;


    e_in_real_V_7_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_ce0, grp_fft_32pt_fu_404_in_real_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_7_ce0 <= grp_fft_32pt_fu_404_in_real_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_7_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_ce0;
        else 
            e_in_real_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_7_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_real_7_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_7_ce1 <= grp_fft_32pt_fu_404_in_real_7_ce1;
        else 
            e_in_real_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_7_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_7_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_7_we0;
        else 
            e_in_real_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_address0, grp_fft_32pt_fu_404_in_real_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_address0 <= grp_fft_32pt_fu_404_in_real_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_address0;
        else 
            e_in_real_V_address0 <= "XX";
        end if; 
    end process;


    e_in_real_V_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_ce0, grp_fft_32pt_fu_404_in_real_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_ce0 <= grp_fft_32pt_fu_404_in_real_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_ce0;
        else 
            e_in_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_ce1_assign_proc : process(grp_fft_32pt_fu_404_in_real_0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_in_real_V_ce1 <= grp_fft_32pt_fu_404_in_real_0_ce1;
        else 
            e_in_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    e_in_real_V_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            e_in_real_V_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_e_in_real_V_we0;
        else 
            e_in_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_1_address0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_1_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_1_address0 <= grp_fft_32pt_fu_404_out_imag_1_address0;
        else 
            e_out_imag_V_1_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_1_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_1_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_1_ce0 <= grp_fft_32pt_fu_404_out_imag_1_ce0;
        else 
            e_out_imag_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_1_we0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_1_we0 <= grp_fft_32pt_fu_404_out_imag_1_we0;
        else 
            e_out_imag_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_2_address0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_2_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_2_address0 <= grp_fft_32pt_fu_404_out_imag_2_address0;
        else 
            e_out_imag_V_2_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_2_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_2_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_2_ce0 <= grp_fft_32pt_fu_404_out_imag_2_ce0;
        else 
            e_out_imag_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_2_we0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_2_we0 <= grp_fft_32pt_fu_404_out_imag_2_we0;
        else 
            e_out_imag_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_3_address0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_3_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_3_address0 <= grp_fft_32pt_fu_404_out_imag_3_address0;
        else 
            e_out_imag_V_3_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_3_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_3_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_3_ce0 <= grp_fft_32pt_fu_404_out_imag_3_ce0;
        else 
            e_out_imag_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_3_we0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_3_we0 <= grp_fft_32pt_fu_404_out_imag_3_we0;
        else 
            e_out_imag_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_4_address0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_4_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_4_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_4_address0 <= grp_fft_32pt_fu_404_out_imag_4_address0;
        else 
            e_out_imag_V_4_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_4_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_4_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_4_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_4_ce0 <= grp_fft_32pt_fu_404_out_imag_4_ce0;
        else 
            e_out_imag_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_4_we0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_4_we0 <= grp_fft_32pt_fu_404_out_imag_4_we0;
        else 
            e_out_imag_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_5_address0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_5_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_5_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_5_address0 <= grp_fft_32pt_fu_404_out_imag_5_address0;
        else 
            e_out_imag_V_5_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_5_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_5_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_5_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_5_ce0 <= grp_fft_32pt_fu_404_out_imag_5_ce0;
        else 
            e_out_imag_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_5_we0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_5_we0 <= grp_fft_32pt_fu_404_out_imag_5_we0;
        else 
            e_out_imag_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_6_address0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_6_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_6_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_6_address0 <= grp_fft_32pt_fu_404_out_imag_6_address0;
        else 
            e_out_imag_V_6_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_6_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_6_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_6_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_6_ce0 <= grp_fft_32pt_fu_404_out_imag_6_ce0;
        else 
            e_out_imag_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_6_we0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_6_we0 <= grp_fft_32pt_fu_404_out_imag_6_we0;
        else 
            e_out_imag_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_7_address0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_7_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_7_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_7_address0 <= grp_fft_32pt_fu_404_out_imag_7_address0;
        else 
            e_out_imag_V_7_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_7_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_7_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_7_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_7_ce0 <= grp_fft_32pt_fu_404_out_imag_7_ce0;
        else 
            e_out_imag_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_7_we0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_7_we0 <= grp_fft_32pt_fu_404_out_imag_7_we0;
        else 
            e_out_imag_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_address0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_0_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_address0 <= grp_fft_32pt_fu_404_out_imag_0_address0;
        else 
            e_out_imag_V_address0 <= "XX";
        end if; 
    end process;


    e_out_imag_V_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_0_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_imag_V_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_ce0 <= grp_fft_32pt_fu_404_out_imag_0_ce0;
        else 
            e_out_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_imag_V_we0_assign_proc : process(grp_fft_32pt_fu_404_out_imag_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_imag_V_we0 <= grp_fft_32pt_fu_404_out_imag_0_we0;
        else 
            e_out_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_1_address0_assign_proc : process(grp_fft_32pt_fu_404_out_real_1_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_1_address0 <= grp_fft_32pt_fu_404_out_real_1_address0;
        else 
            e_out_real_V_1_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_1_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_real_1_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_1_ce0 <= grp_fft_32pt_fu_404_out_real_1_ce0;
        else 
            e_out_real_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_1_we0_assign_proc : process(grp_fft_32pt_fu_404_out_real_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_1_we0 <= grp_fft_32pt_fu_404_out_real_1_we0;
        else 
            e_out_real_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_2_address0_assign_proc : process(grp_fft_32pt_fu_404_out_real_2_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_2_address0 <= grp_fft_32pt_fu_404_out_real_2_address0;
        else 
            e_out_real_V_2_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_2_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_real_2_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_2_ce0 <= grp_fft_32pt_fu_404_out_real_2_ce0;
        else 
            e_out_real_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_2_we0_assign_proc : process(grp_fft_32pt_fu_404_out_real_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_2_we0 <= grp_fft_32pt_fu_404_out_real_2_we0;
        else 
            e_out_real_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_3_address0_assign_proc : process(grp_fft_32pt_fu_404_out_real_3_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_3_address0 <= grp_fft_32pt_fu_404_out_real_3_address0;
        else 
            e_out_real_V_3_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_3_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_real_3_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_3_ce0 <= grp_fft_32pt_fu_404_out_real_3_ce0;
        else 
            e_out_real_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_3_we0_assign_proc : process(grp_fft_32pt_fu_404_out_real_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_3_we0 <= grp_fft_32pt_fu_404_out_real_3_we0;
        else 
            e_out_real_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_4_address0_assign_proc : process(grp_fft_32pt_fu_404_out_real_4_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_4_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_4_address0 <= grp_fft_32pt_fu_404_out_real_4_address0;
        else 
            e_out_real_V_4_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_4_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_real_4_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_4_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_4_ce0 <= grp_fft_32pt_fu_404_out_real_4_ce0;
        else 
            e_out_real_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_4_we0_assign_proc : process(grp_fft_32pt_fu_404_out_real_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_4_we0 <= grp_fft_32pt_fu_404_out_real_4_we0;
        else 
            e_out_real_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_5_address0_assign_proc : process(grp_fft_32pt_fu_404_out_real_5_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_5_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_5_address0 <= grp_fft_32pt_fu_404_out_real_5_address0;
        else 
            e_out_real_V_5_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_5_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_real_5_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_5_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_5_ce0 <= grp_fft_32pt_fu_404_out_real_5_ce0;
        else 
            e_out_real_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_5_we0_assign_proc : process(grp_fft_32pt_fu_404_out_real_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_5_we0 <= grp_fft_32pt_fu_404_out_real_5_we0;
        else 
            e_out_real_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_6_address0_assign_proc : process(grp_fft_32pt_fu_404_out_real_6_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_6_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_6_address0 <= grp_fft_32pt_fu_404_out_real_6_address0;
        else 
            e_out_real_V_6_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_6_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_real_6_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_6_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_6_ce0 <= grp_fft_32pt_fu_404_out_real_6_ce0;
        else 
            e_out_real_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_6_we0_assign_proc : process(grp_fft_32pt_fu_404_out_real_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_6_we0 <= grp_fft_32pt_fu_404_out_real_6_we0;
        else 
            e_out_real_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_7_address0_assign_proc : process(grp_fft_32pt_fu_404_out_real_7_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_7_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_7_address0 <= grp_fft_32pt_fu_404_out_real_7_address0;
        else 
            e_out_real_V_7_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_7_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_real_7_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_7_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_7_ce0 <= grp_fft_32pt_fu_404_out_real_7_ce0;
        else 
            e_out_real_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_7_we0_assign_proc : process(grp_fft_32pt_fu_404_out_real_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_7_we0 <= grp_fft_32pt_fu_404_out_real_7_we0;
        else 
            e_out_real_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_address0_assign_proc : process(grp_fft_32pt_fu_404_out_real_0_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_address0 <= grp_fft_32pt_fu_404_out_real_0_address0;
        else 
            e_out_real_V_address0 <= "XX";
        end if; 
    end process;


    e_out_real_V_ce0_assign_proc : process(grp_fft_32pt_fu_404_out_real_0_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            e_out_real_V_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_e_out_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_ce0 <= grp_fft_32pt_fu_404_out_real_0_ce0;
        else 
            e_out_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    e_out_real_V_we0_assign_proc : process(grp_fft_32pt_fu_404_out_real_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            e_out_real_V_we0 <= grp_fft_32pt_fu_404_out_real_0_we0;
        else 
            e_out_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fft_16pt_fu_496_ap_start <= grp_fft_16pt_fu_496_ap_start_reg;
    grp_fft_16pt_fu_520_ap_start <= grp_fft_16pt_fu_520_ap_start_reg;
    grp_fft_32pt_fu_404_ap_start <= grp_fft_32pt_fu_404_ap_start_reg;
    grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_ap_start_reg;
    grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_ap_start_reg;
    grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_ap_start_reg;

    grp_fu_616_ce_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_616_p_ce, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_616_ce <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_616_ce <= grp_fft_32pt_fu_404_grp_fu_616_p_ce;
        else 
            grp_fu_616_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_616_p0_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_616_p_din0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_616_p0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_616_p0 <= grp_fft_32pt_fu_404_grp_fu_616_p_din0;
        else 
            grp_fu_616_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_616_p1_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_616_p_din1, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_616_p1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_616_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_616_p1 <= grp_fft_32pt_fu_404_grp_fu_616_p_din1;
        else 
            grp_fu_616_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_620_ce_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_620_p_ce, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_620_ce <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_620_ce <= grp_fft_32pt_fu_404_grp_fu_620_p_ce;
        else 
            grp_fu_620_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_620_p0_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_620_p_din0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_620_p0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_620_p0 <= grp_fft_32pt_fu_404_grp_fu_620_p_din0;
        else 
            grp_fu_620_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_620_p1_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_620_p_din1, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_620_p1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_620_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_620_p1 <= grp_fft_32pt_fu_404_grp_fu_620_p_din1;
        else 
            grp_fu_620_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_624_ce_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_624_p_ce, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_624_ce <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_624_ce <= grp_fft_32pt_fu_404_grp_fu_624_p_ce;
        else 
            grp_fu_624_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_624_p0_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_624_p_din0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_624_p0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_624_p0 <= grp_fft_32pt_fu_404_grp_fu_624_p_din0;
        else 
            grp_fu_624_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_624_p1_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_624_p_din1, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_624_p1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_624_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_624_p1 <= grp_fft_32pt_fu_404_grp_fu_624_p_din1;
        else 
            grp_fu_624_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_628_ce_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_628_p_ce, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_628_ce <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_628_ce <= grp_fft_32pt_fu_404_grp_fu_628_p_ce;
        else 
            grp_fu_628_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_628_p0_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_628_p_din0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_628_p0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_628_p0 <= grp_fft_32pt_fu_404_grp_fu_628_p_din0;
        else 
            grp_fu_628_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_628_p1_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_628_p_din1, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_628_p1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_628_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_628_p1 <= grp_fft_32pt_fu_404_grp_fu_628_p_din1;
        else 
            grp_fu_628_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_632_ce_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_632_p_ce, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_632_ce <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_632_ce <= grp_fft_32pt_fu_404_grp_fu_632_p_ce;
        else 
            grp_fu_632_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_632_p0_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_632_p_din0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_632_p0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_632_p0 <= grp_fft_32pt_fu_404_grp_fu_632_p_din0;
        else 
            grp_fu_632_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_632_p1_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_632_p_din1, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_632_p1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_632_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_632_p1 <= grp_fft_32pt_fu_404_grp_fu_632_p_din1;
        else 
            grp_fu_632_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_636_ce_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_636_p_ce, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_636_ce <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_636_ce <= grp_fft_32pt_fu_404_grp_fu_636_p_ce;
        else 
            grp_fu_636_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_636_p0_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_636_p_din0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_636_p0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_636_p0 <= grp_fft_32pt_fu_404_grp_fu_636_p_din0;
        else 
            grp_fu_636_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_636_p1_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_636_p_din1, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_636_p1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_636_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_636_p1 <= grp_fft_32pt_fu_404_grp_fu_636_p_din1;
        else 
            grp_fu_636_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_640_ce_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_640_p_ce, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_640_ce <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_640_ce <= grp_fft_32pt_fu_404_grp_fu_640_p_ce;
        else 
            grp_fu_640_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_640_p0_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_640_p_din0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_640_p0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_640_p0 <= grp_fft_32pt_fu_404_grp_fu_640_p_din0;
        else 
            grp_fu_640_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_640_p1_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_640_p_din1, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_640_p1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_640_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_640_p1 <= grp_fft_32pt_fu_404_grp_fu_640_p_din1;
        else 
            grp_fu_640_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_644_ce_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_644_p_ce, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_644_ce <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_644_ce <= grp_fft_32pt_fu_404_grp_fu_644_p_ce;
        else 
            grp_fu_644_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_644_p0_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_644_p_din0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_644_p0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_644_p0 <= grp_fft_32pt_fu_404_grp_fu_644_p_din0;
        else 
            grp_fu_644_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_644_p1_assign_proc : process(grp_fft_32pt_fu_404_grp_fu_644_p_din1, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_644_p1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_grp_fu_644_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_644_p1 <= grp_fft_32pt_fu_404_grp_fu_644_p_din1;
        else 
            grp_fu_644_p1 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    in_imag_0_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_0_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_0_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_address0;
        else 
            in_imag_0_address0 <= "XXX";
        end if; 
    end process;

    in_imag_0_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_address1;

    in_imag_0_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_0_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_0_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_0_ce0;
        else 
            in_imag_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_0_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_0_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_0_ce1;
        else 
            in_imag_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_1_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_address0;
        else 
            in_imag_1_address0 <= "XXX";
        end if; 
    end process;

    in_imag_1_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_address1;

    in_imag_1_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_1_ce0;
        else 
            in_imag_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_1_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_1_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_1_ce1;
        else 
            in_imag_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_2_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_address0;
        else 
            in_imag_2_address0 <= "XXX";
        end if; 
    end process;

    in_imag_2_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_address1;

    in_imag_2_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_2_ce0;
        else 
            in_imag_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_2_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_2_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_2_ce1;
        else 
            in_imag_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_3_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_address0;
        else 
            in_imag_3_address0 <= "XXX";
        end if; 
    end process;

    in_imag_3_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_address1;

    in_imag_3_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_3_ce0;
        else 
            in_imag_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_3_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_3_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_3_ce1;
        else 
            in_imag_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_4_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_4_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_4_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_address0;
        else 
            in_imag_4_address0 <= "XXX";
        end if; 
    end process;

    in_imag_4_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_address1;

    in_imag_4_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_4_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_4_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_4_ce0;
        else 
            in_imag_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_4_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_4_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_4_ce1;
        else 
            in_imag_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_5_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_5_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_5_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_address0;
        else 
            in_imag_5_address0 <= "XXX";
        end if; 
    end process;

    in_imag_5_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_address1;

    in_imag_5_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_5_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_5_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_5_ce0;
        else 
            in_imag_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_5_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_5_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_5_ce1;
        else 
            in_imag_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_6_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_6_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_6_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_address0;
        else 
            in_imag_6_address0 <= "XXX";
        end if; 
    end process;

    in_imag_6_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_address1;

    in_imag_6_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_6_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_6_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_6_ce0;
        else 
            in_imag_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_6_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_6_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_6_ce1;
        else 
            in_imag_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_7_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_7_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_7_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_address0;
        else 
            in_imag_7_address0 <= "XXX";
        end if; 
    end process;

    in_imag_7_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_address1;

    in_imag_7_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_7_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_imag_7_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_imag_7_ce0;
        else 
            in_imag_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_imag_7_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_imag_7_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_imag_7_ce1;
        else 
            in_imag_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_0_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_0_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_0_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_address0;
        else 
            in_real_0_address0 <= "XXX";
        end if; 
    end process;

    in_real_0_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_address1;

    in_real_0_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_0_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_0_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_0_ce0;
        else 
            in_real_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_0_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_0_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_0_ce1;
        else 
            in_real_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_1_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_address0;
        else 
            in_real_1_address0 <= "XXX";
        end if; 
    end process;

    in_real_1_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_address1;

    in_real_1_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_1_ce0;
        else 
            in_real_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_1_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_1_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_1_ce1;
        else 
            in_real_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_2_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_address0;
        else 
            in_real_2_address0 <= "XXX";
        end if; 
    end process;

    in_real_2_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_address1;

    in_real_2_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_2_ce0;
        else 
            in_real_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_2_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_2_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_2_ce1;
        else 
            in_real_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_3_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_address0;
        else 
            in_real_3_address0 <= "XXX";
        end if; 
    end process;

    in_real_3_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_address1;

    in_real_3_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_3_ce0;
        else 
            in_real_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_3_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_3_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_3_ce1;
        else 
            in_real_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_4_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_4_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_4_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_address0;
        else 
            in_real_4_address0 <= "XXX";
        end if; 
    end process;

    in_real_4_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_address1;

    in_real_4_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_4_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_4_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_4_ce0;
        else 
            in_real_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_4_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_4_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_4_ce1;
        else 
            in_real_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_5_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_5_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_5_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_address0;
        else 
            in_real_5_address0 <= "XXX";
        end if; 
    end process;

    in_real_5_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_address1;

    in_real_5_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_5_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_5_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_5_ce0;
        else 
            in_real_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_5_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_5_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_5_ce1;
        else 
            in_real_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_6_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_6_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_6_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_address0;
        else 
            in_real_6_address0 <= "XXX";
        end if; 
    end process;

    in_real_6_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_address1;

    in_real_6_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_6_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_6_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_6_ce0;
        else 
            in_real_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_6_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_6_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_6_ce1;
        else 
            in_real_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_7_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_7_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_7_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_address0;
        else 
            in_real_7_address0 <= "XXX";
        end if; 
    end process;

    in_real_7_address1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_address1;

    in_real_7_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_7_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_real_7_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_265_1_fu_336_in_real_7_ce0;
        else 
            in_real_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_real_7_ce1_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_real_7_ce1 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_in_real_7_ce1;
        else 
            in_real_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_1_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_address0, grp_fft_16pt_fu_496_in_imag_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_imag_V_1_address0 <= grp_fft_16pt_fu_496_in_imag_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_imag_V_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_address0;
        else 
            o1_in_imag_V_1_address0 <= "XX";
        end if; 
    end process;


    o1_in_imag_V_1_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_ce0, grp_fft_16pt_fu_496_in_imag_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_imag_V_1_ce0 <= grp_fft_16pt_fu_496_in_imag_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_imag_V_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_ce0;
        else 
            o1_in_imag_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_1_ce1_assign_proc : process(grp_fft_16pt_fu_496_in_imag_1_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_imag_V_1_ce1 <= grp_fft_16pt_fu_496_in_imag_1_ce1;
        else 
            o1_in_imag_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_1_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_imag_V_1_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_1_we0;
        else 
            o1_in_imag_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_2_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_address0, grp_fft_16pt_fu_496_in_imag_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_imag_V_2_address0 <= grp_fft_16pt_fu_496_in_imag_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_imag_V_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_address0;
        else 
            o1_in_imag_V_2_address0 <= "XX";
        end if; 
    end process;


    o1_in_imag_V_2_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_ce0, grp_fft_16pt_fu_496_in_imag_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_imag_V_2_ce0 <= grp_fft_16pt_fu_496_in_imag_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_imag_V_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_ce0;
        else 
            o1_in_imag_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_2_ce1_assign_proc : process(grp_fft_16pt_fu_496_in_imag_2_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_imag_V_2_ce1 <= grp_fft_16pt_fu_496_in_imag_2_ce1;
        else 
            o1_in_imag_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_2_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_imag_V_2_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_2_we0;
        else 
            o1_in_imag_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_3_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_address0, grp_fft_16pt_fu_496_in_imag_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_imag_V_3_address0 <= grp_fft_16pt_fu_496_in_imag_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_imag_V_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_address0;
        else 
            o1_in_imag_V_3_address0 <= "XX";
        end if; 
    end process;


    o1_in_imag_V_3_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_ce0, grp_fft_16pt_fu_496_in_imag_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_imag_V_3_ce0 <= grp_fft_16pt_fu_496_in_imag_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_imag_V_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_ce0;
        else 
            o1_in_imag_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_3_ce1_assign_proc : process(grp_fft_16pt_fu_496_in_imag_3_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_imag_V_3_ce1 <= grp_fft_16pt_fu_496_in_imag_3_ce1;
        else 
            o1_in_imag_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_3_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_imag_V_3_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_3_we0;
        else 
            o1_in_imag_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_address0, grp_fft_16pt_fu_496_in_imag_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_imag_V_address0 <= grp_fft_16pt_fu_496_in_imag_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_imag_V_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_address0;
        else 
            o1_in_imag_V_address0 <= "XX";
        end if; 
    end process;


    o1_in_imag_V_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_ce0, grp_fft_16pt_fu_496_in_imag_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_imag_V_ce0 <= grp_fft_16pt_fu_496_in_imag_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_imag_V_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_ce0;
        else 
            o1_in_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_ce1_assign_proc : process(grp_fft_16pt_fu_496_in_imag_0_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_imag_V_ce1 <= grp_fft_16pt_fu_496_in_imag_0_ce1;
        else 
            o1_in_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_imag_V_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_imag_V_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_imag_V_we0;
        else 
            o1_in_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_1_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_address0, grp_fft_16pt_fu_496_in_real_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_real_V_1_address0 <= grp_fft_16pt_fu_496_in_real_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_real_V_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_address0;
        else 
            o1_in_real_V_1_address0 <= "XX";
        end if; 
    end process;


    o1_in_real_V_1_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_ce0, grp_fft_16pt_fu_496_in_real_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_real_V_1_ce0 <= grp_fft_16pt_fu_496_in_real_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_real_V_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_ce0;
        else 
            o1_in_real_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_1_ce1_assign_proc : process(grp_fft_16pt_fu_496_in_real_1_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_real_V_1_ce1 <= grp_fft_16pt_fu_496_in_real_1_ce1;
        else 
            o1_in_real_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_1_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_real_V_1_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_1_we0;
        else 
            o1_in_real_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_2_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_address0, grp_fft_16pt_fu_496_in_real_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_real_V_2_address0 <= grp_fft_16pt_fu_496_in_real_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_real_V_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_address0;
        else 
            o1_in_real_V_2_address0 <= "XX";
        end if; 
    end process;


    o1_in_real_V_2_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_ce0, grp_fft_16pt_fu_496_in_real_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_real_V_2_ce0 <= grp_fft_16pt_fu_496_in_real_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_real_V_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_ce0;
        else 
            o1_in_real_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_2_ce1_assign_proc : process(grp_fft_16pt_fu_496_in_real_2_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_real_V_2_ce1 <= grp_fft_16pt_fu_496_in_real_2_ce1;
        else 
            o1_in_real_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_2_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_real_V_2_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_2_we0;
        else 
            o1_in_real_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_3_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_address0, grp_fft_16pt_fu_496_in_real_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_real_V_3_address0 <= grp_fft_16pt_fu_496_in_real_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_real_V_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_address0;
        else 
            o1_in_real_V_3_address0 <= "XX";
        end if; 
    end process;


    o1_in_real_V_3_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_ce0, grp_fft_16pt_fu_496_in_real_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_real_V_3_ce0 <= grp_fft_16pt_fu_496_in_real_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_real_V_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_ce0;
        else 
            o1_in_real_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_3_ce1_assign_proc : process(grp_fft_16pt_fu_496_in_real_3_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_real_V_3_ce1 <= grp_fft_16pt_fu_496_in_real_3_ce1;
        else 
            o1_in_real_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_3_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_real_V_3_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_3_we0;
        else 
            o1_in_real_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_address0, grp_fft_16pt_fu_496_in_real_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_real_V_address0 <= grp_fft_16pt_fu_496_in_real_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_real_V_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_address0;
        else 
            o1_in_real_V_address0 <= "XX";
        end if; 
    end process;


    o1_in_real_V_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_ce0, grp_fft_16pt_fu_496_in_real_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_real_V_ce0 <= grp_fft_16pt_fu_496_in_real_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_real_V_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_ce0;
        else 
            o1_in_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_ce1_assign_proc : process(grp_fft_16pt_fu_496_in_real_0_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_in_real_V_ce1 <= grp_fft_16pt_fu_496_in_real_0_ce1;
        else 
            o1_in_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o1_in_real_V_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o1_in_real_V_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o1_in_real_V_we0;
        else 
            o1_in_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_1_address0_assign_proc : process(grp_fft_16pt_fu_496_out_imag_1_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_imag_V_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_imag_V_1_address0 <= grp_fft_16pt_fu_496_out_imag_1_address0;
        else 
            o1_out_imag_V_1_address0 <= "XX";
        end if; 
    end process;


    o1_out_imag_V_1_ce0_assign_proc : process(grp_fft_16pt_fu_496_out_imag_1_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_imag_V_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_imag_V_1_ce0 <= grp_fft_16pt_fu_496_out_imag_1_ce0;
        else 
            o1_out_imag_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_1_we0_assign_proc : process(grp_fft_16pt_fu_496_out_imag_1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_imag_V_1_we0 <= grp_fft_16pt_fu_496_out_imag_1_we0;
        else 
            o1_out_imag_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_2_address0_assign_proc : process(grp_fft_16pt_fu_496_out_imag_2_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_imag_V_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_imag_V_2_address0 <= grp_fft_16pt_fu_496_out_imag_2_address0;
        else 
            o1_out_imag_V_2_address0 <= "XX";
        end if; 
    end process;


    o1_out_imag_V_2_ce0_assign_proc : process(grp_fft_16pt_fu_496_out_imag_2_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_imag_V_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_imag_V_2_ce0 <= grp_fft_16pt_fu_496_out_imag_2_ce0;
        else 
            o1_out_imag_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_2_we0_assign_proc : process(grp_fft_16pt_fu_496_out_imag_2_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_imag_V_2_we0 <= grp_fft_16pt_fu_496_out_imag_2_we0;
        else 
            o1_out_imag_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_3_address0_assign_proc : process(grp_fft_16pt_fu_496_out_imag_3_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_imag_V_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_imag_V_3_address0 <= grp_fft_16pt_fu_496_out_imag_3_address0;
        else 
            o1_out_imag_V_3_address0 <= "XX";
        end if; 
    end process;


    o1_out_imag_V_3_ce0_assign_proc : process(grp_fft_16pt_fu_496_out_imag_3_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_imag_V_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_imag_V_3_ce0 <= grp_fft_16pt_fu_496_out_imag_3_ce0;
        else 
            o1_out_imag_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_3_we0_assign_proc : process(grp_fft_16pt_fu_496_out_imag_3_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_imag_V_3_we0 <= grp_fft_16pt_fu_496_out_imag_3_we0;
        else 
            o1_out_imag_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_address0_assign_proc : process(grp_fft_16pt_fu_496_out_imag_0_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_imag_V_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_imag_V_address0 <= grp_fft_16pt_fu_496_out_imag_0_address0;
        else 
            o1_out_imag_V_address0 <= "XX";
        end if; 
    end process;


    o1_out_imag_V_ce0_assign_proc : process(grp_fft_16pt_fu_496_out_imag_0_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_imag_V_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_imag_V_ce0 <= grp_fft_16pt_fu_496_out_imag_0_ce0;
        else 
            o1_out_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_imag_V_we0_assign_proc : process(grp_fft_16pt_fu_496_out_imag_0_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_imag_V_we0 <= grp_fft_16pt_fu_496_out_imag_0_we0;
        else 
            o1_out_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_1_address0_assign_proc : process(grp_fft_16pt_fu_496_out_real_1_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_real_V_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_real_V_1_address0 <= grp_fft_16pt_fu_496_out_real_1_address0;
        else 
            o1_out_real_V_1_address0 <= "XX";
        end if; 
    end process;


    o1_out_real_V_1_ce0_assign_proc : process(grp_fft_16pt_fu_496_out_real_1_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_real_V_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_real_V_1_ce0 <= grp_fft_16pt_fu_496_out_real_1_ce0;
        else 
            o1_out_real_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_1_we0_assign_proc : process(grp_fft_16pt_fu_496_out_real_1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_real_V_1_we0 <= grp_fft_16pt_fu_496_out_real_1_we0;
        else 
            o1_out_real_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_2_address0_assign_proc : process(grp_fft_16pt_fu_496_out_real_2_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_real_V_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_real_V_2_address0 <= grp_fft_16pt_fu_496_out_real_2_address0;
        else 
            o1_out_real_V_2_address0 <= "XX";
        end if; 
    end process;


    o1_out_real_V_2_ce0_assign_proc : process(grp_fft_16pt_fu_496_out_real_2_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_real_V_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_real_V_2_ce0 <= grp_fft_16pt_fu_496_out_real_2_ce0;
        else 
            o1_out_real_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_2_we0_assign_proc : process(grp_fft_16pt_fu_496_out_real_2_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_real_V_2_we0 <= grp_fft_16pt_fu_496_out_real_2_we0;
        else 
            o1_out_real_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_3_address0_assign_proc : process(grp_fft_16pt_fu_496_out_real_3_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_real_V_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_real_V_3_address0 <= grp_fft_16pt_fu_496_out_real_3_address0;
        else 
            o1_out_real_V_3_address0 <= "XX";
        end if; 
    end process;


    o1_out_real_V_3_ce0_assign_proc : process(grp_fft_16pt_fu_496_out_real_3_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_real_V_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_real_V_3_ce0 <= grp_fft_16pt_fu_496_out_real_3_ce0;
        else 
            o1_out_real_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_3_we0_assign_proc : process(grp_fft_16pt_fu_496_out_real_3_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_real_V_3_we0 <= grp_fft_16pt_fu_496_out_real_3_we0;
        else 
            o1_out_real_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_address0_assign_proc : process(grp_fft_16pt_fu_496_out_real_0_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_real_V_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_real_V_address0 <= grp_fft_16pt_fu_496_out_real_0_address0;
        else 
            o1_out_real_V_address0 <= "XX";
        end if; 
    end process;


    o1_out_real_V_ce0_assign_proc : process(grp_fft_16pt_fu_496_out_real_0_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o1_out_real_V_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o1_out_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_real_V_ce0 <= grp_fft_16pt_fu_496_out_real_0_ce0;
        else 
            o1_out_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o1_out_real_V_we0_assign_proc : process(grp_fft_16pt_fu_496_out_real_0_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o1_out_real_V_we0 <= grp_fft_16pt_fu_496_out_real_0_we0;
        else 
            o1_out_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_1_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_address0, grp_fft_16pt_fu_520_in_imag_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_imag_V_1_address0 <= grp_fft_16pt_fu_520_in_imag_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_imag_V_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_address0;
        else 
            o2_in_imag_V_1_address0 <= "XX";
        end if; 
    end process;


    o2_in_imag_V_1_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_ce0, grp_fft_16pt_fu_520_in_imag_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_imag_V_1_ce0 <= grp_fft_16pt_fu_520_in_imag_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_imag_V_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_ce0;
        else 
            o2_in_imag_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_1_ce1_assign_proc : process(grp_fft_16pt_fu_520_in_imag_1_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_imag_V_1_ce1 <= grp_fft_16pt_fu_520_in_imag_1_ce1;
        else 
            o2_in_imag_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_1_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_imag_V_1_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_1_we0;
        else 
            o2_in_imag_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_2_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_address0, grp_fft_16pt_fu_520_in_imag_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_imag_V_2_address0 <= grp_fft_16pt_fu_520_in_imag_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_imag_V_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_address0;
        else 
            o2_in_imag_V_2_address0 <= "XX";
        end if; 
    end process;


    o2_in_imag_V_2_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_ce0, grp_fft_16pt_fu_520_in_imag_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_imag_V_2_ce0 <= grp_fft_16pt_fu_520_in_imag_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_imag_V_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_ce0;
        else 
            o2_in_imag_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_2_ce1_assign_proc : process(grp_fft_16pt_fu_520_in_imag_2_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_imag_V_2_ce1 <= grp_fft_16pt_fu_520_in_imag_2_ce1;
        else 
            o2_in_imag_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_2_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_imag_V_2_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_2_we0;
        else 
            o2_in_imag_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_3_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_address0, grp_fft_16pt_fu_520_in_imag_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_imag_V_3_address0 <= grp_fft_16pt_fu_520_in_imag_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_imag_V_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_address0;
        else 
            o2_in_imag_V_3_address0 <= "XX";
        end if; 
    end process;


    o2_in_imag_V_3_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_ce0, grp_fft_16pt_fu_520_in_imag_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_imag_V_3_ce0 <= grp_fft_16pt_fu_520_in_imag_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_imag_V_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_ce0;
        else 
            o2_in_imag_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_3_ce1_assign_proc : process(grp_fft_16pt_fu_520_in_imag_3_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_imag_V_3_ce1 <= grp_fft_16pt_fu_520_in_imag_3_ce1;
        else 
            o2_in_imag_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_3_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_imag_V_3_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_3_we0;
        else 
            o2_in_imag_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_address0, grp_fft_16pt_fu_520_in_imag_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_imag_V_address0 <= grp_fft_16pt_fu_520_in_imag_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_imag_V_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_address0;
        else 
            o2_in_imag_V_address0 <= "XX";
        end if; 
    end process;


    o2_in_imag_V_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_ce0, grp_fft_16pt_fu_520_in_imag_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_imag_V_ce0 <= grp_fft_16pt_fu_520_in_imag_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_imag_V_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_ce0;
        else 
            o2_in_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_ce1_assign_proc : process(grp_fft_16pt_fu_520_in_imag_0_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_imag_V_ce1 <= grp_fft_16pt_fu_520_in_imag_0_ce1;
        else 
            o2_in_imag_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_imag_V_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_imag_V_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_imag_V_we0;
        else 
            o2_in_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_1_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_address0, grp_fft_16pt_fu_520_in_real_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_real_V_1_address0 <= grp_fft_16pt_fu_520_in_real_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_real_V_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_address0;
        else 
            o2_in_real_V_1_address0 <= "XX";
        end if; 
    end process;


    o2_in_real_V_1_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_ce0, grp_fft_16pt_fu_520_in_real_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_real_V_1_ce0 <= grp_fft_16pt_fu_520_in_real_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_real_V_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_ce0;
        else 
            o2_in_real_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_1_ce1_assign_proc : process(grp_fft_16pt_fu_520_in_real_1_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_real_V_1_ce1 <= grp_fft_16pt_fu_520_in_real_1_ce1;
        else 
            o2_in_real_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_1_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_real_V_1_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_1_we0;
        else 
            o2_in_real_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_2_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_address0, grp_fft_16pt_fu_520_in_real_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_real_V_2_address0 <= grp_fft_16pt_fu_520_in_real_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_real_V_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_address0;
        else 
            o2_in_real_V_2_address0 <= "XX";
        end if; 
    end process;


    o2_in_real_V_2_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_ce0, grp_fft_16pt_fu_520_in_real_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_real_V_2_ce0 <= grp_fft_16pt_fu_520_in_real_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_real_V_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_ce0;
        else 
            o2_in_real_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_2_ce1_assign_proc : process(grp_fft_16pt_fu_520_in_real_2_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_real_V_2_ce1 <= grp_fft_16pt_fu_520_in_real_2_ce1;
        else 
            o2_in_real_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_2_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_real_V_2_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_2_we0;
        else 
            o2_in_real_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_3_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_address0, grp_fft_16pt_fu_520_in_real_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_real_V_3_address0 <= grp_fft_16pt_fu_520_in_real_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_real_V_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_address0;
        else 
            o2_in_real_V_3_address0 <= "XX";
        end if; 
    end process;


    o2_in_real_V_3_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_ce0, grp_fft_16pt_fu_520_in_real_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_real_V_3_ce0 <= grp_fft_16pt_fu_520_in_real_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_real_V_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_ce0;
        else 
            o2_in_real_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_3_ce1_assign_proc : process(grp_fft_16pt_fu_520_in_real_3_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_real_V_3_ce1 <= grp_fft_16pt_fu_520_in_real_3_ce1;
        else 
            o2_in_real_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_3_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_real_V_3_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_3_we0;
        else 
            o2_in_real_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_address0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_address0, grp_fft_16pt_fu_520_in_real_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_real_V_address0 <= grp_fft_16pt_fu_520_in_real_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_real_V_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_address0;
        else 
            o2_in_real_V_address0 <= "XX";
        end if; 
    end process;


    o2_in_real_V_ce0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_ce0, grp_fft_16pt_fu_520_in_real_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_real_V_ce0 <= grp_fft_16pt_fu_520_in_real_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_real_V_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_ce0;
        else 
            o2_in_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_ce1_assign_proc : process(grp_fft_16pt_fu_520_in_real_0_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_in_real_V_ce1 <= grp_fft_16pt_fu_520_in_real_0_ce1;
        else 
            o2_in_real_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    o2_in_real_V_we0_assign_proc : process(grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            o2_in_real_V_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_271_2_fu_444_o2_in_real_V_we0;
        else 
            o2_in_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_1_address0_assign_proc : process(grp_fft_16pt_fu_520_out_imag_1_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_imag_V_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_imag_V_1_address0 <= grp_fft_16pt_fu_520_out_imag_1_address0;
        else 
            o2_out_imag_V_1_address0 <= "XX";
        end if; 
    end process;


    o2_out_imag_V_1_ce0_assign_proc : process(grp_fft_16pt_fu_520_out_imag_1_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_imag_V_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_imag_V_1_ce0 <= grp_fft_16pt_fu_520_out_imag_1_ce0;
        else 
            o2_out_imag_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_1_we0_assign_proc : process(grp_fft_16pt_fu_520_out_imag_1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_imag_V_1_we0 <= grp_fft_16pt_fu_520_out_imag_1_we0;
        else 
            o2_out_imag_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_2_address0_assign_proc : process(grp_fft_16pt_fu_520_out_imag_2_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_imag_V_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_imag_V_2_address0 <= grp_fft_16pt_fu_520_out_imag_2_address0;
        else 
            o2_out_imag_V_2_address0 <= "XX";
        end if; 
    end process;


    o2_out_imag_V_2_ce0_assign_proc : process(grp_fft_16pt_fu_520_out_imag_2_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_imag_V_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_imag_V_2_ce0 <= grp_fft_16pt_fu_520_out_imag_2_ce0;
        else 
            o2_out_imag_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_2_we0_assign_proc : process(grp_fft_16pt_fu_520_out_imag_2_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_imag_V_2_we0 <= grp_fft_16pt_fu_520_out_imag_2_we0;
        else 
            o2_out_imag_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_3_address0_assign_proc : process(grp_fft_16pt_fu_520_out_imag_3_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_imag_V_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_imag_V_3_address0 <= grp_fft_16pt_fu_520_out_imag_3_address0;
        else 
            o2_out_imag_V_3_address0 <= "XX";
        end if; 
    end process;


    o2_out_imag_V_3_ce0_assign_proc : process(grp_fft_16pt_fu_520_out_imag_3_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_imag_V_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_imag_V_3_ce0 <= grp_fft_16pt_fu_520_out_imag_3_ce0;
        else 
            o2_out_imag_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_3_we0_assign_proc : process(grp_fft_16pt_fu_520_out_imag_3_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_imag_V_3_we0 <= grp_fft_16pt_fu_520_out_imag_3_we0;
        else 
            o2_out_imag_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_address0_assign_proc : process(grp_fft_16pt_fu_520_out_imag_0_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_imag_V_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_imag_V_address0 <= grp_fft_16pt_fu_520_out_imag_0_address0;
        else 
            o2_out_imag_V_address0 <= "XX";
        end if; 
    end process;


    o2_out_imag_V_ce0_assign_proc : process(grp_fft_16pt_fu_520_out_imag_0_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_imag_V_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_imag_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_imag_V_ce0 <= grp_fft_16pt_fu_520_out_imag_0_ce0;
        else 
            o2_out_imag_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_imag_V_we0_assign_proc : process(grp_fft_16pt_fu_520_out_imag_0_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_imag_V_we0 <= grp_fft_16pt_fu_520_out_imag_0_we0;
        else 
            o2_out_imag_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_1_address0_assign_proc : process(grp_fft_16pt_fu_520_out_real_1_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_real_V_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_real_V_1_address0 <= grp_fft_16pt_fu_520_out_real_1_address0;
        else 
            o2_out_real_V_1_address0 <= "XX";
        end if; 
    end process;


    o2_out_real_V_1_ce0_assign_proc : process(grp_fft_16pt_fu_520_out_real_1_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_real_V_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_real_V_1_ce0 <= grp_fft_16pt_fu_520_out_real_1_ce0;
        else 
            o2_out_real_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_1_we0_assign_proc : process(grp_fft_16pt_fu_520_out_real_1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_real_V_1_we0 <= grp_fft_16pt_fu_520_out_real_1_we0;
        else 
            o2_out_real_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_2_address0_assign_proc : process(grp_fft_16pt_fu_520_out_real_2_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_real_V_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_real_V_2_address0 <= grp_fft_16pt_fu_520_out_real_2_address0;
        else 
            o2_out_real_V_2_address0 <= "XX";
        end if; 
    end process;


    o2_out_real_V_2_ce0_assign_proc : process(grp_fft_16pt_fu_520_out_real_2_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_real_V_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_real_V_2_ce0 <= grp_fft_16pt_fu_520_out_real_2_ce0;
        else 
            o2_out_real_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_2_we0_assign_proc : process(grp_fft_16pt_fu_520_out_real_2_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_real_V_2_we0 <= grp_fft_16pt_fu_520_out_real_2_we0;
        else 
            o2_out_real_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_3_address0_assign_proc : process(grp_fft_16pt_fu_520_out_real_3_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_real_V_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_real_V_3_address0 <= grp_fft_16pt_fu_520_out_real_3_address0;
        else 
            o2_out_real_V_3_address0 <= "XX";
        end if; 
    end process;


    o2_out_real_V_3_ce0_assign_proc : process(grp_fft_16pt_fu_520_out_real_3_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_real_V_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_real_V_3_ce0 <= grp_fft_16pt_fu_520_out_real_3_ce0;
        else 
            o2_out_real_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_3_we0_assign_proc : process(grp_fft_16pt_fu_520_out_real_3_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_real_V_3_we0 <= grp_fft_16pt_fu_520_out_real_3_we0;
        else 
            o2_out_real_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_address0_assign_proc : process(grp_fft_16pt_fu_520_out_real_0_address0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_real_V_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_real_V_address0 <= grp_fft_16pt_fu_520_out_real_0_address0;
        else 
            o2_out_real_V_address0 <= "XX";
        end if; 
    end process;


    o2_out_real_V_ce0_assign_proc : process(grp_fft_16pt_fu_520_out_real_0_ce0, grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            o2_out_real_V_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_o2_out_real_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_real_V_ce0 <= grp_fft_16pt_fu_520_out_real_0_ce0;
        else 
            o2_out_real_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o2_out_real_V_we0_assign_proc : process(grp_fft_16pt_fu_520_out_real_0_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            o2_out_real_V_we0 <= grp_fft_16pt_fu_520_out_real_0_we0;
        else 
            o2_out_real_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    out_imag_0_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_address0;
    out_imag_0_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_ce0;
    out_imag_0_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_d0;
    out_imag_0_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_0_we0;
    out_imag_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_address0;
    out_imag_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_ce0;
    out_imag_1_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_d0;
    out_imag_1_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_1_we0;
    out_imag_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_address0;
    out_imag_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_ce0;
    out_imag_2_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_d0;
    out_imag_2_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_2_we0;
    out_imag_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_address0;
    out_imag_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_ce0;
    out_imag_3_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_d0;
    out_imag_3_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_3_we0;
    out_imag_4_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_address0;
    out_imag_4_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_ce0;
    out_imag_4_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_d0;
    out_imag_4_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_4_we0;
    out_imag_5_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_address0;
    out_imag_5_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_ce0;
    out_imag_5_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_d0;
    out_imag_5_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_5_we0;
    out_imag_6_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_address0;
    out_imag_6_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_ce0;
    out_imag_6_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_d0;
    out_imag_6_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_6_we0;
    out_imag_7_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_address0;
    out_imag_7_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_ce0;
    out_imag_7_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_d0;
    out_imag_7_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_imag_7_we0;
    out_real_0_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_address0;
    out_real_0_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_ce0;
    out_real_0_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_d0;
    out_real_0_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_0_we0;
    out_real_1_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_address0;
    out_real_1_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_ce0;
    out_real_1_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_d0;
    out_real_1_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_1_we0;
    out_real_2_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_address0;
    out_real_2_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_ce0;
    out_real_2_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_d0;
    out_real_2_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_2_we0;
    out_real_3_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_address0;
    out_real_3_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_ce0;
    out_real_3_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_d0;
    out_real_3_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_3_we0;
    out_real_4_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_address0;
    out_real_4_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_ce0;
    out_real_4_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_d0;
    out_real_4_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_4_we0;
    out_real_5_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_address0;
    out_real_5_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_ce0;
    out_real_5_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_d0;
    out_real_5_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_5_we0;
    out_real_6_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_address0;
    out_real_6_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_ce0;
    out_real_6_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_d0;
    out_real_6_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_6_we0;
    out_real_7_address0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_address0;
    out_real_7_ce0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_ce0;
    out_real_7_d0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_d0;
    out_real_7_we0 <= grp_fft_64pt_Pipeline_VITIS_LOOP_281_3_fu_544_out_real_7_we0;
end behav;
