--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml AirHockey.twx AirHockey.ncd -o AirHockey.twr AirHockey.pcf
-ucf Nexys3.ucf

Design file:              AirHockey.ncd
Physical constraint file: AirHockey.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1755 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.543ns.
--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_4 (SLICE_X9Y31.C2), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_8 (FF)
  Destination:          clock_module/hz50m_clk_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.484ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.443 - 0.467)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_8 to clock_module/hz50m_clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.391   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_8
    SLICE_X10Y31.B1      net (fanout=3)        1.011   clock_module/hz50m_clk_count<8>
    SLICE_X10Y31.COUT    Topcyb                0.380   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lut<1>
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y32.CIN     net (fanout=1)        0.108   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y32.AMUX    Tcina                 0.212   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X9Y31.C2       net (fanout=14)       1.060   clock_module/Mcompar_n0001_cy<4>
    SLICE_X9Y31.CLK      Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4_glue_rst
                                                       clock_module/hz50m_clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (1.305ns logic, 2.179ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_12 (FF)
  Destination:          clock_module/hz50m_clk_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.462ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.443 - 0.467)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_12 to clock_module/hz50m_clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_12
    SLICE_X10Y31.C3      net (fanout=3)        1.089   clock_module/hz50m_clk_count<12>
    SLICE_X10Y31.COUT    Topcyc                0.280   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi2
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y32.CIN     net (fanout=1)        0.108   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y32.AMUX    Tcina                 0.212   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X9Y31.C2       net (fanout=14)       1.060   clock_module/Mcompar_n0001_cy<4>
    SLICE_X9Y31.CLK      Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4_glue_rst
                                                       clock_module/hz50m_clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.462ns (1.205ns logic, 2.257ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_12 (FF)
  Destination:          clock_module/hz50m_clk_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.443 - 0.467)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_12 to clock_module/hz50m_clk_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_12
    SLICE_X10Y31.C3      net (fanout=3)        1.089   clock_module/hz50m_clk_count<12>
    SLICE_X10Y31.COUT    Topcyc                0.277   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lut<2>
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y32.CIN     net (fanout=1)        0.108   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y32.AMUX    Tcina                 0.212   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X9Y31.C2       net (fanout=14)       1.060   clock_module/Mcompar_n0001_cy<4>
    SLICE_X9Y31.CLK      Tas                   0.322   clock_module/hz50m_clk_count<6>
                                                       clock_module/hz50m_clk_count_4_glue_rst
                                                       clock_module/hz50m_clk_count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.202ns logic, 2.257ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_23 (SLICE_X9Y34.D2), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_8 (FF)
  Destination:          clock_module/hz50m_clk_count_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_8 to clock_module/hz50m_clk_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.391   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_8
    SLICE_X10Y31.B1      net (fanout=3)        1.011   clock_module/hz50m_clk_count<8>
    SLICE_X10Y31.COUT    Topcyb                0.380   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lut<1>
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y32.CIN     net (fanout=1)        0.108   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y32.AMUX    Tcina                 0.212   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X9Y34.D2       net (fanout=14)       1.030   clock_module/Mcompar_n0001_cy<4>
    SLICE_X9Y34.CLK      Tas                   0.322   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_23_glue_rst
                                                       clock_module/hz50m_clk_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (1.305ns logic, 2.149ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_12 (FF)
  Destination:          clock_module/hz50m_clk_count_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.432ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_12 to clock_module/hz50m_clk_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_12
    SLICE_X10Y31.C3      net (fanout=3)        1.089   clock_module/hz50m_clk_count<12>
    SLICE_X10Y31.COUT    Topcyc                0.280   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lutdi2
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y32.CIN     net (fanout=1)        0.108   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y32.AMUX    Tcina                 0.212   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X9Y34.D2       net (fanout=14)       1.030   clock_module/Mcompar_n0001_cy<4>
    SLICE_X9Y34.CLK      Tas                   0.322   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_23_glue_rst
                                                       clock_module/hz50m_clk_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (1.205ns logic, 2.227ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_12 (FF)
  Destination:          clock_module/hz50m_clk_count_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_12 to clock_module/hz50m_clk_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.CQ       Tcko                  0.391   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_12
    SLICE_X10Y31.C3      net (fanout=3)        1.089   clock_module/hz50m_clk_count<12>
    SLICE_X10Y31.COUT    Topcyc                0.277   clock_module/Mcompar_n0001_cy<3>
                                                       clock_module/Mcompar_n0001_lut<2>
                                                       clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y32.CIN     net (fanout=1)        0.108   clock_module/Mcompar_n0001_cy<3>
    SLICE_X10Y32.AMUX    Tcina                 0.212   clock_module/hz50m_clk_count<0>
                                                       clock_module/Mcompar_n0001_cy<4>
    SLICE_X9Y34.D2       net (fanout=14)       1.030   clock_module/Mcompar_n0001_cy<4>
    SLICE_X9Y34.CLK      Tas                   0.322   clock_module/hz50m_clk_count<23>
                                                       clock_module/hz50m_clk_count_23_glue_rst
                                                       clock_module/hz50m_clk_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (1.202ns logic, 2.227ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_25 (SLICE_X10Y32.C3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_0 (FF)
  Destination:          clock_module/hz50m_clk_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.450ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_0 to clock_module/hz50m_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.DQ      Tcko                  0.447   clock_module/hz50m_clk_count<0>
                                                       clock_module/hz50m_clk_count_0
    SLICE_X8Y30.A2       net (fanout=3)        0.814   clock_module/hz50m_clk_count<0>
    SLICE_X8Y30.COUT     Topcya                0.395   clock_module/Mcount_hz50m_clk_count_cy<3>
                                                       clock_module/Mcount_hz50m_clk_count_lut<0>_INV_0
                                                       clock_module/Mcount_hz50m_clk_count_cy<3>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<3>
    SLICE_X8Y31.COUT     Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<7>
                                                       clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X8Y32.CIN      net (fanout=1)        0.108   clock_module/Mcount_hz50m_clk_count_cy<7>
    SLICE_X8Y32.COUT     Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<11>
                                                       clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X8Y33.COUT     Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<15>
                                                       clock_module/Mcount_hz50m_clk_count_cy<15>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<15>
    SLICE_X8Y34.COUT     Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<19>
                                                       clock_module/Mcount_hz50m_clk_count_cy<19>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<19>
    SLICE_X8Y35.COUT     Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<23>
                                                       clock_module/Mcount_hz50m_clk_count_cy<23>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<23>
    SLICE_X8Y36.BMUX     Tcinb                 0.260   Result<26>
                                                       clock_module/Mcount_hz50m_clk_count_xor<26>
    SLICE_X10Y32.C3      net (fanout=1)        0.742   Result<25>
    SLICE_X10Y32.CLK     Tas                   0.289   clock_module/hz50m_clk_count<0>
                                                       clock_module/hz50m_clk_count_25_glue_rst
                                                       clock_module/hz50m_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.450ns (1.771ns logic, 1.679ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_11 (FF)
  Destination:          clock_module/hz50m_clk_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.222ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.259 - 0.280)
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_11 to clock_module/hz50m_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.BMUX     Tshcko                0.461   clock_module/hz50m_clk_count<14>
                                                       clock_module/hz50m_clk_count_11
    SLICE_X8Y32.D3       net (fanout=3)        0.970   clock_module/hz50m_clk_count<11>
    SLICE_X8Y32.COUT     Topcyd                0.260   clock_module/Mcount_hz50m_clk_count_cy<11>
                                                       clock_module/hz50m_clk_count<11>_rt
                                                       clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<11>
    SLICE_X8Y33.COUT     Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<15>
                                                       clock_module/Mcount_hz50m_clk_count_cy<15>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<15>
    SLICE_X8Y34.COUT     Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<19>
                                                       clock_module/Mcount_hz50m_clk_count_cy<19>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<19>
    SLICE_X8Y35.COUT     Tbyp                  0.076   clock_module/Mcount_hz50m_clk_count_cy<23>
                                                       clock_module/Mcount_hz50m_clk_count_cy<23>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   clock_module/Mcount_hz50m_clk_count_cy<23>
    SLICE_X8Y36.BMUX     Tcinb                 0.260   Result<26>
                                                       clock_module/Mcount_hz50m_clk_count_xor<26>
    SLICE_X10Y32.C3      net (fanout=1)        0.742   Result<25>
    SLICE_X10Y32.CLK     Tas                   0.289   clock_module/hz50m_clk_count<0>
                                                       clock_module/hz50m_clk_count_25_glue_rst
                                                       clock_module/hz50m_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (1.498ns logic, 1.724ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_module/hz50m_clk_count_25 (FF)
  Destination:          clock_module/hz50m_clk_count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.085ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 5.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_module/hz50m_clk_count_25 to clock_module/hz50m_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.CQ      Tcko                  0.447   clock_module/hz50m_clk_count<0>
                                                       clock_module/hz50m_clk_count_25
    SLICE_X8Y36.B2       net (fanout=16)       1.239   clock_module/hz50m_clk_count<25>
    SLICE_X8Y36.BMUX     Topbb                 0.368   Result<26>
                                                       clock_module/hz50m_clk_count<25>_rt
                                                       clock_module/Mcount_hz50m_clk_count_xor<26>
    SLICE_X10Y32.C3      net (fanout=1)        0.742   Result<25>
    SLICE_X10Y32.CLK     Tas                   0.289   clock_module/hz50m_clk_count<0>
                                                       clock_module/hz50m_clk_count_25_glue_rst
                                                       clock_module/hz50m_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (1.104ns logic, 1.981ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_26 (SLICE_X10Y32.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_25 (FF)
  Destination:          clock_module/hz50m_clk_count_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_25 to clock_module/hz50m_clk_count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.CQ      Tcko                  0.234   clock_module/hz50m_clk_count<0>
                                                       clock_module/hz50m_clk_count_25
    SLICE_X10Y32.C5      net (fanout=16)       0.092   clock_module/hz50m_clk_count<25>
    SLICE_X10Y32.CLK     Tah         (-Th)    -0.131   clock_module/hz50m_clk_count<0>
                                                       clock_module/hz50m_clk_count_26_glue_rst
                                                       clock_module/hz50m_clk_count_26
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.365ns logic, 0.092ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_25 (SLICE_X10Y32.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_25 (FF)
  Destination:          clock_module/hz50m_clk_count_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_25 to clock_module/hz50m_clk_count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.CQ      Tcko                  0.234   clock_module/hz50m_clk_count<0>
                                                       clock_module/hz50m_clk_count_25
    SLICE_X10Y32.C5      net (fanout=16)       0.092   clock_module/hz50m_clk_count<25>
    SLICE_X10Y32.CLK     Tah         (-Th)    -0.197   clock_module/hz50m_clk_count<0>
                                                       clock_module/hz50m_clk_count_25_glue_rst
                                                       clock_module/hz50m_clk_count_25
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.431ns logic, 0.092ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_module/hz50m_clk_count_0 (SLICE_X10Y32.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_module/hz50m_clk_count_26 (FF)
  Destination:          clock_module/hz50m_clk_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         InputClock_BUFGP falling at 15.000ns
  Destination Clock:    InputClock_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_module/hz50m_clk_count_26 to clock_module/hz50m_clk_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y32.CMUX    Tshcko                0.266   clock_module/hz50m_clk_count<0>
                                                       clock_module/hz50m_clk_count_26
    SLICE_X10Y32.D3      net (fanout=15)       0.185   clock_module/hz50m_clk_count<26>
    SLICE_X10Y32.CLK     Tah         (-Th)    -0.184   clock_module/hz50m_clk_count<0>
                                                       clock_module/hz50m_clk_count_0_glue_rst
                                                       clock_module/hz50m_clk_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.450ns logic, 0.185ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: InputClock_BUFGP/BUFG/I0
  Logical resource: InputClock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: InputClock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clock_module/hz50m_clk_count<0>/CLK
  Logical resource: clock_module/hz50m_clk_count_26/CK
  Location pin: SLICE_X10Y32.CLK
  Clock network: InputClock_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clock_module/hz50m_clk_count<0>/CLK
  Logical resource: clock_module/hz50m_clk_count_25/CK
  Location pin: SLICE_X10Y32.CLK
  Clock network: InputClock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock InputClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
InputClock     |         |         |         |    3.543|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1755 paths, 0 nets, and 133 connections

Design statistics:
   Minimum period:   3.543ns{1}   (Maximum frequency: 282.247MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 18 12:42:41 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



