

================================================================
== Vitis HLS Report for 'Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4'
================================================================
* Date:           Mon Dec 30 16:17:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  34.961 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1254|     1254|  62.700 us|  62.700 us|  1254|  1254|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4  |     1252|     1252|         4|          1|          1|  1250|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    169|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    135|    -|
|Register         |        -|   -|    102|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    102|    304|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_229_p2             |         +|   0|  0|  14|           6|           1|
    |add_ln112_fu_179_p2               |         +|   0|  0|  12|          11|           1|
    |add_ln114_1_fu_320_p2             |         +|   0|  0|  14|           6|           1|
    |add_ln114_fu_243_p2               |         +|   0|  0|  11|           3|           1|
    |add_ln115_fu_300_p2               |         +|   0|  0|  11|           3|           1|
    |empty_fu_289_p2                   |         +|   0|  0|  11|          11|          11|
    |tmp1_fu_269_p2                    |         +|   0|  0|  15|           8|           8|
    |tmp2_fu_283_p2                    |         +|   0|  0|  11|          11|          11|
    |and_ln105_fu_223_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln112_fu_173_p2              |      icmp|   0|  0|  12|          11|          11|
    |icmp_ln114_fu_197_p2              |      icmp|   0|  0|  14|           6|           5|
    |icmp_ln115_fu_217_p2              |      icmp|   0|  0|  11|           3|           3|
    |or_ln115_fu_306_p2                |        or|   0|  0|   2|           1|           1|
    |m_1_fu_312_p3                     |    select|   0|  0|   3|           1|           1|
    |select_ln105_fu_203_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln112_fu_235_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln114_1_fu_326_p3          |    select|   0|  0|   6|           1|           1|
    |select_ln114_fu_249_p3            |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_211_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 169|          90|          74|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |Layer3_Weights_stream_TDATA_blk_n       |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    6|         12|
    |ap_sig_allocacmp_j_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_m_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_somme_51_load_1        |   9|          2|   32|         64|
    |indvar_flatten14_fu_88                  |   9|          2|   11|         22|
    |indvar_flatten_fu_80                    |   9|          2|    6|         12|
    |j_fu_84                                 |   9|          2|    6|         12|
    |k_fu_76                                 |   9|          2|    3|          6|
    |m_fu_72                                 |   9|          2|    3|          6|
    |somme_51_fu_68                          |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 135|         30|  125|        250|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |Layer3_Weights_stream_read_reg_428  |  32|   0|   32|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |icmp_ln112_reg_419                  |   1|   0|    1|          0|
    |icmp_ln112_reg_419_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten14_fu_88              |  11|   0|   11|          0|
    |indvar_flatten_fu_80                |   6|   0|    6|          0|
    |j_fu_84                             |   6|   0|    6|          0|
    |k_fu_76                             |   3|   0|    3|          0|
    |m_fu_72                             |   3|   0|    3|          0|
    |somme_51_fu_68                      |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 102|   0|  102|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_285_p_din0             |  out|   32|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_285_p_din1             |  out|   32|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_285_p_opcode           |  out|    2|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_285_p_dout0            |   in|   32|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_285_p_ce               |  out|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_289_p_din0             |  out|   32|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_289_p_din1             |  out|   32|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_289_p_dout0            |   in|   32|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|grp_fu_289_p_ce               |  out|    1|  ap_ctrl_hs|  Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4|  return value|
|Layer3_Weights_stream_TVALID  |   in|    1|        axis|                                                 Layer3_Weights_stream|       pointer|
|Layer3_Weights_stream_TDATA   |   in|   32|        axis|                                                 Layer3_Weights_stream|       pointer|
|Layer3_Weights_stream_TREADY  |  out|    1|        axis|                                                 Layer3_Weights_stream|       pointer|
|somme                         |   in|   32|     ap_none|                                                                 somme|        scalar|
|phi_mul                       |   in|   11|     ap_none|                                                               phi_mul|        scalar|
|Layer3_Neurons_CPU_address0   |  out|   11|   ap_memory|                                                    Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_ce0        |  out|    1|   ap_memory|                                                    Layer3_Neurons_CPU|         array|
|Layer3_Neurons_CPU_q0         |   in|   32|   ap_memory|                                                    Layer3_Neurons_CPU|         array|
|somme_52_out                  |  out|   32|      ap_vld|                                                          somme_52_out|       pointer|
|somme_52_out_ap_vld           |  out|    1|      ap_vld|                                                          somme_52_out|       pointer|
+------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.0>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%somme_51 = alloca i32 1" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 7 'alloca' 'somme_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 8 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Layer3_Weights_stream, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %phi_mul"   --->   Operation 14 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%somme_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %somme"   --->   Operation 15 'read' 'somme_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten14"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln106 = store i6 0, i6 %j" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 17 'store' 'store_ln106' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln106 = store i3 0, i3 %k" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 19 'store' 'store_ln106' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln106 = store i3 0, i3 %m" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 20 'store' 'store_ln106' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln105 = store i32 %somme_read, i32 %somme_51" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 21 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i11 %indvar_flatten14" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 23 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.63ns)   --->   "%icmp_ln112 = icmp_eq  i11 %indvar_flatten14_load, i11 1250" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 24 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.63ns)   --->   "%add_ln112 = add i11 %indvar_flatten14_load, i11 1" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 25 'add' 'add_ln112' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc18.i, void %for.inc25.i.exitStub" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 26 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m_load = load i3 %m" [HW_CNN.cpp:115->HW_CNN.cpp:27]   --->   Operation 27 'load' 'm_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 28 'load' 'k_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 30 'load' 'j_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%icmp_ln114 = icmp_eq  i6 %indvar_flatten_load, i6 25" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 31 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.98ns)   --->   "%select_ln105 = select i1 %icmp_ln114, i3 0, i3 %k_load" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 32 'select' 'select_ln105' <Predicate = (!icmp_ln112)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln105)   --->   "%xor_ln105 = xor i1 %icmp_ln114, i1 1" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 33 'xor' 'xor_ln105' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.65ns)   --->   "%icmp_ln115 = icmp_eq  i3 %m_load, i3 5" [HW_CNN.cpp:115->HW_CNN.cpp:27]   --->   Operation 34 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln112)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln105 = and i1 %icmp_ln115, i1 %xor_ln105" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 35 'and' 'and_ln105' <Predicate = (!icmp_ln112)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln112_1 = add i6 %j_load, i6 1" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 36 'add' 'add_ln112_1' <Predicate = (!icmp_ln112)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.18ns)   --->   "%select_ln112 = select i1 %icmp_ln114, i6 %add_ln112_1, i6 %j_load" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 37 'select' 'select_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.65ns)   --->   "%add_ln114 = add i3 %select_ln105, i3 1" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 38 'add' 'add_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.98ns)   --->   "%select_ln114 = select i1 %and_ln105, i3 %add_ln114, i3 %select_ln105" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 39 'select' 'select_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i6 %select_ln112" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 40 'zext' 'zext_ln112' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln112, i2 0" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 41 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%tmp1 = add i8 %p_shl, i8 %zext_ln112" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 42 'add' 'tmp1' <Predicate = (!icmp_ln112)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i8 %tmp1" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 43 'zext' 'tmp1_cast' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i3 %select_ln114" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 44 'zext' 'zext_ln114' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i11 %phi_mul_read, i11 %zext_ln114" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 45 'add' 'tmp2' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%empty = add i11 %tmp2, i11 %tmp1_cast" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 46 'add' 'empty' <Predicate = (!icmp_ln112)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast3 = zext i11 %empty" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 47 'zext' 'p_cast3' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Layer3_Neurons_CPU_addr = getelementptr i32 %Layer3_Neurons_CPU, i64 0, i64 %p_cast3" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 48 'getelementptr' 'Layer3_Neurons_CPU_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%neuron = load i11 %Layer3_Neurons_CPU_addr" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 49 'load' 'neuron' <Predicate = (!icmp_ln112)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%Layer3_Weights_stream_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %Layer3_Weights_stream" [HW_CNN.cpp:118->HW_CNN.cpp:27]   --->   Operation 50 'read' 'Layer3_Weights_stream_read' <Predicate = (!icmp_ln112)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 51 [1/1] (1.65ns)   --->   "%add_ln115 = add i3 %m_load, i3 1" [HW_CNN.cpp:115->HW_CNN.cpp:27]   --->   Operation 51 'add' 'add_ln115' <Predicate = (!icmp_ln112)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%or_ln115 = or i1 %and_ln105, i1 %icmp_ln114" [HW_CNN.cpp:115->HW_CNN.cpp:27]   --->   Operation 52 'or' 'or_ln115' <Predicate = (!icmp_ln112)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.98ns) (out node of the LUT)   --->   "%m_1 = select i1 %or_ln115, i3 1, i3 %add_ln115" [HW_CNN.cpp:115->HW_CNN.cpp:27]   --->   Operation 53 'select' 'm_1' <Predicate = (!icmp_ln112)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.82ns)   --->   "%add_ln114_1 = add i6 %indvar_flatten_load, i6 1" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 54 'add' 'add_ln114_1' <Predicate = (!icmp_ln112)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.18ns)   --->   "%select_ln114_1 = select i1 %icmp_ln114, i6 1, i6 %add_ln114_1" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 55 'select' 'select_ln114_1' <Predicate = (!icmp_ln112)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln112 = store i11 %add_ln112, i11 %indvar_flatten14" [HW_CNN.cpp:112->HW_CNN.cpp:27]   --->   Operation 56 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln106 = store i6 %select_ln112, i6 %j" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 57 'store' 'store_ln106' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln114 = store i6 %select_ln114_1, i6 %indvar_flatten" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 58 'store' 'store_ln114' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln106 = store i3 %select_ln114, i3 %k" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 59 'store' 'store_ln106' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln106 = store i3 %m_1, i3 %m" [HW_CNN.cpp:106->HW_CNN.cpp:27]   --->   Operation 60 'store' 'store_ln106' <Predicate = (!icmp_ln112)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 15.6>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%neuron = load i11 %Layer3_Neurons_CPU_addr" [HW_CNN.cpp:114->HW_CNN.cpp:27]   --->   Operation 61 'load' 'neuron' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1250> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%weight = bitcast i32 %Layer3_Weights_stream_read" [HW_CNN.cpp:118->HW_CNN.cpp:27]   --->   Operation 62 'bitcast' 'weight' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (12.3ns)   --->   "%mul13_i = fmul i32 %weight, i32 %neuron" [HW_CNN.cpp:120->HW_CNN.cpp:27]   --->   Operation 63 'fmul' 'mul13_i' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 34.9>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%somme_51_load_1 = load i32 %somme_51" [HW_CNN.cpp:120->HW_CNN.cpp:27]   --->   Operation 64 'load' 'somme_51_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (12.3ns)   --->   "%mul13_i = fmul i32 %weight, i32 %neuron" [HW_CNN.cpp:120->HW_CNN.cpp:27]   --->   Operation 65 'fmul' 'mul13_i' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (22.5ns)   --->   "%somme_53 = fadd i32 %somme_51_load_1, i32 %mul13_i" [HW_CNN.cpp:120->HW_CNN.cpp:27]   --->   Operation 66 'fadd' 'somme_53' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%somme_51_load = load i32 %somme_51"   --->   Operation 73 'load' 'somme_51_load' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %somme_52_out, i32 %somme_51_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 24.1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_str"   --->   Operation 67 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [HW_CNN.cpp:116->HW_CNN.cpp:27]   --->   Operation 69 'specpipeline' 'specpipeline_ln116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (22.5ns)   --->   "%somme_53 = fadd i32 %somme_51_load_1, i32 %mul13_i" [HW_CNN.cpp:120->HW_CNN.cpp:27]   --->   Operation 70 'fadd' 'somme_53' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln105 = store i32 %somme_53, i32 %somme_51" [HW_CNN.cpp:105->HW_CNN.cpp:27]   --->   Operation 71 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc.i" [HW_CNN.cpp:115->HW_CNN.cpp:27]   --->   Operation 72 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ somme]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phi_mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Layer3_Neurons_CPU]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Layer3_Weights_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ somme_52_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
somme_51                   (alloca           ) [ 01111]
m                          (alloca           ) [ 01000]
k                          (alloca           ) [ 01000]
indvar_flatten             (alloca           ) [ 01000]
j                          (alloca           ) [ 01000]
indvar_flatten14           (alloca           ) [ 01000]
specinterface_ln0          (specinterface    ) [ 00000]
phi_mul_read               (read             ) [ 00000]
somme_read                 (read             ) [ 00000]
store_ln0                  (store            ) [ 00000]
store_ln106                (store            ) [ 00000]
store_ln0                  (store            ) [ 00000]
store_ln106                (store            ) [ 00000]
store_ln106                (store            ) [ 00000]
store_ln105                (store            ) [ 00000]
br_ln0                     (br               ) [ 00000]
indvar_flatten14_load      (load             ) [ 00000]
icmp_ln112                 (icmp             ) [ 01110]
add_ln112                  (add              ) [ 00000]
br_ln112                   (br               ) [ 00000]
m_load                     (load             ) [ 00000]
k_load                     (load             ) [ 00000]
indvar_flatten_load        (load             ) [ 00000]
j_load                     (load             ) [ 00000]
icmp_ln114                 (icmp             ) [ 00000]
select_ln105               (select           ) [ 00000]
xor_ln105                  (xor              ) [ 00000]
icmp_ln115                 (icmp             ) [ 00000]
and_ln105                  (and              ) [ 00000]
add_ln112_1                (add              ) [ 00000]
select_ln112               (select           ) [ 00000]
add_ln114                  (add              ) [ 00000]
select_ln114               (select           ) [ 00000]
zext_ln112                 (zext             ) [ 00000]
p_shl                      (bitconcatenate   ) [ 00000]
tmp1                       (add              ) [ 00000]
tmp1_cast                  (zext             ) [ 00000]
zext_ln114                 (zext             ) [ 00000]
tmp2                       (add              ) [ 00000]
empty                      (add              ) [ 00000]
p_cast3                    (zext             ) [ 00000]
Layer3_Neurons_CPU_addr    (getelementptr    ) [ 01100]
Layer3_Weights_stream_read (read             ) [ 01100]
add_ln115                  (add              ) [ 00000]
or_ln115                   (or               ) [ 00000]
m_1                        (select           ) [ 00000]
add_ln114_1                (add              ) [ 00000]
select_ln114_1             (select           ) [ 00000]
store_ln112                (store            ) [ 00000]
store_ln106                (store            ) [ 00000]
store_ln114                (store            ) [ 00000]
store_ln106                (store            ) [ 00000]
store_ln106                (store            ) [ 00000]
neuron                     (load             ) [ 01010]
weight                     (bitcast          ) [ 01010]
somme_51_load_1            (load             ) [ 01001]
mul13_i                    (fmul             ) [ 01001]
specloopname_ln0           (specloopname     ) [ 00000]
speclooptripcount_ln0      (speclooptripcount) [ 00000]
specpipeline_ln116         (specpipeline     ) [ 00000]
somme_53                   (fadd             ) [ 00000]
store_ln105                (store            ) [ 00000]
br_ln115                   (br               ) [ 00000]
somme_51_load              (load             ) [ 00000]
write_ln0                  (write            ) [ 00000]
ret_ln0                    (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="somme">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="somme"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="phi_mul">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_mul"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Layer3_Neurons_CPU">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Layer3_Weights_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Weights_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="somme_52_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="somme_52_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="somme_51_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="somme_51/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="m_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="k_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten14_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten14/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="phi_mul_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="0"/>
<pin id="95" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phi_mul_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="somme_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="somme_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="Layer3_Weights_stream_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer3_Weights_stream_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln0_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="Layer3_Neurons_CPU_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="11" slack="0"/>
<pin id="121" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer3_Neurons_CPU_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="somme_53/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul13_i/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln106_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln106_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln106_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln105_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="indvar_flatten14_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten14_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln112_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="0" index="1" bw="11" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln112_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="m_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="k_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="j_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln114_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln105_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln105/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="xor_ln105_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln115_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="and_ln105_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln112_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln112_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="6" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln114_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln114_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="0" index="2" bw="3" slack="0"/>
<pin id="253" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln112_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_shl_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="6" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp1_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln114_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="empty_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_cast3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast3/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln115_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln115_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln115/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="m_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="0" index="2" bw="3" slack="0"/>
<pin id="316" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln114_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln114_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114_1/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln112_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="11" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln106_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="6" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln114_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="6" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln106_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln106_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="3" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="weight_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="weight/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="somme_51_load_1_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="2"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="somme_51_load_1/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln105_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="3"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="somme_51_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="2"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="somme_51_load/3 "/>
</bind>
</comp>

<comp id="376" class="1005" name="somme_51_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="somme_51 "/>
</bind>
</comp>

<comp id="384" class="1005" name="m_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="391" class="1005" name="k_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="398" class="1005" name="indvar_flatten_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="405" class="1005" name="j_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="412" class="1005" name="indvar_flatten14_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="11" slack="0"/>
<pin id="414" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten14 "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln112_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="2"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="423" class="1005" name="Layer3_Neurons_CPU_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="1"/>
<pin id="425" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Layer3_Neurons_CPU_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="Layer3_Weights_stream_read_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Layer3_Weights_stream_read "/>
</bind>
</comp>

<comp id="433" class="1005" name="neuron_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="neuron "/>
</bind>
</comp>

<comp id="438" class="1005" name="weight_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight "/>
</bind>
</comp>

<comp id="443" class="1005" name="somme_51_load_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme_51_load_1 "/>
</bind>
</comp>

<comp id="448" class="1005" name="mul13_i_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul13_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="52" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="138"><net_src comp="134" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="124" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="98" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="170" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="188" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="197" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="185" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="211" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="194" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="197" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="194" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="203" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="223" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="243" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="203" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="235" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="235" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="257" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="249" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="92" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="275" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="304"><net_src comp="185" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="223" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="197" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="300" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="191" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="197" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="320" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="179" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="235" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="326" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="249" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="312" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="371"><net_src comp="130" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="379"><net_src comp="68" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="387"><net_src comp="72" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="394"><net_src comp="76" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="397"><net_src comp="391" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="401"><net_src comp="80" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="408"><net_src comp="84" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="415"><net_src comp="88" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="422"><net_src comp="173" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="117" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="431"><net_src comp="104" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="436"><net_src comp="124" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="441"><net_src comp="359" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="446"><net_src comp="363" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="451"><net_src comp="134" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Layer3_Weights_stream | {}
	Port: somme_52_out | {3 }
 - Input state : 
	Port: Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 : somme | {1 }
	Port: Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 : phi_mul | {1 }
	Port: Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 : Layer3_Neurons_CPU | {1 2 }
	Port: Lenet_HW_Pipeline_VITIS_LOOP_112_2_VITIS_LOOP_114_3_VITIS_LOOP_115_4 : Layer3_Weights_stream | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln106 : 1
		store_ln0 : 1
		store_ln106 : 1
		store_ln106 : 1
		indvar_flatten14_load : 1
		icmp_ln112 : 2
		add_ln112 : 2
		br_ln112 : 3
		m_load : 1
		k_load : 1
		indvar_flatten_load : 1
		j_load : 1
		icmp_ln114 : 2
		select_ln105 : 3
		xor_ln105 : 3
		icmp_ln115 : 2
		and_ln105 : 3
		add_ln112_1 : 2
		select_ln112 : 3
		add_ln114 : 4
		select_ln114 : 3
		zext_ln112 : 4
		p_shl : 4
		tmp1 : 5
		tmp1_cast : 6
		zext_ln114 : 4
		tmp2 : 5
		empty : 6
		p_cast3 : 7
		Layer3_Neurons_CPU_addr : 8
		neuron : 9
		add_ln115 : 2
		or_ln115 : 3
		m_1 : 3
		add_ln114_1 : 2
		select_ln114_1 : 3
		store_ln112 : 3
		store_ln106 : 4
		store_ln114 : 4
		store_ln106 : 4
		store_ln106 : 4
	State 2
		mul13_i : 1
	State 3
		somme_53 : 1
		write_ln0 : 1
	State 4
		store_ln105 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   fadd   |               grp_fu_130               |    2    |   177   |   385   |
|----------|----------------------------------------|---------|---------|---------|
|   fmul   |               grp_fu_134               |    3    |   128   |   320   |
|----------|----------------------------------------|---------|---------|---------|
|          |            add_ln112_fu_179            |    0    |    0    |    12   |
|          |           add_ln112_1_fu_229           |    0    |    0    |    14   |
|          |            add_ln114_fu_243            |    0    |    0    |    11   |
|    add   |               tmp1_fu_269              |    0    |    0    |    15   |
|          |               tmp2_fu_283              |    0    |    0    |    11   |
|          |              empty_fu_289              |    0    |    0    |    11   |
|          |            add_ln115_fu_300            |    0    |    0    |    11   |
|          |           add_ln114_1_fu_320           |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|
|          |            icmp_ln112_fu_173           |    0    |    0    |    12   |
|   icmp   |            icmp_ln114_fu_197           |    0    |    0    |    14   |
|          |            icmp_ln115_fu_217           |    0    |    0    |    11   |
|----------|----------------------------------------|---------|---------|---------|
|          |           select_ln105_fu_203          |    0    |    0    |    3    |
|          |           select_ln112_fu_235          |    0    |    0    |    6    |
|  select  |           select_ln114_fu_249          |    0    |    0    |    3    |
|          |               m_1_fu_312               |    0    |    0    |    3    |
|          |          select_ln114_1_fu_326         |    0    |    0    |    6    |
|----------|----------------------------------------|---------|---------|---------|
|    xor   |            xor_ln105_fu_211            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    and   |            and_ln105_fu_223            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|    or    |             or_ln115_fu_306            |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|          |         phi_mul_read_read_fu_92        |    0    |    0    |    0    |
|   read   |          somme_read_read_fu_98         |    0    |    0    |    0    |
|          | Layer3_Weights_stream_read_read_fu_104 |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   write  |         write_ln0_write_fu_110         |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            zext_ln112_fu_257           |    0    |    0    |    0    |
|   zext   |            tmp1_cast_fu_275            |    0    |    0    |    0    |
|          |            zext_ln114_fu_279           |    0    |    0    |    0    |
|          |             p_cast3_fu_295             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|              p_shl_fu_261              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    5    |   305   |   868   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|  Layer3_Neurons_CPU_addr_reg_423 |   11   |
|Layer3_Weights_stream_read_reg_428|   32   |
|        icmp_ln112_reg_419        |    1   |
|     indvar_flatten14_reg_412     |   11   |
|      indvar_flatten_reg_398      |    6   |
|             j_reg_405            |    6   |
|             k_reg_391            |    3   |
|             m_reg_384            |    3   |
|          mul13_i_reg_448         |   32   |
|          neuron_reg_433          |   32   |
|      somme_51_load_1_reg_443     |   32   |
|         somme_51_reg_376         |   32   |
|          weight_reg_438          |   32   |
+----------------------------------+--------+
|               Total              |   233  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_130    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_130    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_134    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_134    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   305  |   868  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   233  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   538  |   913  |
+-----------+--------+--------+--------+--------+
