#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b25f3c0250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001b25f4b89e0_0 .net "PC", 31 0, v000001b25f3faa80_0;  1 drivers
v000001b25f4b8a80_0 .var "clk", 0 0;
v000001b25f4b7860_0 .net "clkout", 0 0, L_000001b25f4b9780;  1 drivers
v000001b25f4b7900_0 .net "cycles_consumed", 31 0, v000001b25f4b6d20_0;  1 drivers
v000001b25f4b81c0_0 .var "rst", 0 0;
S_000001b25f3c0570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001b25f3c0250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001b25f3d5930 .param/l "RType" 0 4 2, C4<000000>;
P_000001b25f3d5968 .param/l "add" 0 4 5, C4<100000>;
P_000001b25f3d59a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b25f3d59d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b25f3d5a10 .param/l "and_" 0 4 5, C4<100100>;
P_000001b25f3d5a48 .param/l "andi" 0 4 8, C4<001100>;
P_000001b25f3d5a80 .param/l "beq" 0 4 10, C4<000100>;
P_000001b25f3d5ab8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b25f3d5af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b25f3d5b28 .param/l "j" 0 4 12, C4<000010>;
P_000001b25f3d5b60 .param/l "jal" 0 4 12, C4<000011>;
P_000001b25f3d5b98 .param/l "jr" 0 4 6, C4<001000>;
P_000001b25f3d5bd0 .param/l "lw" 0 4 8, C4<100011>;
P_000001b25f3d5c08 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b25f3d5c40 .param/l "or_" 0 4 5, C4<100101>;
P_000001b25f3d5c78 .param/l "ori" 0 4 8, C4<001101>;
P_000001b25f3d5cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b25f3d5ce8 .param/l "sll" 0 4 6, C4<000000>;
P_000001b25f3d5d20 .param/l "slt" 0 4 5, C4<101010>;
P_000001b25f3d5d58 .param/l "slti" 0 4 8, C4<101010>;
P_000001b25f3d5d90 .param/l "srl" 0 4 6, C4<000010>;
P_000001b25f3d5dc8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b25f3d5e00 .param/l "subu" 0 4 5, C4<100011>;
P_000001b25f3d5e38 .param/l "sw" 0 4 8, C4<101011>;
P_000001b25f3d5e70 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b25f3d5ea8 .param/l "xori" 0 4 8, C4<001110>;
L_000001b25f4b90f0 .functor NOT 1, v000001b25f4b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b25f4b9160 .functor NOT 1, v000001b25f4b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b25f4b9550 .functor NOT 1, v000001b25f4b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b25f4b98d0 .functor NOT 1, v000001b25f4b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b25f4b8d00 .functor NOT 1, v000001b25f4b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b25f4b97f0 .functor NOT 1, v000001b25f4b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b25f4b9400 .functor NOT 1, v000001b25f4b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b25f4b8e50 .functor NOT 1, v000001b25f4b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b25f4b9780 .functor OR 1, v000001b25f4b8a80_0, v000001b25f3c7aa0_0, C4<0>, C4<0>;
L_000001b25f4b96a0 .functor OR 1, L_000001b25f501cb0, L_000001b25f5024d0, C4<0>, C4<0>;
L_000001b25f4b9710 .functor AND 1, L_000001b25f501f30, L_000001b25f5036f0, C4<1>, C4<1>;
L_000001b25f4b94e0 .functor NOT 1, v000001b25f4b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b25f4b9470 .functor OR 1, L_000001b25f502070, L_000001b25f502d90, C4<0>, C4<0>;
L_000001b25f4b99b0 .functor OR 1, L_000001b25f4b9470, L_000001b25f502110, C4<0>, C4<0>;
L_000001b25f4b95c0 .functor OR 1, L_000001b25f503650, L_000001b25f515210, C4<0>, C4<0>;
L_000001b25f4b9a20 .functor AND 1, L_000001b25f503510, L_000001b25f4b95c0, C4<1>, C4<1>;
L_000001b25f4b92b0 .functor OR 1, L_000001b25f514a90, L_000001b25f515b70, C4<0>, C4<0>;
L_000001b25f4b9b00 .functor AND 1, L_000001b25f514310, L_000001b25f4b92b0, C4<1>, C4<1>;
L_000001b25f4b8c90 .functor NOT 1, L_000001b25f4b9780, C4<0>, C4<0>, C4<0>;
v000001b25f3fada0_0 .net "ALUOp", 3 0, v000001b25f3c78c0_0;  1 drivers
v000001b25f3fae40_0 .net "ALUResult", 31 0, v000001b25f3fa4e0_0;  1 drivers
v000001b25f3fb520_0 .net "ALUSrc", 0 0, v000001b25f3c8360_0;  1 drivers
v000001b25f3fd8f0_0 .net "ALUin2", 31 0, L_000001b25f5141d0;  1 drivers
v000001b25f3fd3f0_0 .net "MemReadEn", 0 0, v000001b25f3c8a40_0;  1 drivers
v000001b25f3fd710_0 .net "MemWriteEn", 0 0, v000001b25f3c7a00_0;  1 drivers
v000001b25f3fd210_0 .net "MemtoReg", 0 0, v000001b25f3c8ea0_0;  1 drivers
v000001b25f3fd350_0 .net "PC", 31 0, v000001b25f3faa80_0;  alias, 1 drivers
v000001b25f3fbff0_0 .net "PCPlus1", 31 0, L_000001b25f501e90;  1 drivers
v000001b25f3fc4f0_0 .net "PCsrc", 0 0, v000001b25f3fb7a0_0;  1 drivers
v000001b25f3fc590_0 .net "RegDst", 0 0, v000001b25f3c7f00_0;  1 drivers
v000001b25f3fc770_0 .net "RegWriteEn", 0 0, v000001b25f3c8ae0_0;  1 drivers
v000001b25f3fc270_0 .net "WriteRegister", 4 0, L_000001b25f501fd0;  1 drivers
v000001b25f3fd990_0 .net *"_ivl_0", 0 0, L_000001b25f4b90f0;  1 drivers
L_000001b25f4b9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b25f3fd530_0 .net/2u *"_ivl_10", 4 0, L_000001b25f4b9ca0;  1 drivers
L_000001b25f4ba090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f3fd170_0 .net *"_ivl_101", 15 0, L_000001b25f4ba090;  1 drivers
v000001b25f3fdad0_0 .net *"_ivl_102", 31 0, L_000001b25f502570;  1 drivers
L_000001b25f4ba0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f3fc630_0 .net *"_ivl_105", 25 0, L_000001b25f4ba0d8;  1 drivers
L_000001b25f4ba120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f3fc3b0_0 .net/2u *"_ivl_106", 31 0, L_000001b25f4ba120;  1 drivers
v000001b25f3fd490_0 .net *"_ivl_108", 0 0, L_000001b25f501f30;  1 drivers
L_000001b25f4ba168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001b25f3fddf0_0 .net/2u *"_ivl_110", 5 0, L_000001b25f4ba168;  1 drivers
v000001b25f3fca90_0 .net *"_ivl_112", 0 0, L_000001b25f5036f0;  1 drivers
v000001b25f3fde90_0 .net *"_ivl_115", 0 0, L_000001b25f4b9710;  1 drivers
v000001b25f3fc9f0_0 .net *"_ivl_116", 47 0, L_000001b25f5026b0;  1 drivers
L_000001b25f4ba1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f3fcbd0_0 .net *"_ivl_119", 15 0, L_000001b25f4ba1b0;  1 drivers
L_000001b25f4b9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b25f3fda30_0 .net/2u *"_ivl_12", 5 0, L_000001b25f4b9ce8;  1 drivers
v000001b25f3fc810_0 .net *"_ivl_120", 47 0, L_000001b25f502750;  1 drivers
L_000001b25f4ba1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f3fdb70_0 .net *"_ivl_123", 15 0, L_000001b25f4ba1f8;  1 drivers
v000001b25f3fc310_0 .net *"_ivl_125", 0 0, L_000001b25f5027f0;  1 drivers
v000001b25f3fce50_0 .net *"_ivl_126", 31 0, L_000001b25f502ed0;  1 drivers
v000001b25f3fdc10_0 .net *"_ivl_128", 47 0, L_000001b25f5030b0;  1 drivers
v000001b25f3fd7b0_0 .net *"_ivl_130", 47 0, L_000001b25f501df0;  1 drivers
v000001b25f3fc090_0 .net *"_ivl_132", 47 0, L_000001b25f501d50;  1 drivers
v000001b25f3fc6d0_0 .net *"_ivl_134", 47 0, L_000001b25f502890;  1 drivers
v000001b25f3fdcb0_0 .net *"_ivl_14", 0 0, L_000001b25f4b8580;  1 drivers
v000001b25f3fc950_0 .net *"_ivl_140", 0 0, L_000001b25f4b94e0;  1 drivers
L_000001b25f4ba288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f3fc8b0_0 .net/2u *"_ivl_142", 31 0, L_000001b25f4ba288;  1 drivers
L_000001b25f4ba360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001b25f3fd2b0_0 .net/2u *"_ivl_146", 5 0, L_000001b25f4ba360;  1 drivers
v000001b25f3fcb30_0 .net *"_ivl_148", 0 0, L_000001b25f502070;  1 drivers
L_000001b25f4ba3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001b25f3fd5d0_0 .net/2u *"_ivl_150", 5 0, L_000001b25f4ba3a8;  1 drivers
v000001b25f3fdd50_0 .net *"_ivl_152", 0 0, L_000001b25f502d90;  1 drivers
v000001b25f3fc130_0 .net *"_ivl_155", 0 0, L_000001b25f4b9470;  1 drivers
L_000001b25f4ba3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001b25f3fd850_0 .net/2u *"_ivl_156", 5 0, L_000001b25f4ba3f0;  1 drivers
v000001b25f3fcc70_0 .net *"_ivl_158", 0 0, L_000001b25f502110;  1 drivers
L_000001b25f4b9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001b25f3fcd10_0 .net/2u *"_ivl_16", 4 0, L_000001b25f4b9d30;  1 drivers
v000001b25f3fc450_0 .net *"_ivl_161", 0 0, L_000001b25f4b99b0;  1 drivers
L_000001b25f4ba438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f3fc1d0_0 .net/2u *"_ivl_162", 15 0, L_000001b25f4ba438;  1 drivers
v000001b25f3fcdb0_0 .net *"_ivl_164", 31 0, L_000001b25f503150;  1 drivers
v000001b25f3fd030_0 .net *"_ivl_167", 0 0, L_000001b25f5031f0;  1 drivers
v000001b25f3fcef0_0 .net *"_ivl_168", 15 0, L_000001b25f503290;  1 drivers
v000001b25f3fcf90_0 .net *"_ivl_170", 31 0, L_000001b25f5021b0;  1 drivers
v000001b25f3fd0d0_0 .net *"_ivl_174", 31 0, L_000001b25f503330;  1 drivers
L_000001b25f4ba480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f3fd670_0 .net *"_ivl_177", 25 0, L_000001b25f4ba480;  1 drivers
L_000001b25f4ba4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b5490_0 .net/2u *"_ivl_178", 31 0, L_000001b25f4ba4c8;  1 drivers
v000001b25f4b5670_0 .net *"_ivl_180", 0 0, L_000001b25f503510;  1 drivers
L_000001b25f4ba510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b6a70_0 .net/2u *"_ivl_182", 5 0, L_000001b25f4ba510;  1 drivers
v000001b25f4b6250_0 .net *"_ivl_184", 0 0, L_000001b25f503650;  1 drivers
L_000001b25f4ba558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b25f4b57b0_0 .net/2u *"_ivl_186", 5 0, L_000001b25f4ba558;  1 drivers
v000001b25f4b64d0_0 .net *"_ivl_188", 0 0, L_000001b25f515210;  1 drivers
v000001b25f4b53f0_0 .net *"_ivl_19", 4 0, L_000001b25f4b7a40;  1 drivers
v000001b25f4b6430_0 .net *"_ivl_191", 0 0, L_000001b25f4b95c0;  1 drivers
v000001b25f4b5a30_0 .net *"_ivl_193", 0 0, L_000001b25f4b9a20;  1 drivers
L_000001b25f4ba5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b25f4b4e50_0 .net/2u *"_ivl_194", 5 0, L_000001b25f4ba5a0;  1 drivers
v000001b25f4b5ad0_0 .net *"_ivl_196", 0 0, L_000001b25f514270;  1 drivers
L_000001b25f4ba5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b25f4b6890_0 .net/2u *"_ivl_198", 31 0, L_000001b25f4ba5e8;  1 drivers
L_000001b25f4b9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b5f30_0 .net/2u *"_ivl_2", 5 0, L_000001b25f4b9c58;  1 drivers
v000001b25f4b6070_0 .net *"_ivl_20", 4 0, L_000001b25f4b8440;  1 drivers
v000001b25f4b67f0_0 .net *"_ivl_200", 31 0, L_000001b25f5149f0;  1 drivers
v000001b25f4b6570_0 .net *"_ivl_204", 31 0, L_000001b25f5152b0;  1 drivers
L_000001b25f4ba630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b5530_0 .net *"_ivl_207", 25 0, L_000001b25f4ba630;  1 drivers
L_000001b25f4ba678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b5170_0 .net/2u *"_ivl_208", 31 0, L_000001b25f4ba678;  1 drivers
v000001b25f4b5d50_0 .net *"_ivl_210", 0 0, L_000001b25f514310;  1 drivers
L_000001b25f4ba6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b62f0_0 .net/2u *"_ivl_212", 5 0, L_000001b25f4ba6c0;  1 drivers
v000001b25f4b6610_0 .net *"_ivl_214", 0 0, L_000001b25f514a90;  1 drivers
L_000001b25f4ba708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b25f4b6390_0 .net/2u *"_ivl_216", 5 0, L_000001b25f4ba708;  1 drivers
v000001b25f4b5030_0 .net *"_ivl_218", 0 0, L_000001b25f515b70;  1 drivers
v000001b25f4b66b0_0 .net *"_ivl_221", 0 0, L_000001b25f4b92b0;  1 drivers
v000001b25f4b5b70_0 .net *"_ivl_223", 0 0, L_000001b25f4b9b00;  1 drivers
L_000001b25f4ba750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b25f4b6750_0 .net/2u *"_ivl_224", 5 0, L_000001b25f4ba750;  1 drivers
v000001b25f4b4f90_0 .net *"_ivl_226", 0 0, L_000001b25f515a30;  1 drivers
v000001b25f4b5c10_0 .net *"_ivl_228", 31 0, L_000001b25f515350;  1 drivers
v000001b25f4b6930_0 .net *"_ivl_24", 0 0, L_000001b25f4b9550;  1 drivers
L_000001b25f4b9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b52b0_0 .net/2u *"_ivl_26", 4 0, L_000001b25f4b9d78;  1 drivers
v000001b25f4b5cb0_0 .net *"_ivl_29", 4 0, L_000001b25f4b84e0;  1 drivers
v000001b25f4b5df0_0 .net *"_ivl_32", 0 0, L_000001b25f4b98d0;  1 drivers
L_000001b25f4b9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b69d0_0 .net/2u *"_ivl_34", 4 0, L_000001b25f4b9dc0;  1 drivers
v000001b25f4b5e90_0 .net *"_ivl_37", 4 0, L_000001b25f4b86c0;  1 drivers
v000001b25f4b5210_0 .net *"_ivl_40", 0 0, L_000001b25f4b8d00;  1 drivers
L_000001b25f4b9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b6b10_0 .net/2u *"_ivl_42", 15 0, L_000001b25f4b9e08;  1 drivers
v000001b25f4b4c70_0 .net *"_ivl_45", 15 0, L_000001b25f503a10;  1 drivers
v000001b25f4b50d0_0 .net *"_ivl_48", 0 0, L_000001b25f4b97f0;  1 drivers
v000001b25f4b4ef0_0 .net *"_ivl_5", 5 0, L_000001b25f4b79a0;  1 drivers
L_000001b25f4b9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b4d10_0 .net/2u *"_ivl_50", 36 0, L_000001b25f4b9e50;  1 drivers
L_000001b25f4b9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b5fd0_0 .net/2u *"_ivl_52", 31 0, L_000001b25f4b9e98;  1 drivers
v000001b25f4b55d0_0 .net *"_ivl_55", 4 0, L_000001b25f503970;  1 drivers
v000001b25f4b6110_0 .net *"_ivl_56", 36 0, L_000001b25f5022f0;  1 drivers
v000001b25f4b61b0_0 .net *"_ivl_58", 36 0, L_000001b25f502b10;  1 drivers
v000001b25f4b4db0_0 .net *"_ivl_62", 0 0, L_000001b25f4b9400;  1 drivers
L_000001b25f4b9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b5350_0 .net/2u *"_ivl_64", 5 0, L_000001b25f4b9ee0;  1 drivers
v000001b25f4b5710_0 .net *"_ivl_67", 5 0, L_000001b25f503790;  1 drivers
v000001b25f4b5850_0 .net *"_ivl_70", 0 0, L_000001b25f4b8e50;  1 drivers
L_000001b25f4b9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b58f0_0 .net/2u *"_ivl_72", 57 0, L_000001b25f4b9f28;  1 drivers
L_000001b25f4b9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f4b5990_0 .net/2u *"_ivl_74", 31 0, L_000001b25f4b9f70;  1 drivers
v000001b25f4b75e0_0 .net *"_ivl_77", 25 0, L_000001b25f502250;  1 drivers
v000001b25f4b7e00_0 .net *"_ivl_78", 57 0, L_000001b25f5033d0;  1 drivers
v000001b25f4b6fa0_0 .net *"_ivl_8", 0 0, L_000001b25f4b9160;  1 drivers
v000001b25f4b7f40_0 .net *"_ivl_80", 57 0, L_000001b25f502430;  1 drivers
L_000001b25f4b9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b25f4b6c80_0 .net/2u *"_ivl_84", 31 0, L_000001b25f4b9fb8;  1 drivers
L_000001b25f4ba000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b25f4b8800_0 .net/2u *"_ivl_88", 5 0, L_000001b25f4ba000;  1 drivers
v000001b25f4b8b20_0 .net *"_ivl_90", 0 0, L_000001b25f501cb0;  1 drivers
L_000001b25f4ba048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b25f4b8260_0 .net/2u *"_ivl_92", 5 0, L_000001b25f4ba048;  1 drivers
v000001b25f4b77c0_0 .net *"_ivl_94", 0 0, L_000001b25f5024d0;  1 drivers
v000001b25f4b7040_0 .net *"_ivl_97", 0 0, L_000001b25f4b96a0;  1 drivers
v000001b25f4b7180_0 .net *"_ivl_98", 47 0, L_000001b25f502610;  1 drivers
v000001b25f4b7220_0 .net "adderResult", 31 0, L_000001b25f502930;  1 drivers
v000001b25f4b7cc0_0 .net "address", 31 0, L_000001b25f503010;  1 drivers
v000001b25f4b7ae0_0 .net "clk", 0 0, L_000001b25f4b9780;  alias, 1 drivers
v000001b25f4b6d20_0 .var "cycles_consumed", 31 0;
v000001b25f4b7c20_0 .net "extImm", 31 0, L_000001b25f503ab0;  1 drivers
v000001b25f4b70e0_0 .net "funct", 5 0, L_000001b25f502390;  1 drivers
v000001b25f4b7d60_0 .net "hlt", 0 0, v000001b25f3c7aa0_0;  1 drivers
v000001b25f4b6e60_0 .net "imm", 15 0, L_000001b25f5035b0;  1 drivers
v000001b25f4b7360_0 .net "immediate", 31 0, L_000001b25f514950;  1 drivers
v000001b25f4b7ea0_0 .net "input_clk", 0 0, v000001b25f4b8a80_0;  1 drivers
v000001b25f4b74a0_0 .net "instruction", 31 0, L_000001b25f502cf0;  1 drivers
v000001b25f4b88a0_0 .net "memoryReadData", 31 0, v000001b25f3fa800_0;  1 drivers
v000001b25f4b7b80_0 .net "nextPC", 31 0, L_000001b25f502f70;  1 drivers
v000001b25f4b8120_0 .net "opcode", 5 0, L_000001b25f4b83a0;  1 drivers
v000001b25f4b72c0_0 .net "rd", 4 0, L_000001b25f4b8760;  1 drivers
v000001b25f4b8940_0 .net "readData1", 31 0, L_000001b25f4b9940;  1 drivers
v000001b25f4b6dc0_0 .net "readData1_w", 31 0, L_000001b25f515710;  1 drivers
v000001b25f4b7400_0 .net "readData2", 31 0, L_000001b25f4b8d70;  1 drivers
v000001b25f4b7540_0 .net "rs", 4 0, L_000001b25f4b8620;  1 drivers
v000001b25f4b7fe0_0 .net "rst", 0 0, v000001b25f4b81c0_0;  1 drivers
v000001b25f4b6f00_0 .net "rt", 4 0, L_000001b25f503b50;  1 drivers
v000001b25f4b7680_0 .net "shamt", 31 0, L_000001b25f502bb0;  1 drivers
v000001b25f4b8080_0 .net "wire_instruction", 31 0, L_000001b25f4b91d0;  1 drivers
v000001b25f4b8300_0 .net "writeData", 31 0, L_000001b25f5143b0;  1 drivers
v000001b25f4b7720_0 .net "zero", 0 0, L_000001b25f514ef0;  1 drivers
L_000001b25f4b79a0 .part L_000001b25f502cf0, 26, 6;
L_000001b25f4b83a0 .functor MUXZ 6, L_000001b25f4b79a0, L_000001b25f4b9c58, L_000001b25f4b90f0, C4<>;
L_000001b25f4b8580 .cmp/eq 6, L_000001b25f4b83a0, L_000001b25f4b9ce8;
L_000001b25f4b7a40 .part L_000001b25f502cf0, 11, 5;
L_000001b25f4b8440 .functor MUXZ 5, L_000001b25f4b7a40, L_000001b25f4b9d30, L_000001b25f4b8580, C4<>;
L_000001b25f4b8760 .functor MUXZ 5, L_000001b25f4b8440, L_000001b25f4b9ca0, L_000001b25f4b9160, C4<>;
L_000001b25f4b84e0 .part L_000001b25f502cf0, 21, 5;
L_000001b25f4b8620 .functor MUXZ 5, L_000001b25f4b84e0, L_000001b25f4b9d78, L_000001b25f4b9550, C4<>;
L_000001b25f4b86c0 .part L_000001b25f502cf0, 16, 5;
L_000001b25f503b50 .functor MUXZ 5, L_000001b25f4b86c0, L_000001b25f4b9dc0, L_000001b25f4b98d0, C4<>;
L_000001b25f503a10 .part L_000001b25f502cf0, 0, 16;
L_000001b25f5035b0 .functor MUXZ 16, L_000001b25f503a10, L_000001b25f4b9e08, L_000001b25f4b8d00, C4<>;
L_000001b25f503970 .part L_000001b25f502cf0, 6, 5;
L_000001b25f5022f0 .concat [ 5 32 0 0], L_000001b25f503970, L_000001b25f4b9e98;
L_000001b25f502b10 .functor MUXZ 37, L_000001b25f5022f0, L_000001b25f4b9e50, L_000001b25f4b97f0, C4<>;
L_000001b25f502bb0 .part L_000001b25f502b10, 0, 32;
L_000001b25f503790 .part L_000001b25f502cf0, 0, 6;
L_000001b25f502390 .functor MUXZ 6, L_000001b25f503790, L_000001b25f4b9ee0, L_000001b25f4b9400, C4<>;
L_000001b25f502250 .part L_000001b25f502cf0, 0, 26;
L_000001b25f5033d0 .concat [ 26 32 0 0], L_000001b25f502250, L_000001b25f4b9f70;
L_000001b25f502430 .functor MUXZ 58, L_000001b25f5033d0, L_000001b25f4b9f28, L_000001b25f4b8e50, C4<>;
L_000001b25f503010 .part L_000001b25f502430, 0, 32;
L_000001b25f501e90 .arith/sum 32, v000001b25f3faa80_0, L_000001b25f4b9fb8;
L_000001b25f501cb0 .cmp/eq 6, L_000001b25f4b83a0, L_000001b25f4ba000;
L_000001b25f5024d0 .cmp/eq 6, L_000001b25f4b83a0, L_000001b25f4ba048;
L_000001b25f502610 .concat [ 32 16 0 0], L_000001b25f503010, L_000001b25f4ba090;
L_000001b25f502570 .concat [ 6 26 0 0], L_000001b25f4b83a0, L_000001b25f4ba0d8;
L_000001b25f501f30 .cmp/eq 32, L_000001b25f502570, L_000001b25f4ba120;
L_000001b25f5036f0 .cmp/eq 6, L_000001b25f502390, L_000001b25f4ba168;
L_000001b25f5026b0 .concat [ 32 16 0 0], L_000001b25f4b9940, L_000001b25f4ba1b0;
L_000001b25f502750 .concat [ 32 16 0 0], v000001b25f3faa80_0, L_000001b25f4ba1f8;
L_000001b25f5027f0 .part L_000001b25f5035b0, 15, 1;
LS_000001b25f502ed0_0_0 .concat [ 1 1 1 1], L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0;
LS_000001b25f502ed0_0_4 .concat [ 1 1 1 1], L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0;
LS_000001b25f502ed0_0_8 .concat [ 1 1 1 1], L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0;
LS_000001b25f502ed0_0_12 .concat [ 1 1 1 1], L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0;
LS_000001b25f502ed0_0_16 .concat [ 1 1 1 1], L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0;
LS_000001b25f502ed0_0_20 .concat [ 1 1 1 1], L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0;
LS_000001b25f502ed0_0_24 .concat [ 1 1 1 1], L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0;
LS_000001b25f502ed0_0_28 .concat [ 1 1 1 1], L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0, L_000001b25f5027f0;
LS_000001b25f502ed0_1_0 .concat [ 4 4 4 4], LS_000001b25f502ed0_0_0, LS_000001b25f502ed0_0_4, LS_000001b25f502ed0_0_8, LS_000001b25f502ed0_0_12;
LS_000001b25f502ed0_1_4 .concat [ 4 4 4 4], LS_000001b25f502ed0_0_16, LS_000001b25f502ed0_0_20, LS_000001b25f502ed0_0_24, LS_000001b25f502ed0_0_28;
L_000001b25f502ed0 .concat [ 16 16 0 0], LS_000001b25f502ed0_1_0, LS_000001b25f502ed0_1_4;
L_000001b25f5030b0 .concat [ 16 32 0 0], L_000001b25f5035b0, L_000001b25f502ed0;
L_000001b25f501df0 .arith/sum 48, L_000001b25f502750, L_000001b25f5030b0;
L_000001b25f501d50 .functor MUXZ 48, L_000001b25f501df0, L_000001b25f5026b0, L_000001b25f4b9710, C4<>;
L_000001b25f502890 .functor MUXZ 48, L_000001b25f501d50, L_000001b25f502610, L_000001b25f4b96a0, C4<>;
L_000001b25f502930 .part L_000001b25f502890, 0, 32;
L_000001b25f502f70 .functor MUXZ 32, L_000001b25f501e90, L_000001b25f502930, v000001b25f3fb7a0_0, C4<>;
L_000001b25f502cf0 .functor MUXZ 32, L_000001b25f4b91d0, L_000001b25f4ba288, L_000001b25f4b94e0, C4<>;
L_000001b25f502070 .cmp/eq 6, L_000001b25f4b83a0, L_000001b25f4ba360;
L_000001b25f502d90 .cmp/eq 6, L_000001b25f4b83a0, L_000001b25f4ba3a8;
L_000001b25f502110 .cmp/eq 6, L_000001b25f4b83a0, L_000001b25f4ba3f0;
L_000001b25f503150 .concat [ 16 16 0 0], L_000001b25f5035b0, L_000001b25f4ba438;
L_000001b25f5031f0 .part L_000001b25f5035b0, 15, 1;
LS_000001b25f503290_0_0 .concat [ 1 1 1 1], L_000001b25f5031f0, L_000001b25f5031f0, L_000001b25f5031f0, L_000001b25f5031f0;
LS_000001b25f503290_0_4 .concat [ 1 1 1 1], L_000001b25f5031f0, L_000001b25f5031f0, L_000001b25f5031f0, L_000001b25f5031f0;
LS_000001b25f503290_0_8 .concat [ 1 1 1 1], L_000001b25f5031f0, L_000001b25f5031f0, L_000001b25f5031f0, L_000001b25f5031f0;
LS_000001b25f503290_0_12 .concat [ 1 1 1 1], L_000001b25f5031f0, L_000001b25f5031f0, L_000001b25f5031f0, L_000001b25f5031f0;
L_000001b25f503290 .concat [ 4 4 4 4], LS_000001b25f503290_0_0, LS_000001b25f503290_0_4, LS_000001b25f503290_0_8, LS_000001b25f503290_0_12;
L_000001b25f5021b0 .concat [ 16 16 0 0], L_000001b25f5035b0, L_000001b25f503290;
L_000001b25f503ab0 .functor MUXZ 32, L_000001b25f5021b0, L_000001b25f503150, L_000001b25f4b99b0, C4<>;
L_000001b25f503330 .concat [ 6 26 0 0], L_000001b25f4b83a0, L_000001b25f4ba480;
L_000001b25f503510 .cmp/eq 32, L_000001b25f503330, L_000001b25f4ba4c8;
L_000001b25f503650 .cmp/eq 6, L_000001b25f502390, L_000001b25f4ba510;
L_000001b25f515210 .cmp/eq 6, L_000001b25f502390, L_000001b25f4ba558;
L_000001b25f514270 .cmp/eq 6, L_000001b25f4b83a0, L_000001b25f4ba5a0;
L_000001b25f5149f0 .functor MUXZ 32, L_000001b25f503ab0, L_000001b25f4ba5e8, L_000001b25f514270, C4<>;
L_000001b25f514950 .functor MUXZ 32, L_000001b25f5149f0, L_000001b25f502bb0, L_000001b25f4b9a20, C4<>;
L_000001b25f5152b0 .concat [ 6 26 0 0], L_000001b25f4b83a0, L_000001b25f4ba630;
L_000001b25f514310 .cmp/eq 32, L_000001b25f5152b0, L_000001b25f4ba678;
L_000001b25f514a90 .cmp/eq 6, L_000001b25f502390, L_000001b25f4ba6c0;
L_000001b25f515b70 .cmp/eq 6, L_000001b25f502390, L_000001b25f4ba708;
L_000001b25f515a30 .cmp/eq 6, L_000001b25f4b83a0, L_000001b25f4ba750;
L_000001b25f515350 .functor MUXZ 32, L_000001b25f4b9940, v000001b25f3faa80_0, L_000001b25f515a30, C4<>;
L_000001b25f515710 .functor MUXZ 32, L_000001b25f515350, L_000001b25f4b8d70, L_000001b25f4b9b00, C4<>;
S_000001b25f3c0700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001b25f3c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b25f3b6f30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b25f4b9a90 .functor NOT 1, v000001b25f3c8360_0, C4<0>, C4<0>, C4<0>;
v000001b25f3c9620_0 .net *"_ivl_0", 0 0, L_000001b25f4b9a90;  1 drivers
v000001b25f3c8220_0 .net "in1", 31 0, L_000001b25f4b8d70;  alias, 1 drivers
v000001b25f3c7820_0 .net "in2", 31 0, L_000001b25f514950;  alias, 1 drivers
v000001b25f3c82c0_0 .net "out", 31 0, L_000001b25f5141d0;  alias, 1 drivers
v000001b25f3c7780_0 .net "s", 0 0, v000001b25f3c8360_0;  alias, 1 drivers
L_000001b25f5141d0 .functor MUXZ 32, L_000001b25f514950, L_000001b25f4b8d70, L_000001b25f4b9a90, C4<>;
S_000001b25f364520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001b25f3c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001b25f4b0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001b25f4b00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001b25f4b0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001b25f4b0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001b25f4b0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001b25f4b01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b25f4b01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b25f4b0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001b25f4b0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b25f4b0288 .param/l "j" 0 4 12, C4<000010>;
P_000001b25f4b02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b25f4b02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b25f4b0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001b25f4b0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b25f4b03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001b25f4b03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b25f4b0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b25f4b0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001b25f4b0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001b25f4b04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b25f4b04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b25f4b0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001b25f4b0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001b25f4b0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001b25f4b05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b25f4b0608 .param/l "xori" 0 4 8, C4<001110>;
v000001b25f3c78c0_0 .var "ALUOp", 3 0;
v000001b25f3c8360_0 .var "ALUSrc", 0 0;
v000001b25f3c8a40_0 .var "MemReadEn", 0 0;
v000001b25f3c7a00_0 .var "MemWriteEn", 0 0;
v000001b25f3c8ea0_0 .var "MemtoReg", 0 0;
v000001b25f3c7f00_0 .var "RegDst", 0 0;
v000001b25f3c8ae0_0 .var "RegWriteEn", 0 0;
v000001b25f3c7960_0 .net "funct", 5 0, L_000001b25f502390;  alias, 1 drivers
v000001b25f3c7aa0_0 .var "hlt", 0 0;
v000001b25f3c7b40_0 .net "opcode", 5 0, L_000001b25f4b83a0;  alias, 1 drivers
v000001b25f3c8720_0 .net "rst", 0 0, v000001b25f4b81c0_0;  alias, 1 drivers
E_000001b25f3b77b0 .event anyedge, v000001b25f3c8720_0, v000001b25f3c7b40_0, v000001b25f3c7960_0;
S_000001b25f364770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001b25f3c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001b25f3b6df0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001b25f4b91d0 .functor BUFZ 32, L_000001b25f502e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b25f3c8c20_0 .net "Data_Out", 31 0, L_000001b25f4b91d0;  alias, 1 drivers
v000001b25f3c80e0 .array "InstMem", 0 1023, 31 0;
v000001b25f3c7e60_0 .net *"_ivl_0", 31 0, L_000001b25f502e30;  1 drivers
v000001b25f3c8180_0 .net *"_ivl_3", 9 0, L_000001b25f5029d0;  1 drivers
v000001b25f3c7be0_0 .net *"_ivl_4", 11 0, L_000001b25f503830;  1 drivers
L_000001b25f4ba240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b25f3c7c80_0 .net *"_ivl_7", 1 0, L_000001b25f4ba240;  1 drivers
v000001b25f3c7d20_0 .net "addr", 31 0, v000001b25f3faa80_0;  alias, 1 drivers
v000001b25f3c84a0_0 .var/i "i", 31 0;
L_000001b25f502e30 .array/port v000001b25f3c80e0, L_000001b25f503830;
L_000001b25f5029d0 .part v000001b25f3faa80_0, 0, 10;
L_000001b25f503830 .concat [ 10 2 0 0], L_000001b25f5029d0, L_000001b25f4ba240;
S_000001b25f4769c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001b25f3c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001b25f4b9940 .functor BUFZ 32, L_000001b25f502a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b25f4b8d70 .functor BUFZ 32, L_000001b25f502c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b25f3c85e0_0 .net *"_ivl_0", 31 0, L_000001b25f502a70;  1 drivers
v000001b25f3c8680_0 .net *"_ivl_10", 6 0, L_000001b25f5038d0;  1 drivers
L_000001b25f4ba318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b25f3a4630_0 .net *"_ivl_13", 1 0, L_000001b25f4ba318;  1 drivers
v000001b25f3a52b0_0 .net *"_ivl_2", 6 0, L_000001b25f503470;  1 drivers
L_000001b25f4ba2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b25f3fa1c0_0 .net *"_ivl_5", 1 0, L_000001b25f4ba2d0;  1 drivers
v000001b25f3fa3a0_0 .net *"_ivl_8", 31 0, L_000001b25f502c50;  1 drivers
v000001b25f3fb020_0 .net "clk", 0 0, L_000001b25f4b9780;  alias, 1 drivers
v000001b25f3fb700_0 .var/i "i", 31 0;
v000001b25f3f9fe0_0 .net "readData1", 31 0, L_000001b25f4b9940;  alias, 1 drivers
v000001b25f3fb0c0_0 .net "readData2", 31 0, L_000001b25f4b8d70;  alias, 1 drivers
v000001b25f3fa120_0 .net "readRegister1", 4 0, L_000001b25f4b8620;  alias, 1 drivers
v000001b25f3fb5c0_0 .net "readRegister2", 4 0, L_000001b25f503b50;  alias, 1 drivers
v000001b25f3faf80 .array "registers", 31 0, 31 0;
v000001b25f3fa260_0 .net "rst", 0 0, v000001b25f4b81c0_0;  alias, 1 drivers
v000001b25f3fa940_0 .net "we", 0 0, v000001b25f3c8ae0_0;  alias, 1 drivers
v000001b25f3fb840_0 .net "writeData", 31 0, L_000001b25f5143b0;  alias, 1 drivers
v000001b25f3fba20_0 .net "writeRegister", 4 0, L_000001b25f501fd0;  alias, 1 drivers
E_000001b25f3b73f0/0 .event negedge, v000001b25f3c8720_0;
E_000001b25f3b73f0/1 .event posedge, v000001b25f3fb020_0;
E_000001b25f3b73f0 .event/or E_000001b25f3b73f0/0, E_000001b25f3b73f0/1;
L_000001b25f502a70 .array/port v000001b25f3faf80, L_000001b25f503470;
L_000001b25f503470 .concat [ 5 2 0 0], L_000001b25f4b8620, L_000001b25f4ba2d0;
L_000001b25f502c50 .array/port v000001b25f3faf80, L_000001b25f5038d0;
L_000001b25f5038d0 .concat [ 5 2 0 0], L_000001b25f503b50, L_000001b25f4ba318;
S_000001b25f476b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001b25f4769c0;
 .timescale 0 0;
v000001b25f3c87c0_0 .var/i "i", 31 0;
S_000001b25f361bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001b25f3c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001b25f3b78b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001b25f4b9860 .functor NOT 1, v000001b25f3c7f00_0, C4<0>, C4<0>, C4<0>;
v000001b25f3fb160_0 .net *"_ivl_0", 0 0, L_000001b25f4b9860;  1 drivers
v000001b25f3fb980_0 .net "in1", 4 0, L_000001b25f503b50;  alias, 1 drivers
v000001b25f3fb660_0 .net "in2", 4 0, L_000001b25f4b8760;  alias, 1 drivers
v000001b25f3fa580_0 .net "out", 4 0, L_000001b25f501fd0;  alias, 1 drivers
v000001b25f3fbca0_0 .net "s", 0 0, v000001b25f3c7f00_0;  alias, 1 drivers
L_000001b25f501fd0 .functor MUXZ 5, L_000001b25f4b8760, L_000001b25f503b50, L_000001b25f4b9860, C4<>;
S_000001b25f361d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001b25f3c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b25f3b6ab0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b25f4b9010 .functor NOT 1, v000001b25f3c8ea0_0, C4<0>, C4<0>, C4<0>;
v000001b25f3fad00_0 .net *"_ivl_0", 0 0, L_000001b25f4b9010;  1 drivers
v000001b25f3fb200_0 .net "in1", 31 0, v000001b25f3fa4e0_0;  alias, 1 drivers
v000001b25f3fa300_0 .net "in2", 31 0, v000001b25f3fa800_0;  alias, 1 drivers
v000001b25f3fbe80_0 .net "out", 31 0, L_000001b25f5143b0;  alias, 1 drivers
v000001b25f3fb3e0_0 .net "s", 0 0, v000001b25f3c8ea0_0;  alias, 1 drivers
L_000001b25f5143b0 .functor MUXZ 32, v000001b25f3fa800_0, v000001b25f3fa4e0_0, L_000001b25f4b9010, C4<>;
S_000001b25f34dd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001b25f3c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001b25f34def0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001b25f34df28 .param/l "AND" 0 9 12, C4<0010>;
P_000001b25f34df60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001b25f34df98 .param/l "OR" 0 9 12, C4<0011>;
P_000001b25f34dfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001b25f34e008 .param/l "SLL" 0 9 12, C4<1000>;
P_000001b25f34e040 .param/l "SLT" 0 9 12, C4<0110>;
P_000001b25f34e078 .param/l "SRL" 0 9 12, C4<1001>;
P_000001b25f34e0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001b25f34e0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001b25f34e120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001b25f34e158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001b25f4ba798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b25f3fa6c0_0 .net/2u *"_ivl_0", 31 0, L_000001b25f4ba798;  1 drivers
v000001b25f3fa080_0 .net "opSel", 3 0, v000001b25f3c78c0_0;  alias, 1 drivers
v000001b25f3fa9e0_0 .net "operand1", 31 0, L_000001b25f515710;  alias, 1 drivers
v000001b25f3fbb60_0 .net "operand2", 31 0, L_000001b25f5141d0;  alias, 1 drivers
v000001b25f3fa4e0_0 .var "result", 31 0;
v000001b25f3faee0_0 .net "zero", 0 0, L_000001b25f514ef0;  alias, 1 drivers
E_000001b25f3b74f0 .event anyedge, v000001b25f3c78c0_0, v000001b25f3fa9e0_0, v000001b25f3c82c0_0;
L_000001b25f514ef0 .cmp/eq 32, v000001b25f3fa4e0_0, L_000001b25f4ba798;
S_000001b25f394a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001b25f3c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001b25f4b0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001b25f4b0688 .param/l "add" 0 4 5, C4<100000>;
P_000001b25f4b06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b25f4b06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b25f4b0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001b25f4b0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001b25f4b07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b25f4b07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b25f4b0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b25f4b0848 .param/l "j" 0 4 12, C4<000010>;
P_000001b25f4b0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001b25f4b08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b25f4b08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001b25f4b0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b25f4b0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001b25f4b0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001b25f4b09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b25f4b0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001b25f4b0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001b25f4b0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001b25f4b0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b25f4b0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b25f4b0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001b25f4b0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001b25f4b0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b25f4b0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001b25f3fb7a0_0 .var "PCsrc", 0 0;
v000001b25f3fb480_0 .net "funct", 5 0, L_000001b25f502390;  alias, 1 drivers
v000001b25f3fa620_0 .net "opcode", 5 0, L_000001b25f4b83a0;  alias, 1 drivers
v000001b25f3fa440_0 .net "operand1", 31 0, L_000001b25f4b9940;  alias, 1 drivers
v000001b25f3fbac0_0 .net "operand2", 31 0, L_000001b25f5141d0;  alias, 1 drivers
v000001b25f3fb8e0_0 .net "rst", 0 0, v000001b25f4b81c0_0;  alias, 1 drivers
E_000001b25f3b7130/0 .event anyedge, v000001b25f3c8720_0, v000001b25f3c7b40_0, v000001b25f3f9fe0_0, v000001b25f3c82c0_0;
E_000001b25f3b7130/1 .event anyedge, v000001b25f3c7960_0;
E_000001b25f3b7130 .event/or E_000001b25f3b7130/0, E_000001b25f3b7130/1;
S_000001b25f394bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001b25f3c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001b25f3fbc00 .array "DataMem", 0 1023, 31 0;
v000001b25f3fbd40_0 .net "address", 31 0, v000001b25f3fa4e0_0;  alias, 1 drivers
v000001b25f3fb2a0_0 .net "clock", 0 0, L_000001b25f4b8c90;  1 drivers
v000001b25f3fa760_0 .net "data", 31 0, L_000001b25f4b8d70;  alias, 1 drivers
v000001b25f3fbde0_0 .var/i "i", 31 0;
v000001b25f3fa800_0 .var "q", 31 0;
v000001b25f3fac60_0 .net "rden", 0 0, v000001b25f3c8a40_0;  alias, 1 drivers
v000001b25f3fa8a0_0 .net "wren", 0 0, v000001b25f3c7a00_0;  alias, 1 drivers
E_000001b25f3b7530 .event posedge, v000001b25f3fb2a0_0;
S_000001b25f37d0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001b25f3c0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001b25f3b7170 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001b25f3fb340_0 .net "PCin", 31 0, L_000001b25f502f70;  alias, 1 drivers
v000001b25f3faa80_0 .var "PCout", 31 0;
v000001b25f3fab20_0 .net "clk", 0 0, L_000001b25f4b9780;  alias, 1 drivers
v000001b25f3fabc0_0 .net "rst", 0 0, v000001b25f4b81c0_0;  alias, 1 drivers
    .scope S_000001b25f394a20;
T_0 ;
    %wait E_000001b25f3b7130;
    %load/vec4 v000001b25f3fb8e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b25f3fb7a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b25f3fa620_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001b25f3fa440_0;
    %load/vec4 v000001b25f3fbac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001b25f3fa620_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001b25f3fa440_0;
    %load/vec4 v000001b25f3fbac0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001b25f3fa620_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001b25f3fa620_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001b25f3fa620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001b25f3fb480_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001b25f3fb7a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b25f37d0b0;
T_1 ;
    %wait E_000001b25f3b73f0;
    %load/vec4 v000001b25f3fabc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b25f3faa80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b25f3fb340_0;
    %assign/vec4 v000001b25f3faa80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b25f364770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b25f3c84a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b25f3c84a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b25f3c84a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %load/vec4 v000001b25f3c84a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b25f3c84a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3c80e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b25f364520;
T_3 ;
    %wait E_000001b25f3b77b0;
    %load/vec4 v000001b25f3c8720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001b25f3c7aa0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b25f3c8360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b25f3c8ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b25f3c7a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b25f3c8ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b25f3c8a40_0, 0;
    %assign/vec4 v000001b25f3c7f00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b25f3c7aa0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001b25f3c78c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001b25f3c8360_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b25f3c8ae0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b25f3c7a00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b25f3c8ea0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b25f3c8a40_0, 0, 1;
    %store/vec4 v000001b25f3c7f00_0, 0, 1;
    %load/vec4 v000001b25f3c7b40_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c7aa0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8ae0_0, 0;
    %load/vec4 v000001b25f3c7960_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8360_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8360_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8360_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b25f3c7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8360_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8360_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8360_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8360_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8360_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8ea0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c7a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b25f3c8360_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b25f3c78c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b25f4769c0;
T_4 ;
    %wait E_000001b25f3b73f0;
    %fork t_1, S_000001b25f476b50;
    %jmp t_0;
    .scope S_000001b25f476b50;
t_1 ;
    %load/vec4 v000001b25f3fa260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b25f3c87c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b25f3c87c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b25f3c87c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3faf80, 0, 4;
    %load/vec4 v000001b25f3c87c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b25f3c87c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b25f3fa940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b25f3fb840_0;
    %load/vec4 v000001b25f3fba20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3faf80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3faf80, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001b25f4769c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b25f4769c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b25f3fb700_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b25f3fb700_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b25f3fb700_0;
    %ix/getv/s 4, v000001b25f3fb700_0;
    %load/vec4a v000001b25f3faf80, 4;
    %ix/getv/s 4, v000001b25f3fb700_0;
    %load/vec4a v000001b25f3faf80, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b25f3fb700_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b25f3fb700_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b25f34dd60;
T_6 ;
    %wait E_000001b25f3b74f0;
    %load/vec4 v000001b25f3fa080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b25f3fa4e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001b25f3fa9e0_0;
    %load/vec4 v000001b25f3fbb60_0;
    %add;
    %assign/vec4 v000001b25f3fa4e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001b25f3fa9e0_0;
    %load/vec4 v000001b25f3fbb60_0;
    %sub;
    %assign/vec4 v000001b25f3fa4e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001b25f3fa9e0_0;
    %load/vec4 v000001b25f3fbb60_0;
    %and;
    %assign/vec4 v000001b25f3fa4e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001b25f3fa9e0_0;
    %load/vec4 v000001b25f3fbb60_0;
    %or;
    %assign/vec4 v000001b25f3fa4e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001b25f3fa9e0_0;
    %load/vec4 v000001b25f3fbb60_0;
    %xor;
    %assign/vec4 v000001b25f3fa4e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001b25f3fa9e0_0;
    %load/vec4 v000001b25f3fbb60_0;
    %or;
    %inv;
    %assign/vec4 v000001b25f3fa4e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001b25f3fa9e0_0;
    %load/vec4 v000001b25f3fbb60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001b25f3fa4e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001b25f3fbb60_0;
    %load/vec4 v000001b25f3fa9e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001b25f3fa4e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001b25f3fa9e0_0;
    %ix/getv 4, v000001b25f3fbb60_0;
    %shiftl 4;
    %assign/vec4 v000001b25f3fa4e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001b25f3fa9e0_0;
    %ix/getv 4, v000001b25f3fbb60_0;
    %shiftr 4;
    %assign/vec4 v000001b25f3fa4e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b25f394bb0;
T_7 ;
    %wait E_000001b25f3b7530;
    %load/vec4 v000001b25f3fac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b25f3fbd40_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b25f3fbc00, 4;
    %assign/vec4 v000001b25f3fa800_0, 0;
T_7.0 ;
    %load/vec4 v000001b25f3fa8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b25f3fa760_0;
    %ix/getv 3, v000001b25f3fbd40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3fbc00, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b25f394bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b25f3fbde0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001b25f3fbde0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b25f3fbde0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3fbc00, 0, 4;
    %load/vec4 v000001b25f3fbde0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b25f3fbde0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3fbc00, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3fbc00, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3fbc00, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3fbc00, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3fbc00, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3fbc00, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3fbc00, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3fbc00, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3fbc00, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b25f3fbc00, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001b25f394bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b25f3fbde0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b25f3fbde0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001b25f3fbde0_0;
    %load/vec4a v000001b25f3fbc00, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001b25f3fbde0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b25f3fbde0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b25f3fbde0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b25f3c0570;
T_10 ;
    %wait E_000001b25f3b73f0;
    %load/vec4 v000001b25f4b7fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b25f4b6d20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b25f4b6d20_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b25f4b6d20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b25f3c0250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b25f4b8a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b25f4b81c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b25f3c0250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001b25f4b8a80_0;
    %inv;
    %assign/vec4 v000001b25f4b8a80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b25f3c0250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b25f4b81c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b25f4b81c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001b25f4b7900_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
