###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-9)
#  Generated on:      Mon Mar  3 17:55:16 2014
#  Command:           timeDesign -drvReports -slackReports -pathreports -exp...
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[31]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.46570
= Slack Time                  0.43430
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.43430 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.84550 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.19060 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.59580 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.81920 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.86670 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  1.99220 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.04690 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.15200 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.20350 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.33120 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.38320 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.50540 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.55680 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.66420 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.72760 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.82900 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.87700 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.95840 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.10370 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.24260 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.41280 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.46240 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.56610 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.61810 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.72420 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.77680 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.88520 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.93870 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.04680 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.11280 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.20050 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.24550 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.35170 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.40320 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.51000 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.56170 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.66990 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.72190 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.83130 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.88410 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  4.98920 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.04090 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.14580 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.19660 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.30730 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.35940 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.46670 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.51730 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.62390 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.68450 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.77420 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.82070 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.91040 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.96250 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.03950 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.08740 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.19320 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.24970 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.37560 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.42760 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.50080 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.54740 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.60680 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.75220 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.84510 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.00350 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.28560 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.49370 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.54050 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.64430 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.81410 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.88920 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.21670 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.33270 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.75190 | 
     | U5117                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09180 | 0.14680 | 8.46440 |  8.89870 | 
     |                                  | BUS_DATA_OUTBUS[31] v |          | 0.09180 | 0.00130 | 8.46570 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[30]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.46360
= Slack Time                  0.43640
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.43640 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.84760 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.19270 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.59790 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.82130 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.86880 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  1.99430 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.04900 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.15410 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.20560 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.33330 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.38530 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.50750 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.55890 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.66630 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.72970 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.83110 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.87910 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.96050 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.10580 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.24470 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.41490 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.46450 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.56820 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.62020 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.72630 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.77890 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.88730 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.94080 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.04890 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.11490 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.20260 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.24760 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.35380 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.40530 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.51210 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.56380 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.67200 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.72400 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.83340 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.88620 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  4.99130 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.04300 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.14790 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.19870 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.30940 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.36150 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.46880 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.51940 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.62600 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.68660 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.77630 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.82280 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.91250 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.96460 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.04160 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.08950 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.19530 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.25180 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.37770 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.42970 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.50290 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.54950 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.60890 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.75430 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.84720 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.00560 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.28770 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.49580 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.54260 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.64640 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.81620 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.89130 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.21880 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.33480 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.75400 | 
     | U5120                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09130 | 0.14480 | 8.46240 |  8.89880 | 
     |                                  | BUS_DATA_OUTBUS[30] v |          | 0.09130 | 0.00120 | 8.46360 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[29]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.46340
= Slack Time                  0.43660
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.43660 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.84780 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.19290 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.59810 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.82150 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.86900 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  1.99450 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.04920 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.15430 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.20580 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.33350 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.38550 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.50770 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.55910 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.66650 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.72990 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.83130 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.87930 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.96070 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.10600 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.24490 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.41510 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.46470 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.56840 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.62040 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.72650 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.77910 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.88750 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.94100 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.04910 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.11510 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.20280 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.24780 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.35400 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.40550 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.51230 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.56400 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.67220 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.72420 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.83360 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.88640 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  4.99150 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.04320 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.14810 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.19890 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.30960 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.36170 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.46900 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.51960 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.62620 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.68680 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.77650 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.82300 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.91270 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.96480 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.04180 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.08970 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.19550 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.25200 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.37790 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.42990 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.50310 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.54970 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.60910 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.75450 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.84740 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.00580 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.28790 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.49600 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.54280 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.64660 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.81640 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.89150 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.21900 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.33500 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.75420 | 
     | U5124                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09120 | 0.14460 | 8.46220 |  8.89880 | 
     |                                  | BUS_DATA_OUTBUS[29] v |          | 0.09120 | 0.00120 | 8.46340 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[28]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.45970
= Slack Time                  0.44030
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.44030 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.85150 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.19660 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.60180 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.82520 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.87270 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  1.99820 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.05290 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.15800 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.20950 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.33720 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.38920 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.51140 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.56280 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.67020 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.73360 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.83500 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.88300 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.96440 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.10970 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.24860 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.41880 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.46840 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.57210 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.62410 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.73020 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.78280 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.89120 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.94470 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.05280 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.11880 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.20650 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.25150 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.35770 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.40920 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.51600 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.56770 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.67590 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.72790 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.83730 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.89010 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  4.99520 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.04690 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.15180 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.20260 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.31330 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.36540 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.47270 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.52330 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.62990 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.69050 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.78020 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.82670 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.91640 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.96850 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.04550 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.09340 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.19920 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.25570 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.38160 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.43360 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.50680 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.55340 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.61280 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.75820 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.85110 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.00950 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.29160 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.49970 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.54650 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.65030 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.82010 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.89520 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.22270 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.33870 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.75790 | 
     | U5127                            | A2 ^ -> ZN v          | NOR2_X1  | 0.09010 | 0.14100 | 8.45860 |  8.89890 | 
     |                                  | BUS_DATA_OUTBUS[28] v |          | 0.09010 | 0.00110 | 8.45970 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[27]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.45910
= Slack Time                  0.44090
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.44090 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.85210 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.19720 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.60240 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.82580 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.87330 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  1.99880 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.05350 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.15860 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.21010 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.33780 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.38980 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.51200 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.56340 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.67080 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.73420 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.83560 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.88360 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.96500 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.11030 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.24920 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.41940 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.46900 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.57270 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.62470 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.73080 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.78340 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.89180 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.94530 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.05340 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.11940 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.20710 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.25210 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.35830 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.40980 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.51660 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.56830 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.67650 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.72850 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.83790 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.89070 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  4.99580 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.04750 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.15240 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.20320 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.31390 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.36600 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.47330 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.52390 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.63050 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.69110 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.78080 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.82730 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.91700 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.96910 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.04610 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.09400 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.19980 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.25630 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.38220 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.43420 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.50740 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.55400 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.61340 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.75880 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.85170 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.01010 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.29220 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.50030 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.54710 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.65090 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.82070 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.89580 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.22330 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.33930 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.75850 | 
     | U5130                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08990 | 0.14050 | 8.45810 |  8.89900 | 
     |                                  | BUS_DATA_OUTBUS[27] v |          | 0.08990 | 0.00100 | 8.45910 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[26]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.45460
= Slack Time                  0.44540
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.44540 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.85660 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.20170 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.60690 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.83030 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.87780 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.00330 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.05800 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.16310 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.21460 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.34230 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.39430 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.51650 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.56790 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.67530 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.73870 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.84010 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.88810 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.96950 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.11480 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.25370 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.42390 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.47350 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.57720 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.62920 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.73530 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.78790 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.89630 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.94980 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.05790 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.12390 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.21160 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.25660 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.36280 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.41430 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.52110 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.57280 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.68100 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.73300 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.84240 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.89520 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.00030 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.05200 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.15690 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.20770 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.31840 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.37050 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.47780 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.52840 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.63500 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.69560 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.78530 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.83180 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.92150 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.97360 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.05060 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.09850 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.20430 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.26080 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.38670 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.43870 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.51190 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.55850 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.61790 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.76330 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.85620 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.01460 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.29670 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.50480 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.55160 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.65540 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.82520 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.90030 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.22780 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.34380 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.76300 | 
     | U5133                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08850 | 0.13620 | 8.45380 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[26] v |          | 0.08850 | 0.00080 | 8.45460 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[25]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.45380
= Slack Time                  0.44620
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.44620 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.85740 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.20250 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.60770 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.83110 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.87860 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.00410 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.05880 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.16390 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.21540 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.34310 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.39510 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.51730 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.56870 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.67610 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.73950 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.84090 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.88890 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.97030 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.11560 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.25450 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.42470 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.47430 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.57800 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.63000 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.73610 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.78870 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.89710 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.95060 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.05870 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.12470 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.21240 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.25740 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.36360 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.41510 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.52190 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.57360 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.68180 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.73380 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.84320 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.89600 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.00110 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.05280 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.15770 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.20850 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.31920 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.37130 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.47860 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.52920 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.63580 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.69640 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.78610 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.83260 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.92230 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.97440 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.05140 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.09930 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.20510 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.26160 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.38750 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.43950 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.51270 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.55930 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.61870 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.76410 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.85700 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.01540 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.29750 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.50560 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.55240 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.65620 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.82600 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.90110 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.22860 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.34460 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.76380 | 
     | U5136                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08820 | 0.13540 | 8.45300 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[25] v |          | 0.08820 | 0.00080 | 8.45380 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[24]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.45230
= Slack Time                  0.44770
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.44770 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.85890 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.20400 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.60920 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.83260 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.88010 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.00560 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.06030 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.16540 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.21690 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.34460 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.39660 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.51880 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.57020 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.67760 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.74100 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.84240 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.89040 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.97180 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.11710 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.25600 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.42620 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.47580 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.57950 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.63150 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.73760 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.79020 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.89860 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.95210 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.06020 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.12620 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.21390 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.25890 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.36510 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.41660 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.52340 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.57510 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.68330 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.73530 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.84470 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.89750 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.00260 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.05430 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.15920 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.21000 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.32070 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.37280 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.48010 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.53070 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.63730 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.69790 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.78760 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.83410 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.92380 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.97590 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.05290 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.10080 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.20660 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.26310 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.38900 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.44100 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.51420 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.56080 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.62020 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.76560 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.85850 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.01690 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.29900 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.50710 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.55390 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.65770 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.82750 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.90260 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.23010 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.34610 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.76530 | 
     | U5139                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08790 | 0.13390 | 8.45150 |  8.89920 | 
     |                                  | BUS_DATA_OUTBUS[24] v |          | 0.08790 | 0.00080 | 8.45230 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[23]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.45170
= Slack Time                  0.44830
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.44830 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.85950 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.20460 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.60980 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.83320 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.88070 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.00620 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.06090 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.16600 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.21750 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.34520 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.39720 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.51940 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.57080 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.67820 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.74160 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.84300 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.89100 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.97240 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.11770 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.25660 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.42680 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.47640 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.58010 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.63210 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.73820 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.79080 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.89920 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.95270 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.06080 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.12680 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.21450 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.25950 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.36570 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.41720 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.52400 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.57570 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.68390 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.73590 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.84530 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.89810 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.00320 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.05490 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.15980 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.21060 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.32130 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.37340 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.48070 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.53130 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.63790 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.69850 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.78820 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.83470 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.92440 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.97650 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.05350 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.10140 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.20720 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.26370 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.38960 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.44160 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.51480 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.56140 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.62080 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.76620 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.85910 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.01750 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.29960 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.50770 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.55450 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.65830 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.82810 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.90320 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.23070 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.34670 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.76590 | 
     | U5143                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08760 | 0.13340 | 8.45100 |  8.89930 | 
     |                                  | BUS_DATA_OUTBUS[23] v |          | 0.08760 | 0.00070 | 8.45170 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   BUS_DATA_OUTBUS[21]                (v) checked with  leading edge 
of 'CLK'
Beginpoint: \UUT/Mpath/regB/data_out_reg[0] /Q (^) triggered by  leading edge 
of 'CLK'
Path Groups:  {reg2out}
Other End Arrival Time        0.00000
- External Delay              0.10000
+ Phase Shift                 9.00000
= Required Time               8.90000
- Arrival Time                8.44920
= Slack Time                  0.45080
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                  |                       |          |         |         |  Time   |   Time   | 
     |----------------------------------+-----------------------+----------+---------+---------+---------+----------| 
     |                                  | CLK ^                 |          | 0.00000 |         | 0.00000 |  0.45080 | 
     | \UUT/Mpath/regB/data_out_reg[0]  | CK ^ -> Q ^           | DFFR_X1  | 0.04380 | 0.41120 | 0.41120 |  0.86200 | 
     | FE_OFC182_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.30340 | 0.34510 | 0.75630 |  1.20710 | 
     | FE_OFC185_UUT_Mpath_out_regB_0_  | A ^ -> Z ^            | BUF_X4   | 0.29530 | 0.40520 | 1.16150 |  1.61230 | 
     | \UUT/Mpath/the_alu/add_95 /U36   | A2 ^ -> ZN ^          | AND2_X1  | 0.06330 | 0.22340 | 1.38490 |  1.83570 | 
     | \UUT/Mpath/the_alu/add_95 /U41   | A1 ^ -> ZN v          | NAND2_X1 | 0.05680 | 0.04750 | 1.43240 |  1.88320 | 
     | \UUT/Mpath/the_alu/add_95 /U17   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12550 | 1.55790 |  2.00870 | 
     | \UUT/Mpath/the_alu/add_95 /U49   | A1 ^ -> ZN v          | NAND2_X1 | 0.02810 | 0.05470 | 1.61260 |  2.06340 | 
     | \UUT/Mpath/the_alu/add_95 /U28   | A3 v -> ZN ^          | NAND3_X1 | 0.07290 | 0.10510 | 1.71770 |  2.16850 | 
     | \UUT/Mpath/the_alu/add_95 /U97   | A1 ^ -> ZN v          | NAND2_X1 | 0.06060 | 0.05150 | 1.76920 |  2.22000 | 
     | \UUT/Mpath/the_alu/add_95 /U35   | A3 v -> ZN ^          | NAND3_X1 | 0.07650 | 0.12770 | 1.89690 |  2.34770 | 
     | \UUT/Mpath/the_alu/add_95 /U119  | A1 ^ -> ZN v          | NAND2_X1 | 0.05530 | 0.05200 | 1.94890 |  2.39970 | 
     | \UUT/Mpath/the_alu/add_95 /U25   | A3 v -> ZN ^          | NAND3_X1 | 0.07430 | 0.12220 | 2.07110 |  2.52190 | 
     | \UUT/Mpath/the_alu/add_95 /U24   | A1 ^ -> ZN v          | NAND2_X1 | 0.02640 | 0.05140 | 2.12250 |  2.57330 | 
     | \UUT/Mpath/the_alu/add_95 /U93   | A3 v -> ZN ^          | NAND3_X1 | 0.07620 | 0.10740 | 2.22990 |  2.68070 | 
     | \UUT/Mpath/the_alu/add_95 /U20   | A1 ^ -> ZN v          | NAND2_X1 | 0.04140 | 0.06340 | 2.29330 |  2.74410 | 
     | \UUT/Mpath/the_alu/add_95 /U21   | A3 v -> ZN ^          | NAND3_X1 | 0.06230 | 0.10140 | 2.39470 |  2.84550 | 
     | \UUT/Mpath/the_alu/add_95 /U215  | A1 ^ -> ZN v          | NAND2_X1 | 0.03440 | 0.04800 | 2.44270 |  2.89350 | 
     | \UUT/Mpath/the_alu/add_95 /U216  | A2 v -> ZN ^          | NAND3_X1 | 0.05370 | 0.08140 | 2.52410 |  2.97490 | 
     | \UUT/Mpath/the_alu/add_95 /U1_8  | CI ^ -> CO ^          | FA_X1    | 0.04400 | 0.14530 | 2.66940 |  3.12020 | 
     | \UUT/Mpath/the_alu/add_95 /U1_9  | CI ^ -> CO ^          | FA_X1    | 0.04290 | 0.13890 | 2.80830 |  3.25910 | 
     | \UUT/Mpath/the_alu/add_95 /U1_10 | CI ^ -> CO ^          | FA_X1    | 0.06870 | 0.17020 | 2.97850 |  3.42930 | 
     | \UUT/Mpath/the_alu/add_95 /U66   | A1 ^ -> ZN v          | NAND2_X1 | 0.02500 | 0.04960 | 3.02810 |  3.47890 | 
     | \UUT/Mpath/the_alu/add_95 /U8    | A3 v -> ZN ^          | NAND3_X1 | 0.07340 | 0.10370 | 3.13180 |  3.58260 | 
     | \UUT/Mpath/the_alu/add_95 /U74   | A1 ^ -> ZN v          | NAND2_X1 | 0.02660 | 0.05200 | 3.18380 |  3.63460 | 
     | \UUT/Mpath/the_alu/add_95 /U10   | A3 v -> ZN ^          | NAND3_X1 | 0.07480 | 0.10610 | 3.28990 |  3.74070 | 
     | \UUT/Mpath/the_alu/add_95 /U81   | A1 ^ -> ZN v          | NAND2_X1 | 0.02700 | 0.05260 | 3.34250 |  3.79330 | 
     | \UUT/Mpath/the_alu/add_95 /U12   | A3 v -> ZN ^          | NAND3_X1 | 0.07680 | 0.10840 | 3.45090 |  3.90170 | 
     | \UUT/Mpath/the_alu/add_95 /U104  | A1 ^ -> ZN v          | NAND2_X1 | 0.02760 | 0.05350 | 3.50440 |  3.95520 | 
     | \UUT/Mpath/the_alu/add_95 /U22   | A3 v -> ZN ^          | NAND3_X1 | 0.07600 | 0.10810 | 3.61250 |  4.06330 | 
     | \UUT/Mpath/the_alu/add_95 /U126  | A1 ^ -> ZN v          | NAND2_X1 | 0.03280 | 0.06600 | 3.67850 |  4.12930 | 
     | \UUT/Mpath/the_alu/add_95 /U7    | A3 v -> ZN ^          | NAND3_X2 | 0.05400 | 0.08770 | 3.76620 |  4.21700 | 
     | \UUT/Mpath/the_alu/add_95 /U144  | A1 ^ -> ZN v          | NAND2_X1 | 0.02260 | 0.04500 | 3.81120 |  4.26200 | 
     | \UUT/Mpath/the_alu/add_95 /U122  | A3 v -> ZN ^          | NAND3_X1 | 0.07710 | 0.10620 | 3.91740 |  4.36820 | 
     | \UUT/Mpath/the_alu/add_95 /U162  | A1 ^ -> ZN v          | NAND2_X1 | 0.02680 | 0.05150 | 3.96890 |  4.41970 | 
     | \UUT/Mpath/the_alu/add_95 /U110  | A3 v -> ZN ^          | NAND3_X1 | 0.07540 | 0.10680 | 4.07570 |  4.52650 | 
     | \UUT/Mpath/the_alu/add_95 /U177  | A1 ^ -> ZN v          | NAND2_X1 | 0.02670 | 0.05170 | 4.12740 |  4.57820 | 
     | \UUT/Mpath/the_alu/add_95 /U149  | A3 v -> ZN ^          | NAND3_X1 | 0.07670 | 0.10820 | 4.23560 |  4.68640 | 
     | \UUT/Mpath/the_alu/add_95 /U199  | A1 ^ -> ZN v          | NAND2_X1 | 0.02690 | 0.05200 | 4.28760 |  4.73840 | 
     | \UUT/Mpath/the_alu/add_95 /U165  | A3 v -> ZN ^          | NAND3_X1 | 0.07770 | 0.10940 | 4.39700 |  4.84780 | 
     | \UUT/Mpath/the_alu/add_95 /U205  | A1 ^ -> ZN v          | NAND2_X1 | 0.02740 | 0.05280 | 4.44980 |  4.90060 | 
     | \UUT/Mpath/the_alu/add_95 /U207  | A3 v -> ZN ^          | NAND3_X1 | 0.07350 | 0.10510 | 4.55490 |  5.00570 | 
     | \UUT/Mpath/the_alu/add_95 /U114  | A1 ^ -> ZN v          | NAND2_X1 | 0.02650 | 0.05170 | 4.60660 |  5.05740 | 
     | \UUT/Mpath/the_alu/add_95 /U107  | A3 v -> ZN ^          | NAND3_X1 | 0.07380 | 0.10490 | 4.71150 |  5.16230 | 
     | \UUT/Mpath/the_alu/add_95 /U138  | A1 ^ -> ZN v          | NAND2_X1 | 0.02620 | 0.05080 | 4.76230 |  5.21310 | 
     | \UUT/Mpath/the_alu/add_95 /U133  | A3 v -> ZN ^          | NAND3_X1 | 0.07940 | 0.11070 | 4.87300 |  5.32380 | 
     | \UUT/Mpath/the_alu/add_95 /U157  | A1 ^ -> ZN v          | NAND2_X1 | 0.02730 | 0.05210 | 4.92510 |  5.37590 | 
     | \UUT/Mpath/the_alu/add_95 /U109  | A3 v -> ZN ^          | NAND3_X1 | 0.07560 | 0.10730 | 5.03240 |  5.48320 | 
     | \UUT/Mpath/the_alu/add_95 /U188  | A1 ^ -> ZN v          | NAND2_X1 | 0.02630 | 0.05060 | 5.08300 |  5.53380 | 
     | \UUT/Mpath/the_alu/add_95 /U29   | A3 v -> ZN ^          | NAND3_X1 | 0.07550 | 0.10660 | 5.18960 |  5.64040 | 
     | \UUT/Mpath/the_alu/add_95 /U193  | A1 ^ -> ZN v          | NAND2_X1 | 0.03040 | 0.06060 | 5.25020 |  5.70100 | 
     | \UUT/Mpath/the_alu/add_95 /U150  | A3 v -> ZN ^          | NAND3_X1 | 0.05720 | 0.08970 | 5.33990 |  5.79070 | 
     | \UUT/Mpath/the_alu/add_95 /U129  | A1 ^ -> ZN v          | NAND2_X1 | 0.03560 | 0.04650 | 5.38640 |  5.83720 | 
     | \UUT/Mpath/the_alu/add_95 /U131  | A3 v -> ZN ^          | NAND3_X1 | 0.05440 | 0.08970 | 5.47610 |  5.92690 | 
     | \UUT/Mpath/the_alu/add_95 /U182  | A1 ^ -> ZN v          | NAND2_X1 | 0.02570 | 0.05210 | 5.52820 |  5.97900 | 
     | \UUT/Mpath/the_alu/add_95 /U184  | A2 v -> ZN ^          | NAND3_X1 | 0.05450 | 0.07700 | 5.60520 |  6.05600 | 
     | \UUT/Mpath/the_alu/add_95 /U152  | A1 ^ -> ZN v          | NAND2_X1 | 0.02510 | 0.04790 | 5.65310 |  6.10390 | 
     | \UUT/Mpath/the_alu/add_95 /U9    | A3 v -> ZN ^          | NAND3_X1 | 0.07530 | 0.10580 | 5.75890 |  6.20970 | 
     | \UUT/Mpath/the_alu/add_95 /U85   | A2 ^ -> ZN v          | NAND2_X1 | 0.05170 | 0.05650 | 5.81540 |  6.26620 | 
     | \UUT/Mpath/the_alu/add_95 /U52   | A3 v -> ZN ^          | NAND3_X1 | 0.07960 | 0.12590 | 5.94130 |  6.39210 | 
     | \UUT/Mpath/the_alu/add_95 /U90   | A1 ^ -> ZN v          | NAND2_X1 | 0.03450 | 0.05200 | 5.99330 |  6.44410 | 
     | \UUT/Mpath/the_alu/add_95 /U91   | A2 v -> ZN ^          | NAND3_X1 | 0.04620 | 0.07320 | 6.06650 |  6.51730 | 
     | \UUT/Mpath/the_alu/add_95 /U134  | A ^ -> ZN v           | XNOR2_X1 | 0.02490 | 0.04660 | 6.11310 |  6.56390 | 
     | U5824                            | A1 v -> ZN ^          | NAND2_X1 | 0.06860 | 0.05940 | 6.17250 |  6.62330 | 
     | U5723                            | A2 ^ -> ZN ^          | AND3_X1  | 0.03170 | 0.14540 | 6.31790 |  6.76870 | 
     | U6012                            | A1 ^ -> ZN v          | NAND2_X1 | 0.06230 | 0.09290 | 6.41080 |  6.86160 | 
     | U5632                            | A2 v -> ZN v          | AND2_X1  | 0.03220 | 0.15840 | 6.56920 |  7.02000 | 
     | U5638                            | A3 v -> ZN ^          | NOR4_X1  | 0.14700 | 0.28210 | 6.85130 |  7.30210 | 
     | U5637                            | A1 ^ -> ZN ^          | AND4_X1  | 0.04120 | 0.20810 | 7.05940 |  7.51020 | 
     | U6308                            | A1 ^ -> ZN v          | OAI22_X1 | 0.03150 | 0.04680 | 7.10620 |  7.55700 | 
     | \localbus/C964                   | A1 v -> ZN v          | AND2_X1  | 0.01930 | 0.10380 | 7.21000 |  7.66080 | 
     | U5949                            | A1 v -> ZN v          | OR2_X1   | 0.03170 | 0.16980 | 7.37980 |  7.83060 | 
     | U5950                            | A1 v -> ZN ^          | NAND2_X1 | 0.05270 | 0.07510 | 7.45490 |  7.90570 | 
     | \localbus/C756                   | A2 ^ -> ZN ^          | OR2_X2   | 0.25660 | 0.32750 | 7.78240 |  8.23320 | 
     | \localbus/I_7                    | A ^ -> ZN v           | INV_X1   | 0.07070 | 0.11600 | 7.89840 |  8.34920 | 
     | U5174                            | A v -> ZN ^           | INV_X1   | 0.35550 | 0.41920 | 8.31760 |  8.76840 | 
     | U5147                            | A2 ^ -> ZN v          | NOR2_X1  | 0.08690 | 0.13110 | 8.44870 |  8.89950 | 
     |                                  | BUS_DATA_OUTBUS[21] v |          | 0.08690 | 0.00050 | 8.44920 |  8.90000 | 
     +--------------------------------------------------------------------------------------------------------------+ 

