<!doctype html>
<head>
<meta charset="utf-8">
<title>arm_cpu_group_tlb</title>
<link rel="stylesheet" href="simics.css">
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head>
<div class="chain">
<a href="__rm_interface_arm_cpu_group_exclusive.html">arm_cpu_group_exclusive</a>
<a href="__rm_interface_arm_external_debug.html">arm_external_debug</a>
</div>
<div class="path">
<a href="index.html">API Reference Manual</a>
&nbsp;/&nbsp;
<a href="model-to-model-interfaces.html">4 Model-to-Model Interfaces</a>
&nbsp;/&nbsp;</div>
<h1 class="jdocu"><a class="not-numbered" name="__rm_interface_arm_cpu_group_tlb">arm_cpu_group_tlb</a></h1>
<p>

<a name="arm_cpu_group_tlb"></a><a name="arm_cpu_group_tlb_interface_t"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">This interface is only intended to be used between Arm CPU objects. It
   contains the functions needed for cross-CPU communication related to
   TLB invalidation.
<p>
   <b><i>invalidate_tlb</i></b> notifies the CPU to invalidate TLB entries related
   to the translation regime. If <i>by_virtual_address</i> is true only
   entries containing the specified virtual address should be invalidated,
   otherwise all entries should be invalidated.
</p><p>
   </p><pre class="jdocu_small">
SIM_INTERFACE(arm_cpu_group_tlb) {
        void (*invalidate_tlb)(
                conf_object_t *obj,
                arm_translation_regime_t translation_regime,
                bool by_virtual_address,
                logical_address_t virtual_address);
};

#define ARM_CPU_GROUP_TLB_INTERFACE "arm_cpu_group_tlb"

</pre><p>
</p><p>
   
</p></dd>
<dt class="jdocu_descitem">Execution Context</dt><dd class="jdocu_descitem">Threaded Context for all methods.
   
</dd>
</dl><p></p>
<div class="chain">
<a href="__rm_interface_arm_cpu_group_exclusive.html">arm_cpu_group_exclusive</a>
<a href="__rm_interface_arm_external_debug.html">arm_external_debug</a>
</div>