# RISC-V ALU Implemented with Verilog
Created by Joseph Blethen and Alex Karapetkov
