Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jan 27 21:37:30 2026
| Host         : C27-5CG3123P67 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                        88          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin          1           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (208)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (208)
--------------------------------------------------
 There are 208 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.961        0.000                      0                  199        0.139        0.000                      0                  199        3.000        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
vid/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vid/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                25.808        0.000                      0                  140        0.160        0.000                      0                  140       19.500        0.000                       0                    89  
  clk_out2_clk_wiz_0                                 3.961        0.000                      0                   53        0.218        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        5.045        0.000                      0                   30        0.139        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vid/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  vid/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vid/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.808ns  (required time - arrival time)
  Source:                 vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.106ns  (logic 3.975ns (28.180%)  route 10.131ns (71.820%))
  Logic Levels:           17  (CARRY4=5 LUT1=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 41.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.815     1.815    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X160Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.419     2.234 f  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/Q
                         net (fo=23, routed)          2.140     4.375    vid/Inst_vga/vga_signal_gen/DI[0]
    SLICE_X154Y121       LUT1 (Prop_lut1_I0_O)        0.299     4.674 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30/O
                         net (fo=1, routed)           0.000     4.674    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30_n_0
    SLICE_X154Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.187 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.187    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20_n_0
    SLICE_X154Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.406 f  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25/O[0]
                         net (fo=5, routed)           0.848     6.253    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25_n_7
    SLICE_X155Y120       LUT5 (Prop_lut5_I4_O)        0.323     6.576 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26/O
                         net (fo=4, routed)           0.595     7.172    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I3_O)        0.326     7.498 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9/O
                         net (fo=15, routed)          1.090     8.588    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9_n_0
    SLICE_X156Y122       LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14/O
                         net (fo=1, routed)           0.624     9.336    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14_n_0
    SLICE_X155Y122       LUT6 (Prop_lut6_I2_O)        0.124     9.460 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.460    vid/Inst_vga/color_map/is_trigger_time1_carry__1_1[0]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.992 r  vid/Inst_vga/color_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.992    vid/Inst_vga/color_map/is_trigger_time1_carry__0_n_0
    SLICE_X155Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.106 r  vid/Inst_vga/color_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.106    vid/Inst_vga/color_map/is_trigger_time1_carry__1_n_0
    SLICE_X155Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.220 f  vid/Inst_vga/color_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.834    11.054    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_0[0]
    SLICE_X157Y123       LUT6 (Prop_lut6_I2_O)        0.124    11.178 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38/O
                         net (fo=1, routed)           0.696    11.874    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    11.998 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0/O
                         net (fo=1, routed)           0.466    12.464    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    12.588 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0/O
                         net (fo=2, routed)           0.312    12.900    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I5_O)        0.124    13.024 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.589    13.613    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124    13.737 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_2/O
                         net (fo=10, routed)          1.362    15.099    vid/Inst_vga/vga_signal_gen/position_reg[col][0]_0
    SLICE_X160Y132       LUT5 (Prop_lut5_I1_O)        0.124    15.223 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_2__1/O
                         net (fo=1, routed)           0.574    15.797    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_1
    SLICE_X160Y131       LUT6 (Prop_lut6_I0_O)        0.124    15.921 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    15.921    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X160Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972    41.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.703    41.703    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.089    41.792    
                         clock uncertainty           -0.095    41.698    
    SLICE_X160Y131       FDRE (Setup_fdre_C_D)        0.031    41.729    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.729    
                         arrival time                         -15.921    
  -------------------------------------------------------------------
                         slack                                 25.808    

Slack (MET) :             25.919ns  (required time - arrival time)
  Source:                 vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.697ns  (logic 3.881ns (28.334%)  route 9.816ns (71.666%))
  Logic Levels:           16  (CARRY4=5 LUT1=1 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 41.702 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.815     1.815    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X160Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.419     2.234 f  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/Q
                         net (fo=23, routed)          2.140     4.375    vid/Inst_vga/vga_signal_gen/DI[0]
    SLICE_X154Y121       LUT1 (Prop_lut1_I0_O)        0.299     4.674 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30/O
                         net (fo=1, routed)           0.000     4.674    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30_n_0
    SLICE_X154Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.187 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.187    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20_n_0
    SLICE_X154Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.406 f  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25/O[0]
                         net (fo=5, routed)           0.848     6.253    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25_n_7
    SLICE_X155Y120       LUT5 (Prop_lut5_I4_O)        0.323     6.576 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26/O
                         net (fo=4, routed)           0.595     7.172    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I3_O)        0.326     7.498 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9/O
                         net (fo=15, routed)          1.090     8.588    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9_n_0
    SLICE_X156Y122       LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14/O
                         net (fo=1, routed)           0.624     9.336    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14_n_0
    SLICE_X155Y122       LUT6 (Prop_lut6_I2_O)        0.124     9.460 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.460    vid/Inst_vga/color_map/is_trigger_time1_carry__1_1[0]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.992 r  vid/Inst_vga/color_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.992    vid/Inst_vga/color_map/is_trigger_time1_carry__0_n_0
    SLICE_X155Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.106 r  vid/Inst_vga/color_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.106    vid/Inst_vga/color_map/is_trigger_time1_carry__1_n_0
    SLICE_X155Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.220 r  vid/Inst_vga/color_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.834    11.054    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_0[0]
    SLICE_X157Y123       LUT6 (Prop_lut6_I2_O)        0.124    11.178 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38/O
                         net (fo=1, routed)           0.696    11.874    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    11.998 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0/O
                         net (fo=1, routed)           0.466    12.464    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    12.588 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0/O
                         net (fo=2, routed)           0.312    12.900    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I5_O)        0.124    13.024 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.589    13.613    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124    13.737 f  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_2/O
                         net (fo=10, routed)          0.993    14.730    vid/Inst_vga/vga_signal_gen/position_reg[col][0]_0
    SLICE_X161Y130       LUT3 (Prop_lut3_I2_O)        0.154    14.884 r  vid/Inst_vga/vga_signal_gen/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.629    15.513    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972    41.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.702    41.702    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.089    41.791    
                         clock uncertainty           -0.095    41.697    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)       -0.265    41.432    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         41.432    
                         arrival time                         -15.513    
  -------------------------------------------------------------------
                         slack                                 25.919    

Slack (MET) :             25.973ns  (required time - arrival time)
  Source:                 vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.944ns  (logic 4.203ns (30.142%)  route 9.741ns (69.858%))
  Logic Levels:           17  (CARRY4=5 LUT1=1 LUT2=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.815     1.815    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X160Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.419     2.234 f  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/Q
                         net (fo=23, routed)          2.140     4.375    vid/Inst_vga/vga_signal_gen/DI[0]
    SLICE_X154Y121       LUT1 (Prop_lut1_I0_O)        0.299     4.674 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30/O
                         net (fo=1, routed)           0.000     4.674    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30_n_0
    SLICE_X154Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.187 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.187    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20_n_0
    SLICE_X154Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.406 f  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25/O[0]
                         net (fo=5, routed)           0.848     6.253    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25_n_7
    SLICE_X155Y120       LUT5 (Prop_lut5_I4_O)        0.323     6.576 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26/O
                         net (fo=4, routed)           0.595     7.172    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I3_O)        0.326     7.498 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9/O
                         net (fo=15, routed)          1.090     8.588    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9_n_0
    SLICE_X156Y122       LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14/O
                         net (fo=1, routed)           0.624     9.336    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14_n_0
    SLICE_X155Y122       LUT6 (Prop_lut6_I2_O)        0.124     9.460 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.460    vid/Inst_vga/color_map/is_trigger_time1_carry__1_1[0]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.992 r  vid/Inst_vga/color_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.992    vid/Inst_vga/color_map/is_trigger_time1_carry__0_n_0
    SLICE_X155Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.106 r  vid/Inst_vga/color_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.106    vid/Inst_vga/color_map/is_trigger_time1_carry__1_n_0
    SLICE_X155Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.220 r  vid/Inst_vga/color_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.834    11.054    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_0[0]
    SLICE_X157Y123       LUT6 (Prop_lut6_I2_O)        0.124    11.178 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38/O
                         net (fo=1, routed)           0.696    11.874    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    11.998 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0/O
                         net (fo=1, routed)           0.466    12.464    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    12.588 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0/O
                         net (fo=2, routed)           0.321    12.909    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.033 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1/O
                         net (fo=3, routed)           0.500    13.533    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1_n_0
    SLICE_X159Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.657 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           0.939    14.596    vid/Inst_vga/vga_signal_gen/position_reg[col][1]_1
    SLICE_X160Y132       LUT2 (Prop_lut2_I0_O)        0.150    14.746 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_3/O
                         net (fo=6, routed)           0.688    15.433    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_3__0_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I4_O)        0.326    15.759 r  vid/Inst_vga/vga_signal_gen/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    15.759    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]_0
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972    41.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.706    41.706    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                         clock pessimism              0.089    41.795    
                         clock uncertainty           -0.095    41.701    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.031    41.732    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         41.732    
                         arrival time                         -15.759    
  -------------------------------------------------------------------
                         slack                                 25.973    

Slack (MET) :             25.989ns  (required time - arrival time)
  Source:                 vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.972ns  (logic 4.231ns (30.282%)  route 9.741ns (69.718%))
  Logic Levels:           17  (CARRY4=5 LUT1=1 LUT2=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 41.706 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.815     1.815    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X160Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.419     2.234 f  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/Q
                         net (fo=23, routed)          2.140     4.375    vid/Inst_vga/vga_signal_gen/DI[0]
    SLICE_X154Y121       LUT1 (Prop_lut1_I0_O)        0.299     4.674 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30/O
                         net (fo=1, routed)           0.000     4.674    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30_n_0
    SLICE_X154Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.187 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.187    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20_n_0
    SLICE_X154Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.406 f  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25/O[0]
                         net (fo=5, routed)           0.848     6.253    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25_n_7
    SLICE_X155Y120       LUT5 (Prop_lut5_I4_O)        0.323     6.576 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26/O
                         net (fo=4, routed)           0.595     7.172    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I3_O)        0.326     7.498 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9/O
                         net (fo=15, routed)          1.090     8.588    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9_n_0
    SLICE_X156Y122       LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14/O
                         net (fo=1, routed)           0.624     9.336    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14_n_0
    SLICE_X155Y122       LUT6 (Prop_lut6_I2_O)        0.124     9.460 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.460    vid/Inst_vga/color_map/is_trigger_time1_carry__1_1[0]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.992 r  vid/Inst_vga/color_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.992    vid/Inst_vga/color_map/is_trigger_time1_carry__0_n_0
    SLICE_X155Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.106 r  vid/Inst_vga/color_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.106    vid/Inst_vga/color_map/is_trigger_time1_carry__1_n_0
    SLICE_X155Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.220 r  vid/Inst_vga/color_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.834    11.054    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_0[0]
    SLICE_X157Y123       LUT6 (Prop_lut6_I2_O)        0.124    11.178 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38/O
                         net (fo=1, routed)           0.696    11.874    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    11.998 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0/O
                         net (fo=1, routed)           0.466    12.464    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    12.588 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0/O
                         net (fo=2, routed)           0.321    12.909    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.033 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1/O
                         net (fo=3, routed)           0.500    13.533    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1_n_0
    SLICE_X159Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.657 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           0.939    14.596    vid/Inst_vga/vga_signal_gen/position_reg[col][1]_1
    SLICE_X160Y132       LUT2 (Prop_lut2_I0_O)        0.150    14.746 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_3/O
                         net (fo=6, routed)           0.688    15.433    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_3__0_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I4_O)        0.354    15.787 r  vid/Inst_vga/vga_signal_gen/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    15.787    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972    41.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.706    41.706    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
                         clock pessimism              0.089    41.795    
                         clock uncertainty           -0.095    41.701    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.075    41.776    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]
  -------------------------------------------------------------------
                         required time                         41.776    
                         arrival time                         -15.787    
  -------------------------------------------------------------------
                         slack                                 25.989    

Slack (MET) :             25.991ns  (required time - arrival time)
  Source:                 vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.921ns  (logic 4.203ns (30.192%)  route 9.718ns (69.808%))
  Logic Levels:           17  (CARRY4=5 LUT1=1 LUT2=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 41.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.815     1.815    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X160Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.419     2.234 f  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/Q
                         net (fo=23, routed)          2.140     4.375    vid/Inst_vga/vga_signal_gen/DI[0]
    SLICE_X154Y121       LUT1 (Prop_lut1_I0_O)        0.299     4.674 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30/O
                         net (fo=1, routed)           0.000     4.674    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30_n_0
    SLICE_X154Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.187 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.187    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20_n_0
    SLICE_X154Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.406 f  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25/O[0]
                         net (fo=5, routed)           0.848     6.253    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25_n_7
    SLICE_X155Y120       LUT5 (Prop_lut5_I4_O)        0.323     6.576 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26/O
                         net (fo=4, routed)           0.595     7.172    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I3_O)        0.326     7.498 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9/O
                         net (fo=15, routed)          1.090     8.588    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9_n_0
    SLICE_X156Y122       LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14/O
                         net (fo=1, routed)           0.624     9.336    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14_n_0
    SLICE_X155Y122       LUT6 (Prop_lut6_I2_O)        0.124     9.460 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.460    vid/Inst_vga/color_map/is_trigger_time1_carry__1_1[0]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.992 r  vid/Inst_vga/color_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.992    vid/Inst_vga/color_map/is_trigger_time1_carry__0_n_0
    SLICE_X155Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.106 r  vid/Inst_vga/color_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.106    vid/Inst_vga/color_map/is_trigger_time1_carry__1_n_0
    SLICE_X155Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.220 r  vid/Inst_vga/color_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.834    11.054    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_0[0]
    SLICE_X157Y123       LUT6 (Prop_lut6_I2_O)        0.124    11.178 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38/O
                         net (fo=1, routed)           0.696    11.874    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    11.998 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0/O
                         net (fo=1, routed)           0.466    12.464    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    12.588 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0/O
                         net (fo=2, routed)           0.321    12.909    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.033 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1/O
                         net (fo=3, routed)           0.500    13.533    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1_n_0
    SLICE_X159Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.657 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           0.939    14.596    vid/Inst_vga/vga_signal_gen/position_reg[col][1]_1
    SLICE_X160Y132       LUT2 (Prop_lut2_I0_O)        0.150    14.746 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_3/O
                         net (fo=6, routed)           0.665    15.410    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X160Y131       LUT5 (Prop_lut5_I1_O)        0.326    15.736 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    15.736    vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X160Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972    41.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.703    41.703    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.089    41.792    
                         clock uncertainty           -0.095    41.698    
    SLICE_X160Y131       FDRE (Setup_fdre_C_D)        0.029    41.727    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         41.727    
                         arrival time                         -15.736    
  -------------------------------------------------------------------
                         slack                                 25.991    

Slack (MET) :             26.151ns  (required time - arrival time)
  Source:                 vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.806ns  (logic 4.115ns (29.805%)  route 9.691ns (70.195%))
  Logic Levels:           16  (CARRY4=5 LUT1=1 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 41.703 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.815     1.815    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X160Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.419     2.234 f  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/Q
                         net (fo=23, routed)          2.140     4.375    vid/Inst_vga/vga_signal_gen/DI[0]
    SLICE_X154Y121       LUT1 (Prop_lut1_I0_O)        0.299     4.674 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30/O
                         net (fo=1, routed)           0.000     4.674    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30_n_0
    SLICE_X154Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.187 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.187    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20_n_0
    SLICE_X154Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.406 f  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25/O[0]
                         net (fo=5, routed)           0.848     6.253    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25_n_7
    SLICE_X155Y120       LUT5 (Prop_lut5_I4_O)        0.323     6.576 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26/O
                         net (fo=4, routed)           0.595     7.172    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I3_O)        0.326     7.498 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9/O
                         net (fo=15, routed)          1.090     8.588    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9_n_0
    SLICE_X156Y122       LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14/O
                         net (fo=1, routed)           0.624     9.336    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14_n_0
    SLICE_X155Y122       LUT6 (Prop_lut6_I2_O)        0.124     9.460 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.460    vid/Inst_vga/color_map/is_trigger_time1_carry__1_1[0]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.992 r  vid/Inst_vga/color_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.992    vid/Inst_vga/color_map/is_trigger_time1_carry__0_n_0
    SLICE_X155Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.106 r  vid/Inst_vga/color_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.106    vid/Inst_vga/color_map/is_trigger_time1_carry__1_n_0
    SLICE_X155Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.220 f  vid/Inst_vga/color_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.834    11.054    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_0[0]
    SLICE_X157Y123       LUT6 (Prop_lut6_I2_O)        0.124    11.178 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38/O
                         net (fo=1, routed)           0.696    11.874    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    11.998 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0/O
                         net (fo=1, routed)           0.466    12.464    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    12.588 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0/O
                         net (fo=2, routed)           0.321    12.909    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.033 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1/O
                         net (fo=3, routed)           0.899    13.932    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1_n_0
    SLICE_X159Y127       LUT5 (Prop_lut5_I1_O)        0.152    14.084 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_2/O
                         net (fo=9, routed)           1.178    15.262    vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]_0
    SLICE_X161Y131       LUT4 (Prop_lut4_I2_O)        0.360    15.622 r  vid/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    15.622    vid/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__0_n_0
    SLICE_X161Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972    41.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.703    41.703    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.089    41.792    
                         clock uncertainty           -0.095    41.698    
    SLICE_X161Y131       FDRE (Setup_fdre_C_D)        0.075    41.773    vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         41.773    
                         arrival time                         -15.622    
  -------------------------------------------------------------------
                         slack                                 26.151    

Slack (MET) :             26.201ns  (required time - arrival time)
  Source:                 vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.761ns  (logic 4.203ns (30.543%)  route 9.558ns (69.457%))
  Logic Levels:           17  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.815     1.815    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X160Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.419     2.234 f  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/Q
                         net (fo=23, routed)          2.140     4.375    vid/Inst_vga/vga_signal_gen/DI[0]
    SLICE_X154Y121       LUT1 (Prop_lut1_I0_O)        0.299     4.674 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30/O
                         net (fo=1, routed)           0.000     4.674    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30_n_0
    SLICE_X154Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.187 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.187    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20_n_0
    SLICE_X154Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.406 f  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25/O[0]
                         net (fo=5, routed)           0.848     6.253    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25_n_7
    SLICE_X155Y120       LUT5 (Prop_lut5_I4_O)        0.323     6.576 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26/O
                         net (fo=4, routed)           0.595     7.172    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I3_O)        0.326     7.498 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9/O
                         net (fo=15, routed)          1.090     8.588    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9_n_0
    SLICE_X156Y122       LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14/O
                         net (fo=1, routed)           0.624     9.336    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14_n_0
    SLICE_X155Y122       LUT6 (Prop_lut6_I2_O)        0.124     9.460 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.460    vid/Inst_vga/color_map/is_trigger_time1_carry__1_1[0]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.992 r  vid/Inst_vga/color_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.992    vid/Inst_vga/color_map/is_trigger_time1_carry__0_n_0
    SLICE_X155Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.106 r  vid/Inst_vga/color_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.106    vid/Inst_vga/color_map/is_trigger_time1_carry__1_n_0
    SLICE_X155Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.220 r  vid/Inst_vga/color_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.834    11.054    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_0[0]
    SLICE_X157Y123       LUT6 (Prop_lut6_I2_O)        0.124    11.178 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38/O
                         net (fo=1, routed)           0.696    11.874    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    11.998 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0/O
                         net (fo=1, routed)           0.466    12.464    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    12.588 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0/O
                         net (fo=2, routed)           0.321    12.909    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.033 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1/O
                         net (fo=3, routed)           0.500    13.533    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1_n_0
    SLICE_X159Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.657 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           0.939    14.596    vid/Inst_vga/vga_signal_gen/position_reg[col][1]_1
    SLICE_X160Y132       LUT2 (Prop_lut2_I0_O)        0.150    14.746 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_3/O
                         net (fo=6, routed)           0.505    15.250    vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I1_O)        0.326    15.576 r  vid/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__1/O
                         net (fo=1, routed)           0.000    15.576    vid/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__1_n_0
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972    41.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.705    41.705    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                         clock pessimism              0.089    41.794    
                         clock uncertainty           -0.095    41.700    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.077    41.777    vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         41.777    
                         arrival time                         -15.576    
  -------------------------------------------------------------------
                         slack                                 26.201    

Slack (MET) :             26.270ns  (required time - arrival time)
  Source:                 vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.645ns  (logic 4.203ns (30.802%)  route 9.442ns (69.198%))
  Logic Levels:           17  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 41.705 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.815     1.815    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X160Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.419     2.234 f  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/Q
                         net (fo=23, routed)          2.140     4.375    vid/Inst_vga/vga_signal_gen/DI[0]
    SLICE_X154Y121       LUT1 (Prop_lut1_I0_O)        0.299     4.674 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30/O
                         net (fo=1, routed)           0.000     4.674    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30_n_0
    SLICE_X154Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.187 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.187    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20_n_0
    SLICE_X154Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.406 f  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25/O[0]
                         net (fo=5, routed)           0.848     6.253    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25_n_7
    SLICE_X155Y120       LUT5 (Prop_lut5_I4_O)        0.323     6.576 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26/O
                         net (fo=4, routed)           0.595     7.172    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I3_O)        0.326     7.498 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9/O
                         net (fo=15, routed)          1.090     8.588    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9_n_0
    SLICE_X156Y122       LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14/O
                         net (fo=1, routed)           0.624     9.336    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14_n_0
    SLICE_X155Y122       LUT6 (Prop_lut6_I2_O)        0.124     9.460 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.460    vid/Inst_vga/color_map/is_trigger_time1_carry__1_1[0]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.992 r  vid/Inst_vga/color_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.992    vid/Inst_vga/color_map/is_trigger_time1_carry__0_n_0
    SLICE_X155Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.106 r  vid/Inst_vga/color_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.106    vid/Inst_vga/color_map/is_trigger_time1_carry__1_n_0
    SLICE_X155Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.220 r  vid/Inst_vga/color_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.834    11.054    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_0[0]
    SLICE_X157Y123       LUT6 (Prop_lut6_I2_O)        0.124    11.178 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38/O
                         net (fo=1, routed)           0.696    11.874    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    11.998 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0/O
                         net (fo=1, routed)           0.466    12.464    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    12.588 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0/O
                         net (fo=2, routed)           0.321    12.909    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.033 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1/O
                         net (fo=3, routed)           0.500    13.533    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1_n_0
    SLICE_X159Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.657 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           0.939    14.596    vid/Inst_vga/vga_signal_gen/position_reg[col][1]_1
    SLICE_X160Y132       LUT2 (Prop_lut2_I0_O)        0.150    14.746 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_3/O
                         net (fo=6, routed)           0.389    15.135    vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]_0
    SLICE_X161Y132       LUT6 (Prop_lut6_I1_O)        0.326    15.461 r  vid/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000    15.461    vid/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972    41.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.705    41.705    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                         clock pessimism              0.089    41.794    
                         clock uncertainty           -0.095    41.700    
    SLICE_X161Y132       FDRE (Setup_fdre_C_D)        0.031    41.731    vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         41.731    
                         arrival time                         -15.461    
  -------------------------------------------------------------------
                         slack                                 26.270    

Slack (MET) :             26.274ns  (required time - arrival time)
  Source:                 vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.637ns  (logic 4.087ns (29.971%)  route 9.550ns (70.029%))
  Logic Levels:           16  (CARRY4=5 LUT1=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 41.702 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.815     1.815    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X160Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.419     2.234 f  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/Q
                         net (fo=23, routed)          2.140     4.375    vid/Inst_vga/vga_signal_gen/DI[0]
    SLICE_X154Y121       LUT1 (Prop_lut1_I0_O)        0.299     4.674 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30/O
                         net (fo=1, routed)           0.000     4.674    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30_n_0
    SLICE_X154Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.187 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.187    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20_n_0
    SLICE_X154Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.406 f  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25/O[0]
                         net (fo=5, routed)           0.848     6.253    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25_n_7
    SLICE_X155Y120       LUT5 (Prop_lut5_I4_O)        0.323     6.576 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26/O
                         net (fo=4, routed)           0.595     7.172    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I3_O)        0.326     7.498 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9/O
                         net (fo=15, routed)          1.090     8.588    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9_n_0
    SLICE_X156Y122       LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14/O
                         net (fo=1, routed)           0.624     9.336    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14_n_0
    SLICE_X155Y122       LUT6 (Prop_lut6_I2_O)        0.124     9.460 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.460    vid/Inst_vga/color_map/is_trigger_time1_carry__1_1[0]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.992 r  vid/Inst_vga/color_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.992    vid/Inst_vga/color_map/is_trigger_time1_carry__0_n_0
    SLICE_X155Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.106 r  vid/Inst_vga/color_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.106    vid/Inst_vga/color_map/is_trigger_time1_carry__1_n_0
    SLICE_X155Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.220 f  vid/Inst_vga/color_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.834    11.054    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_0[0]
    SLICE_X157Y123       LUT6 (Prop_lut6_I2_O)        0.124    11.178 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38/O
                         net (fo=1, routed)           0.696    11.874    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    11.998 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0/O
                         net (fo=1, routed)           0.466    12.464    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    12.588 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0/O
                         net (fo=2, routed)           0.321    12.909    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.033 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1/O
                         net (fo=3, routed)           0.899    13.932    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1_n_0
    SLICE_X159Y127       LUT5 (Prop_lut5_I1_O)        0.152    14.084 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_2/O
                         net (fo=9, routed)           1.036    15.120    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_1
    SLICE_X160Y130       LUT6 (Prop_lut6_I5_O)        0.332    15.452 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000    15.452    vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0_n_0
    SLICE_X160Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972    41.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.702    41.702    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.089    41.791    
                         clock uncertainty           -0.095    41.697    
    SLICE_X160Y130       FDRE (Setup_fdre_C_D)        0.029    41.726    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         41.726    
                         arrival time                         -15.452    
  -------------------------------------------------------------------
                         slack                                 26.274    

Slack (MET) :             26.283ns  (required time - arrival time)
  Source:                 vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.629ns  (logic 4.087ns (29.987%)  route 9.542ns (70.013%))
  Logic Levels:           16  (CARRY4=5 LUT1=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 41.702 - 40.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.815     1.815    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X160Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.419     2.234 f  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/Q
                         net (fo=23, routed)          2.140     4.375    vid/Inst_vga/vga_signal_gen/DI[0]
    SLICE_X154Y121       LUT1 (Prop_lut1_I0_O)        0.299     4.674 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30/O
                         net (fo=1, routed)           0.000     4.674    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_30_n_0
    SLICE_X154Y121       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.187 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.187    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_20_n_0
    SLICE_X154Y122       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.406 f  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25/O[0]
                         net (fo=5, routed)           0.848     6.253    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_25_n_7
    SLICE_X155Y120       LUT5 (Prop_lut5_I4_O)        0.323     6.576 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26/O
                         net (fo=4, routed)           0.595     7.172    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry_i_26_n_0
    SLICE_X153Y122       LUT6 (Prop_lut6_I3_O)        0.326     7.498 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9/O
                         net (fo=15, routed)          1.090     8.588    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_9_n_0
    SLICE_X156Y122       LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14/O
                         net (fo=1, routed)           0.624     9.336    vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_14_n_0
    SLICE_X155Y122       LUT6 (Prop_lut6_I2_O)        0.124     9.460 r  vid/Inst_vga/vga_signal_gen/is_trigger_time1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.460    vid/Inst_vga/color_map/is_trigger_time1_carry__1_1[0]
    SLICE_X155Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.992 r  vid/Inst_vga/color_map/is_trigger_time1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.992    vid/Inst_vga/color_map/is_trigger_time1_carry__0_n_0
    SLICE_X155Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.106 r  vid/Inst_vga/color_map/is_trigger_time1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.106    vid/Inst_vga/color_map/is_trigger_time1_carry__1_n_0
    SLICE_X155Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.220 f  vid/Inst_vga/color_map/is_trigger_time1_carry__2/CO[3]
                         net (fo=1, routed)           0.834    11.054    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_0[0]
    SLICE_X157Y123       LUT6 (Prop_lut6_I2_O)        0.124    11.178 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38/O
                         net (fo=1, routed)           0.696    11.874    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_38_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    11.998 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0/O
                         net (fo=1, routed)           0.466    12.464    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24__0_n_0
    SLICE_X158Y126       LUT6 (Prop_lut6_I5_O)        0.124    12.588 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0/O
                         net (fo=2, routed)           0.321    12.909    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_9__0_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I0_O)        0.124    13.033 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1/O
                         net (fo=3, routed)           0.899    13.932    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1_n_0
    SLICE_X159Y127       LUT5 (Prop_lut5_I1_O)        0.152    14.084 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_2/O
                         net (fo=9, routed)           1.029    15.113    vid/Inst_vga/vga_signal_gen/sw[0]
    SLICE_X161Y130       LUT6 (Prop_lut6_I2_O)        0.332    15.445 r  vid/Inst_vga/vga_signal_gen/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    15.445    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]_0
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972    41.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    37.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    39.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.702    41.702    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                         clock pessimism              0.089    41.791    
                         clock uncertainty           -0.095    41.697    
    SLICE_X161Y130       FDRE (Setup_fdre_C_D)        0.031    41.728    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         41.728    
                         arrival time                         -15.445    
  -------------------------------------------------------------------
                         slack                                 26.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.642     0.642    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.164     0.806 r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.056     0.861    vid/inst_dvid/TDMS_encoder_green_n_2
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.913     0.913    vid/inst_dvid/CLK
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/C
                         clock pessimism             -0.271     0.642    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.060     0.702    vid/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vid/Inst_vga/vga_signal_gen/h_sync_is_low_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/Inst_vga/vga_signal_gen/vga_reg[hsync]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.639     0.639    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X161Y129       FDRE                                         r  vid/Inst_vga/vga_signal_gen/h_sync_is_low_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y129       FDRE (Prop_fdre_C_Q)         0.141     0.780 r  vid/Inst_vga/vga_signal_gen/h_sync_is_low_reg_inv/Q
                         net (fo=1, routed)           0.110     0.890    vid/Inst_vga/vga_signal_gen/h_sync_is_low
    SLICE_X161Y130       FDRE                                         r  vid/Inst_vga/vga_signal_gen/vga_reg[hsync]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.911     0.911    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X161Y130       FDRE                                         r  vid/Inst_vga/vga_signal_gen/vga_reg[hsync]/C
                         clock pessimism             -0.257     0.654    
    SLICE_X161Y130       FDRE (Hold_fdre_C_D)         0.075     0.729    vid/Inst_vga/vga_signal_gen/vga_reg[hsync]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.642     0.642    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.164     0.806 r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056     0.861    vid/inst_dvid/TDMS_encoder_green_n_0
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.913     0.913    vid/inst_dvid/CLK
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[9]/C
                         clock pessimism             -0.271     0.642    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.053     0.695    vid/inst_dvid/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643     0.643    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.117     0.900    vid/inst_dvid/TDMS_encoder_green_n_1
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.914     0.914    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_green_reg[8]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X160Y133       FDRE (Hold_fdre_C_D)         0.072     0.715    vid/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.642     0.642    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141     0.783 r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.116     0.899    vid/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.913     0.913    vid/inst_dvid/CLK
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/latched_red_reg[2]/C
                         clock pessimism             -0.271     0.642    
    SLICE_X161Y132       FDRE (Hold_fdre_C_D)         0.071     0.713    vid/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/Inst_vga/vga_signal_gen/position_reg[col][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.896%)  route 0.124ns (43.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638     0.638    vid/Inst_vga/vga_signal_gen/col_counter/CLK
    SLICE_X162Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y127       FDRE (Prop_fdre_C_Q)         0.164     0.802 r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[8]/Q
                         net (fo=9, routed)           0.124     0.926    vid/Inst_vga/vga_signal_gen/processQ_reg[8]
    SLICE_X161Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.908     0.908    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X161Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][8]/C
                         clock pessimism             -0.257     0.651    
    SLICE_X161Y127       FDRE (Hold_fdre_C_D)         0.076     0.727    vid/Inst_vga/vga_signal_gen/position_reg[col][8]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vid/Inst_vga/vga_signal_gen/vga_reg[hsync]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640     0.640    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X161Y130       FDRE                                         r  vid/Inst_vga/vga_signal_gen/vga_reg[hsync]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.128     0.768 r  vid/Inst_vga/vga_signal_gen/vga_reg[hsync]/Q
                         net (fo=6, routed)           0.084     0.851    vid/Inst_vga/vga_signal_gen/vga_signal[hsync]
    SLICE_X161Y130       LUT6 (Prop_lut6_I0_O)        0.099     0.950 r  vid/Inst_vga/vga_signal_gen/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000     0.950    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]_0
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.911     0.911    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                         clock pessimism             -0.271     0.640    
    SLICE_X161Y130       FDRE (Hold_fdre_C_D)         0.092     0.732    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.232ns (69.581%)  route 0.101ns (30.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.641     0.641    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.128     0.769 f  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/Q
                         net (fo=3, routed)           0.101     0.870    vid/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[1]
    SLICE_X161Y131       LUT5 (Prop_lut5_I3_O)        0.104     0.974 r  vid/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.974    vid/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__0_n_0
    SLICE_X161Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.912     0.912    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X161Y131       FDRE (Hold_fdre_C_D)         0.107     0.748    vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/Inst_vga/vga_signal_gen/position_reg[col][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.827%)  route 0.174ns (55.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.638     0.638    vid/Inst_vga/vga_signal_gen/col_counter/CLK
    SLICE_X163Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDRE (Prop_fdre_C_Q)         0.141     0.779 r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[0]/Q
                         net (fo=14, routed)          0.174     0.952    vid/Inst_vga/vga_signal_gen/processQ_reg[0]
    SLICE_X160Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.908     0.908    vid/Inst_vga/vga_signal_gen/CLK
    SLICE_X160Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
                         clock pessimism             -0.257     0.651    
    SLICE_X160Y127       FDRE (Hold_fdre_C_D)         0.075     0.726    vid/Inst_vga/vga_signal_gen/position_reg[col][0]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640     0.640    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.128     0.768 r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.120     0.887    vid/inst_dvid/TDMS_encoder_blue_n_1
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.911     0.911    vid/inst_dvid/CLK
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[8]/C
                         clock pessimism             -0.271     0.640    
    SLICE_X161Y130       FDRE (Hold_fdre_C_D)         0.019     0.659    vid/inst_dvid/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/h_blank_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y129   vid/Inst_vga/vga_signal_gen/h_sync_is_low_reg_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y126   vid/Inst_vga/vga_signal_gen/position_reg[col][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/h_blank_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/h_blank_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   vid/Inst_vga/vga_signal_gen/h_sync_is_low_reg_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   vid/Inst_vga/vga_signal_gen/h_sync_is_low_reg_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/h_blank_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/h_blank_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   vid/Inst_vga/vga_signal_gen/h_sync_is_low_reg_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y129   vid/Inst_vga/vga_signal_gen/h_sync_is_low_reg_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y127   vid/Inst_vga/vga_signal_gen/position_reg[col][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.890ns (25.421%)  route 2.611ns (74.579%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690     3.042    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.166 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.591    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.962     4.677    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.801 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.534     5.334    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X160Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    vid/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.890ns (25.421%)  route 2.611ns (74.579%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690     3.042    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.166 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.591    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.962     4.677    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.801 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.534     5.334    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X160Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    vid/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.890ns (25.421%)  route 2.611ns (74.579%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690     3.042    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.166 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.591    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.962     4.677    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.801 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.534     5.334    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X160Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    vid/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.890ns (25.421%)  route 2.611ns (74.579%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690     3.042    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.166 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.591    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.962     4.677    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.801 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.534     5.334    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X160Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    vid/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.890ns (25.421%)  route 2.611ns (74.579%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 r  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690     3.042    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.166 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.591    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.715 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.962     4.677    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X160Y134       LUT2 (Prop_lut2_I1_O)        0.124     4.801 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.534     5.334    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.089     9.796    
                         clock uncertainty           -0.072     9.724    
    SLICE_X160Y134       FDSE (Setup_fdse_C_S)       -0.429     9.295    vid/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -5.334    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.766ns (25.465%)  route 2.242ns (74.535%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690     3.042    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.166 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.591    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.715 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.126     4.841    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    vid/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X162Y133       FDRE (Setup_fdre_C_R)       -0.524     9.199    vid/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.766ns (25.465%)  route 2.242ns (74.535%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690     3.042    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.166 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.591    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.715 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.126     4.841    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    vid/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X162Y133       FDRE (Setup_fdre_C_R)       -0.524     9.199    vid/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.766ns (25.465%)  route 2.242ns (74.535%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690     3.042    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.166 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.591    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.715 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.126     4.841    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    vid/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X162Y133       FDRE (Setup_fdre_C_R)       -0.524     9.199    vid/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.766ns (25.465%)  route 2.242ns (74.535%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690     3.042    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.166 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.591    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.715 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.126     4.841    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    vid/inst_dvid/clk_out2
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X162Y133       FDRE (Setup_fdre_C_R)       -0.524     9.199    vid/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.766ns (25.465%)  route 2.242ns (74.535%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 9.706 - 8.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833     1.833    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518     2.351 f  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690     3.042    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124     3.166 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425     3.591    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124     3.715 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.126     4.841    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y133       FDRE                                         r  vid/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.706     9.706    vid/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  vid/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.089     9.795    
                         clock uncertainty           -0.072     9.723    
    SLICE_X163Y133       FDRE (Setup_fdre_C_R)       -0.429     9.294    vid/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  4.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.930%)  route 0.153ns (52.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    vid/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141     0.790 r  vid/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.153     0.943    vid/inst_dvid/shift_clock__0[4]
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism             -0.260     0.662    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063     0.725    vid/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  vid/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     0.940    vid/inst_dvid/shift_clock__0[2]
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059     0.708    vid/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649     0.649    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164     0.813 r  vid/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123     0.936    vid/inst_dvid/shift_clock__0[3]
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922     0.922    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052     0.701    vid/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.759%)  route 0.200ns (52.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    vid/inst_dvid/clk_out2
    SLICE_X163Y133       FDRE                                         r  vid/inst_dvid/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  vid/inst_dvid/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.200     0.984    vid/inst_dvid/shift_blue_reg_n_0_[8]
    SLICE_X161Y133       LUT3 (Prop_lut3_I0_O)        0.042     1.026 r  vid/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.026    vid/inst_dvid/shift_blue[6]
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    vid/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism             -0.257     0.657    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.107     0.764    vid/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.229ns (61.738%)  route 0.142ns (38.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    vid/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  vid/inst_dvid/shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.128     0.772 r  vid/inst_dvid/shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.142     0.914    vid/inst_dvid/shift_blue_reg_n_0_[3]
    SLICE_X161Y136       LUT3 (Prop_lut3_I0_O)        0.101     1.015 r  vid/inst_dvid/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.015    vid/inst_dvid/shift_blue[1]
    SLICE_X161Y136       FDRE                                         r  vid/inst_dvid/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    vid/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  vid/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.107     0.751    vid/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.273%)  route 0.199ns (51.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    vid/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  vid/inst_dvid/shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.199     0.983    vid/inst_dvid/shift_blue_reg_n_0_[4]
    SLICE_X161Y136       LUT3 (Prop_lut3_I0_O)        0.045     1.028 r  vid/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.028    vid/inst_dvid/shift_blue[2]
    SLICE_X161Y136       FDRE                                         r  vid/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    vid/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  vid/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.092     0.751    vid/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.908%)  route 0.202ns (52.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    vid/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  vid/inst_dvid/shift_red_reg[2]/Q
                         net (fo=1, routed)           0.202     0.986    vid/inst_dvid/data1[0]
    SLICE_X160Y134       LUT2 (Prop_lut2_I1_O)        0.045     1.031 r  vid/inst_dvid/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.031    vid/inst_dvid/shift_red[0]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/C
                         clock pessimism             -0.257     0.658    
    SLICE_X160Y134       FDSE (Hold_fdse_C_D)         0.091     0.749    vid/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.643     0.643    vid/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  vid/inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.215     0.999    vid/inst_dvid/data1[4]
    SLICE_X161Y133       LUT3 (Prop_lut3_I0_O)        0.043     1.042 r  vid/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.042    vid/inst_dvid/shift_red[4]
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    vid/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/shift_red_reg[4]/C
                         clock pessimism             -0.271     0.643    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.107     0.750    vid/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.184ns (45.406%)  route 0.221ns (54.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  vid/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.221     1.006    vid/inst_dvid/data1[5]
    SLICE_X160Y134       LUT2 (Prop_lut2_I1_O)        0.043     1.049 r  vid/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.049    vid/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X160Y134       FDSE (Hold_fdse_C_D)         0.107     0.751    vid/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.185ns (45.574%)  route 0.221ns (54.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644     0.644    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDSE (Prop_fdse_C_Q)         0.141     0.785 r  vid/inst_dvid/shift_red_reg[3]/Q
                         net (fo=1, routed)           0.221     1.006    vid/inst_dvid/data1[1]
    SLICE_X160Y134       LUT2 (Prop_lut2_I1_O)        0.044     1.050 r  vid/inst_dvid/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.050    vid/inst_dvid/shift_red[1]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.271     0.644    
    SLICE_X160Y134       FDSE (Hold_fdse_C_D)         0.107     0.751    vid/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    vid/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    vid/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    vid/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    vid/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y133   vid/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y133   vid/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y136   vid/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y133   vid/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y133   vid/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    vid/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.716ns (34.654%)  route 1.350ns (65.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.824     1.824    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.419     2.243 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.817     3.060    vid/inst_dvid/latched_red[0]
    SLICE_X160Y134       LUT2 (Prop_lut2_I0_O)        0.297     3.357 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.534     3.891    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X160Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    vid/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.716ns (34.654%)  route 1.350ns (65.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.824     1.824    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.419     2.243 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.817     3.060    vid/inst_dvid/latched_red[0]
    SLICE_X160Y134       LUT2 (Prop_lut2_I0_O)        0.297     3.357 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.534     3.891    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X160Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    vid/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.716ns (34.654%)  route 1.350ns (65.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.824     1.824    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.419     2.243 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.817     3.060    vid/inst_dvid/latched_red[0]
    SLICE_X160Y134       LUT2 (Prop_lut2_I0_O)        0.297     3.357 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.534     3.891    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X160Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    vid/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.716ns (34.654%)  route 1.350ns (65.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.824     1.824    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.419     2.243 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.817     3.060    vid/inst_dvid/latched_red[0]
    SLICE_X160Y134       LUT2 (Prop_lut2_I0_O)        0.297     3.357 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.534     3.891    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X160Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    vid/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.716ns (34.654%)  route 1.350ns (65.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 9.707 - 8.000 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.824     1.824    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.419     2.243 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.817     3.060    vid/inst_dvid/latched_red[0]
    SLICE_X160Y134       LUT2 (Prop_lut2_I0_O)        0.297     3.357 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.534     3.891    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.707     9.707    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/C
                         clock pessimism             -0.128     9.579    
                         clock uncertainty           -0.215     9.365    
    SLICE_X160Y134       FDSE (Setup_fdse_C_S)       -0.429     8.936    vid/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.773ns (30.318%)  route 1.777ns (69.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.823     1.823    vid/inst_dvid/CLK
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.478     2.301 r  vid/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.777     4.078    vid/inst_dvid/latched_green[2]
    SLICE_X162Y135       LUT3 (Prop_lut3_I2_O)        0.295     4.373 r  vid/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     4.373    vid/inst_dvid/shift_green[2]
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    vid/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_green_reg[2]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X162Y135       FDRE (Setup_fdre_C_D)        0.081     9.447    vid/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.799ns (31.021%)  route 1.777ns (68.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.823     1.823    vid/inst_dvid/CLK
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.478     2.301 r  vid/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.777     4.078    vid/inst_dvid/latched_green[2]
    SLICE_X162Y135       LUT3 (Prop_lut3_I2_O)        0.321     4.399 r  vid/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     4.399    vid/inst_dvid/shift_green[4]
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    vid/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_green_reg[4]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X162Y135       FDRE (Setup_fdre_C_D)        0.118     9.484    vid/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          9.484    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 0.773ns (30.489%)  route 1.762ns (69.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.823     1.823    vid/inst_dvid/CLK
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.478     2.301 r  vid/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           1.762     4.064    vid/inst_dvid/latched_green[2]
    SLICE_X162Y135       LUT3 (Prop_lut3_I2_O)        0.295     4.359 r  vid/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     4.359    vid/inst_dvid/shift_green[6]
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    vid/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_green_reg[6]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X162Y135       FDRE (Setup_fdre_C_D)        0.079     9.445    vid/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.674ns (26.667%)  route 1.853ns (73.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.825     1.825    vid/inst_dvid/CLK
    SLICE_X162Y134       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518     2.343 r  vid/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           1.853     4.197    vid/inst_dvid/latched_green[0]
    SLICE_X162Y135       LUT3 (Prop_lut3_I2_O)        0.156     4.353 r  vid/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     4.353    vid/inst_dvid/shift_green[7]
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    vid/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_green_reg[7]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X162Y135       FDRE (Setup_fdre_C_D)        0.118     9.484    vid/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          9.484    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.642ns (26.136%)  route 1.814ns (73.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 9.708 - 8.000 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     2.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.825     1.825    vid/inst_dvid/CLK
    SLICE_X162Y134       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.518     2.343 r  vid/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           1.814     4.158    vid/inst_dvid/latched_green[0]
    SLICE_X162Y135       LUT3 (Prop_lut3_I2_O)        0.124     4.282 r  vid/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     4.282    vid/inst_dvid/shift_green[3]
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     9.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.637     5.335 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.574     7.909    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     9.708    vid/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_green_reg[3]/C
                         clock pessimism             -0.128     9.580    
                         clock uncertainty           -0.215     9.366    
    SLICE_X162Y135       FDRE (Setup_fdre_C_D)        0.079     9.445    vid/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                  5.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.226ns (32.841%)  route 0.462ns (67.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643     0.643    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.283     1.053    vid/inst_dvid/latched_red[0]
    SLICE_X160Y134       LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.180     1.331    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X160Y134       FDSE (Hold_fdse_C_S)        -0.018     1.191    vid/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.226ns (32.841%)  route 0.462ns (67.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643     0.643    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.283     1.053    vid/inst_dvid/latched_red[0]
    SLICE_X160Y134       LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.180     1.331    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X160Y134       FDSE (Hold_fdse_C_S)        -0.018     1.191    vid/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.226ns (32.841%)  route 0.462ns (67.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643     0.643    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.283     1.053    vid/inst_dvid/latched_red[0]
    SLICE_X160Y134       LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.180     1.331    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X160Y134       FDSE (Hold_fdse_C_S)        -0.018     1.191    vid/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.226ns (32.841%)  route 0.462ns (67.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643     0.643    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.283     1.053    vid/inst_dvid/latched_red[0]
    SLICE_X160Y134       LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.180     1.331    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X160Y134       FDSE (Hold_fdse_C_S)        -0.018     1.191    vid/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.226ns (32.841%)  route 0.462ns (67.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643     0.643    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.283     1.053    vid/inst_dvid/latched_red[0]
    SLICE_X160Y134       LUT2 (Prop_lut2_I0_O)        0.098     1.151 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.180     1.331    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.915     0.915    vid/inst_dvid/clk_out2
    SLICE_X160Y134       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.080     0.995    
                         clock uncertainty            0.215     1.209    
    SLICE_X160Y134       FDSE (Hold_fdse_C_S)        -0.018     1.191    vid/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.910%)  route 0.626ns (77.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.640     0.640    vid/inst_dvid/CLK
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.141     0.781 r  vid/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.626     1.406    vid/inst_dvid/latched_blue[0]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.045     1.451 r  vid/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.451    vid/inst_dvid/shift_blue[0]
    SLICE_X161Y136       FDRE                                         r  vid/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    vid/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  vid/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.091     1.301    vid/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.185ns (21.454%)  route 0.677ns (78.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643     0.643    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  vid/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.677     1.461    vid/inst_dvid/latched_blue[4]
    SLICE_X161Y133       LUT3 (Prop_lut3_I2_O)        0.044     1.505 r  vid/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.505    vid/inst_dvid/shift_blue[6]
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    vid/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.107     1.315    vid/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.632%)  route 0.674ns (78.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.644     0.644    vid/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  vid/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  vid/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=1, routed)           0.674     1.458    vid/inst_dvid/latched_blue[2]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.045     1.503 r  vid/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.503    vid/inst_dvid/shift_blue[2]
    SLICE_X161Y136       FDRE                                         r  vid/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    vid/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  vid/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.092     1.302    vid/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.227ns (25.804%)  route 0.653ns (74.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643     0.643    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.128     0.771 r  vid/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.653     1.423    vid/inst_dvid/latched_blue[1]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.099     1.522 r  vid/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.522    vid/inst_dvid/shift_blue[7]
    SLICE_X161Y136       FDRE                                         r  vid/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916     0.916    vid/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  vid/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.080     0.996    
                         clock uncertainty            0.215     1.210    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.107     1.317    vid/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.545%)  route 0.677ns (78.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.643     0.643    vid/inst_dvid/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y133       FDRE (Prop_fdre_C_Q)         0.141     0.784 r  vid/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.677     1.461    vid/inst_dvid/latched_blue[4]
    SLICE_X161Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.506 r  vid/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.506    vid/inst_dvid/shift_blue[4]
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.914     0.914    vid/inst_dvid/clk_out2
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.080     0.994    
                         clock uncertainty            0.215     1.208    
    SLICE_X161Y133       FDRE (Hold_fdre_C_D)         0.091     1.299    vid/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.206    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            triggerT_stepper/process_q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.748ns  (logic 1.563ns (12.258%)  route 11.185ns (87.742%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=4, routed)           8.422     9.506    triggerT_stepper/btn_IBUF[1]
    SLICE_X156Y120       LUT2 (Prop_lut2_I1_O)        0.152     9.658 r  triggerT_stepper/process_q[10]_i_4__0/O
                         net (fo=1, routed)           1.037    10.695    triggerT_stepper/debouncer/process_q_reg[1]
    SLICE_X154Y120       LUT6 (Prop_lut6_I1_O)        0.326    11.021 r  triggerT_stepper/debouncer/process_q[10]_i_1/O
                         net (fo=10, routed)          1.727    12.748    triggerT_stepper/debouncer_n_0
    SLICE_X154Y119       FDRE                                         r  triggerT_stepper/process_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            triggerT_stepper/process_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.748ns  (logic 1.563ns (12.258%)  route 11.185ns (87.742%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=4, routed)           8.422     9.506    triggerT_stepper/btn_IBUF[1]
    SLICE_X156Y120       LUT2 (Prop_lut2_I1_O)        0.152     9.658 r  triggerT_stepper/process_q[10]_i_4__0/O
                         net (fo=1, routed)           1.037    10.695    triggerT_stepper/debouncer/process_q_reg[1]
    SLICE_X154Y120       LUT6 (Prop_lut6_I1_O)        0.326    11.021 r  triggerT_stepper/debouncer/process_q[10]_i_1/O
                         net (fo=10, routed)          1.727    12.748    triggerT_stepper/debouncer_n_0
    SLICE_X154Y119       FDRE                                         r  triggerT_stepper/process_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            triggerT_stepper/process_q_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.748ns  (logic 1.563ns (12.258%)  route 11.185ns (87.742%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=4, routed)           8.422     9.506    triggerT_stepper/btn_IBUF[1]
    SLICE_X156Y120       LUT2 (Prop_lut2_I1_O)        0.152     9.658 r  triggerT_stepper/process_q[10]_i_4__0/O
                         net (fo=1, routed)           1.037    10.695    triggerT_stepper/debouncer/process_q_reg[1]
    SLICE_X154Y120       LUT6 (Prop_lut6_I1_O)        0.326    11.021 r  triggerT_stepper/debouncer/process_q[10]_i_1/O
                         net (fo=10, routed)          1.727    12.748    triggerT_stepper/debouncer_n_0
    SLICE_X154Y119       FDRE                                         r  triggerT_stepper/process_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            triggerV_stepper/process_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.529ns  (logic 1.547ns (12.351%)  route 10.981ns (87.649%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.509    10.578    triggerV_stepper/btn_IBUF[0]
    SLICE_X152Y131       LUT3 (Prop_lut3_I0_O)        0.150    10.728 r  triggerV_stepper/process_q[10]_i_8/O
                         net (fo=1, routed)           0.974    11.702    triggerV_stepper/debouncer/process_q_reg[1]_2
    SLICE_X152Y129       LUT6 (Prop_lut6_I4_O)        0.328    12.030 r  triggerV_stepper/debouncer/process_q[10]_i_2/O
                         net (fo=10, routed)          0.498    12.529    triggerV_stepper/debouncer_n_0
    SLICE_X152Y127       FDRE                                         r  triggerV_stepper/process_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            triggerV_stepper/process_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.397ns  (logic 1.547ns (12.483%)  route 10.849ns (87.517%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.509    10.578    triggerV_stepper/btn_IBUF[0]
    SLICE_X152Y131       LUT3 (Prop_lut3_I0_O)        0.150    10.728 r  triggerV_stepper/process_q[10]_i_8/O
                         net (fo=1, routed)           0.974    11.702    triggerV_stepper/debouncer/process_q_reg[1]_2
    SLICE_X152Y129       LUT6 (Prop_lut6_I4_O)        0.328    12.030 r  triggerV_stepper/debouncer/process_q[10]_i_2/O
                         net (fo=10, routed)          0.366    12.397    triggerV_stepper/debouncer_n_0
    SLICE_X153Y128       FDSE                                         r  triggerV_stepper/process_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            triggerV_stepper/process_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.397ns  (logic 1.547ns (12.483%)  route 10.849ns (87.517%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.509    10.578    triggerV_stepper/btn_IBUF[0]
    SLICE_X152Y131       LUT3 (Prop_lut3_I0_O)        0.150    10.728 r  triggerV_stepper/process_q[10]_i_8/O
                         net (fo=1, routed)           0.974    11.702    triggerV_stepper/debouncer/process_q_reg[1]_2
    SLICE_X152Y129       LUT6 (Prop_lut6_I4_O)        0.328    12.030 r  triggerV_stepper/debouncer/process_q[10]_i_2/O
                         net (fo=10, routed)          0.366    12.397    triggerV_stepper/debouncer_n_0
    SLICE_X152Y128       FDRE                                         r  triggerV_stepper/process_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            triggerV_stepper/process_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.397ns  (logic 1.547ns (12.483%)  route 10.849ns (87.517%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.509    10.578    triggerV_stepper/btn_IBUF[0]
    SLICE_X152Y131       LUT3 (Prop_lut3_I0_O)        0.150    10.728 r  triggerV_stepper/process_q[10]_i_8/O
                         net (fo=1, routed)           0.974    11.702    triggerV_stepper/debouncer/process_q_reg[1]_2
    SLICE_X152Y129       LUT6 (Prop_lut6_I4_O)        0.328    12.030 r  triggerV_stepper/debouncer/process_q[10]_i_2/O
                         net (fo=10, routed)          0.366    12.397    triggerV_stepper/debouncer_n_0
    SLICE_X153Y128       FDSE                                         r  triggerV_stepper/process_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            triggerV_stepper/process_q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.397ns  (logic 1.547ns (12.483%)  route 10.849ns (87.517%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.509    10.578    triggerV_stepper/btn_IBUF[0]
    SLICE_X152Y131       LUT3 (Prop_lut3_I0_O)        0.150    10.728 r  triggerV_stepper/process_q[10]_i_8/O
                         net (fo=1, routed)           0.974    11.702    triggerV_stepper/debouncer/process_q_reg[1]_2
    SLICE_X152Y129       LUT6 (Prop_lut6_I4_O)        0.328    12.030 r  triggerV_stepper/debouncer/process_q[10]_i_2/O
                         net (fo=10, routed)          0.366    12.397    triggerV_stepper/debouncer_n_0
    SLICE_X153Y128       FDRE                                         r  triggerV_stepper/process_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            triggerV_stepper/process_q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.397ns  (logic 1.547ns (12.483%)  route 10.849ns (87.517%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.509    10.578    triggerV_stepper/btn_IBUF[0]
    SLICE_X152Y131       LUT3 (Prop_lut3_I0_O)        0.150    10.728 r  triggerV_stepper/process_q[10]_i_8/O
                         net (fo=1, routed)           0.974    11.702    triggerV_stepper/debouncer/process_q_reg[1]_2
    SLICE_X152Y129       LUT6 (Prop_lut6_I4_O)        0.328    12.030 r  triggerV_stepper/debouncer/process_q[10]_i_2/O
                         net (fo=10, routed)          0.366    12.397    triggerV_stepper/debouncer_n_0
    SLICE_X152Y128       FDRE                                         r  triggerV_stepper/process_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            triggerV_stepper/process_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.397ns  (logic 1.547ns (12.483%)  route 10.849ns (87.517%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.509    10.578    triggerV_stepper/btn_IBUF[0]
    SLICE_X152Y131       LUT3 (Prop_lut3_I0_O)        0.150    10.728 r  triggerV_stepper/process_q[10]_i_8/O
                         net (fo=1, routed)           0.974    11.702    triggerV_stepper/debouncer/process_q_reg[1]_2
    SLICE_X152Y129       LUT6 (Prop_lut6_I4_O)        0.328    12.030 r  triggerV_stepper/debouncer/process_q[10]_i_2/O
                         net (fo=10, routed)          0.366    12.397    triggerV_stepper/debouncer_n_0
    SLICE_X152Y128       FDRE                                         r  triggerV_stepper/process_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 triggerV_stepper/prev_up_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            triggerV_stepper/is_debouncing_up_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y131       FDRE                         0.000     0.000 r  triggerV_stepper/prev_up_reg/C
    SLICE_X153Y131       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  triggerV_stepper/prev_up_reg/Q
                         net (fo=2, routed)           0.065     0.206    triggerV_stepper/debouncer/prev_up
    SLICE_X152Y131       LUT5 (Prop_lut5_I4_O)        0.045     0.251 r  triggerV_stepper/debouncer/is_debouncing_up_i_1/O
                         net (fo=1, routed)           0.000     0.251    triggerV_stepper/debouncer_n_1
    SLICE_X152Y131       FDRE                                         r  triggerV_stepper/is_debouncing_up_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triggerT_stepper/prev_up_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            triggerT_stepper/is_debouncing_up_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y118       FDRE                         0.000     0.000 r  triggerT_stepper/prev_up_reg/C
    SLICE_X155Y118       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  triggerT_stepper/prev_up_reg/Q
                         net (fo=2, routed)           0.102     0.243    triggerT_stepper/debouncer/prev_up
    SLICE_X154Y118       LUT5 (Prop_lut5_I4_O)        0.045     0.288 r  triggerT_stepper/debouncer/is_debouncing_up_i_1__0/O
                         net (fo=1, routed)           0.000     0.288    triggerT_stepper/debouncer_n_1
    SLICE_X154Y118       FDRE                                         r  triggerT_stepper/is_debouncing_up_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triggerV_stepper/prev_down_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            triggerV_stepper/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y131       FDRE                         0.000     0.000 r  triggerV_stepper/prev_down_reg/C
    SLICE_X153Y131       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  triggerV_stepper/prev_down_reg/Q
                         net (fo=2, routed)           0.069     0.197    triggerV_stepper/prev_down
    SLICE_X153Y131       LUT6 (Prop_lut6_I3_O)        0.099     0.296 r  triggerV_stepper/counter_reset_i_1/O
                         net (fo=1, routed)           0.000     0.296    triggerV_stepper/counter_reset_i_1_n_0
    SLICE_X153Y131       FDRE                                         r  triggerV_stepper/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triggerT_stepper/counter_reset_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            triggerT_stepper/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y120       FDRE                         0.000     0.000 r  triggerT_stepper/counter_reset_reg/C
    SLICE_X153Y120       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  triggerT_stepper/counter_reset_reg/Q
                         net (fo=2, routed)           0.114     0.255    triggerT_stepper/counter_reset_reg_n_0
    SLICE_X153Y120       LUT6 (Prop_lut6_I5_O)        0.045     0.300 r  triggerT_stepper/counter_reset_i_1__0/O
                         net (fo=1, routed)           0.000     0.300    triggerT_stepper/counter_reset_i_1__0_n_0
    SLICE_X153Y120       FDRE                                         r  triggerT_stepper/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triggerV_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            triggerV_stepper/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y128       FDSE                         0.000     0.000 r  triggerV_stepper/process_q_reg[2]/C
    SLICE_X153Y128       FDSE (Prop_fdse_C_Q)         0.141     0.141 r  triggerV_stepper/process_q_reg[2]/Q
                         net (fo=12, routed)          0.121     0.262    triggerV_stepper/process_q_reg[2]
    SLICE_X152Y128       LUT4 (Prop_lut4_I1_O)        0.048     0.310 r  triggerV_stepper/process_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.310    triggerV_stepper/p_0_in[3]
    SLICE_X152Y128       FDRE                                         r  triggerV_stepper/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triggerT_stepper/process_q_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            triggerT_stepper/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.128ns (40.033%)  route 0.192ns (59.967%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y120       FDSE                         0.000     0.000 r  triggerT_stepper/process_q_reg[4]/C
    SLICE_X157Y120       FDSE (Prop_fdse_C_Q)         0.128     0.128 r  triggerT_stepper/process_q_reg[4]/Q
                         net (fo=10, routed)          0.192     0.320    triggerT_stepper/process_q_reg[4]
    SLICE_X156Y121       FDRE                                         r  triggerT_stepper/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triggerV_stepper/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            triggerV_stepper/q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.164ns (50.709%)  route 0.159ns (49.291%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y129       FDRE                         0.000     0.000 r  triggerV_stepper/process_q_reg[10]/C
    SLICE_X154Y129       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  triggerV_stepper/process_q_reg[10]/Q
                         net (fo=4, routed)           0.159     0.323    triggerV_stepper/process_q_reg[10]
    SLICE_X155Y128       FDRE                                         r  triggerV_stepper/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triggerV_stepper/process_q_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            triggerV_stepper/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y128       FDSE                         0.000     0.000 r  triggerV_stepper/process_q_reg[4]/C
    SLICE_X153Y128       FDSE (Prop_fdse_C_Q)         0.128     0.128 r  triggerV_stepper/process_q_reg[4]/Q
                         net (fo=10, routed)          0.099     0.227    triggerV_stepper/process_q_reg[4]
    SLICE_X153Y128       LUT6 (Prop_lut6_I5_O)        0.099     0.326 r  triggerV_stepper/process_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.326    triggerV_stepper/p_0_in[5]
    SLICE_X153Y128       FDRE                                         r  triggerV_stepper/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triggerT_stepper/process_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            triggerT_stepper/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.308%)  route 0.144ns (43.692%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y120       FDRE                         0.000     0.000 r  triggerT_stepper/process_q_reg[3]/C
    SLICE_X156Y120       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  triggerT_stepper/process_q_reg[3]/Q
                         net (fo=11, routed)          0.144     0.285    triggerT_stepper/process_q_reg[3]
    SLICE_X157Y120       LUT6 (Prop_lut6_I4_O)        0.045     0.330 r  triggerT_stepper/process_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.330    triggerT_stepper/p_0_in[5]
    SLICE_X157Y120       FDRE                                         r  triggerT_stepper/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triggerT_stepper/process_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            triggerT_stepper/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.189ns (56.872%)  route 0.143ns (43.128%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y120       FDRE                         0.000     0.000 r  triggerT_stepper/process_q_reg[3]/C
    SLICE_X156Y120       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  triggerT_stepper/process_q_reg[3]/Q
                         net (fo=11, routed)          0.143     0.284    triggerT_stepper/process_q_reg[3]
    SLICE_X157Y120       LUT5 (Prop_lut5_I3_O)        0.048     0.332 r  triggerT_stepper/process_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    triggerT_stepper/p_0_in[4]
    SLICE_X157Y120       FDSE                                         r  triggerT_stepper/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     6.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     8.201 r  vid/OBUFDS_green/OB
                         net (fo=0)                   0.000     8.201    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     6.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     8.201 r  vid/OBUFDS_red/OB
                         net (fo=0)                   0.000     8.201    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     6.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     5.831    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     6.303 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     6.304    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     8.200 r  vid/OBUFDS_green/O
                         net (fo=0)                   0.000     8.200    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     6.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     5.832    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     6.304 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     6.305    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     8.200 r  vid/OBUFDS_red/O
                         net (fo=0)                   0.000     8.200    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     6.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     8.193 r  vid/OBUFDS_blue/OB
                         net (fo=0)                   0.000     8.193    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     6.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     5.835    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     6.307 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     6.308    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     8.192 r  vid/OBUFDS_blue/O
                         net (fo=0)                   0.000     8.192    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     6.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     8.179 r  vid/OBUFDS_clock/OB
                         net (fo=0)                   0.000     8.179    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     6.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.900     1.207 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.697     3.904    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.000 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     5.838    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     6.310 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     6.311    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     8.178 r  vid/OBUFDS_clock/O
                         net (fo=0)                   0.000     8.178    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     1.634 r  vid/OBUFDS_clock/O
                         net (fo=0)                   0.000     1.634    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640     0.640    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.177     0.817 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     0.818    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     1.635 r  vid/OBUFDS_clock/OB
                         net (fo=0)                   0.000     1.635    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     1.648 r  vid/OBUFDS_blue/O
                         net (fo=0)                   0.000     1.648    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.638     0.638    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.177     0.815 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     0.816    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     1.649 r  vid/OBUFDS_blue/OB
                         net (fo=0)                   0.000     1.649    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     1.657 r  vid/OBUFDS_red/O
                         net (fo=0)                   0.000     1.657    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     0.814    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     1.658 r  vid/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.658    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     1.659 r  vid/OBUFDS_green/O
                         net (fo=0)                   0.000     1.659    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636     0.636    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.177     0.813 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     0.814    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     1.660 r  vid/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.660    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          2.106     7.106    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900     2.207 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697     4.904    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  vid/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           2.106     7.106    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683    -0.938 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912    -0.026    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     0.745    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.237ns  (logic 1.700ns (12.843%)  route 11.537ns (87.157%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.169     9.249    vid/Inst_vga/vga_signal_gen/sw_IBUF[0]
    SLICE_X158Y127       LUT3 (Prop_lut3_I2_O)        0.124     9.373 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.843    10.215    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I1_O)        0.124    10.339 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.589    10.929    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124    11.053 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_2/O
                         net (fo=10, routed)          1.362    12.415    vid/Inst_vga/vga_signal_gen/position_reg[col][0]_0
    SLICE_X160Y132       LUT5 (Prop_lut5_I1_O)        0.124    12.539 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_2__1/O
                         net (fo=1, routed)           0.574    13.113    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_1
    SLICE_X160Y131       LUT6 (Prop_lut6_I0_O)        0.124    13.237 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    13.237    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X160Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     1.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.703     1.703    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.990ns  (logic 1.924ns (14.811%)  route 11.066ns (85.189%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.169     9.249    vid/Inst_vga/vga_signal_gen/sw_IBUF[0]
    SLICE_X158Y127       LUT3 (Prop_lut3_I2_O)        0.124     9.373 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.843    10.215    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I1_O)        0.124    10.339 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.307    10.647    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124    10.771 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_3__0/O
                         net (fo=10, routed)          1.060    11.831    vid/Inst_vga/vga_signal_gen/position_reg[col][0]_1
    SLICE_X160Y132       LUT2 (Prop_lut2_I1_O)        0.118    11.949 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_3/O
                         net (fo=6, routed)           0.688    12.636    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_3__0_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I4_O)        0.354    12.990 r  vid/Inst_vga/vga_signal_gen/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    12.990    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     1.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.706     1.706    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.962ns  (logic 1.896ns (14.627%)  route 11.066ns (85.373%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.169     9.249    vid/Inst_vga/vga_signal_gen/sw_IBUF[0]
    SLICE_X158Y127       LUT3 (Prop_lut3_I2_O)        0.124     9.373 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.843    10.215    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I1_O)        0.124    10.339 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.307    10.647    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124    10.771 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_3__0/O
                         net (fo=10, routed)          1.060    11.831    vid/Inst_vga/vga_signal_gen/position_reg[col][0]_1
    SLICE_X160Y132       LUT2 (Prop_lut2_I1_O)        0.118    11.949 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_3/O
                         net (fo=6, routed)           0.688    12.636    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_3__0_0
    SLICE_X160Y133       LUT5 (Prop_lut5_I4_O)        0.326    12.962 r  vid/Inst_vga/vga_signal_gen/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    12.962    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]_0
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     1.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.706     1.706    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.940ns  (logic 1.896ns (14.653%)  route 11.044ns (85.347%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.169     9.249    vid/Inst_vga/vga_signal_gen/sw_IBUF[0]
    SLICE_X158Y127       LUT3 (Prop_lut3_I2_O)        0.124     9.373 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.843    10.215    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I1_O)        0.124    10.339 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.307    10.647    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124    10.771 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_3__0/O
                         net (fo=10, routed)          1.060    11.831    vid/Inst_vga/vga_signal_gen/position_reg[col][0]_1
    SLICE_X160Y132       LUT2 (Prop_lut2_I1_O)        0.118    11.949 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_3/O
                         net (fo=6, routed)           0.665    12.614    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X160Y131       LUT5 (Prop_lut5_I1_O)        0.326    12.940 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    12.940    vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1_n_0
    SLICE_X160Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     1.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.703     1.703    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.829ns  (logic 1.606ns (12.519%)  route 11.223ns (87.481%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT6=2)
  Clock Path Skew:        1.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.169     9.249    vid/Inst_vga/vga_signal_gen/sw_IBUF[0]
    SLICE_X158Y127       LUT3 (Prop_lut3_I2_O)        0.124     9.373 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.843    10.215    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I1_O)        0.124    10.339 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.589    10.929    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124    11.053 f  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_2/O
                         net (fo=10, routed)          0.993    12.046    vid/Inst_vga/vga_signal_gen/position_reg[col][0]_0
    SLICE_X161Y130       LUT3 (Prop_lut3_I2_O)        0.154    12.200 r  vid/Inst_vga/vga_signal_gen/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.629    12.829    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     1.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.702     1.702    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.780ns  (logic 1.896ns (14.836%)  route 10.884ns (85.164%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.169     9.249    vid/Inst_vga/vga_signal_gen/sw_IBUF[0]
    SLICE_X158Y127       LUT3 (Prop_lut3_I2_O)        0.124     9.373 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.843    10.215    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I1_O)        0.124    10.339 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.307    10.647    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124    10.771 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_3__0/O
                         net (fo=10, routed)          1.060    11.831    vid/Inst_vga/vga_signal_gen/position_reg[col][0]_1
    SLICE_X160Y132       LUT2 (Prop_lut2_I1_O)        0.118    11.949 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_3/O
                         net (fo=6, routed)           0.505    12.454    vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I1_O)        0.326    12.780 r  vid/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.780    vid/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__1_n_0
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     1.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.705     1.705    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.767ns  (logic 2.036ns (15.947%)  route 10.731ns (84.053%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.169     9.249    vid/Inst_vga/vga_signal_gen/sw_IBUF[0]
    SLICE_X158Y127       LUT2 (Prop_lut2_I0_O)        0.116     9.365 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_7__1/O
                         net (fo=2, routed)           0.485     9.850    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_7__1_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I5_O)        0.328    10.178 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1/O
                         net (fo=3, routed)           0.899    11.077    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_4__1_n_0
    SLICE_X159Y127       LUT5 (Prop_lut5_I1_O)        0.152    11.229 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_2/O
                         net (fo=9, routed)           1.178    12.407    vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]_0
    SLICE_X161Y131       LUT4 (Prop_lut4_I2_O)        0.360    12.767 r  vid/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.767    vid/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__0_n_0
    SLICE_X161Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     1.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.703     1.703    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.674ns  (logic 1.936ns (15.276%)  route 10.738ns (84.724%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.169     9.249    vid/Inst_vga/vga_signal_gen/sw_IBUF[0]
    SLICE_X158Y127       LUT3 (Prop_lut3_I2_O)        0.124     9.373 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.843    10.215    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I1_O)        0.124    10.339 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.307    10.647    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124    10.771 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_3__0/O
                         net (fo=10, routed)          1.129    11.900    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_0
    SLICE_X162Y132       LUT5 (Prop_lut5_I0_O)        0.153    12.053 f  vid/inst_dvid/TDMS_encoder_green/encoded[9]_i_3/O
                         net (fo=1, routed)           0.289    12.343    vid/inst_dvid/TDMS_encoder_green/encoded[9]_i_3_n_0
    SLICE_X162Y132       LUT5 (Prop_lut5_I4_O)        0.331    12.674 r  vid/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    12.674    vid/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     1.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.705     1.705    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.664ns  (logic 1.896ns (14.972%)  route 10.768ns (85.028%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.169     9.249    vid/Inst_vga/vga_signal_gen/sw_IBUF[0]
    SLICE_X158Y127       LUT3 (Prop_lut3_I2_O)        0.124     9.373 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.843    10.215    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I1_O)        0.124    10.339 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.307    10.647    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124    10.771 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_3__0/O
                         net (fo=10, routed)          1.060    11.831    vid/Inst_vga/vga_signal_gen/position_reg[col][0]_1
    SLICE_X160Y132       LUT2 (Prop_lut2_I1_O)        0.118    11.949 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_3/O
                         net (fo=6, routed)           0.389    12.338    vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]_0
    SLICE_X161Y132       LUT6 (Prop_lut6_I1_O)        0.326    12.664 r  vid/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.664    vid/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     1.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.705     1.705    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.628ns  (logic 1.896ns (15.014%)  route 10.732ns (84.986%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        1.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           8.169     9.249    vid/Inst_vga/vga_signal_gen/sw_IBUF[0]
    SLICE_X158Y127       LUT3 (Prop_lut3_I2_O)        0.124     9.373 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24/O
                         net (fo=1, routed)           0.843    10.215    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_24_n_0
    SLICE_X158Y127       LUT6 (Prop_lut6_I1_O)        0.124    10.339 r  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11/O
                         net (fo=2, routed)           0.307    10.647    vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_11_n_0
    SLICE_X163Y127       LUT6 (Prop_lut6_I5_O)        0.124    10.771 f  vid/Inst_vga/vga_signal_gen/dc_bias[3]_i_3__0/O
                         net (fo=10, routed)          1.060    11.831    vid/Inst_vga/vga_signal_gen/position_reg[col][0]_1
    SLICE_X160Y132       LUT2 (Prop_lut2_I1_O)        0.118    11.949 r  vid/Inst_vga/vga_signal_gen/dc_bias[2]_i_3/O
                         net (fo=6, routed)           0.353    12.302    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]_0
    SLICE_X161Y131       LUT6 (Prop_lut6_I4_O)        0.326    12.628 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    12.628    vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1_n_0
    SLICE_X161Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.972     1.972    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    -2.665 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    -0.091    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          1.703     1.703    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.231ns (15.633%)  route 1.246ns (84.367%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.106     1.291    vid/Inst_vga/vga_signal_gen/col_counter/reset_n_IBUF
    SLICE_X161Y128       LUT2 (Prop_lut2_I0_O)        0.045     1.336 r  vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.141     1.477    vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.909     0.909    vid/Inst_vga/vga_signal_gen/col_counter/CLK
    SLICE_X161Y128       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.231ns (15.633%)  route 1.246ns (84.367%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.106     1.291    vid/Inst_vga/vga_signal_gen/col_counter/reset_n_IBUF
    SLICE_X161Y128       LUT2 (Prop_lut2_I0_O)        0.045     1.336 r  vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.141     1.477    vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.909     0.909    vid/Inst_vga/vga_signal_gen/col_counter/CLK
    SLICE_X161Y128       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.231ns (15.633%)  route 1.246ns (84.367%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.106     1.291    vid/Inst_vga/vga_signal_gen/col_counter/reset_n_IBUF
    SLICE_X161Y128       LUT2 (Prop_lut2_I0_O)        0.045     1.336 r  vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.141     1.477    vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.909     0.909    vid/Inst_vga/vga_signal_gen/col_counter/CLK
    SLICE_X161Y128       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.231ns (15.633%)  route 1.246ns (84.367%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.106     1.291    vid/Inst_vga/vga_signal_gen/col_counter/reset_n_IBUF
    SLICE_X161Y128       LUT2 (Prop_lut2_I0_O)        0.045     1.336 r  vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.141     1.477    vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X161Y128       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.909     0.909    vid/Inst_vga/vga_signal_gen/col_counter/CLK
    SLICE_X161Y128       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.231ns (15.587%)  route 1.250ns (84.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.106     1.291    vid/Inst_vga/vga_signal_gen/col_counter/reset_n_IBUF
    SLICE_X161Y128       LUT2 (Prop_lut2_I0_O)        0.045     1.336 r  vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.145     1.481    vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X160Y128       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.909     0.909    vid/Inst_vga/vga_signal_gen/col_counter/CLK
    SLICE_X160Y128       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.231ns (14.670%)  route 1.343ns (85.330%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.106     1.291    vid/Inst_vga/vga_signal_gen/col_counter/reset_n_IBUF
    SLICE_X161Y128       LUT2 (Prop_lut2_I0_O)        0.045     1.336 r  vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.238     1.574    vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X163Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.908     0.908    vid/Inst_vga/vga_signal_gen/col_counter/CLK
    SLICE_X163Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.231ns (14.670%)  route 1.343ns (85.330%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.106     1.291    vid/Inst_vga/vga_signal_gen/col_counter/reset_n_IBUF
    SLICE_X161Y128       LUT2 (Prop_lut2_I0_O)        0.045     1.336 r  vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.238     1.574    vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X162Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.908     0.908    vid/Inst_vga/vga_signal_gen/col_counter/CLK
    SLICE_X162Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.231ns (14.670%)  route 1.343ns (85.330%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.106     1.291    vid/Inst_vga/vga_signal_gen/col_counter/reset_n_IBUF
    SLICE_X161Y128       LUT2 (Prop_lut2_I0_O)        0.045     1.336 r  vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.238     1.574    vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X162Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.908     0.908    vid/Inst_vga/vga_signal_gen/col_counter/CLK
    SLICE_X162Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.231ns (14.670%)  route 1.343ns (85.330%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.106     1.291    vid/Inst_vga/vga_signal_gen/col_counter/reset_n_IBUF
    SLICE_X161Y128       LUT2 (Prop_lut2_I0_O)        0.045     1.336 r  vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.238     1.574    vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X162Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.908     0.908    vid/Inst_vga/vga_signal_gen/col_counter/CLK
    SLICE_X162Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.231ns (14.670%)  route 1.343ns (85.330%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.106     1.291    vid/Inst_vga/vga_signal_gen/col_counter/reset_n_IBUF
    SLICE_X161Y128       LUT2 (Prop_lut2_I0_O)        0.045     1.336 r  vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.238     1.574    vid/Inst_vga/vga_signal_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X162Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.022     1.022    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=87, routed)          0.908     0.908    vid/Inst_vga/vga_signal_gen/col_counter/CLK
    SLICE_X162Y127       FDRE                                         r  vid/Inst_vga/vga_signal_gen/col_counter/processQ_reg[9]/C





