;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	JMP -1, @-20
	SUB 0, @100
	ADD #2, 30
	CMP 12, @10
	JMN @400, 1
	SLT 0, 10
	SLT 0, 10
	CMP -240, 0
	CMP @121, 103
	SUB #400, 1
	JMP 0, 100
	CMP #400, 0
	SLT 0, 10
	DJN -1, @-20
	SUB @121, 103
	SUB -240, 0
	CMP 0, 10
	CMP -240, 0
	ADD #205, @140
	DJN -1, @-20
	SLT 210, 30
	SUB #400, 1
	SUB #400, 0
	SUB #401, 1
	DAT #0, #100
	JMZ 0, 170
	SUB 0, @100
	ADD 270, 60
	SUB <-240, 4
	SPL 0, <402
	ADD #205, @140
	SPL 0, 10
	ADD 30, 9
	ADD #205, @140
	CMP <0, @2
	SUB @121, 103
	MOV -7, <-28
	ADD #205, @140
	SPL 0, 10
	MOV <-7, <-20
	SPL @300, 90
	CMP -207, <-120
	SLT 0, 10
	SPL 0, <402
	CMP -207, <-120
	JMP 0, 100
	SLT 0, 10
	DJN -1, @-20
