Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jun 25 08:22:13 2025
| Host         : LPV-CASA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file codesign_vivado_bd_wrapper_control_sets_placed.rpt
| Design       : codesign_vivado_bd_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    69 |
|    Minimum number of control sets                        |    69 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    69 |
| >= 0 to < 4        |    31 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           31 |
| No           | No                    | Yes                    |              27 |            8 |
| No           | Yes                   | No                     |              60 |           34 |
| Yes          | No                    | No                     |             272 |           44 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             298 |           81 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                                                                                  Enable Signal                                                                                 |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                2 |              2 |         1.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[112]_i_1_n_0 |                                                                                                                                                                   |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[112]_i_1_n_0 |                                                                                                                                                                   |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_read[1]_i_1_n_0                                       | codesign_vivado_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                       |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                   |                2 |              2 |         1.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg_n_0_[0] |                2 |              2 |         1.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                           |                                                                                                                                                                   |                2 |              2 |         1.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                            | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[1]_i_1_n_0                                           | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                            | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_start_addr_align[1]_i_1_n_0                                   | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/FSM_sequential_state_write[1]_i_1_n_0                                      | codesign_vivado_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                       |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/axi_araddr[3]_i_1_n_0                                                      |                                                                                                                                                                   |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/axi_awaddr                                                                 | codesign_vivado_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                       |                1 |              2 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                          | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |              3 |         1.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                    | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr                                                          | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                           | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                           | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                             |                1 |              4 |         4.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/rst_ps8_0_96M/U0/EXT_LPF/lpf_int                                                                                                             |                1 |              4 |         4.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                          | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              4 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                       |                3 |              5 |         1.67 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                           | codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                 |                2 |              6 |         3.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/rst_ps8_0_96M/U0/SEQ/seq_cnt_en                                                                                                                           | codesign_vivado_bd_i/rst_ps8_0_96M/U0/SEQ/seq_clr                                                                                                                 |                2 |              6 |         3.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rvalid_i                                                   | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              8 |         8.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                          | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              8 |         8.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/p_1_in[15]                                                                 | codesign_vivado_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                       |                3 |              8 |         2.67 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                4 |              8 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                               | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                4 |              8 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[15]_i_1_n_0                                                              | codesign_vivado_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                       |                2 |              8 |         4.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[23]_i_1_n_0                                                              | codesign_vivado_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                       |                3 |              8 |         2.67 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[31]_i_1_n_0                                                              | codesign_vivado_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                       |                3 |              8 |         2.67 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/b[7]_i_1_n_0                                                               | codesign_vivado_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                       |                3 |              8 |         2.67 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/p_1_in[23]                                                                 | codesign_vivado_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                       |                3 |              8 |         2.67 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/p_1_in[7]                                                                  | codesign_vivado_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                       |                3 |              8 |         2.67 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi4_half_adder_1/inst/axi4_half_adder_slave_lite_v1_0_S00_AXI_Half_Adder_inst/p_1_in[30]                                                                 | codesign_vivado_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                       |                3 |              8 |         2.67 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_buser                                                          | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                    |                3 |              9 |         3.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                 | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              9 |         4.50 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                7 |             10 |         1.43 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                7 |             12 |         1.71 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[3]_i_1_n_0                                             | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                6 |             12 |         2.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[3]_i_1_n_0                                               | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                7 |             12 |         1.71 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                           |                                                                                                                                                                   |                4 |             16 |         4.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                           |                                                                                                                                                                   |                3 |             16 |         5.33 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                               | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                4 |             16 |         4.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                     | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                4 |             16 |         4.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                | codesign_vivado_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                     |                8 |             27 |         3.38 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[50]_i_1_n_0   |                                                                                                                                                                   |               12 |             32 |         2.67 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                        | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                8 |             32 |         4.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[51]_i_1_n_0   |                                                                                                                                                                   |                9 |             36 |         4.00 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1132]_i_1__0_n_0                                                                    |                                                                                                                                                                   |                9 |             41 |         4.56 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                      |                                                                                                                                                                   |                9 |             41 |         4.56 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                      |                                                                                                                                                                   |                7 |             41 |         5.86 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1132]_i_1_n_0                                                                       |                                                                                                                                                                   |                7 |             41 |         5.86 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                         | codesign_vivado_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |               15 |             51 |         3.40 |
|  codesign_vivado_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0_BUFG |                                                                                                                                                                                |                                                                                                                                                                   |               32 |            113 |         3.53 |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


