// Seed: 985324629
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_5(
      .id_0(id_2#(
          .id_1(id_2),
          .id_2(id_1),
          .id_3(-1)
      )),
      .id_4(""),
      .id_5(id_4),
      .id_6(id_1)
  );
  assign id_4 = -1;
  bit id_6, id_7, id_8, id_9;
  always_comb id_6 <= (1);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_4,
      id_4,
      id_10,
      id_3,
      id_10
  );
  always_comb id_9 <= {-1{-1}};
endmodule
