#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000271b857cbf0 .scope module, "testbech_pip" "testbech_pip" 2 2;
 .timescale 0 0;
v00000271b8598a80_0 .var "clock", 0 0;
v00000271b8598d00_0 .var/i "i", 31 0;
S_00000271b854d770 .scope module, "Ram" "pipeline" 2 5, 3 12 0, S_00000271b857cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
o00000271b85a1a08 .functor BUFZ 1, C4<z>; HiZ drive
v00000271b85984e0_0 .net "DMMemWrite", 0 0, o00000271b85a1a08;  0 drivers
o00000271b85a1a38 .functor BUFZ 1, C4<z>; HiZ drive
v00000271b8598120_0 .net "DMRegWrite", 0 0, o00000271b85a1a38;  0 drivers
v00000271b8598580_0 .net "clk", 0 0, v00000271b8598a80_0;  1 drivers
S_00000271b854d900 .scope module, "EX1" "EX" 3 27, 4 1 0, S_00000271b854d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "EXRead1";
    .port_info 2 /INPUT 32 "EXsignEX";
    .port_info 3 /INPUT 4 "AluCtrl";
    .port_info 4 /OUTPUT 32 "ALUres";
    .port_info 5 /OUTPUT 1 "zero";
v00000271b8579c20_0 .var "ALUres", 31 0;
v00000271b8579a40_0 .net "AluCtrl", 3 0, v00000271b8591a10_0;  1 drivers
v00000271b8579cc0_0 .net "EXRead1", 31 0, v00000271b85927d0_0;  1 drivers
v00000271b8579e00_0 .net "EXsignEX", 31 0, v00000271b85920f0_0;  1 drivers
v00000271b857a580_0 .net "clk", 0 0, v00000271b8598a80_0;  alias, 1 drivers
v00000271b857a440_0 .var "zero", 0 0;
E_00000271b8564570/0 .event anyedge, v00000271b8579e00_0, v00000271b8579cc0_0, v00000271b8579a40_0;
E_00000271b8564570/1 .event posedge, v00000271b857a580_0;
E_00000271b8564570 .event/or E_00000271b8564570/0, E_00000271b8564570/1;
S_00000271b85455c0 .scope module, "EXDM1" "EXDM" 3 29, 5 1 0, S_00000271b854d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instructionEX";
    .port_info 2 /INPUT 32 "ALUres";
    .port_info 3 /INPUT 1 "EXMemRead";
    .port_info 4 /INPUT 1 "EXMemToReg";
    .port_info 5 /INPUT 1 "EXMemWrite";
    .port_info 6 /INPUT 1 "EXRegWrite";
    .port_info 7 /INPUT 5 "EXwriteReg";
    .port_info 8 /INPUT 32 "EXRead2";
    .port_info 9 /OUTPUT 32 "instructionDM";
    .port_info 10 /OUTPUT 32 "ALUresDM";
    .port_info 11 /OUTPUT 1 "DMMemRead";
    .port_info 12 /OUTPUT 1 "DMMemToReg";
    .port_info 13 /OUTPUT 1 "DMMemWrite";
    .port_info 14 /OUTPUT 1 "DMRegWrite";
    .port_info 15 /OUTPUT 5 "DMwriteReg";
    .port_info 16 /OUTPUT 32 "DMRead2";
v00000271b8579ea0_0 .net "ALUres", 31 0, v00000271b8579c20_0;  1 drivers
v00000271b857a120_0 .var "ALUresDM", 31 0;
v00000271b857a260_0 .var "DMMemRead", 0 0;
v00000271b8579d60_0 .var "DMMemToReg", 0 0;
v00000271b8579f40_0 .var "DMMemWrite", 0 0;
v00000271b857a940_0 .var "DMRead2", 31 0;
v00000271b857a080_0 .var "DMRegWrite", 0 0;
v00000271b8579fe0_0 .var "DMwriteReg", 4 0;
v00000271b857a300_0 .net "EXMemRead", 0 0, v00000271b8591ab0_0;  1 drivers
v00000271b857a3a0_0 .net "EXMemToReg", 0 0, v00000271b8592050_0;  1 drivers
v00000271b857a4e0_0 .net "EXMemWrite", 0 0, v00000271b85918d0_0;  1 drivers
v00000271b8579ae0_0 .net "EXRead2", 31 0, v00000271b8591b50_0;  1 drivers
v00000271b857a620_0 .net "EXRegWrite", 0 0, v00000271b8592870_0;  1 drivers
v00000271b857a6c0_0 .net "EXwriteReg", 4 0, v00000271b8592e10_0;  1 drivers
v00000271b857a760_0 .net "clk", 0 0, v00000271b8598a80_0;  alias, 1 drivers
v00000271b8579b80_0 .var "instructionDM", 31 0;
v00000271b857a800_0 .net "instructionEX", 31 0, v00000271b8592af0_0;  1 drivers
E_00000271b8564170 .event posedge, v00000271b857a580_0;
S_00000271b8545750 .scope module, "ID1" "ID" 3 21, 6 1 0, S_00000271b854d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "nextPCID";
    .port_info 2 /INPUT 32 "instructionIDstall";
    .port_info 3 /INPUT 5 "WBwriteReg";
    .port_info 4 /INPUT 32 "WBwriteData";
    .port_info 5 /INPUT 1 "WBRegWrite";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
    .port_info 8 /OUTPUT 32 "signEx";
    .port_info 9 /OUTPUT 1 "RegDest";
    .port_info 10 /OUTPUT 1 "MemRead";
    .port_info 11 /OUTPUT 1 "MemToReg";
    .port_info 12 /OUTPUT 1 "MemWrite";
    .port_info 13 /OUTPUT 1 "RegWrite";
    .port_info 14 /OUTPUT 5 "writeReg";
    .port_info 15 /OUTPUT 4 "AluCtrl";
    .port_info 16 /OUTPUT 32 "IDPC";
    .port_info 17 /OUTPUT 1 "IDpcSrc";
v00000271b8591bf0_0 .var "AluCtrl", 3 0;
v00000271b85929b0_0 .var "AluSrc", 0 0;
v00000271b8591150_0 .var "BranchAddr", 31 0;
v00000271b8591510_0 .var "IDPC", 31 0;
v00000271b8591970_0 .var "IDpcSrc", 0 0;
v00000271b8592d70_0 .var "Jump", 0 0;
v00000271b8591dd0_0 .var "JumpAddr", 31 0;
v00000271b8592a50_0 .var "MemRead", 0 0;
v00000271b8591650_0 .var "MemToReg", 0 0;
v00000271b85915b0_0 .var "MemWrite", 0 0;
v00000271b85916f0_0 .var "RegDest", 0 0;
v00000271b85913d0_0 .var "RegWrite", 0 0;
v00000271b8591c90 .array "Registers", 0 31, 31 0;
v00000271b8591470_0 .net "WBRegWrite", 0 0, v00000271b8594ba0_0;  1 drivers
v00000271b8591fb0_0 .net "WBwriteData", 31 0, v00000271b8595000_0;  1 drivers
v00000271b8591790_0 .net "WBwriteReg", 4 0, v00000271b8594e20_0;  1 drivers
v00000271b8592230_0 .net "clk", 0 0, v00000271b8598a80_0;  alias, 1 drivers
v00000271b8592690_0 .var/i "i", 31 0;
v00000271b8592190_0 .net "instructionIDstall", 31 0, v00000271b8595cb0_0;  1 drivers
v00000271b8592370_0 .var "isBranch", 0 0;
v00000271b8592b90_0 .var "isbeq", 0 0;
v00000271b8592c30_0 .var "isbne", 0 0;
v00000271b8591290_0 .net "nextPCID", 31 0, v00000271b8593700_0;  1 drivers
v00000271b8592730_0 .var "rd1", 31 0;
v00000271b8591830_0 .var "rd2", 31 0;
v00000271b85922d0_0 .var "signEx", 31 0;
v00000271b8591f10_0 .var "signExt", 31 0;
v00000271b8591e70_0 .var "writeReg", 4 0;
E_00000271b8564e70 .event negedge, v00000271b857a580_0;
S_00000271b84ea780 .scope module, "IDEX1" "IDEX" 3 24, 7 1 0, S_00000271b854d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instructionIDstall";
    .port_info 2 /INPUT 32 "rd1";
    .port_info 3 /INPUT 32 "rd2";
    .port_info 4 /INPUT 32 "signEx";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /INPUT 1 "MemToReg";
    .port_info 7 /INPUT 1 "MemWrite";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 5 "writeReg";
    .port_info 10 /INPUT 4 "AluCtrl";
    .port_info 11 /OUTPUT 32 "instructionEX";
    .port_info 12 /OUTPUT 32 "EXread1";
    .port_info 13 /OUTPUT 32 "EXread2";
    .port_info 14 /OUTPUT 32 "EXsignEx";
    .port_info 15 /OUTPUT 1 "EXMemRead";
    .port_info 16 /OUTPUT 1 "EXMemToReg";
    .port_info 17 /OUTPUT 1 "EXMemWrite";
    .port_info 18 /OUTPUT 1 "EXRegWrite";
    .port_info 19 /OUTPUT 5 "EXwriteReg";
    .port_info 20 /OUTPUT 4 "EXAluCtrl";
v00000271b8591d30_0 .net "AluCtrl", 3 0, v00000271b8591bf0_0;  1 drivers
v00000271b8591a10_0 .var "EXAluCtrl", 3 0;
v00000271b8591ab0_0 .var "EXMemRead", 0 0;
v00000271b8592050_0 .var "EXMemToReg", 0 0;
v00000271b85918d0_0 .var "EXMemWrite", 0 0;
v00000271b8592870_0 .var "EXRegWrite", 0 0;
v00000271b85927d0_0 .var "EXread1", 31 0;
v00000271b8591b50_0 .var "EXread2", 31 0;
v00000271b85920f0_0 .var "EXsignEx", 31 0;
v00000271b8592e10_0 .var "EXwriteReg", 4 0;
v00000271b8592910_0 .net "MemRead", 0 0, v00000271b8592a50_0;  1 drivers
v00000271b85924b0_0 .net "MemToReg", 0 0, v00000271b8591650_0;  1 drivers
v00000271b8592eb0_0 .net "MemWrite", 0 0, v00000271b85915b0_0;  1 drivers
v00000271b8592550_0 .net "RegWrite", 0 0, v00000271b85913d0_0;  1 drivers
v00000271b8592ff0_0 .net "clk", 0 0, v00000271b8598a80_0;  alias, 1 drivers
v00000271b8592af0_0 .var "instructionEX", 31 0;
v00000271b8592cd0_0 .net "instructionIDstall", 31 0, v00000271b8595cb0_0;  alias, 1 drivers
v00000271b85925f0_0 .net "rd1", 31 0, v00000271b8592730_0;  1 drivers
v00000271b8592f50_0 .net "rd2", 31 0, v00000271b8591830_0;  1 drivers
v00000271b85911f0_0 .net "signEx", 31 0, v00000271b85922d0_0;  1 drivers
v00000271b8591330_0 .net "writeReg", 4 0, v00000271b8591e70_0;  1 drivers
S_00000271b84ea910 .scope module, "IF1" "IF" 3 15, 8 1 0, S_00000271b854d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "IDpcSrc";
    .port_info 2 /INPUT 1 "Stall";
    .port_info 3 /INPUT 32 "IDPC";
    .port_info 4 /OUTPUT 32 "nextPC";
    .port_info 5 /OUTPUT 32 "instruction";
v00000271b857a8a0_0 .net "IDPC", 31 0, v00000271b8591510_0;  1 drivers
v00000271b8593f20_0 .net "IDpcSrc", 0 0, v00000271b8591970_0;  1 drivers
v00000271b85937a0 .array "InsMem", 0 2047, 7 0;
v00000271b8593840_0 .var "PC", 31 0;
v00000271b85949c0_0 .net "Stall", 0 0, v00000271b8596930_0;  1 drivers
v00000271b8594c40_0 .net "clk", 0 0, v00000271b8598a80_0;  alias, 1 drivers
v00000271b8593660_0 .var/i "i", 31 0;
v00000271b8593480_0 .var "instruction", 31 0;
v00000271b8594740_0 .var "nextPC", 31 0;
S_00000271b85393e0 .scope module, "IFID1" "IFID" 3 17, 9 1 0, S_00000271b854d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instructionIF";
    .port_info 2 /INPUT 32 "nextPCIF";
    .port_info 3 /OUTPUT 32 "instructionID";
    .port_info 4 /OUTPUT 32 "nextPCID";
    .port_info 5 /INPUT 1 "Stall";
v00000271b85947e0_0 .net "Stall", 0 0, v00000271b8596930_0;  alias, 1 drivers
v00000271b85946a0_0 .net "clk", 0 0, v00000271b8598a80_0;  alias, 1 drivers
v00000271b8593de0_0 .var "instructionID", 31 0;
v00000271b8594880_0 .net "instructionIF", 31 0, v00000271b8593480_0;  1 drivers
v00000271b8593700_0 .var "nextPCID", 31 0;
o00000271b85a1738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000271b8593fc0_0 .net "nextPCIF", 31 0, o00000271b85a1738;  0 drivers
S_00000271b8539570 .scope module, "MEM1" "MEM" 3 32, 10 1 0, S_00000271b854d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "DMAddress";
    .port_info 2 /INPUT 32 "DMrd2";
    .port_info 3 /INPUT 1 "DMMemRead";
    .port_info 4 /INPUT 1 "DMMemWrite";
    .port_info 5 /OUTPUT 32 "DMReadData";
v00000271b8594ce0_0 .net "DMAddress", 31 0, v00000271b857a120_0;  1 drivers
v00000271b85938e0_0 .net "DMMemRead", 0 0, v00000271b857a260_0;  1 drivers
v00000271b8593980_0 .net "DMMemWrite", 0 0, v00000271b8579f40_0;  1 drivers
v00000271b85942e0_0 .var "DMReadData", 31 0;
v00000271b8594100_0 .net "DMrd2", 31 0, v00000271b857a940_0;  1 drivers
v00000271b8594560 .array "Memory", 0 2047, 31 0;
v00000271b8593200_0 .net "clk", 0 0, v00000271b8598a80_0;  alias, 1 drivers
v00000271b85935c0_0 .var/i "i", 31 0;
S_00000271b8536ec0 .scope module, "MEMWB1" "MEMWB" 3 34, 11 1 0, S_00000271b854d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instructionDM";
    .port_info 2 /INPUT 1 "DMMemRead";
    .port_info 3 /INPUT 1 "DMMemWrite";
    .port_info 4 /INPUT 1 "DMMemToReg";
    .port_info 5 /INPUT 1 "DMRegWrite";
    .port_info 6 /INPUT 5 "DMWriteReg";
    .port_info 7 /INPUT 32 "DMReadData";
    .port_info 8 /INPUT 32 "DMAluRes";
    .port_info 9 /OUTPUT 32 "instructionWB";
    .port_info 10 /OUTPUT 1 "WBMemRead";
    .port_info 11 /OUTPUT 1 "WBMemWrite";
    .port_info 12 /OUTPUT 1 "WBMemToReg";
    .port_info 13 /OUTPUT 1 "WBiRegWrite";
    .port_info 14 /OUTPUT 5 "WBiWriteReg";
    .port_info 15 /OUTPUT 32 "WBReadData";
    .port_info 16 /OUTPUT 32 "WBAluRes";
v00000271b85944c0_0 .net "DMAluRes", 31 0, v00000271b857a120_0;  alias, 1 drivers
v00000271b8593e80_0 .net "DMMemRead", 0 0, v00000271b857a260_0;  alias, 1 drivers
v00000271b8593520_0 .net "DMMemToReg", 0 0, v00000271b8579d60_0;  1 drivers
v00000271b8593340_0 .net "DMMemWrite", 0 0, o00000271b85a1a08;  alias, 0 drivers
v00000271b85933e0_0 .net "DMReadData", 31 0, v00000271b85942e0_0;  1 drivers
v00000271b8593a20_0 .net "DMRegWrite", 0 0, o00000271b85a1a38;  alias, 0 drivers
v00000271b8593c00_0 .net "DMWriteReg", 4 0, v00000271b8579fe0_0;  1 drivers
v00000271b8594380_0 .var "WBAluRes", 31 0;
v00000271b8594060_0 .var "WBMemRead", 0 0;
v00000271b8593ac0_0 .var "WBMemToReg", 0 0;
v00000271b8593b60_0 .var "WBMemWrite", 0 0;
v00000271b8593ca0_0 .var "WBReadData", 31 0;
v00000271b85941a0_0 .var "WBiRegWrite", 0 0;
v00000271b8594240_0 .var "WBiWriteReg", 4 0;
v00000271b8594420_0 .net "clk", 0 0, v00000271b8598a80_0;  alias, 1 drivers
v00000271b8593d40_0 .net "instructionDM", 31 0, v00000271b8579b80_0;  1 drivers
v00000271b8594600_0 .var "instructionWB", 31 0;
S_00000271b8537050 .scope module, "WB1" "WB" 3 37, 12 1 0, S_00000271b854d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WBMemToReg";
    .port_info 2 /INPUT 32 "WBReadData";
    .port_info 3 /INPUT 32 "WBAluRes";
    .port_info 4 /INPUT 5 "WBiWriteReg";
    .port_info 5 /INPUT 1 "WBiRegWrite";
    .port_info 6 /OUTPUT 5 "WBWriteReg";
    .port_info 7 /OUTPUT 1 "WBRegWrite";
    .port_info 8 /OUTPUT 32 "WBwriteData";
v00000271b8594920_0 .net "WBAluRes", 31 0, v00000271b8594380_0;  1 drivers
v00000271b8594a60_0 .net "WBMemToReg", 0 0, v00000271b8593ac0_0;  1 drivers
v00000271b8594b00_0 .net "WBReadData", 31 0, v00000271b8593ca0_0;  1 drivers
v00000271b8594ba0_0 .var "WBRegWrite", 0 0;
v00000271b8594e20_0 .var "WBWriteReg", 4 0;
v00000271b8594ec0_0 .net "WBiRegWrite", 0 0, v00000271b85941a0_0;  1 drivers
v00000271b8594f60_0 .net "WBiWriteReg", 4 0, v00000271b8594240_0;  1 drivers
v00000271b8595000_0 .var "WBwriteData", 31 0;
v00000271b8593160_0 .net "clk", 0 0, v00000271b8598a80_0;  alias, 1 drivers
S_00000271b8535930 .scope module, "datstall1" "datastall" 3 20, 13 1 0, S_00000271b854d770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "RSID";
    .port_info 2 /INPUT 5 "RTID";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /INPUT 32 "instructionID";
    .port_info 5 /INPUT 32 "instructionEX";
    .port_info 6 /INPUT 32 "instructionMEM";
    .port_info 7 /INPUT 5 "writeReg";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /INPUT 32 "instructionWB";
    .port_info 10 /OUTPUT 1 "stall";
    .port_info 11 /OUTPUT 32 "instructionIDstall";
v00000271b85932a0_0 .net "RSID", 4 0, L_00000271b8597720;  1 drivers
v00000271b8595a30_0 .net "RTID", 4 0, L_00000271b8597ea0;  1 drivers
v00000271b8595490_0 .net "RegWrite", 0 0, v00000271b85941a0_0;  alias, 1 drivers
v00000271b8595350_0 .net "clk", 0 0, v00000271b8598a80_0;  alias, 1 drivers
v00000271b8595c10_0 .net "instructionEX", 31 0, v00000271b8592af0_0;  alias, 1 drivers
v00000271b8595ad0_0 .net "instructionID", 31 0, v00000271b8593de0_0;  1 drivers
v00000271b8595cb0_0 .var "instructionIDstall", 31 0;
o00000271b85a2128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000271b85962f0_0 .net "instructionMEM", 31 0, o00000271b85a2128;  0 drivers
v00000271b8595fd0_0 .net "instructionWB", 31 0, v00000271b8594600_0;  1 drivers
v00000271b8596bb0_0 .var "isRsValid", 0 0;
v00000271b8595850_0 .var "isRtValid", 0 0;
v00000271b8596ed0_0 .var "isSvalid1", 4 0;
v00000271b8595d50_0 .var "isSvalid2", 4 0;
v00000271b8595df0_0 .var "isSvalid3", 4 0;
v00000271b8595170_0 .var "isWvalid1", 0 0;
v00000271b85955d0_0 .var "isWvalid2", 0 0;
v00000271b8595e90_0 .var "isWvalid3", 0 0;
v00000271b85961b0_0 .net "opcode", 5 0, L_00000271b85979a0;  1 drivers
v00000271b8596930_0 .var "stall", 0 0;
v00000271b85958f0_0 .net "writeReg", 4 0, v00000271b8594240_0;  alias, 1 drivers
S_00000271b8535ac0 .scope module, "sd" "sharedData" 3 14, 14 1 0, S_00000271b854d770;
 .timescale 0 0;
v00000271b8596a70_0 .net "ALUres", 31 0, v00000271b8579c20_0;  alias, 1 drivers
v00000271b8595210_0 .net "ALUresDM", 31 0, v00000271b857a120_0;  alias, 1 drivers
v00000271b8596110_0 .net "AluCtrl", 3 0, v00000271b8591bf0_0;  alias, 1 drivers
v00000271b8596b10_0 .net "DMMemRead", 0 0, v00000271b857a260_0;  alias, 1 drivers
v00000271b85964d0_0 .net "DMMemToReg", 0 0, v00000271b8579d60_0;  alias, 1 drivers
v00000271b8596d90_0 .net "DMMemWrite", 0 0, v00000271b8579f40_0;  alias, 1 drivers
v00000271b8595990_0 .net "DMRead2", 31 0, v00000271b857a940_0;  alias, 1 drivers
v00000271b8595530_0 .net "DMReadData", 31 0, v00000271b85942e0_0;  alias, 1 drivers
v00000271b8596c50_0 .net "DMRegWrite", 0 0, v00000271b857a080_0;  1 drivers
v00000271b85952b0_0 .net "DMwriteReg", 4 0, v00000271b8579fe0_0;  alias, 1 drivers
v00000271b8596390_0 .net "EXAluCtrl", 3 0, v00000271b8591a10_0;  alias, 1 drivers
v00000271b8596cf0_0 .net "EXMemRead", 0 0, v00000271b8591ab0_0;  alias, 1 drivers
v00000271b8595f30_0 .net "EXMemToReg", 0 0, v00000271b8592050_0;  alias, 1 drivers
v00000271b8596f70_0 .net "EXMemWrite", 0 0, v00000271b85918d0_0;  alias, 1 drivers
v00000271b8596070_0 .net "EXRead1", 31 0, v00000271b85927d0_0;  alias, 1 drivers
v00000271b8596e30_0 .net "EXRead2", 31 0, v00000271b8591b50_0;  alias, 1 drivers
v00000271b85969d0_0 .net "EXRegWrite", 0 0, v00000271b8592870_0;  alias, 1 drivers
v00000271b8597010_0 .net "EXsignEx", 31 0, v00000271b85920f0_0;  alias, 1 drivers
v00000271b8595670_0 .net "EXwriteReg", 4 0, v00000271b8592e10_0;  alias, 1 drivers
v00000271b8595b70_0 .net "IDPC", 31 0, v00000271b8591510_0;  alias, 1 drivers
v00000271b8596250_0 .net "IDpcSrc", 0 0, v00000271b8591970_0;  alias, 1 drivers
v00000271b8596430_0 .net "MemRead", 0 0, v00000271b8592a50_0;  alias, 1 drivers
v00000271b85953f0_0 .net "MemToReg", 0 0, v00000271b8591650_0;  alias, 1 drivers
v00000271b8596750_0 .net "MemWrite", 0 0, v00000271b85915b0_0;  alias, 1 drivers
v00000271b85967f0_0 .net "RegDest", 0 0, v00000271b85916f0_0;  1 drivers
v00000271b8596610_0 .net "RegWrite", 0 0, v00000271b85913d0_0;  alias, 1 drivers
v00000271b85966b0_0 .net "Stall", 0 0, v00000271b8596930_0;  alias, 1 drivers
v00000271b8595710_0 .net "WBAluRes", 31 0, v00000271b8594380_0;  alias, 1 drivers
v00000271b85957b0_0 .net "WBMemRead", 0 0, v00000271b8594060_0;  1 drivers
v00000271b8596570_0 .net "WBMemToReg", 0 0, v00000271b8593ac0_0;  alias, 1 drivers
v00000271b8596890_0 .net "WBMemWrite", 0 0, v00000271b8593b60_0;  1 drivers
v00000271b85974a0_0 .net "WBReadData", 31 0, v00000271b8593ca0_0;  alias, 1 drivers
v00000271b85989e0_0 .net "WBRegWrite", 0 0, v00000271b8594ba0_0;  alias, 1 drivers
v00000271b8597a40_0 .net "WBWriteReg", 4 0, v00000271b8594e20_0;  alias, 1 drivers
v00000271b8597b80_0 .net "WBiRegWrite", 0 0, v00000271b85941a0_0;  alias, 1 drivers
v00000271b8598c60_0 .net "WBiWriteReg", 4 0, v00000271b8594240_0;  alias, 1 drivers
v00000271b8597f40_0 .net "WBwriteData", 31 0, v00000271b8595000_0;  alias, 1 drivers
v00000271b85977c0_0 .net "instructionDM", 31 0, v00000271b8579b80_0;  alias, 1 drivers
v00000271b8597860_0 .net "instructionEX", 31 0, v00000271b8592af0_0;  alias, 1 drivers
v00000271b8597900_0 .net "instructionID", 31 0, v00000271b8593de0_0;  alias, 1 drivers
v00000271b8598620_0 .net "instructionIDstall", 31 0, v00000271b8595cb0_0;  alias, 1 drivers
v00000271b8597400_0 .net "instructionIF", 31 0, v00000271b8593480_0;  alias, 1 drivers
v00000271b8597540_0 .net "instructionMEM", 31 0, o00000271b85a2128;  alias, 0 drivers
v00000271b8598800_0 .net "instructionWB", 31 0, v00000271b8594600_0;  alias, 1 drivers
v00000271b8597e00_0 .net "nextPC", 31 0, v00000271b8594740_0;  1 drivers
v00000271b8597cc0_0 .net "nextPCID", 31 0, v00000271b8593700_0;  alias, 1 drivers
v00000271b85986c0_0 .net "nextPCIF", 31 0, o00000271b85a1738;  alias, 0 drivers
v00000271b8597fe0_0 .net "rd1", 31 0, v00000271b8592730_0;  alias, 1 drivers
v00000271b8598760_0 .net "rd2", 31 0, v00000271b8591830_0;  alias, 1 drivers
v00000271b85988a0_0 .net "signEx", 31 0, v00000271b85922d0_0;  alias, 1 drivers
v00000271b8597360_0 .net "writeReg", 4 0, v00000271b8591e70_0;  alias, 1 drivers
v00000271b8598940_0 .net "zero", 0 0, v00000271b857a440_0;  1 drivers
L_00000271b8597720 .part v00000271b8593de0_0, 21, 5;
L_00000271b8597ea0 .part v00000271b8593de0_0, 16, 5;
L_00000271b85979a0 .part v00000271b8593de0_0, 26, 6;
    .scope S_00000271b84ea910;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8593840_0, 0, 32;
    %vpi_call 8 13 "$readmemb", "A_bin.txt", v00000271b85937a0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000271b8594740_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000271b84ea910;
T_1 ;
    %wait E_00000271b8564170;
    %load/vec4 v00000271b85949c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8593480_0, 0, 32;
    %load/vec4 v00000271b8593f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000271b857a8a0_0;
    %store/vec4 v00000271b8593840_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000271b8593840_0;
    %store/vec4 v00000271b8593660_0, 0, 32;
T_1.4 ;
    %load/vec4 v00000271b8593660_0;
    %load/vec4 v00000271b8593840_0;
    %addi 4, 0, 32;
    %cmp/u;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v00000271b8593480_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv/s 4, v00000271b8593660_0;
    %load/vec4a v00000271b85937a0, 4;
    %pad/u 32;
    %add;
    %store/vec4 v00000271b8593480_0, 0, 32;
    %load/vec4 v00000271b8593660_0;
    %addi 1, 0, 32;
    %store/vec4 v00000271b8593660_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v00000271b8593840_0;
    %addi 4, 0, 32;
    %store/vec4 v00000271b8593840_0, 0, 32;
    %load/vec4 v00000271b8593840_0;
    %store/vec4 v00000271b8594740_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000271b85393e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8593de0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000271b85393e0;
T_3 ;
    %wait E_00000271b8564170;
    %load/vec4 v00000271b85947e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000271b8593fc0_0;
    %store/vec4 v00000271b8593700_0, 0, 32;
    %load/vec4 v00000271b8594880_0;
    %store/vec4 v00000271b8593de0_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000271b8535930;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8596930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b85955d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8596bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595850_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000271b8535930;
T_5 ;
    %wait E_00000271b8564170;
    %load/vec4 v00000271b8595ad0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000271b85961b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8596bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595850_0, 0, 1;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8596bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8595850_0, 0, 1;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8596bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595850_0, 0, 1;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8596bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8595850_0, 0, 1;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8596bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595850_0, 0, 1;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8596bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8595850_0, 0, 1;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8596bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8595850_0, 0, 1;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8596bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595850_0, 0, 1;
T_5.1 ;
    %load/vec4 v00000271b8595c10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v00000271b8595c10_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8595170_0, 0, 1;
    %load/vec4 v00000271b8595c10_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000271b8596ed0_0, 0, 5;
    %jmp T_5.19;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8595170_0, 0, 1;
    %load/vec4 v00000271b8595c10_0;
    %parti/s 5, 11, 5;
    %store/vec4 v00000271b8596ed0_0, 0, 5;
    %jmp T_5.19;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8595170_0, 0, 1;
    %load/vec4 v00000271b8595c10_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000271b8596ed0_0, 0, 5;
    %jmp T_5.19;
T_5.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595170_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000271b8596ed0_0, 0, 5;
    %jmp T_5.19;
T_5.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595170_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000271b8596ed0_0, 0, 5;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595170_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000271b8596ed0_0, 0, 5;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595170_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000271b8596ed0_0, 0, 5;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595170_0, 0, 1;
T_5.11 ;
    %load/vec4 v00000271b85962f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %load/vec4 v00000271b85962f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b85955d0_0, 0, 1;
    %load/vec4 v00000271b8595c10_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000271b8595d50_0, 0, 5;
    %jmp T_5.29;
T_5.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b85955d0_0, 0, 1;
    %load/vec4 v00000271b8595c10_0;
    %parti/s 5, 11, 5;
    %store/vec4 v00000271b8595d50_0, 0, 5;
    %jmp T_5.29;
T_5.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b85955d0_0, 0, 1;
    %load/vec4 v00000271b8595c10_0;
    %parti/s 5, 16, 6;
    %store/vec4 v00000271b8595d50_0, 0, 5;
    %jmp T_5.29;
T_5.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b85955d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000271b8595d50_0, 0, 5;
    %jmp T_5.29;
T_5.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b85955d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000271b8595d50_0, 0, 5;
    %jmp T_5.29;
T_5.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b85955d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000271b8595d50_0, 0, 5;
    %jmp T_5.29;
T_5.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b85955d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000271b8595d50_0, 0, 5;
    %jmp T_5.29;
T_5.29 ;
    %pop/vec4 1;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b85955d0_0, 0, 1;
T_5.21 ;
    %load/vec4 v00000271b8595fd0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.30, 4;
    %load/vec4 v00000271b8595490_0;
    %store/vec4 v00000271b8595e90_0, 0, 1;
    %load/vec4 v00000271b85958f0_0;
    %store/vec4 v00000271b8595df0_0, 0, 5;
    %jmp T_5.31;
T_5.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8595e90_0, 0, 1;
T_5.31 ;
    %load/vec4 v00000271b85932a0_0;
    %load/vec4 v00000271b8596ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000271b8595170_0;
    %and;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.34, 9;
    %load/vec4 v00000271b8596bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.32, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8596930_0, 0, 1;
    %jmp T_5.33;
T_5.32 ;
    %load/vec4 v00000271b85932a0_0;
    %load/vec4 v00000271b8595d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000271b85955d0_0;
    %and;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.37, 9;
    %load/vec4 v00000271b8596bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.35, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8596930_0, 0, 1;
    %jmp T_5.36;
T_5.35 ;
    %load/vec4 v00000271b85932a0_0;
    %load/vec4 v00000271b8595df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000271b8595e90_0;
    %and;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.40, 9;
    %load/vec4 v00000271b8596bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8596930_0, 0, 1;
    %jmp T_5.39;
T_5.38 ;
    %load/vec4 v00000271b8595a30_0;
    %load/vec4 v00000271b8596ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000271b8595170_0;
    %and;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.43, 9;
    %load/vec4 v00000271b8596bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.43;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8596930_0, 0, 1;
    %jmp T_5.42;
T_5.41 ;
    %load/vec4 v00000271b8595a30_0;
    %load/vec4 v00000271b8595d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000271b85955d0_0;
    %and;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.46, 9;
    %load/vec4 v00000271b8596bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.44, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8596930_0, 0, 1;
    %jmp T_5.45;
T_5.44 ;
    %load/vec4 v00000271b8595a30_0;
    %load/vec4 v00000271b8595df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000271b8595e90_0;
    %and;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.49, 9;
    %load/vec4 v00000271b8596bb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.47, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b8596930_0, 0, 1;
    %jmp T_5.48;
T_5.47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8596930_0, 0, 1;
T_5.48 ;
T_5.45 ;
T_5.42 ;
T_5.39 ;
T_5.36 ;
T_5.33 ;
    %load/vec4 v00000271b8596930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.50, 4;
    %load/vec4 v00000271b8595ad0_0;
    %store/vec4 v00000271b8595cb0_0, 0, 32;
    %jmp T_5.51;
T_5.50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8595cb0_0, 0, 32;
T_5.51 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000271b8545750;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8592d70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8591dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8591150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8591f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8592690_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000271b8592690_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000271b8592690_0;
    %ix/getv/s 3, v00000271b8592690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271b8591c90, 0, 4;
    %load/vec4 v00000271b8592690_0;
    %addi 1, 0, 32;
    %store/vec4 v00000271b8592690_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_00000271b8545750;
T_7 ;
    %wait E_00000271b8564170;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8592d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8592370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8591970_0, 0, 1;
    %load/vec4 v00000271b8592190_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000271b8591bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85916f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85913d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85929b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85915b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8591650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592d70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000271b8592190_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b85916f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b85913d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85929b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85915b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8591650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592d70_0, 0;
    %load/vec4 v00000271b8592190_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000271b8591bf0_0, 0;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000271b8591bf0_0, 0;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000271b8591bf0_0, 0;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000271b8591bf0_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000271b8591bf0_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000271b8591bf0_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85916f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b85913d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b85929b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b8592a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85915b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b8591650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592d70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000271b8591bf0_0, 0;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000271b85916f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85913d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b85929b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b85915b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000271b8591650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592d70_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000271b8591bf0_0, 0;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000271b85916f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85913d0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000271b85929b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000271b8592a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85915b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000271b8591650_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000271b8592b90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000271b8592c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b8592d70_0, 0;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000271b85916f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85913d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85929b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85915b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000271b8591650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b8592b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592d70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000271b8591bf0_0, 0;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000271b8591bf0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000271b85916f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85913d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85929b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85915b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000271b8591650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b8592c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592d70_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000271b8591bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85916f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b85913d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000271b85929b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b85915b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8591650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000271b8592d70_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.1 ;
    %load/vec4 v00000271b8592b90_0;
    %load/vec4 v00000271b8592c30_0;
    %or;
    %store/vec4 v00000271b8592370_0, 0, 1;
    %load/vec4 v00000271b85916f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.17, 8;
    %load/vec4 v00000271b8592190_0;
    %parti/s 5, 11, 5;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %load/vec4 v00000271b8592190_0;
    %parti/s 5, 16, 6;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %store/vec4 v00000271b8591e70_0, 0, 5;
    %load/vec4 v00000271b8592190_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000271b8591c90, 4;
    %assign/vec4 v00000271b8592730_0, 0;
    %load/vec4 v00000271b8592190_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000271b8591c90, 4;
    %assign/vec4 v00000271b8591830_0, 0;
    %load/vec4 v00000271b8592190_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000271b8592190_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000271b8591f10_0, 0, 32;
    %load/vec4 v00000271b85929b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.19, 8;
    %load/vec4 v00000271b8591f10_0;
    %jmp/1 T_7.20, 8;
T_7.19 ; End of true expr.
    %load/vec4 v00000271b8591830_0;
    %jmp/0 T_7.20, 8;
 ; End of false expr.
    %blend;
T_7.20;
    %store/vec4 v00000271b85922d0_0, 0, 32;
    %load/vec4 v00000271b8591290_0;
    %load/vec4 v00000271b8592190_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000271b8592190_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %subi 4, 0, 32;
    %store/vec4 v00000271b8591150_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v00000271b8592190_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v00000271b8591dd0_0, 0, 32;
    %load/vec4 v00000271b8592d70_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.21, 8;
    %load/vec4 v00000271b8591dd0_0;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %load/vec4 v00000271b8592730_0;
    %load/vec4 v00000271b8591830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000271b8592370_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_7.23, 9;
    %load/vec4 v00000271b8591150_0;
    %jmp/1 T_7.24, 9;
T_7.23 ; End of true expr.
    %load/vec4 v00000271b8591290_0;
    %jmp/0 T_7.24, 9;
 ; End of false expr.
    %blend;
T_7.24;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %store/vec4 v00000271b8591510_0, 0, 32;
    %load/vec4 v00000271b8592d70_0;
    %load/vec4 v00000271b8592370_0;
    %load/vec4 v00000271b8592730_0;
    %load/vec4 v00000271b8591830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %store/vec4 v00000271b8591970_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000271b8545750;
T_8 ;
    %wait E_00000271b8564e70;
    %load/vec4 v00000271b8591470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000271b8591fb0_0;
    %load/vec4 v00000271b8591790_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271b8591c90, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000271b84ea780;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8592af0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_00000271b84ea780;
T_10 ;
    %wait E_00000271b8564170;
    %load/vec4 v00000271b8592910_0;
    %assign/vec4 v00000271b8591ab0_0, 0;
    %load/vec4 v00000271b85924b0_0;
    %assign/vec4 v00000271b8592050_0, 0;
    %load/vec4 v00000271b8592eb0_0;
    %assign/vec4 v00000271b85918d0_0, 0;
    %load/vec4 v00000271b8592550_0;
    %assign/vec4 v00000271b8592870_0, 0;
    %load/vec4 v00000271b8591330_0;
    %assign/vec4 v00000271b8592e10_0, 0;
    %load/vec4 v00000271b8591d30_0;
    %assign/vec4 v00000271b8591a10_0, 0;
    %load/vec4 v00000271b8592cd0_0;
    %assign/vec4 v00000271b8592af0_0, 0;
    %load/vec4 v00000271b85925f0_0;
    %assign/vec4 v00000271b85927d0_0, 0;
    %load/vec4 v00000271b8592f50_0;
    %assign/vec4 v00000271b8591b50_0, 0;
    %load/vec4 v00000271b85911f0_0;
    %assign/vec4 v00000271b85920f0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_00000271b854d900;
T_11 ;
    %wait E_00000271b8564570;
    %load/vec4 v00000271b8579a40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8579c20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b857a440_0, 0, 1;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v00000271b8579cc0_0;
    %load/vec4 v00000271b8579e00_0;
    %add;
    %store/vec4 v00000271b8579c20_0, 0, 32;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v00000271b8579cc0_0;
    %load/vec4 v00000271b8579e00_0;
    %sub;
    %store/vec4 v00000271b8579c20_0, 0, 32;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v00000271b8579cc0_0;
    %load/vec4 v00000271b8579e00_0;
    %and;
    %store/vec4 v00000271b8579c20_0, 0, 32;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v00000271b8579cc0_0;
    %load/vec4 v00000271b8579e00_0;
    %or;
    %store/vec4 v00000271b8579c20_0, 0, 32;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v00000271b8579cc0_0;
    %load/vec4 v00000271b8579e00_0;
    %mul;
    %store/vec4 v00000271b8579c20_0, 0, 32;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v00000271b8579cc0_0;
    %load/vec4 v00000271b8579e00_0;
    %div;
    %store/vec4 v00000271b8579c20_0, 0, 32;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v00000271b8579cc0_0;
    %load/vec4 v00000271b8579e00_0;
    %xor;
    %store/vec4 v00000271b8579c20_0, 0, 32;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v00000271b8579cc0_0;
    %load/vec4 v00000271b8579e00_0;
    %cmp/e;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000271b857a440_0, 0, 1;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b857a440_0, 0, 1;
T_11.11 ;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11;
    .scope S_00000271b85455c0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8579b80_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_00000271b85455c0;
T_13 ;
    %wait E_00000271b8564170;
    %load/vec4 v00000271b857a300_0;
    %assign/vec4 v00000271b857a260_0, 0;
    %load/vec4 v00000271b857a3a0_0;
    %assign/vec4 v00000271b8579d60_0, 0;
    %load/vec4 v00000271b857a4e0_0;
    %assign/vec4 v00000271b8579f40_0, 0;
    %load/vec4 v00000271b857a620_0;
    %assign/vec4 v00000271b857a080_0, 0;
    %load/vec4 v00000271b857a800_0;
    %assign/vec4 v00000271b8579b80_0, 0;
    %load/vec4 v00000271b8579ea0_0;
    %assign/vec4 v00000271b857a120_0, 0;
    %load/vec4 v00000271b8579ae0_0;
    %assign/vec4 v00000271b857a940_0, 0;
    %load/vec4 v00000271b857a6c0_0;
    %assign/vec4 v00000271b8579fe0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_00000271b8539570;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b85935c0_0, 0, 32;
T_14.0 ;
    %load/vec4 v00000271b85935c0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_14.1, 5;
    %load/vec4 v00000271b85935c0_0;
    %ix/getv/s 3, v00000271b85935c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271b8594560, 0, 4;
    %load/vec4 v00000271b85935c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000271b85935c0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_00000271b8539570;
T_15 ;
    %wait E_00000271b8564170;
    %load/vec4 v00000271b8593980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000271b85942e0_0;
    %ix/getv 3, v00000271b8594ce0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000271b8594560, 0, 4;
T_15.0 ;
    %ix/getv 4, v00000271b8594ce0_0;
    %load/vec4a v00000271b8594560, 4;
    %assign/vec4 v00000271b85942e0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_00000271b8536ec0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8594600_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_00000271b8536ec0;
T_17 ;
    %wait E_00000271b8564170;
    %load/vec4 v00000271b8593e80_0;
    %assign/vec4 v00000271b8594060_0, 0;
    %load/vec4 v00000271b8593340_0;
    %assign/vec4 v00000271b8593b60_0, 0;
    %load/vec4 v00000271b8593520_0;
    %assign/vec4 v00000271b8593ac0_0, 0;
    %load/vec4 v00000271b8593a20_0;
    %assign/vec4 v00000271b85941a0_0, 0;
    %load/vec4 v00000271b8593c00_0;
    %assign/vec4 v00000271b8594240_0, 0;
    %load/vec4 v00000271b8593d40_0;
    %assign/vec4 v00000271b8594600_0, 0;
    %load/vec4 v00000271b85933e0_0;
    %assign/vec4 v00000271b8593ca0_0, 0;
    %load/vec4 v00000271b85944c0_0;
    %assign/vec4 v00000271b8594380_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000271b8537050;
T_18 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000271b8594e20_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8595000_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8594ba0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_00000271b8537050;
T_19 ;
    %wait E_00000271b8564170;
    %load/vec4 v00000271b8594f60_0;
    %assign/vec4 v00000271b8594e20_0, 0;
    %load/vec4 v00000271b8594ec0_0;
    %assign/vec4 v00000271b8594ba0_0, 0;
    %load/vec4 v00000271b8594a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %load/vec4 v00000271b8594b00_0;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v00000271b8594920_0;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %assign/vec4 v00000271b8595000_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_00000271b857cbf0;
T_20 ;
    %vpi_call 2 8 "$dumpfile", "Sri.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars" {0 0 0};
    %end;
    .thread T_20;
    .scope S_00000271b857cbf0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000271b8598a80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000271b8598d00_0, 0, 32;
T_21.0 ;
    %load/vec4 v00000271b8598d00_0;
    %cmpi/s 500, 0, 32;
    %jmp/0xz T_21.1, 5;
    %delay 5, 0;
    %load/vec4 v00000271b8598a80_0;
    %inv;
    %store/vec4 v00000271b8598a80_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000271b8598d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000271b8598d00_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %vpi_call 2 14 "$display", "Happy Diwali Folks" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./pipeline.v";
    "./EX.v";
    "./EXDM.v";
    "./ID.v";
    "./IDEX.v";
    "./IF.v";
    "./IFID.v";
    "./MEM.v";
    "./MEMWB.v";
    "./WB.v";
    "./DATASTALL.v";
    "./sharedData.v";
