<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="ydma" language="c" vlnv="xilinx.com:hls:ydma:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions=" -g -I /opt/Xilinx/Vivado/2021.1/include -I /home/ylxiao/ws_211/prflow_riscv/input_src/optical_flow_bk -I /home/ylxiao/ws_211/prflow_riscv/input_src/optical_flow_bk/host" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_AXIMM1" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x0"/>
      <port name="M_AXI_AXIMM2" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="input1" addressQualifier="1" id="0" port="M_AXI_AXIMM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="input2" addressQualifier="1" id="1" port="M_AXI_AXIMM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="output1" addressQualifier="1" id="2" port="M_AXI_AXIMM1" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="output2" addressQualifier="1" id="3" port="M_AXI_AXIMM2" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="config_size" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="input_size" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="output_size" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
