[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  28346       tick       3240189       1506705       1452046       3240189 
      2  28346       tick       4406334       2157342       2142017       4406334 
      3  28346       tick       4405017       2156682       2127682       4405017 
      4  28346       tick       4396517       2152110       2135599       4396517 
      5  28346       tick       4399196       2153081       2136610       4399196 
      6  28346       tick       4407481       2158826       2136468       4407481 
      7  28346       tick       4402720       2155243       2140379       4402720 
      8  28346       tick       4402200       2154841       2129736       4402200 
      9  28346       tick       4393577       2151779       2135926       4393577 
     10  28346       tick       4397082       2152462       2133487       4397082 
     11  28346       tick       4408269       2158839       2134766       4408269 
     12  28346       tick       4398739       2153736       2138678       4398739 
     13  28346       tick       4401775       2154569       2130905       4401775 
     14  28346       tick       4391012       2150433       2133863       4391012 
     15  28346       tick       4397808       2153369       2138221       4397808 
     16  28346       tick       4405525       2156791       2133864       4405525 
     17  28346       tick       4398396       2153363       2134292       4398396 
     18  28346       tick       4394048       2150692       2131878       4394048 
     19  28346       tick       4394596       2151161       2130047       4394596 
     20  28346       tick       4396356       2152779       2136737       4396356 
     21  28346       exit       3043719       1490730       1478093       3043719 
