
rtocs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c528  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000574  0800c6c8  0800c6c8  0001c6c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc3c  0800cc3c  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc3c  0800cc3c  0001cc3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc44  0800cc44  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc44  0800cc44  0001cc44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc48  0800cc48  0001cc48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  0800cc4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000055c0  2000008c  0800ccd8  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000564c  0800ccd8  0002564c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032910  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005923  00000000  00000000  000529cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d70  00000000  00000000  000582f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b90  00000000  00000000  0005a060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d80b  00000000  00000000  0005bbf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002abc0  00000000  00000000  000793fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f85f  00000000  00000000  000a3fbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014381a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008020  00000000  00000000  00143870  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000008c 	.word	0x2000008c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c6b0 	.word	0x0800c6b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000090 	.word	0x20000090
 80001dc:	0800c6b0 	.word	0x0800c6b0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

	// initialize sd card now to check whether it is working
	// second arg is basically prefic of path to file
	FRESULT fres = f_mount(&FatFs, "", 1);
 800058e:	2201      	movs	r2, #1
 8000590:	494b      	ldr	r1, [pc, #300]	; (80006c0 <MX_FREERTOS_Init+0x138>)
 8000592:	484c      	ldr	r0, [pc, #304]	; (80006c4 <MX_FREERTOS_Init+0x13c>)
 8000594:	f006 fdfe 	bl	8007194 <f_mount>
 8000598:	4603      	mov	r3, r0
 800059a:	71fb      	strb	r3, [r7, #7]
	if (fres != FR_OK) {
 800059c:	79fb      	ldrb	r3, [r7, #7]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d013      	beq.n	80005ca <MX_FREERTOS_Init+0x42>
		myprintf("f_mount error (%i)\r\n", fres);
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	461a      	mov	r2, r3
 80005a6:	4948      	ldr	r1, [pc, #288]	; (80006c8 <MX_FREERTOS_Init+0x140>)
 80005a8:	4848      	ldr	r0, [pc, #288]	; (80006cc <MX_FREERTOS_Init+0x144>)
 80005aa:	f00b fccd 	bl	800bf48 <siprintf>
 80005ae:	4847      	ldr	r0, [pc, #284]	; (80006cc <MX_FREERTOS_Init+0x144>)
 80005b0:	f7ff fe16 	bl	80001e0 <strlen>
 80005b4:	4603      	mov	r3, r0
 80005b6:	b29a      	uxth	r2, r3
 80005b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005bc:	4943      	ldr	r1, [pc, #268]	; (80006cc <MX_FREERTOS_Init+0x144>)
 80005be:	4844      	ldr	r0, [pc, #272]	; (80006d0 <MX_FREERTOS_Init+0x148>)
 80005c0:	f003 fb52 	bl	8003c68 <HAL_UART_Transmit>
		Error_Handler();
 80005c4:	f000 fc94 	bl	8000ef0 <Error_Handler>
 80005c8:	e00e      	b.n	80005e8 <MX_FREERTOS_Init+0x60>
	} else {
		myprintf("SD card mounted\n");
 80005ca:	4942      	ldr	r1, [pc, #264]	; (80006d4 <MX_FREERTOS_Init+0x14c>)
 80005cc:	483f      	ldr	r0, [pc, #252]	; (80006cc <MX_FREERTOS_Init+0x144>)
 80005ce:	f00b fcbb 	bl	800bf48 <siprintf>
 80005d2:	483e      	ldr	r0, [pc, #248]	; (80006cc <MX_FREERTOS_Init+0x144>)
 80005d4:	f7ff fe04 	bl	80001e0 <strlen>
 80005d8:	4603      	mov	r3, r0
 80005da:	b29a      	uxth	r2, r3
 80005dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005e0:	493a      	ldr	r1, [pc, #232]	; (80006cc <MX_FREERTOS_Init+0x144>)
 80005e2:	483b      	ldr	r0, [pc, #236]	; (80006d0 <MX_FREERTOS_Init+0x148>)
 80005e4:	f003 fb40 	bl	8003c68 <HAL_UART_Transmit>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of accTimer */
  accTimerHandle = osTimerNew(accTimerCallback, osTimerPeriodic, NULL, &accTimer_attributes);
 80005e8:	4b3b      	ldr	r3, [pc, #236]	; (80006d8 <MX_FREERTOS_Init+0x150>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	2101      	movs	r1, #1
 80005ee:	483b      	ldr	r0, [pc, #236]	; (80006dc <MX_FREERTOS_Init+0x154>)
 80005f0:	f007 fd18 	bl	8008024 <osTimerNew>
 80005f4:	4603      	mov	r3, r0
 80005f6:	4a3a      	ldr	r2, [pc, #232]	; (80006e0 <MX_FREERTOS_Init+0x158>)
 80005f8:	6013      	str	r3, [r2, #0]

  /* creation of temperatureTimer */
  temperatureTimerHandle = osTimerNew(temperatureTimerCallback, osTimerPeriodic, NULL, &temperatureTimer_attributes);
 80005fa:	4b3a      	ldr	r3, [pc, #232]	; (80006e4 <MX_FREERTOS_Init+0x15c>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	2101      	movs	r1, #1
 8000600:	4839      	ldr	r0, [pc, #228]	; (80006e8 <MX_FREERTOS_Init+0x160>)
 8000602:	f007 fd0f 	bl	8008024 <osTimerNew>
 8000606:	4603      	mov	r3, r0
 8000608:	4a38      	ldr	r2, [pc, #224]	; (80006ec <MX_FREERTOS_Init+0x164>)
 800060a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */

  if (accTimerHandle != NULL)  {
 800060c:	4b34      	ldr	r3, [pc, #208]	; (80006e0 <MX_FREERTOS_Init+0x158>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d010      	beq.n	8000636 <MX_FREERTOS_Init+0xae>
      status = osTimerStart(accTimerHandle, 2000U);       // start timer
 8000614:	4b32      	ldr	r3, [pc, #200]	; (80006e0 <MX_FREERTOS_Init+0x158>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800061c:	4618      	mov	r0, r3
 800061e:	f007 fd7d 	bl	800811c <osTimerStart>
 8000622:	4603      	mov	r3, r0
 8000624:	4a32      	ldr	r2, [pc, #200]	; (80006f0 <MX_FREERTOS_Init+0x168>)
 8000626:	6013      	str	r3, [r2, #0]
      if (status != osOK) {
 8000628:	4b31      	ldr	r3, [pc, #196]	; (80006f0 <MX_FREERTOS_Init+0x168>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2b00      	cmp	r3, #0
 800062e:	d004      	beq.n	800063a <MX_FREERTOS_Init+0xb2>
        // Timer could not be started
    	Error_Handler();
 8000630:	f000 fc5e 	bl	8000ef0 <Error_Handler>
 8000634:	e001      	b.n	800063a <MX_FREERTOS_Init+0xb2>
      }
  } else {
	  Error_Handler();
 8000636:	f000 fc5b 	bl	8000ef0 <Error_Handler>
  }

  if (temperatureTimerHandle != NULL)  {
 800063a:	4b2c      	ldr	r3, [pc, #176]	; (80006ec <MX_FREERTOS_Init+0x164>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d010      	beq.n	8000664 <MX_FREERTOS_Init+0xdc>
        status = osTimerStart(temperatureTimerHandle, 2000U);       // start timer
 8000642:	4b2a      	ldr	r3, [pc, #168]	; (80006ec <MX_FREERTOS_Init+0x164>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800064a:	4618      	mov	r0, r3
 800064c:	f007 fd66 	bl	800811c <osTimerStart>
 8000650:	4603      	mov	r3, r0
 8000652:	4a27      	ldr	r2, [pc, #156]	; (80006f0 <MX_FREERTOS_Init+0x168>)
 8000654:	6013      	str	r3, [r2, #0]
        if (status != osOK) {
 8000656:	4b26      	ldr	r3, [pc, #152]	; (80006f0 <MX_FREERTOS_Init+0x168>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d004      	beq.n	8000668 <MX_FREERTOS_Init+0xe0>
          // Timer could not be started
      	Error_Handler();
 800065e:	f000 fc47 	bl	8000ef0 <Error_Handler>
 8000662:	e001      	b.n	8000668 <MX_FREERTOS_Init+0xe0>
        }
    } else {
  	  Error_Handler();
 8000664:	f000 fc44 	bl	8000ef0 <Error_Handler>
    }
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  telemetryQueueHandle = osMessageQueueNew(16, sizeof(TelemetryBase), &telemetryQueue_attributes);
 8000668:	4a22      	ldr	r2, [pc, #136]	; (80006f4 <MX_FREERTOS_Init+0x16c>)
 800066a:	2138      	movs	r1, #56	; 0x38
 800066c:	2010      	movs	r0, #16
 800066e:	f007 fec7 	bl	8008400 <osMessageQueueNew>
 8000672:	4603      	mov	r3, r0
 8000674:	4a20      	ldr	r2, [pc, #128]	; (80006f8 <MX_FREERTOS_Init+0x170>)
 8000676:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000678:	4a20      	ldr	r2, [pc, #128]	; (80006fc <MX_FREERTOS_Init+0x174>)
 800067a:	2100      	movs	r1, #0
 800067c:	4820      	ldr	r0, [pc, #128]	; (8000700 <MX_FREERTOS_Init+0x178>)
 800067e:	f007 fb3f 	bl	8007d00 <osThreadNew>
 8000682:	4603      	mov	r3, r0
 8000684:	4a1f      	ldr	r2, [pc, #124]	; (8000704 <MX_FREERTOS_Init+0x17c>)
 8000686:	6013      	str	r3, [r2, #0]

  /* creation of rxDataThread */
  rxDataThreadHandle = osThreadNew(startRxDataThread, NULL, &rxDataThread_attributes);
 8000688:	4a1f      	ldr	r2, [pc, #124]	; (8000708 <MX_FREERTOS_Init+0x180>)
 800068a:	2100      	movs	r1, #0
 800068c:	481f      	ldr	r0, [pc, #124]	; (800070c <MX_FREERTOS_Init+0x184>)
 800068e:	f007 fb37 	bl	8007d00 <osThreadNew>
 8000692:	4603      	mov	r3, r0
 8000694:	4a1e      	ldr	r2, [pc, #120]	; (8000710 <MX_FREERTOS_Init+0x188>)
 8000696:	6013      	str	r3, [r2, #0]

  /* creation of txDataThread */
  txDataThreadHandle = osThreadNew(startTxDataThread, NULL, &txDataThread_attributes);
 8000698:	4a1e      	ldr	r2, [pc, #120]	; (8000714 <MX_FREERTOS_Init+0x18c>)
 800069a:	2100      	movs	r1, #0
 800069c:	481e      	ldr	r0, [pc, #120]	; (8000718 <MX_FREERTOS_Init+0x190>)
 800069e:	f007 fb2f 	bl	8007d00 <osThreadNew>
 80006a2:	4603      	mov	r3, r0
 80006a4:	4a1d      	ldr	r2, [pc, #116]	; (800071c <MX_FREERTOS_Init+0x194>)
 80006a6:	6013      	str	r3, [r2, #0]

  /* creation of telemetryThread */
  telemetryThreadHandle = osThreadNew(startTelemetryThread, NULL, &telemetryThread_attributes);
 80006a8:	4a1d      	ldr	r2, [pc, #116]	; (8000720 <MX_FREERTOS_Init+0x198>)
 80006aa:	2100      	movs	r1, #0
 80006ac:	481d      	ldr	r0, [pc, #116]	; (8000724 <MX_FREERTOS_Init+0x19c>)
 80006ae:	f007 fb27 	bl	8007d00 <osThreadNew>
 80006b2:	4603      	mov	r3, r0
 80006b4:	4a1c      	ldr	r2, [pc, #112]	; (8000728 <MX_FREERTOS_Init+0x1a0>)
 80006b6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80006b8:	bf00      	nop
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	0800c734 	.word	0x0800c734
 80006c4:	20004bcc 	.word	0x20004bcc
 80006c8:	0800c738 	.word	0x0800c738
 80006cc:	200000a8 	.word	0x200000a8
 80006d0:	20005140 	.word	0x20005140
 80006d4:	0800c750 	.word	0x0800c750
 80006d8:	0800cad8 	.word	0x0800cad8
 80006dc:	080008f9 	.word	0x080008f9
 80006e0:	20004e00 	.word	0x20004e00
 80006e4:	0800cae8 	.word	0x0800cae8
 80006e8:	08000949 	.word	0x08000949
 80006ec:	20004e10 	.word	0x20004e10
 80006f0:	20005048 	.word	0x20005048
 80006f4:	0800caf8 	.word	0x0800caf8
 80006f8:	20004e0c 	.word	0x20004e0c
 80006fc:	0800ca48 	.word	0x0800ca48
 8000700:	0800072d 	.word	0x0800072d
 8000704:	20004bbc 	.word	0x20004bbc
 8000708:	0800ca6c 	.word	0x0800ca6c
 800070c:	0800073d 	.word	0x0800073d
 8000710:	20004e04 	.word	0x20004e04
 8000714:	0800ca90 	.word	0x0800ca90
 8000718:	08000765 	.word	0x08000765
 800071c:	20005044 	.word	0x20005044
 8000720:	0800cab4 	.word	0x0800cab4
 8000724:	0800078d 	.word	0x0800078d
 8000728:	20004e08 	.word	0x20004e08

0800072c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000734:	2001      	movs	r0, #1
 8000736:	f007 fc44 	bl	8007fc2 <osDelay>
 800073a:	e7fb      	b.n	8000734 <StartDefaultTask+0x8>

0800073c <startRxDataThread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startRxDataThread */
void startRxDataThread(void *argument)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startRxDataThread */
  /* Infinite loop */
  for(;;)
  {
	 osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 8000744:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000748:	2100      	movs	r1, #0
 800074a:	2001      	movs	r0, #1
 800074c:	f007 fbb8 	bl	8007ec0 <osThreadFlagsWait>

	 // thread is with the highest priority, as after the signal about new firmware
	 // has come, we are not interested in data anymore


	 HAL_UART_Receive_IT(&huart2, (uint8_t *)&notification_buffer, 1);
 8000750:	2201      	movs	r2, #1
 8000752:	4902      	ldr	r1, [pc, #8]	; (800075c <startRxDataThread+0x20>)
 8000754:	4802      	ldr	r0, [pc, #8]	; (8000760 <startRxDataThread+0x24>)
 8000756:	f003 fb19 	bl	8003d8c <HAL_UART_Receive_IT>
	 osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 800075a:	e7f3      	b.n	8000744 <startRxDataThread+0x8>
 800075c:	20004bc0 	.word	0x20004bc0
 8000760:	20005140 	.word	0x20005140

08000764 <startTxDataThread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startTxDataThread */
void startTxDataThread(void *argument)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startTxDataThread */
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 800076c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000770:	2100      	movs	r1, #0
 8000772:	2001      	movs	r0, #1
 8000774:	f007 fba4 	bl	8007ec0 <osThreadFlagsWait>
	  // that actually uses uart (if we omit the debug part)

	  // read from sd and write the info into uart (mock gprs)


	  HAL_UART_Receive_IT(&huart2, (uint8_t *)&notification_buffer, 1);
 8000778:	2201      	movs	r2, #1
 800077a:	4902      	ldr	r1, [pc, #8]	; (8000784 <startTxDataThread+0x20>)
 800077c:	4802      	ldr	r0, [pc, #8]	; (8000788 <startTxDataThread+0x24>)
 800077e:	f003 fb05 	bl	8003d8c <HAL_UART_Receive_IT>
	  osThreadFlagsWait(0x00000001U, osFlagsWaitAny, osWaitForever);
 8000782:	e7f3      	b.n	800076c <startTxDataThread+0x8>
 8000784:	20004bc0 	.word	0x20004bc0
 8000788:	20005140 	.word	0x20005140

0800078c <startTelemetryThread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startTelemetryThread */
void startTelemetryThread(void *argument)
{
 800078c:	b5b0      	push	{r4, r5, r7, lr}
 800078e:	b09e      	sub	sp, #120	; 0x78
 8000790:	af04      	add	r7, sp, #16
 8000792:	6078      	str	r0, [r7, #4]
  BYTE wbuf[30];

  /* Infinite loop */
  for(;;)
  {
	 status = osMessageQueueGet(telemetryQueueHandle, &tb, NULL, osWaitForever);
 8000794:	4b4b      	ldr	r3, [pc, #300]	; (80008c4 <startTelemetryThread+0x138>)
 8000796:	6818      	ldr	r0, [r3, #0]
 8000798:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800079c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007a0:	2200      	movs	r2, #0
 80007a2:	f007 ff01 	bl	80085a8 <osMessageQueueGet>
 80007a6:	4603      	mov	r3, r0
 80007a8:	4a47      	ldr	r2, [pc, #284]	; (80008c8 <startTelemetryThread+0x13c>)
 80007aa:	6013      	str	r3, [r2, #0]
	 if (status == osOK) {
 80007ac:	4b46      	ldr	r3, [pc, #280]	; (80008c8 <startTelemetryThread+0x13c>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d1ef      	bne.n	8000794 <startTelemetryThread+0x8>
		 // write into sd card

		 sprintf(wbuf, "Telemetry{%d, %u, {%d, %d, %d}}\n",
				 tb.id, tb.data_size, tb.data[0],
 80007b4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
		 sprintf(wbuf, "Telemetry{%d, %u, {%d, %d, %d}}\n",
 80007b8:	461d      	mov	r5, r3
 80007ba:	6e3c      	ldr	r4, [r7, #96]	; 0x60
 80007bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80007be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80007c0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80007c2:	f107 000c 	add.w	r0, r7, #12
 80007c6:	9102      	str	r1, [sp, #8]
 80007c8:	9201      	str	r2, [sp, #4]
 80007ca:	9300      	str	r3, [sp, #0]
 80007cc:	4623      	mov	r3, r4
 80007ce:	462a      	mov	r2, r5
 80007d0:	493e      	ldr	r1, [pc, #248]	; (80008cc <startTelemetryThread+0x140>)
 80007d2:	f00b fbb9 	bl	800bf48 <siprintf>
				 tb.data[1], tb.data[2]);
		 myprintf("Writing following string to sd: %s", wbuf);
 80007d6:	f107 030c 	add.w	r3, r7, #12
 80007da:	461a      	mov	r2, r3
 80007dc:	493c      	ldr	r1, [pc, #240]	; (80008d0 <startTelemetryThread+0x144>)
 80007de:	483d      	ldr	r0, [pc, #244]	; (80008d4 <startTelemetryThread+0x148>)
 80007e0:	f00b fbb2 	bl	800bf48 <siprintf>
 80007e4:	483b      	ldr	r0, [pc, #236]	; (80008d4 <startTelemetryThread+0x148>)
 80007e6:	f7ff fcfb 	bl	80001e0 <strlen>
 80007ea:	4603      	mov	r3, r0
 80007ec:	b29a      	uxth	r2, r3
 80007ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007f2:	4938      	ldr	r1, [pc, #224]	; (80008d4 <startTelemetryThread+0x148>)
 80007f4:	4838      	ldr	r0, [pc, #224]	; (80008d8 <startTelemetryThread+0x14c>)
 80007f6:	f003 fa37 	bl	8003c68 <HAL_UART_Transmit>


		 // TODO: add mutex here
		 wr = f_open(&telemetryFile, "write.txt", FA_WRITE | FA_OPEN_ALWAYS);
 80007fa:	2212      	movs	r2, #18
 80007fc:	4937      	ldr	r1, [pc, #220]	; (80008dc <startTelemetryThread+0x150>)
 80007fe:	4838      	ldr	r0, [pc, #224]	; (80008e0 <startTelemetryThread+0x154>)
 8000800:	f006 fd2c 	bl	800725c <f_open>
 8000804:	4603      	mov	r3, r0
 8000806:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67


		 if(wr == FR_OK) {
 800080a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800080e:	2b00      	cmp	r3, #0
 8000810:	d110      	bne.n	8000834 <startTelemetryThread+0xa8>
		   	myprintf("I was able to open '%s' for writing\n", TELEMETRY_FILE);
 8000812:	4a34      	ldr	r2, [pc, #208]	; (80008e4 <startTelemetryThread+0x158>)
 8000814:	4934      	ldr	r1, [pc, #208]	; (80008e8 <startTelemetryThread+0x15c>)
 8000816:	482f      	ldr	r0, [pc, #188]	; (80008d4 <startTelemetryThread+0x148>)
 8000818:	f00b fb96 	bl	800bf48 <siprintf>
 800081c:	482d      	ldr	r0, [pc, #180]	; (80008d4 <startTelemetryThread+0x148>)
 800081e:	f7ff fcdf 	bl	80001e0 <strlen>
 8000822:	4603      	mov	r3, r0
 8000824:	b29a      	uxth	r2, r3
 8000826:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800082a:	492a      	ldr	r1, [pc, #168]	; (80008d4 <startTelemetryThread+0x148>)
 800082c:	482a      	ldr	r0, [pc, #168]	; (80008d8 <startTelemetryThread+0x14c>)
 800082e:	f003 fa1b 	bl	8003c68 <HAL_UART_Transmit>
 8000832:	e011      	b.n	8000858 <startTelemetryThread+0xcc>
		 } else {
		   	myprintf("f_open error (%i)\n", wr);
 8000834:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000838:	461a      	mov	r2, r3
 800083a:	492c      	ldr	r1, [pc, #176]	; (80008ec <startTelemetryThread+0x160>)
 800083c:	4825      	ldr	r0, [pc, #148]	; (80008d4 <startTelemetryThread+0x148>)
 800083e:	f00b fb83 	bl	800bf48 <siprintf>
 8000842:	4824      	ldr	r0, [pc, #144]	; (80008d4 <startTelemetryThread+0x148>)
 8000844:	f7ff fccc 	bl	80001e0 <strlen>
 8000848:	4603      	mov	r3, r0
 800084a:	b29a      	uxth	r2, r3
 800084c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000850:	4920      	ldr	r1, [pc, #128]	; (80008d4 <startTelemetryThread+0x148>)
 8000852:	4821      	ldr	r0, [pc, #132]	; (80008d8 <startTelemetryThread+0x14c>)
 8000854:	f003 fa08 	bl	8003c68 <HAL_UART_Transmit>
		 }


		 UINT bytesWrote;
		 // TODO: and also I assume we should add mutex here
		 wr = f_write(&telemetryFile, wbuf, 19, &bytesWrote);
 8000858:	f107 0308 	add.w	r3, r7, #8
 800085c:	f107 010c 	add.w	r1, r7, #12
 8000860:	2213      	movs	r2, #19
 8000862:	481f      	ldr	r0, [pc, #124]	; (80008e0 <startTelemetryThread+0x154>)
 8000864:	f006 febf 	bl	80075e6 <f_write>
 8000868:	4603      	mov	r3, r0
 800086a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		 if(wr == FR_OK) {
 800086e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000872:	2b00      	cmp	r3, #0
 8000874:	d111      	bne.n	800089a <startTelemetryThread+0x10e>
		   	myprintf("Wrote %i bytes to 'write.txt'!\n", bytesWrote);
 8000876:	68bb      	ldr	r3, [r7, #8]
 8000878:	461a      	mov	r2, r3
 800087a:	491d      	ldr	r1, [pc, #116]	; (80008f0 <startTelemetryThread+0x164>)
 800087c:	4815      	ldr	r0, [pc, #84]	; (80008d4 <startTelemetryThread+0x148>)
 800087e:	f00b fb63 	bl	800bf48 <siprintf>
 8000882:	4814      	ldr	r0, [pc, #80]	; (80008d4 <startTelemetryThread+0x148>)
 8000884:	f7ff fcac 	bl	80001e0 <strlen>
 8000888:	4603      	mov	r3, r0
 800088a:	b29a      	uxth	r2, r3
 800088c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000890:	4910      	ldr	r1, [pc, #64]	; (80008d4 <startTelemetryThread+0x148>)
 8000892:	4811      	ldr	r0, [pc, #68]	; (80008d8 <startTelemetryThread+0x14c>)
 8000894:	f003 f9e8 	bl	8003c68 <HAL_UART_Transmit>
 8000898:	e010      	b.n	80008bc <startTelemetryThread+0x130>
		 } else {
		   	myprintf("f_write error (%d)\n", (int) bytesWrote);
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	461a      	mov	r2, r3
 800089e:	4915      	ldr	r1, [pc, #84]	; (80008f4 <startTelemetryThread+0x168>)
 80008a0:	480c      	ldr	r0, [pc, #48]	; (80008d4 <startTelemetryThread+0x148>)
 80008a2:	f00b fb51 	bl	800bf48 <siprintf>
 80008a6:	480b      	ldr	r0, [pc, #44]	; (80008d4 <startTelemetryThread+0x148>)
 80008a8:	f7ff fc9a 	bl	80001e0 <strlen>
 80008ac:	4603      	mov	r3, r0
 80008ae:	b29a      	uxth	r2, r3
 80008b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008b4:	4907      	ldr	r1, [pc, #28]	; (80008d4 <startTelemetryThread+0x148>)
 80008b6:	4808      	ldr	r0, [pc, #32]	; (80008d8 <startTelemetryThread+0x14c>)
 80008b8:	f003 f9d6 	bl	8003c68 <HAL_UART_Transmit>
		 }

		 f_close(&telemetryFile);
 80008bc:	4808      	ldr	r0, [pc, #32]	; (80008e0 <startTelemetryThread+0x154>)
 80008be:	f007 f8bf 	bl	8007a40 <f_close>
	 status = osMessageQueueGet(telemetryQueueHandle, &tb, NULL, osWaitForever);
 80008c2:	e767      	b.n	8000794 <startTelemetryThread+0x8>
 80008c4:	20004e0c 	.word	0x20004e0c
 80008c8:	20005048 	.word	0x20005048
 80008cc:	0800c764 	.word	0x0800c764
 80008d0:	0800c788 	.word	0x0800c788
 80008d4:	200000a8 	.word	0x200000a8
 80008d8:	20005140 	.word	0x20005140
 80008dc:	0800c7ac 	.word	0x0800c7ac
 80008e0:	20004e14 	.word	0x20004e14
 80008e4:	0800c7b8 	.word	0x0800c7b8
 80008e8:	0800c7c8 	.word	0x0800c7c8
 80008ec:	0800c7f0 	.word	0x0800c7f0
 80008f0:	0800c804 	.word	0x0800c804
 80008f4:	0800c824 	.word	0x0800c824

080008f8 <accTimerCallback>:
  /* USER CODE END startTelemetryThread */
}

/* accTimerCallback function */
void accTimerCallback(void *argument)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b092      	sub	sp, #72	; 0x48
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN accTimerCallback */
	TelemetryBase acc;

	acc.id = ACC;
 8000900:	2300      	movs	r3, #0
 8000902:	733b      	strb	r3, [r7, #12]
	acc.data_size = 3;
 8000904:	2303      	movs	r3, #3
 8000906:	643b      	str	r3, [r7, #64]	; 0x40
	for (size_t i = 0; i < acc.data_size; i++) {
 8000908:	2300      	movs	r3, #0
 800090a:	647b      	str	r3, [r7, #68]	; 0x44
 800090c:	e00a      	b.n	8000924 <accTimerCallback+0x2c>
		acc.data[i] = i;
 800090e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000910:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8000918:	440b      	add	r3, r1
 800091a:	f843 2c38 	str.w	r2, [r3, #-56]
	for (size_t i = 0; i < acc.data_size; i++) {
 800091e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000920:	3301      	adds	r3, #1
 8000922:	647b      	str	r3, [r7, #68]	; 0x44
 8000924:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000926:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000928:	429a      	cmp	r2, r3
 800092a:	d3f0      	bcc.n	800090e <accTimerCallback+0x16>
	}

	// note that this might be called from isr, if the
	// time parameter is set to 0
	osMessageQueuePut(telemetryQueueHandle, &acc, 0U, 0U);
 800092c:	4b05      	ldr	r3, [pc, #20]	; (8000944 <accTimerCallback+0x4c>)
 800092e:	6818      	ldr	r0, [r3, #0]
 8000930:	f107 010c 	add.w	r1, r7, #12
 8000934:	2300      	movs	r3, #0
 8000936:	2200      	movs	r2, #0
 8000938:	f007 fdd6 	bl	80084e8 <osMessageQueuePut>
  /* USER CODE END accTimerCallback */
}
 800093c:	bf00      	nop
 800093e:	3748      	adds	r7, #72	; 0x48
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20004e0c 	.word	0x20004e0c

08000948 <temperatureTimerCallback>:

/* temperatureTimerCallback function */
void temperatureTimerCallback(void *argument)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b092      	sub	sp, #72	; 0x48
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN temperatureTimerCallback */
	TelemetryBase acc;

	acc.id = ACC;
 8000950:	2300      	movs	r3, #0
 8000952:	733b      	strb	r3, [r7, #12]
	acc.data_size = 3;
 8000954:	2303      	movs	r3, #3
 8000956:	643b      	str	r3, [r7, #64]	; 0x40
	for (size_t i = 0; i < acc.data_size; i++) {
 8000958:	2300      	movs	r3, #0
 800095a:	647b      	str	r3, [r7, #68]	; 0x44
 800095c:	e00d      	b.n	800097a <temperatureTimerCallback+0x32>
		acc.data[i] = acc.data_size - i;
 800095e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000960:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000962:	1ad3      	subs	r3, r2, r3
 8000964:	461a      	mov	r2, r3
 8000966:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000968:	009b      	lsls	r3, r3, #2
 800096a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800096e:	440b      	add	r3, r1
 8000970:	f843 2c38 	str.w	r2, [r3, #-56]
	for (size_t i = 0; i < acc.data_size; i++) {
 8000974:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000976:	3301      	adds	r3, #1
 8000978:	647b      	str	r3, [r7, #68]	; 0x44
 800097a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800097c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800097e:	429a      	cmp	r2, r3
 8000980:	d3ed      	bcc.n	800095e <temperatureTimerCallback+0x16>
	}

	osMessageQueuePut(telemetryQueueHandle, &acc, 0U, 0U);
 8000982:	4b06      	ldr	r3, [pc, #24]	; (800099c <temperatureTimerCallback+0x54>)
 8000984:	6818      	ldr	r0, [r3, #0]
 8000986:	f107 010c 	add.w	r1, r7, #12
 800098a:	2300      	movs	r3, #0
 800098c:	2200      	movs	r2, #0
 800098e:	f007 fdab 	bl	80084e8 <osMessageQueuePut>
  /* USER CODE END temperatureTimerCallback */
}
 8000992:	bf00      	nop
 8000994:	3748      	adds	r7, #72	; 0x48
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	20004e0c 	.word	0x20004e0c

080009a0 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN Application */
/*
 * [IMPORTANT] TODO: Note that this functoin is unsafe (as we might interrupt uart usage)
 * Actually not, as we would transmit only after this
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
     if (huart == &huart2) {
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4a19      	ldr	r2, [pc, #100]	; (8000a10 <HAL_UART_RxCpltCallback+0x70>)
 80009ac:	4293      	cmp	r3, r2
 80009ae:	d129      	bne.n	8000a04 <HAL_UART_RxCpltCallback+0x64>
    	 int val = (int) (notification_buffer[0] - '0');
 80009b0:	4b18      	ldr	r3, [pc, #96]	; (8000a14 <HAL_UART_RxCpltCallback+0x74>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	3b30      	subs	r3, #48	; 0x30
 80009b6:	60fb      	str	r3, [r7, #12]
		 switch (val) {
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d003      	beq.n	80009c6 <HAL_UART_RxCpltCallback+0x26>
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d007      	beq.n	80009d4 <HAL_UART_RxCpltCallback+0x34>
 80009c4:	e00d      	b.n	80009e2 <HAL_UART_RxCpltCallback+0x42>
		 case 0:
			 osThreadFlagsSet(rxDataThreadHandle, 0x00000001U);
 80009c6:	4b14      	ldr	r3, [pc, #80]	; (8000a18 <HAL_UART_RxCpltCallback+0x78>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	2101      	movs	r1, #1
 80009cc:	4618      	mov	r0, r3
 80009ce:	f007 fa29 	bl	8007e24 <osThreadFlagsSet>
			 break;
 80009d2:	e018      	b.n	8000a06 <HAL_UART_RxCpltCallback+0x66>
		 case 1:
			 osThreadFlagsSet(txDataThreadHandle, 0x00000001U);
 80009d4:	4b11      	ldr	r3, [pc, #68]	; (8000a1c <HAL_UART_RxCpltCallback+0x7c>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2101      	movs	r1, #1
 80009da:	4618      	mov	r0, r3
 80009dc:	f007 fa22 	bl	8007e24 <osThreadFlagsSet>
			 break;
 80009e0:	e011      	b.n	8000a06 <HAL_UART_RxCpltCallback+0x66>
		 default:
			 myprintf("[ERROR]: Op not allowed: %d\n", val);
 80009e2:	68fa      	ldr	r2, [r7, #12]
 80009e4:	490e      	ldr	r1, [pc, #56]	; (8000a20 <HAL_UART_RxCpltCallback+0x80>)
 80009e6:	480f      	ldr	r0, [pc, #60]	; (8000a24 <HAL_UART_RxCpltCallback+0x84>)
 80009e8:	f00b faae 	bl	800bf48 <siprintf>
 80009ec:	480d      	ldr	r0, [pc, #52]	; (8000a24 <HAL_UART_RxCpltCallback+0x84>)
 80009ee:	f7ff fbf7 	bl	80001e0 <strlen>
 80009f2:	4603      	mov	r3, r0
 80009f4:	b29a      	uxth	r2, r3
 80009f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80009fa:	490a      	ldr	r1, [pc, #40]	; (8000a24 <HAL_UART_RxCpltCallback+0x84>)
 80009fc:	4804      	ldr	r0, [pc, #16]	; (8000a10 <HAL_UART_RxCpltCallback+0x70>)
 80009fe:	f003 f933 	bl	8003c68 <HAL_UART_Transmit>
			 break;
 8000a02:	e000      	b.n	8000a06 <HAL_UART_RxCpltCallback+0x66>
		 };
 8000a04:	bf00      	nop
     }
}
 8000a06:	bf00      	nop
 8000a08:	3710      	adds	r7, #16
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20005140 	.word	0x20005140
 8000a14:	20004bc0 	.word	0x20004bc0
 8000a18:	20004e04 	.word	0x20004e04
 8000a1c:	20005044 	.word	0x20005044
 8000a20:	0800c838 	.word	0x0800c838
 8000a24:	200000a8 	.word	0x200000a8

08000a28 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PC10   ------> I2S3_CK
     PC12   ------> I2S3_SD
*/
void MX_GPIO_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08c      	sub	sp, #48	; 0x30
 8000a2c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2e:	f107 031c 	add.w	r3, r7, #28
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
 8000a36:	605a      	str	r2, [r3, #4]
 8000a38:	609a      	str	r2, [r3, #8]
 8000a3a:	60da      	str	r2, [r3, #12]
 8000a3c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61bb      	str	r3, [r7, #24]
 8000a42:	4b9b      	ldr	r3, [pc, #620]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	4a9a      	ldr	r2, [pc, #616]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000a48:	f043 0310 	orr.w	r3, r3, #16
 8000a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4e:	4b98      	ldr	r3, [pc, #608]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	f003 0310 	and.w	r3, r3, #16
 8000a56:	61bb      	str	r3, [r7, #24]
 8000a58:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	617b      	str	r3, [r7, #20]
 8000a5e:	4b94      	ldr	r3, [pc, #592]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	4a93      	ldr	r2, [pc, #588]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000a64:	f043 0304 	orr.w	r3, r3, #4
 8000a68:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6a:	4b91      	ldr	r3, [pc, #580]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	f003 0304 	and.w	r3, r3, #4
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	613b      	str	r3, [r7, #16]
 8000a7a:	4b8d      	ldr	r3, [pc, #564]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	4a8c      	ldr	r2, [pc, #560]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000a80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a84:	6313      	str	r3, [r2, #48]	; 0x30
 8000a86:	4b8a      	ldr	r3, [pc, #552]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a8e:	613b      	str	r3, [r7, #16]
 8000a90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	4b86      	ldr	r3, [pc, #536]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	4a85      	ldr	r2, [pc, #532]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000a9c:	f043 0301 	orr.w	r3, r3, #1
 8000aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa2:	4b83      	ldr	r3, [pc, #524]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	f003 0301 	and.w	r3, r3, #1
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60bb      	str	r3, [r7, #8]
 8000ab2:	4b7f      	ldr	r3, [pc, #508]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	4a7e      	ldr	r2, [pc, #504]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000ab8:	f043 0302 	orr.w	r3, r3, #2
 8000abc:	6313      	str	r3, [r2, #48]	; 0x30
 8000abe:	4b7c      	ldr	r3, [pc, #496]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	f003 0302 	and.w	r3, r3, #2
 8000ac6:	60bb      	str	r3, [r7, #8]
 8000ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aca:	2300      	movs	r3, #0
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	4b78      	ldr	r3, [pc, #480]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad2:	4a77      	ldr	r2, [pc, #476]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000ad4:	f043 0308 	orr.w	r3, r3, #8
 8000ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8000ada:	4b75      	ldr	r3, [pc, #468]	; (8000cb0 <MX_GPIO_Init+0x288>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ade:	f003 0308 	and.w	r3, r3, #8
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2108      	movs	r1, #8
 8000aea:	4872      	ldr	r0, [pc, #456]	; (8000cb4 <MX_GPIO_Init+0x28c>)
 8000aec:	f001 f8d0 	bl	8001c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000af0:	2201      	movs	r2, #1
 8000af2:	2101      	movs	r1, #1
 8000af4:	4870      	ldr	r0, [pc, #448]	; (8000cb8 <MX_GPIO_Init+0x290>)
 8000af6:	f001 f8cb 	bl	8001c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2102      	movs	r1, #2
 8000afe:	486f      	ldr	r0, [pc, #444]	; (8000cbc <MX_GPIO_Init+0x294>)
 8000b00:	f001 f8c6 	bl	8001c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000b04:	2200      	movs	r2, #0
 8000b06:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000b0a:	486d      	ldr	r0, [pc, #436]	; (8000cc0 <MX_GPIO_Init+0x298>)
 8000b0c:	f001 f8c0 	bl	8001c90 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8000b10:	2304      	movs	r3, #4
 8000b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b14:	2300      	movs	r3, #0
 8000b16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8000b1c:	f107 031c 	add.w	r3, r7, #28
 8000b20:	4619      	mov	r1, r3
 8000b22:	4864      	ldr	r0, [pc, #400]	; (8000cb4 <MX_GPIO_Init+0x28c>)
 8000b24:	f000 fe18 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000b28:	2308      	movs	r3, #8
 8000b2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b34:	2300      	movs	r3, #0
 8000b36:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000b38:	f107 031c 	add.w	r3, r7, #28
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	485d      	ldr	r0, [pc, #372]	; (8000cb4 <MX_GPIO_Init+0x28c>)
 8000b40:	f000 fe0a 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8000b44:	2332      	movs	r3, #50	; 0x32
 8000b46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b48:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000b4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b52:	f107 031c 	add.w	r3, r7, #28
 8000b56:	4619      	mov	r1, r3
 8000b58:	4856      	ldr	r0, [pc, #344]	; (8000cb4 <MX_GPIO_Init+0x28c>)
 8000b5a:	f000 fdfd 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b62:	2301      	movs	r3, #1
 8000b64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b6e:	f107 031c 	add.w	r3, r7, #28
 8000b72:	4619      	mov	r1, r3
 8000b74:	4850      	ldr	r0, [pc, #320]	; (8000cb8 <MX_GPIO_Init+0x290>)
 8000b76:	f000 fdef 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000b7a:	2308      	movs	r3, #8
 8000b7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b86:	2300      	movs	r3, #0
 8000b88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b8a:	2305      	movs	r3, #5
 8000b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000b8e:	f107 031c 	add.w	r3, r7, #28
 8000b92:	4619      	mov	r1, r3
 8000b94:	4848      	ldr	r0, [pc, #288]	; (8000cb8 <MX_GPIO_Init+0x290>)
 8000b96:	f000 fddf 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b9e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000ba2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba8:	f107 031c 	add.w	r3, r7, #28
 8000bac:	4619      	mov	r1, r3
 8000bae:	4845      	ldr	r0, [pc, #276]	; (8000cc4 <MX_GPIO_Init+0x29c>)
 8000bb0:	f000 fdd2 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000bb4:	2310      	movs	r3, #16
 8000bb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb8:	2302      	movs	r3, #2
 8000bba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bc4:	2306      	movs	r3, #6
 8000bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000bc8:	f107 031c 	add.w	r3, r7, #28
 8000bcc:	4619      	mov	r1, r3
 8000bce:	483d      	ldr	r0, [pc, #244]	; (8000cc4 <MX_GPIO_Init+0x29c>)
 8000bd0:	f000 fdc2 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be0:	2300      	movs	r3, #0
 8000be2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000be4:	f107 031c 	add.w	r3, r7, #28
 8000be8:	4619      	mov	r1, r3
 8000bea:	4834      	ldr	r0, [pc, #208]	; (8000cbc <MX_GPIO_Init+0x294>)
 8000bec:	f000 fdb4 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000bf0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000bf4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c02:	2305      	movs	r3, #5
 8000c04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c06:	f107 031c 	add.w	r3, r7, #28
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	482b      	ldr	r0, [pc, #172]	; (8000cbc <MX_GPIO_Init+0x294>)
 8000c0e:	f000 fda3 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000c12:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000c16:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	2300      	movs	r3, #0
 8000c22:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c24:	f107 031c 	add.w	r3, r7, #28
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4825      	ldr	r0, [pc, #148]	; (8000cc0 <MX_GPIO_Init+0x298>)
 8000c2c:	f000 fd94 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000c30:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c36:	2302      	movs	r3, #2
 8000c38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000c42:	2306      	movs	r3, #6
 8000c44:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c46:	f107 031c 	add.w	r3, r7, #28
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	481a      	ldr	r0, [pc, #104]	; (8000cb8 <MX_GPIO_Init+0x290>)
 8000c4e:	f000 fd83 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000c52:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000c60:	f107 031c 	add.w	r3, r7, #28
 8000c64:	4619      	mov	r1, r3
 8000c66:	4817      	ldr	r0, [pc, #92]	; (8000cc4 <MX_GPIO_Init+0x29c>)
 8000c68:	f000 fd76 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000c6c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000c70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c72:	2302      	movs	r3, #2
 8000c74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c7e:	230a      	movs	r3, #10
 8000c80:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c82:	f107 031c 	add.w	r3, r7, #28
 8000c86:	4619      	mov	r1, r3
 8000c88:	480e      	ldr	r0, [pc, #56]	; (8000cc4 <MX_GPIO_Init+0x29c>)
 8000c8a:	f000 fd65 	bl	8001758 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000c8e:	2320      	movs	r3, #32
 8000c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c92:	2300      	movs	r3, #0
 8000c94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c9a:	f107 031c 	add.w	r3, r7, #28
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4807      	ldr	r0, [pc, #28]	; (8000cc0 <MX_GPIO_Init+0x298>)
 8000ca2:	f000 fd59 	bl	8001758 <HAL_GPIO_Init>

}
 8000ca6:	bf00      	nop
 8000ca8:	3730      	adds	r7, #48	; 0x30
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40023800 	.word	0x40023800
 8000cb4:	40021000 	.word	0x40021000
 8000cb8:	40020800 	.word	0x40020800
 8000cbc:	40020400 	.word	0x40020400
 8000cc0:	40020c00 	.word	0x40020c00
 8000cc4:	40020000 	.word	0x40020000

08000cc8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ccc:	4b12      	ldr	r3, [pc, #72]	; (8000d18 <MX_I2C1_Init+0x50>)
 8000cce:	4a13      	ldr	r2, [pc, #76]	; (8000d1c <MX_I2C1_Init+0x54>)
 8000cd0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000cd2:	4b11      	ldr	r3, [pc, #68]	; (8000d18 <MX_I2C1_Init+0x50>)
 8000cd4:	4a12      	ldr	r2, [pc, #72]	; (8000d20 <MX_I2C1_Init+0x58>)
 8000cd6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000cd8:	4b0f      	ldr	r3, [pc, #60]	; (8000d18 <MX_I2C1_Init+0x50>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000cde:	4b0e      	ldr	r3, [pc, #56]	; (8000d18 <MX_I2C1_Init+0x50>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ce4:	4b0c      	ldr	r3, [pc, #48]	; (8000d18 <MX_I2C1_Init+0x50>)
 8000ce6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000cec:	4b0a      	ldr	r3, [pc, #40]	; (8000d18 <MX_I2C1_Init+0x50>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000cf2:	4b09      	ldr	r3, [pc, #36]	; (8000d18 <MX_I2C1_Init+0x50>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cf8:	4b07      	ldr	r3, [pc, #28]	; (8000d18 <MX_I2C1_Init+0x50>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cfe:	4b06      	ldr	r3, [pc, #24]	; (8000d18 <MX_I2C1_Init+0x50>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d04:	4804      	ldr	r0, [pc, #16]	; (8000d18 <MX_I2C1_Init+0x50>)
 8000d06:	f000 fff5 	bl	8001cf4 <HAL_I2C_Init>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d10:	f000 f8ee 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d14:	bf00      	nop
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	2000504c 	.word	0x2000504c
 8000d1c:	40005400 	.word	0x40005400
 8000d20:	000186a0 	.word	0x000186a0

08000d24 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08a      	sub	sp, #40	; 0x28
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2c:	f107 0314 	add.w	r3, r7, #20
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
 8000d34:	605a      	str	r2, [r3, #4]
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	60da      	str	r2, [r3, #12]
 8000d3a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a19      	ldr	r2, [pc, #100]	; (8000da8 <HAL_I2C_MspInit+0x84>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d12c      	bne.n	8000da0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	613b      	str	r3, [r7, #16]
 8000d4a:	4b18      	ldr	r3, [pc, #96]	; (8000dac <HAL_I2C_MspInit+0x88>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	4a17      	ldr	r2, [pc, #92]	; (8000dac <HAL_I2C_MspInit+0x88>)
 8000d50:	f043 0302 	orr.w	r3, r3, #2
 8000d54:	6313      	str	r3, [r2, #48]	; 0x30
 8000d56:	4b15      	ldr	r3, [pc, #84]	; (8000dac <HAL_I2C_MspInit+0x88>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5a:	f003 0302 	and.w	r3, r3, #2
 8000d5e:	613b      	str	r3, [r7, #16]
 8000d60:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000d62:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000d66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d68:	2312      	movs	r3, #18
 8000d6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d70:	2300      	movs	r3, #0
 8000d72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d74:	2304      	movs	r3, #4
 8000d76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d78:	f107 0314 	add.w	r3, r7, #20
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	480c      	ldr	r0, [pc, #48]	; (8000db0 <HAL_I2C_MspInit+0x8c>)
 8000d80:	f000 fcea 	bl	8001758 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d84:	2300      	movs	r3, #0
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	4b08      	ldr	r3, [pc, #32]	; (8000dac <HAL_I2C_MspInit+0x88>)
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8c:	4a07      	ldr	r2, [pc, #28]	; (8000dac <HAL_I2C_MspInit+0x88>)
 8000d8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d92:	6413      	str	r3, [r2, #64]	; 0x40
 8000d94:	4b05      	ldr	r3, [pc, #20]	; (8000dac <HAL_I2C_MspInit+0x88>)
 8000d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000da0:	bf00      	nop
 8000da2:	3728      	adds	r7, #40	; 0x28
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40005400 	.word	0x40005400
 8000dac:	40023800 	.word	0x40023800
 8000db0:	40020400 	.word	0x40020400

08000db4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000db8:	f000 fac4 	bl	8001344 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dbc:	f000 f81e 	bl	8000dfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dc0:	f7ff fe32 	bl	8000a28 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000dc4:	f7ff ff80 	bl	8000cc8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000dc8:	f000 f8a2 	bl	8000f10 <MX_SPI1_Init>
  MX_FATFS_Init();
 8000dcc:	f003 ff08 	bl	8004be0 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 8000dd0:	f000 fa14 	bl	80011fc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // delay needed for sd to stabilize as well as to make the upload
  // of new firmware possible (boot related issue);
  HAL_Delay(2000);
 8000dd4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000dd8:	f000 faf6 	bl	80013c8 <HAL_Delay>

  // run in the background receive from uart
  // in order to implment possibility to wake up
  HAL_UART_Receive_IT(&huart2, (uint8_t *)notification_buffer, 1);
 8000ddc:	2201      	movs	r2, #1
 8000dde:	4905      	ldr	r1, [pc, #20]	; (8000df4 <main+0x40>)
 8000de0:	4805      	ldr	r0, [pc, #20]	; (8000df8 <main+0x44>)
 8000de2:	f002 ffd3 	bl	8003d8c <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000de6:	f006 ff41 	bl	8007c6c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000dea:	f7ff fbcd 	bl	8000588 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000dee:	f006 ff61 	bl	8007cb4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000df2:	e7fe      	b.n	8000df2 <main+0x3e>
 8000df4:	20004bc0 	.word	0x20004bc0
 8000df8:	20005140 	.word	0x20005140

08000dfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b094      	sub	sp, #80	; 0x50
 8000e00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e02:	f107 0320 	add.w	r3, r7, #32
 8000e06:	2230      	movs	r2, #48	; 0x30
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f00a ffc0 	bl	800bd90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e10:	f107 030c 	add.w	r3, r7, #12
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
 8000e1c:	60da      	str	r2, [r3, #12]
 8000e1e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e20:	2300      	movs	r3, #0
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	4b27      	ldr	r3, [pc, #156]	; (8000ec4 <SystemClock_Config+0xc8>)
 8000e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e28:	4a26      	ldr	r2, [pc, #152]	; (8000ec4 <SystemClock_Config+0xc8>)
 8000e2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e2e:	6413      	str	r3, [r2, #64]	; 0x40
 8000e30:	4b24      	ldr	r3, [pc, #144]	; (8000ec4 <SystemClock_Config+0xc8>)
 8000e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e38:	60bb      	str	r3, [r7, #8]
 8000e3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	607b      	str	r3, [r7, #4]
 8000e40:	4b21      	ldr	r3, [pc, #132]	; (8000ec8 <SystemClock_Config+0xcc>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a20      	ldr	r2, [pc, #128]	; (8000ec8 <SystemClock_Config+0xcc>)
 8000e46:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e4a:	6013      	str	r3, [r2, #0]
 8000e4c:	4b1e      	ldr	r3, [pc, #120]	; (8000ec8 <SystemClock_Config+0xcc>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e54:	607b      	str	r3, [r7, #4]
 8000e56:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e60:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e62:	2302      	movs	r3, #2
 8000e64:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e66:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e6c:	2304      	movs	r3, #4
 8000e6e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000e70:	23c0      	movs	r3, #192	; 0xc0
 8000e72:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e74:	2304      	movs	r3, #4
 8000e76:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000e78:	2308      	movs	r3, #8
 8000e7a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e7c:	f107 0320 	add.w	r3, r7, #32
 8000e80:	4618      	mov	r0, r3
 8000e82:	f001 f903 	bl	800208c <HAL_RCC_OscConfig>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e8c:	f000 f830 	bl	8000ef0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e90:	230f      	movs	r3, #15
 8000e92:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e94:	2302      	movs	r3, #2
 8000e96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e9c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ea0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000ea6:	f107 030c 	add.w	r3, r7, #12
 8000eaa:	2103      	movs	r1, #3
 8000eac:	4618      	mov	r0, r3
 8000eae:	f001 fc15 	bl	80026dc <HAL_RCC_ClockConfig>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000eb8:	f000 f81a 	bl	8000ef0 <Error_Handler>
  }
}
 8000ebc:	bf00      	nop
 8000ebe:	3750      	adds	r7, #80	; 0x50
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	40023800 	.word	0x40023800
 8000ec8:	40007000 	.word	0x40007000

08000ecc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a04      	ldr	r2, [pc, #16]	; (8000eec <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d101      	bne.n	8000ee2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000ede:	f000 fa53 	bl	8001388 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40000c00 	.word	0x40000c00

08000ef0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef4:	b672      	cpsid	i
}
 8000ef6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ef8:	e7fe      	b.n	8000ef8 <Error_Handler+0x8>

08000efa <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
 8000f02:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000f04:	bf00      	nop
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000f14:	4b17      	ldr	r3, [pc, #92]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f16:	4a18      	ldr	r2, [pc, #96]	; (8000f78 <MX_SPI1_Init+0x68>)
 8000f18:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f1a:	4b16      	ldr	r3, [pc, #88]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f20:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f22:	4b14      	ldr	r3, [pc, #80]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f28:	4b12      	ldr	r3, [pc, #72]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f2e:	4b11      	ldr	r3, [pc, #68]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f34:	4b0f      	ldr	r3, [pc, #60]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f3a:	4b0e      	ldr	r3, [pc, #56]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f40:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000f42:	4b0c      	ldr	r3, [pc, #48]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f44:	2230      	movs	r2, #48	; 0x30
 8000f46:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f48:	4b0a      	ldr	r3, [pc, #40]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f4e:	4b09      	ldr	r3, [pc, #36]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f54:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f5a:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f5c:	220a      	movs	r2, #10
 8000f5e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f60:	4804      	ldr	r0, [pc, #16]	; (8000f74 <MX_SPI1_Init+0x64>)
 8000f62:	f001 fe91 	bl	8002c88 <HAL_SPI_Init>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f6c:	f7ff ffc0 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f70:	bf00      	nop
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	200050a0 	.word	0x200050a0
 8000f78:	40013000 	.word	0x40013000

08000f7c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08a      	sub	sp, #40	; 0x28
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a19      	ldr	r2, [pc, #100]	; (8001000 <HAL_SPI_MspInit+0x84>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d12b      	bne.n	8000ff6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
 8000fa2:	4b18      	ldr	r3, [pc, #96]	; (8001004 <HAL_SPI_MspInit+0x88>)
 8000fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa6:	4a17      	ldr	r2, [pc, #92]	; (8001004 <HAL_SPI_MspInit+0x88>)
 8000fa8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fac:	6453      	str	r3, [r2, #68]	; 0x44
 8000fae:	4b15      	ldr	r3, [pc, #84]	; (8001004 <HAL_SPI_MspInit+0x88>)
 8000fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	4b11      	ldr	r3, [pc, #68]	; (8001004 <HAL_SPI_MspInit+0x88>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	4a10      	ldr	r2, [pc, #64]	; (8001004 <HAL_SPI_MspInit+0x88>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fca:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <HAL_SPI_MspInit+0x88>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000fd6:	23e0      	movs	r3, #224	; 0xe0
 8000fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000fe6:	2305      	movs	r3, #5
 8000fe8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4805      	ldr	r0, [pc, #20]	; (8001008 <HAL_SPI_MspInit+0x8c>)
 8000ff2:	f000 fbb1 	bl	8001758 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	3728      	adds	r7, #40	; 0x28
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40013000 	.word	0x40013000
 8001004:	40023800 	.word	0x40023800
 8001008:	40020000 	.word	0x40020000

0800100c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	607b      	str	r3, [r7, #4]
 8001016:	4b12      	ldr	r3, [pc, #72]	; (8001060 <HAL_MspInit+0x54>)
 8001018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800101a:	4a11      	ldr	r2, [pc, #68]	; (8001060 <HAL_MspInit+0x54>)
 800101c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001020:	6453      	str	r3, [r2, #68]	; 0x44
 8001022:	4b0f      	ldr	r3, [pc, #60]	; (8001060 <HAL_MspInit+0x54>)
 8001024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001026:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	603b      	str	r3, [r7, #0]
 8001032:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <HAL_MspInit+0x54>)
 8001034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001036:	4a0a      	ldr	r2, [pc, #40]	; (8001060 <HAL_MspInit+0x54>)
 8001038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800103c:	6413      	str	r3, [r2, #64]	; 0x40
 800103e:	4b08      	ldr	r3, [pc, #32]	; (8001060 <HAL_MspInit+0x54>)
 8001040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001046:	603b      	str	r3, [r7, #0]
 8001048:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800104a:	2200      	movs	r2, #0
 800104c:	210f      	movs	r1, #15
 800104e:	f06f 0001 	mvn.w	r0, #1
 8001052:	f000 faab 	bl	80015ac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40023800 	.word	0x40023800

08001064 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b08c      	sub	sp, #48	; 0x30
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001070:	2300      	movs	r3, #0
 8001072:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0);
 8001074:	2200      	movs	r2, #0
 8001076:	6879      	ldr	r1, [r7, #4]
 8001078:	2032      	movs	r0, #50	; 0x32
 800107a:	f000 fa97 	bl	80015ac <HAL_NVIC_SetPriority>

  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800107e:	2032      	movs	r0, #50	; 0x32
 8001080:	f000 fac0 	bl	8001604 <HAL_NVIC_EnableIRQ>

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8001084:	2300      	movs	r3, #0
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	4b1f      	ldr	r3, [pc, #124]	; (8001108 <HAL_InitTick+0xa4>)
 800108a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108c:	4a1e      	ldr	r2, [pc, #120]	; (8001108 <HAL_InitTick+0xa4>)
 800108e:	f043 0308 	orr.w	r3, r3, #8
 8001092:	6413      	str	r3, [r2, #64]	; 0x40
 8001094:	4b1c      	ldr	r3, [pc, #112]	; (8001108 <HAL_InitTick+0xa4>)
 8001096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001098:	f003 0308 	and.w	r3, r3, #8
 800109c:	60fb      	str	r3, [r7, #12]
 800109e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010a0:	f107 0210 	add.w	r2, r7, #16
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	4611      	mov	r1, r2
 80010aa:	4618      	mov	r0, r3
 80010ac:	f001 fdba 	bl	8002c24 <HAL_RCC_GetClockConfig>

  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80010b0:	f001 fd90 	bl	8002bd4 <HAL_RCC_GetPCLK1Freq>
 80010b4:	4603      	mov	r3, r0
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010bc:	4a13      	ldr	r2, [pc, #76]	; (800110c <HAL_InitTick+0xa8>)
 80010be:	fba2 2303 	umull	r2, r3, r2, r3
 80010c2:	0c9b      	lsrs	r3, r3, #18
 80010c4:	3b01      	subs	r3, #1
 80010c6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80010c8:	4b11      	ldr	r3, [pc, #68]	; (8001110 <HAL_InitTick+0xac>)
 80010ca:	4a12      	ldr	r2, [pc, #72]	; (8001114 <HAL_InitTick+0xb0>)
 80010cc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 80010ce:	4b10      	ldr	r3, [pc, #64]	; (8001110 <HAL_InitTick+0xac>)
 80010d0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80010d4:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80010d6:	4a0e      	ldr	r2, [pc, #56]	; (8001110 <HAL_InitTick+0xac>)
 80010d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010da:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80010dc:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <HAL_InitTick+0xac>)
 80010de:	2200      	movs	r2, #0
 80010e0:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e2:	4b0b      	ldr	r3, [pc, #44]	; (8001110 <HAL_InitTick+0xac>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 80010e8:	4809      	ldr	r0, [pc, #36]	; (8001110 <HAL_InitTick+0xac>)
 80010ea:	f002 f9e1 	bl	80034b0 <HAL_TIM_Base_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d104      	bne.n	80010fe <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 80010f4:	4806      	ldr	r0, [pc, #24]	; (8001110 <HAL_InitTick+0xac>)
 80010f6:	f002 faab 	bl	8003650 <HAL_TIM_Base_Start_IT>
 80010fa:	4603      	mov	r3, r0
 80010fc:	e000      	b.n	8001100 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
}
 8001100:	4618      	mov	r0, r3
 8001102:	3730      	adds	r7, #48	; 0x30
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40023800 	.word	0x40023800
 800110c:	431bde83 	.word	0x431bde83
 8001110:	200050f8 	.word	0x200050f8
 8001114:	40000c00 	.word	0x40000c00

08001118 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800111c:	e7fe      	b.n	800111c <NMI_Handler+0x4>

0800111e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001122:	e7fe      	b.n	8001122 <HardFault_Handler+0x4>

08001124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001128:	e7fe      	b.n	8001128 <MemManage_Handler+0x4>

0800112a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800112a:	b480      	push	{r7}
 800112c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800112e:	e7fe      	b.n	800112e <BusFault_Handler+0x4>

08001130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001134:	e7fe      	b.n	8001134 <UsageFault_Handler+0x4>

08001136 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001136:	b480      	push	{r7}
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001148:	4802      	ldr	r0, [pc, #8]	; (8001154 <USART2_IRQHandler+0x10>)
 800114a:	f002 fe4f 	bl	8003dec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20005140 	.word	0x20005140

08001158 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800115c:	4802      	ldr	r0, [pc, #8]	; (8001168 <TIM5_IRQHandler+0x10>)
 800115e:	f002 fb09 	bl	8003774 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	200050f8 	.word	0x200050f8

0800116c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001174:	4a14      	ldr	r2, [pc, #80]	; (80011c8 <_sbrk+0x5c>)
 8001176:	4b15      	ldr	r3, [pc, #84]	; (80011cc <_sbrk+0x60>)
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001180:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <_sbrk+0x64>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d102      	bne.n	800118e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001188:	4b11      	ldr	r3, [pc, #68]	; (80011d0 <_sbrk+0x64>)
 800118a:	4a12      	ldr	r2, [pc, #72]	; (80011d4 <_sbrk+0x68>)
 800118c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800118e:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <_sbrk+0x64>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4413      	add	r3, r2
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	429a      	cmp	r2, r3
 800119a:	d207      	bcs.n	80011ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800119c:	f00a fdbe 	bl	800bd1c <__errno>
 80011a0:	4603      	mov	r3, r0
 80011a2:	220c      	movs	r2, #12
 80011a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011aa:	e009      	b.n	80011c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011ac:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <_sbrk+0x64>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011b2:	4b07      	ldr	r3, [pc, #28]	; (80011d0 <_sbrk+0x64>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4413      	add	r3, r2
 80011ba:	4a05      	ldr	r2, [pc, #20]	; (80011d0 <_sbrk+0x64>)
 80011bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011be:	68fb      	ldr	r3, [r7, #12]
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3718      	adds	r7, #24
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	20020000 	.word	0x20020000
 80011cc:	00000400 	.word	0x00000400
 80011d0:	200001a8 	.word	0x200001a8
 80011d4:	20005650 	.word	0x20005650

080011d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <SystemInit+0x20>)
 80011de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011e2:	4a05      	ldr	r2, [pc, #20]	; (80011f8 <SystemInit+0x20>)
 80011e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	e000ed00 	.word	0xe000ed00

080011fc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001200:	4b11      	ldr	r3, [pc, #68]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001202:	4a12      	ldr	r2, [pc, #72]	; (800124c <MX_USART2_UART_Init+0x50>)
 8001204:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001206:	4b10      	ldr	r3, [pc, #64]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001208:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800120c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800120e:	4b0e      	ldr	r3, [pc, #56]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001214:	4b0c      	ldr	r3, [pc, #48]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001216:	2200      	movs	r2, #0
 8001218:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800121a:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 800121c:	2200      	movs	r2, #0
 800121e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001220:	4b09      	ldr	r3, [pc, #36]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001222:	220c      	movs	r2, #12
 8001224:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001226:	4b08      	ldr	r3, [pc, #32]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800122c:	4b06      	ldr	r3, [pc, #24]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 800122e:	2200      	movs	r2, #0
 8001230:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001232:	4805      	ldr	r0, [pc, #20]	; (8001248 <MX_USART2_UART_Init+0x4c>)
 8001234:	f002 fc62 	bl	8003afc <HAL_UART_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800123e:	f7ff fe57 	bl	8000ef0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	20005140 	.word	0x20005140
 800124c:	40004400 	.word	0x40004400

08001250 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08a      	sub	sp, #40	; 0x28
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a1d      	ldr	r2, [pc, #116]	; (80012e4 <HAL_UART_MspInit+0x94>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d133      	bne.n	80012da <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	613b      	str	r3, [r7, #16]
 8001276:	4b1c      	ldr	r3, [pc, #112]	; (80012e8 <HAL_UART_MspInit+0x98>)
 8001278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127a:	4a1b      	ldr	r2, [pc, #108]	; (80012e8 <HAL_UART_MspInit+0x98>)
 800127c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001280:	6413      	str	r3, [r2, #64]	; 0x40
 8001282:	4b19      	ldr	r3, [pc, #100]	; (80012e8 <HAL_UART_MspInit+0x98>)
 8001284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	4b15      	ldr	r3, [pc, #84]	; (80012e8 <HAL_UART_MspInit+0x98>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001296:	4a14      	ldr	r2, [pc, #80]	; (80012e8 <HAL_UART_MspInit+0x98>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6313      	str	r3, [r2, #48]	; 0x30
 800129e:	4b12      	ldr	r3, [pc, #72]	; (80012e8 <HAL_UART_MspInit+0x98>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80012aa:	230c      	movs	r3, #12
 80012ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ae:	2302      	movs	r3, #2
 80012b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b6:	2303      	movs	r3, #3
 80012b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012ba:	2307      	movs	r3, #7
 80012bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	4619      	mov	r1, r3
 80012c4:	4809      	ldr	r0, [pc, #36]	; (80012ec <HAL_UART_MspInit+0x9c>)
 80012c6:	f000 fa47 	bl	8001758 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80012ca:	2200      	movs	r2, #0
 80012cc:	2105      	movs	r1, #5
 80012ce:	2026      	movs	r0, #38	; 0x26
 80012d0:	f000 f96c 	bl	80015ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80012d4:	2026      	movs	r0, #38	; 0x26
 80012d6:	f000 f995 	bl	8001604 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80012da:	bf00      	nop
 80012dc:	3728      	adds	r7, #40	; 0x28
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	40004400 	.word	0x40004400
 80012e8:	40023800 	.word	0x40023800
 80012ec:	40020000 	.word	0x40020000

080012f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80012f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001328 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012f4:	480d      	ldr	r0, [pc, #52]	; (800132c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80012f6:	490e      	ldr	r1, [pc, #56]	; (8001330 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80012f8:	4a0e      	ldr	r2, [pc, #56]	; (8001334 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012fc:	e002      	b.n	8001304 <LoopCopyDataInit>

080012fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001300:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001302:	3304      	adds	r3, #4

08001304 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001304:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001306:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001308:	d3f9      	bcc.n	80012fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800130a:	4a0b      	ldr	r2, [pc, #44]	; (8001338 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800130c:	4c0b      	ldr	r4, [pc, #44]	; (800133c <LoopFillZerobss+0x26>)
  movs r3, #0
 800130e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001310:	e001      	b.n	8001316 <LoopFillZerobss>

08001312 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001312:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001314:	3204      	adds	r2, #4

08001316 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001316:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001318:	d3fb      	bcc.n	8001312 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800131a:	f7ff ff5d 	bl	80011d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800131e:	f00a fd03 	bl	800bd28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001322:	f7ff fd47 	bl	8000db4 <main>
  bx  lr    
 8001326:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001328:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800132c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001330:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001334:	0800cc4c 	.word	0x0800cc4c
  ldr r2, =_sbss
 8001338:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 800133c:	2000564c 	.word	0x2000564c

08001340 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001340:	e7fe      	b.n	8001340 <ADC_IRQHandler>
	...

08001344 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001348:	4b0e      	ldr	r3, [pc, #56]	; (8001384 <HAL_Init+0x40>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a0d      	ldr	r2, [pc, #52]	; (8001384 <HAL_Init+0x40>)
 800134e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001352:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001354:	4b0b      	ldr	r3, [pc, #44]	; (8001384 <HAL_Init+0x40>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a0a      	ldr	r2, [pc, #40]	; (8001384 <HAL_Init+0x40>)
 800135a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800135e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001360:	4b08      	ldr	r3, [pc, #32]	; (8001384 <HAL_Init+0x40>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a07      	ldr	r2, [pc, #28]	; (8001384 <HAL_Init+0x40>)
 8001366:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800136a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800136c:	2003      	movs	r0, #3
 800136e:	f000 f8fd 	bl	800156c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001372:	200f      	movs	r0, #15
 8001374:	f7ff fe76 	bl	8001064 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001378:	f7ff fe48 	bl	800100c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800137c:	2300      	movs	r3, #0
}
 800137e:	4618      	mov	r0, r3
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	40023c00 	.word	0x40023c00

08001388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800138c:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <HAL_IncTick+0x20>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	461a      	mov	r2, r3
 8001392:	4b06      	ldr	r3, [pc, #24]	; (80013ac <HAL_IncTick+0x24>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4413      	add	r3, r2
 8001398:	4a04      	ldr	r2, [pc, #16]	; (80013ac <HAL_IncTick+0x24>)
 800139a:	6013      	str	r3, [r2, #0]
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	20000008 	.word	0x20000008
 80013ac:	20005184 	.word	0x20005184

080013b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  return uwTick;
 80013b4:	4b03      	ldr	r3, [pc, #12]	; (80013c4 <HAL_GetTick+0x14>)
 80013b6:	681b      	ldr	r3, [r3, #0]
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	20005184 	.word	0x20005184

080013c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013d0:	f7ff ffee 	bl	80013b0 <HAL_GetTick>
 80013d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80013e0:	d005      	beq.n	80013ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013e2:	4b0a      	ldr	r3, [pc, #40]	; (800140c <HAL_Delay+0x44>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	461a      	mov	r2, r3
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	4413      	add	r3, r2
 80013ec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013ee:	bf00      	nop
 80013f0:	f7ff ffde 	bl	80013b0 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d8f7      	bhi.n	80013f0 <HAL_Delay+0x28>
  {
  }
}
 8001400:	bf00      	nop
 8001402:	bf00      	nop
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	20000008 	.word	0x20000008

08001410 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f003 0307 	and.w	r3, r3, #7
 800141e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001420:	4b0c      	ldr	r3, [pc, #48]	; (8001454 <__NVIC_SetPriorityGrouping+0x44>)
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001426:	68ba      	ldr	r2, [r7, #8]
 8001428:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800142c:	4013      	ands	r3, r2
 800142e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001438:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800143c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001442:	4a04      	ldr	r2, [pc, #16]	; (8001454 <__NVIC_SetPriorityGrouping+0x44>)
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	60d3      	str	r3, [r2, #12]
}
 8001448:	bf00      	nop
 800144a:	3714      	adds	r7, #20
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800145c:	4b04      	ldr	r3, [pc, #16]	; (8001470 <__NVIC_GetPriorityGrouping+0x18>)
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	0a1b      	lsrs	r3, r3, #8
 8001462:	f003 0307 	and.w	r3, r3, #7
}
 8001466:	4618      	mov	r0, r3
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800147e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001482:	2b00      	cmp	r3, #0
 8001484:	db0b      	blt.n	800149e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	f003 021f 	and.w	r2, r3, #31
 800148c:	4907      	ldr	r1, [pc, #28]	; (80014ac <__NVIC_EnableIRQ+0x38>)
 800148e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001492:	095b      	lsrs	r3, r3, #5
 8001494:	2001      	movs	r0, #1
 8001496:	fa00 f202 	lsl.w	r2, r0, r2
 800149a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
 80014aa:	bf00      	nop
 80014ac:	e000e100 	.word	0xe000e100

080014b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	6039      	str	r1, [r7, #0]
 80014ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	db0a      	blt.n	80014da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	b2da      	uxtb	r2, r3
 80014c8:	490c      	ldr	r1, [pc, #48]	; (80014fc <__NVIC_SetPriority+0x4c>)
 80014ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ce:	0112      	lsls	r2, r2, #4
 80014d0:	b2d2      	uxtb	r2, r2
 80014d2:	440b      	add	r3, r1
 80014d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014d8:	e00a      	b.n	80014f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	b2da      	uxtb	r2, r3
 80014de:	4908      	ldr	r1, [pc, #32]	; (8001500 <__NVIC_SetPriority+0x50>)
 80014e0:	79fb      	ldrb	r3, [r7, #7]
 80014e2:	f003 030f 	and.w	r3, r3, #15
 80014e6:	3b04      	subs	r3, #4
 80014e8:	0112      	lsls	r2, r2, #4
 80014ea:	b2d2      	uxtb	r2, r2
 80014ec:	440b      	add	r3, r1
 80014ee:	761a      	strb	r2, [r3, #24]
}
 80014f0:	bf00      	nop
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr
 80014fc:	e000e100 	.word	0xe000e100
 8001500:	e000ed00 	.word	0xe000ed00

08001504 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001504:	b480      	push	{r7}
 8001506:	b089      	sub	sp, #36	; 0x24
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	f003 0307 	and.w	r3, r3, #7
 8001516:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001518:	69fb      	ldr	r3, [r7, #28]
 800151a:	f1c3 0307 	rsb	r3, r3, #7
 800151e:	2b04      	cmp	r3, #4
 8001520:	bf28      	it	cs
 8001522:	2304      	movcs	r3, #4
 8001524:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	3304      	adds	r3, #4
 800152a:	2b06      	cmp	r3, #6
 800152c:	d902      	bls.n	8001534 <NVIC_EncodePriority+0x30>
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	3b03      	subs	r3, #3
 8001532:	e000      	b.n	8001536 <NVIC_EncodePriority+0x32>
 8001534:	2300      	movs	r3, #0
 8001536:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001538:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800153c:	69bb      	ldr	r3, [r7, #24]
 800153e:	fa02 f303 	lsl.w	r3, r2, r3
 8001542:	43da      	mvns	r2, r3
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	401a      	ands	r2, r3
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800154c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	fa01 f303 	lsl.w	r3, r1, r3
 8001556:	43d9      	mvns	r1, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800155c:	4313      	orrs	r3, r2
         );
}
 800155e:	4618      	mov	r0, r3
 8001560:	3724      	adds	r7, #36	; 0x24
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
	...

0800156c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b07      	cmp	r3, #7
 8001578:	d00f      	beq.n	800159a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2b06      	cmp	r3, #6
 800157e:	d00c      	beq.n	800159a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2b05      	cmp	r3, #5
 8001584:	d009      	beq.n	800159a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b04      	cmp	r3, #4
 800158a:	d006      	beq.n	800159a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2b03      	cmp	r3, #3
 8001590:	d003      	beq.n	800159a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001592:	2192      	movs	r1, #146	; 0x92
 8001594:	4804      	ldr	r0, [pc, #16]	; (80015a8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8001596:	f7ff fcb0 	bl	8000efa <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff ff38 	bl	8001410 <__NVIC_SetPriorityGrouping>
}
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	0800c858 	.word	0x0800c858

080015ac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	60b9      	str	r1, [r7, #8]
 80015b6:	607a      	str	r2, [r7, #4]
 80015b8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b0f      	cmp	r3, #15
 80015c2:	d903      	bls.n	80015cc <HAL_NVIC_SetPriority+0x20>
 80015c4:	21aa      	movs	r1, #170	; 0xaa
 80015c6:	480e      	ldr	r0, [pc, #56]	; (8001600 <HAL_NVIC_SetPriority+0x54>)
 80015c8:	f7ff fc97 	bl	8000efa <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	2b0f      	cmp	r3, #15
 80015d0:	d903      	bls.n	80015da <HAL_NVIC_SetPriority+0x2e>
 80015d2:	21ab      	movs	r1, #171	; 0xab
 80015d4:	480a      	ldr	r0, [pc, #40]	; (8001600 <HAL_NVIC_SetPriority+0x54>)
 80015d6:	f7ff fc90 	bl	8000efa <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015da:	f7ff ff3d 	bl	8001458 <__NVIC_GetPriorityGrouping>
 80015de:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	68b9      	ldr	r1, [r7, #8]
 80015e4:	6978      	ldr	r0, [r7, #20]
 80015e6:	f7ff ff8d 	bl	8001504 <NVIC_EncodePriority>
 80015ea:	4602      	mov	r2, r0
 80015ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015f0:	4611      	mov	r1, r2
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff ff5c 	bl	80014b0 <__NVIC_SetPriority>
}
 80015f8:	bf00      	nop
 80015fa:	3718      	adds	r7, #24
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	0800c858 	.word	0x0800c858

08001604 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800160e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001612:	2b00      	cmp	r3, #0
 8001614:	da03      	bge.n	800161e <HAL_NVIC_EnableIRQ+0x1a>
 8001616:	21be      	movs	r1, #190	; 0xbe
 8001618:	4805      	ldr	r0, [pc, #20]	; (8001630 <HAL_NVIC_EnableIRQ+0x2c>)
 800161a:	f7ff fc6e 	bl	8000efa <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800161e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff ff26 	bl	8001474 <__NVIC_EnableIRQ>
}
 8001628:	bf00      	nop
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	0800c858 	.word	0x0800c858

08001634 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001640:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001642:	f7ff feb5 	bl	80013b0 <HAL_GetTick>
 8001646:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b02      	cmp	r3, #2
 8001652:	d008      	beq.n	8001666 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2280      	movs	r2, #128	; 0x80
 8001658:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2200      	movs	r2, #0
 800165e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e052      	b.n	800170c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f022 0216 	bic.w	r2, r2, #22
 8001674:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	695a      	ldr	r2, [r3, #20]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001684:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168a:	2b00      	cmp	r3, #0
 800168c:	d103      	bne.n	8001696 <HAL_DMA_Abort+0x62>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001692:	2b00      	cmp	r3, #0
 8001694:	d007      	beq.n	80016a6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f022 0208 	bic.w	r2, r2, #8
 80016a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f022 0201 	bic.w	r2, r2, #1
 80016b4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016b6:	e013      	b.n	80016e0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016b8:	f7ff fe7a 	bl	80013b0 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b05      	cmp	r3, #5
 80016c4:	d90c      	bls.n	80016e0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2220      	movs	r2, #32
 80016ca:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2203      	movs	r2, #3
 80016d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80016dc:	2303      	movs	r3, #3
 80016de:	e015      	b.n	800170c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d1e4      	bne.n	80016b8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016f2:	223f      	movs	r2, #63	; 0x3f
 80016f4:	409a      	lsls	r2, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2201      	movs	r2, #1
 80016fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2200      	movs	r2, #0
 8001706:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800170a:	2300      	movs	r3, #0
}
 800170c:	4618      	mov	r0, r3
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001722:	b2db      	uxtb	r3, r3
 8001724:	2b02      	cmp	r3, #2
 8001726:	d004      	beq.n	8001732 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2280      	movs	r2, #128	; 0x80
 800172c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e00c      	b.n	800174c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2205      	movs	r2, #5
 8001736:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f022 0201 	bic.w	r2, r2, #1
 8001748:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800174a:	2300      	movs	r3, #0
}
 800174c:	4618      	mov	r0, r3
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b088      	sub	sp, #32
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001762:	2300      	movs	r3, #0
 8001764:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001766:	2300      	movs	r3, #0
 8001768:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800176a:	2300      	movs	r3, #0
 800176c:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4a33      	ldr	r2, [pc, #204]	; (8001840 <HAL_GPIO_Init+0xe8>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d017      	beq.n	80017a6 <HAL_GPIO_Init+0x4e>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4a32      	ldr	r2, [pc, #200]	; (8001844 <HAL_GPIO_Init+0xec>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d013      	beq.n	80017a6 <HAL_GPIO_Init+0x4e>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4a31      	ldr	r2, [pc, #196]	; (8001848 <HAL_GPIO_Init+0xf0>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d00f      	beq.n	80017a6 <HAL_GPIO_Init+0x4e>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4a30      	ldr	r2, [pc, #192]	; (800184c <HAL_GPIO_Init+0xf4>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d00b      	beq.n	80017a6 <HAL_GPIO_Init+0x4e>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a2f      	ldr	r2, [pc, #188]	; (8001850 <HAL_GPIO_Init+0xf8>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d007      	beq.n	80017a6 <HAL_GPIO_Init+0x4e>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a2e      	ldr	r2, [pc, #184]	; (8001854 <HAL_GPIO_Init+0xfc>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d003      	beq.n	80017a6 <HAL_GPIO_Init+0x4e>
 800179e:	21ac      	movs	r1, #172	; 0xac
 80017a0:	482d      	ldr	r0, [pc, #180]	; (8001858 <HAL_GPIO_Init+0x100>)
 80017a2:	f7ff fbaa 	bl	8000efa <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d005      	beq.n	80017bc <HAL_GPIO_Init+0x64>
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	0c1b      	lsrs	r3, r3, #16
 80017b6:	041b      	lsls	r3, r3, #16
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d003      	beq.n	80017c4 <HAL_GPIO_Init+0x6c>
 80017bc:	21ad      	movs	r1, #173	; 0xad
 80017be:	4826      	ldr	r0, [pc, #152]	; (8001858 <HAL_GPIO_Init+0x100>)
 80017c0:	f7ff fb9b 	bl	8000efa <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d035      	beq.n	8001838 <HAL_GPIO_Init+0xe0>
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d031      	beq.n	8001838 <HAL_GPIO_Init+0xe0>
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	2b11      	cmp	r3, #17
 80017da:	d02d      	beq.n	8001838 <HAL_GPIO_Init+0xe0>
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d029      	beq.n	8001838 <HAL_GPIO_Init+0xe0>
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	2b12      	cmp	r3, #18
 80017ea:	d025      	beq.n	8001838 <HAL_GPIO_Init+0xe0>
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 80017f4:	d020      	beq.n	8001838 <HAL_GPIO_Init+0xe0>
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80017fe:	d01b      	beq.n	8001838 <HAL_GPIO_Init+0xe0>
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8001808:	d016      	beq.n	8001838 <HAL_GPIO_Init+0xe0>
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 8001812:	d011      	beq.n	8001838 <HAL_GPIO_Init+0xe0>
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 800181c:	d00c      	beq.n	8001838 <HAL_GPIO_Init+0xe0>
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8001826:	d007      	beq.n	8001838 <HAL_GPIO_Init+0xe0>
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	2b03      	cmp	r3, #3
 800182e:	d003      	beq.n	8001838 <HAL_GPIO_Init+0xe0>
 8001830:	21ae      	movs	r1, #174	; 0xae
 8001832:	4809      	ldr	r0, [pc, #36]	; (8001858 <HAL_GPIO_Init+0x100>)
 8001834:	f7ff fb61 	bl	8000efa <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001838:	2300      	movs	r3, #0
 800183a:	61fb      	str	r3, [r7, #28]
 800183c:	e211      	b.n	8001c62 <HAL_GPIO_Init+0x50a>
 800183e:	bf00      	nop
 8001840:	40020000 	.word	0x40020000
 8001844:	40020400 	.word	0x40020400
 8001848:	40020800 	.word	0x40020800
 800184c:	40020c00 	.word	0x40020c00
 8001850:	40021000 	.word	0x40021000
 8001854:	40021c00 	.word	0x40021c00
 8001858:	0800c894 	.word	0x0800c894
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800185c:	2201      	movs	r2, #1
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	697a      	ldr	r2, [r7, #20]
 800186c:	4013      	ands	r3, r2
 800186e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001870:	693a      	ldr	r2, [r7, #16]
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	429a      	cmp	r2, r3
 8001876:	f040 81f1 	bne.w	8001c5c <HAL_GPIO_Init+0x504>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f003 0303 	and.w	r3, r3, #3
 8001882:	2b01      	cmp	r3, #1
 8001884:	d005      	beq.n	8001892 <HAL_GPIO_Init+0x13a>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800188e:	2b02      	cmp	r3, #2
 8001890:	d144      	bne.n	800191c <HAL_GPIO_Init+0x1c4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d00f      	beq.n	80018ba <HAL_GPIO_Init+0x162>
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	68db      	ldr	r3, [r3, #12]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d00b      	beq.n	80018ba <HAL_GPIO_Init+0x162>
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	68db      	ldr	r3, [r3, #12]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d007      	beq.n	80018ba <HAL_GPIO_Init+0x162>
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	2b03      	cmp	r3, #3
 80018b0:	d003      	beq.n	80018ba <HAL_GPIO_Init+0x162>
 80018b2:	21c0      	movs	r1, #192	; 0xc0
 80018b4:	489f      	ldr	r0, [pc, #636]	; (8001b34 <HAL_GPIO_Init+0x3dc>)
 80018b6:	f7ff fb20 	bl	8000efa <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	2203      	movs	r2, #3
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	43db      	mvns	r3, r3
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	4013      	ands	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	68da      	ldr	r2, [r3, #12]
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018f0:	2201      	movs	r2, #1
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	fa02 f303 	lsl.w	r3, r2, r3
 80018f8:	43db      	mvns	r3, r3
 80018fa:	69ba      	ldr	r2, [r7, #24]
 80018fc:	4013      	ands	r3, r2
 80018fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	091b      	lsrs	r3, r3, #4
 8001906:	f003 0201 	and.w	r2, r3, #1
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	fa02 f303 	lsl.w	r3, r2, r3
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	4313      	orrs	r3, r2
 8001914:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f003 0303 	and.w	r3, r3, #3
 8001924:	2b03      	cmp	r3, #3
 8001926:	d027      	beq.n	8001978 <HAL_GPIO_Init+0x220>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d00b      	beq.n	8001948 <HAL_GPIO_Init+0x1f0>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d007      	beq.n	8001948 <HAL_GPIO_Init+0x1f0>
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	2b02      	cmp	r3, #2
 800193e:	d003      	beq.n	8001948 <HAL_GPIO_Init+0x1f0>
 8001940:	21d1      	movs	r1, #209	; 0xd1
 8001942:	487c      	ldr	r0, [pc, #496]	; (8001b34 <HAL_GPIO_Init+0x3dc>)
 8001944:	f7ff fad9 	bl	8000efa <assert_failed>
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	2203      	movs	r2, #3
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	43db      	mvns	r3, r3
 800195a:	69ba      	ldr	r2, [r7, #24]
 800195c:	4013      	ands	r3, r2
 800195e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	689a      	ldr	r2, [r3, #8]
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	69ba      	ldr	r2, [r7, #24]
 800196e:	4313      	orrs	r3, r2
 8001970:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f003 0303 	and.w	r3, r3, #3
 8001980:	2b02      	cmp	r3, #2
 8001982:	f040 80a0 	bne.w	8001ac6 <HAL_GPIO_Init+0x36e>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d077      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	691b      	ldr	r3, [r3, #16]
 8001992:	2b09      	cmp	r3, #9
 8001994:	d073      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	691b      	ldr	r3, [r3, #16]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d06f      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	691b      	ldr	r3, [r3, #16]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d06b      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	691b      	ldr	r3, [r3, #16]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d067      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	691b      	ldr	r3, [r3, #16]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d063      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	691b      	ldr	r3, [r3, #16]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d05f      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	691b      	ldr	r3, [r3, #16]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d05b      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	691b      	ldr	r3, [r3, #16]
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d057      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d053      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d04f      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	2b04      	cmp	r3, #4
 80019e4:	d04b      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	2b04      	cmp	r3, #4
 80019ec:	d047      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	d043      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	691b      	ldr	r3, [r3, #16]
 80019fa:	2b05      	cmp	r3, #5
 80019fc:	d03f      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	2b05      	cmp	r3, #5
 8001a04:	d03b      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	691b      	ldr	r3, [r3, #16]
 8001a0a:	2b05      	cmp	r3, #5
 8001a0c:	d037      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	691b      	ldr	r3, [r3, #16]
 8001a12:	2b06      	cmp	r3, #6
 8001a14:	d033      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	2b06      	cmp	r3, #6
 8001a1c:	d02f      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	691b      	ldr	r3, [r3, #16]
 8001a22:	2b05      	cmp	r3, #5
 8001a24:	d02b      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	691b      	ldr	r3, [r3, #16]
 8001a2a:	2b06      	cmp	r3, #6
 8001a2c:	d027      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	2b07      	cmp	r3, #7
 8001a34:	d023      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	2b07      	cmp	r3, #7
 8001a3c:	d01f      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	691b      	ldr	r3, [r3, #16]
 8001a42:	2b07      	cmp	r3, #7
 8001a44:	d01b      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	2b08      	cmp	r3, #8
 8001a4c:	d017      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	2b0a      	cmp	r3, #10
 8001a54:	d013      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	2b09      	cmp	r3, #9
 8001a5c:	d00f      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	2b09      	cmp	r3, #9
 8001a64:	d00b      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	691b      	ldr	r3, [r3, #16]
 8001a6a:	2b0c      	cmp	r3, #12
 8001a6c:	d007      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	2b0f      	cmp	r3, #15
 8001a74:	d003      	beq.n	8001a7e <HAL_GPIO_Init+0x326>
 8001a76:	21de      	movs	r1, #222	; 0xde
 8001a78:	482e      	ldr	r0, [pc, #184]	; (8001b34 <HAL_GPIO_Init+0x3dc>)
 8001a7a:	f7ff fa3e 	bl	8000efa <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	08da      	lsrs	r2, r3, #3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	3208      	adds	r2, #8
 8001a86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	220f      	movs	r2, #15
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	691a      	ldr	r2, [r3, #16]
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	f003 0307 	and.w	r3, r3, #7
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	69ba      	ldr	r2, [r7, #24]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	08da      	lsrs	r2, r3, #3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3208      	adds	r2, #8
 8001ac0:	69b9      	ldr	r1, [r7, #24]
 8001ac2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	005b      	lsls	r3, r3, #1
 8001ad0:	2203      	movs	r2, #3
 8001ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad6:	43db      	mvns	r3, r3
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	4013      	ands	r3, r2
 8001adc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f003 0203 	and.w	r2, r3, #3
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	f000 80aa 	beq.w	8001c5c <HAL_GPIO_Init+0x504>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	4b0a      	ldr	r3, [pc, #40]	; (8001b38 <HAL_GPIO_Init+0x3e0>)
 8001b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b10:	4a09      	ldr	r2, [pc, #36]	; (8001b38 <HAL_GPIO_Init+0x3e0>)
 8001b12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b16:	6453      	str	r3, [r2, #68]	; 0x44
 8001b18:	4b07      	ldr	r3, [pc, #28]	; (8001b38 <HAL_GPIO_Init+0x3e0>)
 8001b1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b20:	60fb      	str	r3, [r7, #12]
 8001b22:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b24:	4a05      	ldr	r2, [pc, #20]	; (8001b3c <HAL_GPIO_Init+0x3e4>)
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	089b      	lsrs	r3, r3, #2
 8001b2a:	3302      	adds	r3, #2
 8001b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b30:	e006      	b.n	8001b40 <HAL_GPIO_Init+0x3e8>
 8001b32:	bf00      	nop
 8001b34:	0800c894 	.word	0x0800c894
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	40013800 	.word	0x40013800
 8001b40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	f003 0303 	and.w	r3, r3, #3
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	220f      	movs	r2, #15
 8001b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b50:	43db      	mvns	r3, r3
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	4013      	ands	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a46      	ldr	r2, [pc, #280]	; (8001c74 <HAL_GPIO_Init+0x51c>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d019      	beq.n	8001b94 <HAL_GPIO_Init+0x43c>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a45      	ldr	r2, [pc, #276]	; (8001c78 <HAL_GPIO_Init+0x520>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d013      	beq.n	8001b90 <HAL_GPIO_Init+0x438>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4a44      	ldr	r2, [pc, #272]	; (8001c7c <HAL_GPIO_Init+0x524>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d00d      	beq.n	8001b8c <HAL_GPIO_Init+0x434>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a43      	ldr	r2, [pc, #268]	; (8001c80 <HAL_GPIO_Init+0x528>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d007      	beq.n	8001b88 <HAL_GPIO_Init+0x430>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a42      	ldr	r2, [pc, #264]	; (8001c84 <HAL_GPIO_Init+0x52c>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d101      	bne.n	8001b84 <HAL_GPIO_Init+0x42c>
 8001b80:	2304      	movs	r3, #4
 8001b82:	e008      	b.n	8001b96 <HAL_GPIO_Init+0x43e>
 8001b84:	2307      	movs	r3, #7
 8001b86:	e006      	b.n	8001b96 <HAL_GPIO_Init+0x43e>
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e004      	b.n	8001b96 <HAL_GPIO_Init+0x43e>
 8001b8c:	2302      	movs	r3, #2
 8001b8e:	e002      	b.n	8001b96 <HAL_GPIO_Init+0x43e>
 8001b90:	2301      	movs	r3, #1
 8001b92:	e000      	b.n	8001b96 <HAL_GPIO_Init+0x43e>
 8001b94:	2300      	movs	r3, #0
 8001b96:	69fa      	ldr	r2, [r7, #28]
 8001b98:	f002 0203 	and.w	r2, r2, #3
 8001b9c:	0092      	lsls	r2, r2, #2
 8001b9e:	4093      	lsls	r3, r2
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ba6:	4938      	ldr	r1, [pc, #224]	; (8001c88 <HAL_GPIO_Init+0x530>)
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	089b      	lsrs	r3, r3, #2
 8001bac:	3302      	adds	r3, #2
 8001bae:	69ba      	ldr	r2, [r7, #24]
 8001bb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bb4:	4b35      	ldr	r3, [pc, #212]	; (8001c8c <HAL_GPIO_Init+0x534>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d003      	beq.n	8001bd8 <HAL_GPIO_Init+0x480>
        {
          temp |= iocurrent;
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bd8:	4a2c      	ldr	r2, [pc, #176]	; (8001c8c <HAL_GPIO_Init+0x534>)
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001bde:	4b2b      	ldr	r3, [pc, #172]	; (8001c8c <HAL_GPIO_Init+0x534>)
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	43db      	mvns	r3, r3
 8001be8:	69ba      	ldr	r2, [r7, #24]
 8001bea:	4013      	ands	r3, r2
 8001bec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d003      	beq.n	8001c02 <HAL_GPIO_Init+0x4aa>
        {
          temp |= iocurrent;
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c02:	4a22      	ldr	r2, [pc, #136]	; (8001c8c <HAL_GPIO_Init+0x534>)
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c08:	4b20      	ldr	r3, [pc, #128]	; (8001c8c <HAL_GPIO_Init+0x534>)
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	43db      	mvns	r3, r3
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4013      	ands	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d003      	beq.n	8001c2c <HAL_GPIO_Init+0x4d4>
        {
          temp |= iocurrent;
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c2c:	4a17      	ldr	r2, [pc, #92]	; (8001c8c <HAL_GPIO_Init+0x534>)
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c32:	4b16      	ldr	r3, [pc, #88]	; (8001c8c <HAL_GPIO_Init+0x534>)
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d003      	beq.n	8001c56 <HAL_GPIO_Init+0x4fe>
        {
          temp |= iocurrent;
 8001c4e:	69ba      	ldr	r2, [r7, #24]
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c56:	4a0d      	ldr	r2, [pc, #52]	; (8001c8c <HAL_GPIO_Init+0x534>)
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	61fb      	str	r3, [r7, #28]
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	2b0f      	cmp	r3, #15
 8001c66:	f67f adf9 	bls.w	800185c <HAL_GPIO_Init+0x104>
      }
    }
  }
}
 8001c6a:	bf00      	nop
 8001c6c:	bf00      	nop
 8001c6e:	3720      	adds	r7, #32
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40020000 	.word	0x40020000
 8001c78:	40020400 	.word	0x40020400
 8001c7c:	40020800 	.word	0x40020800
 8001c80:	40020c00 	.word	0x40020c00
 8001c84:	40021000 	.word	0x40021000
 8001c88:	40013800 	.word	0x40013800
 8001c8c:	40013c00 	.word	0x40013c00

08001c90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	460b      	mov	r3, r1
 8001c9a:	807b      	strh	r3, [r7, #2]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8001ca0:	887b      	ldrh	r3, [r7, #2]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d004      	beq.n	8001cb0 <HAL_GPIO_WritePin+0x20>
 8001ca6:	887b      	ldrh	r3, [r7, #2]
 8001ca8:	0c1b      	lsrs	r3, r3, #16
 8001caa:	041b      	lsls	r3, r3, #16
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d004      	beq.n	8001cba <HAL_GPIO_WritePin+0x2a>
 8001cb0:	f240 119d 	movw	r1, #413	; 0x19d
 8001cb4:	480e      	ldr	r0, [pc, #56]	; (8001cf0 <HAL_GPIO_WritePin+0x60>)
 8001cb6:	f7ff f920 	bl	8000efa <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8001cba:	787b      	ldrb	r3, [r7, #1]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d007      	beq.n	8001cd0 <HAL_GPIO_WritePin+0x40>
 8001cc0:	787b      	ldrb	r3, [r7, #1]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d004      	beq.n	8001cd0 <HAL_GPIO_WritePin+0x40>
 8001cc6:	f44f 71cf 	mov.w	r1, #414	; 0x19e
 8001cca:	4809      	ldr	r0, [pc, #36]	; (8001cf0 <HAL_GPIO_WritePin+0x60>)
 8001ccc:	f7ff f915 	bl	8000efa <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8001cd0:	787b      	ldrb	r3, [r7, #1]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d003      	beq.n	8001cde <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cd6:	887a      	ldrh	r2, [r7, #2]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001cdc:	e003      	b.n	8001ce6 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001cde:	887b      	ldrh	r3, [r7, #2]
 8001ce0:	041a      	lsls	r2, r3, #16
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	619a      	str	r2, [r3, #24]
}
 8001ce6:	bf00      	nop
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	0800c894 	.word	0x0800c894

08001cf4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e1be      	b.n	8002084 <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a9f      	ldr	r2, [pc, #636]	; (8001f88 <HAL_I2C_Init+0x294>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d00e      	beq.n	8001d2e <HAL_I2C_Init+0x3a>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a9d      	ldr	r2, [pc, #628]	; (8001f8c <HAL_I2C_Init+0x298>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d009      	beq.n	8001d2e <HAL_I2C_Init+0x3a>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a9c      	ldr	r2, [pc, #624]	; (8001f90 <HAL_I2C_Init+0x29c>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d004      	beq.n	8001d2e <HAL_I2C_Init+0x3a>
 8001d24:	f240 11bf 	movw	r1, #447	; 0x1bf
 8001d28:	489a      	ldr	r0, [pc, #616]	; (8001f94 <HAL_I2C_Init+0x2a0>)
 8001d2a:	f7ff f8e6 	bl	8000efa <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d004      	beq.n	8001d40 <HAL_I2C_Init+0x4c>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	4a97      	ldr	r2, [pc, #604]	; (8001f98 <HAL_I2C_Init+0x2a4>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d904      	bls.n	8001d4a <HAL_I2C_Init+0x56>
 8001d40:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001d44:	4893      	ldr	r0, [pc, #588]	; (8001f94 <HAL_I2C_Init+0x2a0>)
 8001d46:	f7ff f8d8 	bl	8000efa <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d009      	beq.n	8001d66 <HAL_I2C_Init+0x72>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d5a:	d004      	beq.n	8001d66 <HAL_I2C_Init+0x72>
 8001d5c:	f240 11c1 	movw	r1, #449	; 0x1c1
 8001d60:	488c      	ldr	r0, [pc, #560]	; (8001f94 <HAL_I2C_Init+0x2a0>)
 8001d62:	f7ff f8ca 	bl	8000efa <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001d6e:	f023 0303 	bic.w	r3, r3, #3
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d004      	beq.n	8001d80 <HAL_I2C_Init+0x8c>
 8001d76:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8001d7a:	4886      	ldr	r0, [pc, #536]	; (8001f94 <HAL_I2C_Init+0x2a0>)
 8001d7c:	f7ff f8bd 	bl	8000efa <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d88:	d009      	beq.n	8001d9e <HAL_I2C_Init+0xaa>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001d92:	d004      	beq.n	8001d9e <HAL_I2C_Init+0xaa>
 8001d94:	f240 11c3 	movw	r1, #451	; 0x1c3
 8001d98:	487e      	ldr	r0, [pc, #504]	; (8001f94 <HAL_I2C_Init+0x2a0>)
 8001d9a:	f7ff f8ae 	bl	8000efa <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	695b      	ldr	r3, [r3, #20]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d008      	beq.n	8001db8 <HAL_I2C_Init+0xc4>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	695b      	ldr	r3, [r3, #20]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d004      	beq.n	8001db8 <HAL_I2C_Init+0xc4>
 8001dae:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8001db2:	4878      	ldr	r0, [pc, #480]	; (8001f94 <HAL_I2C_Init+0x2a0>)
 8001db4:	f7ff f8a1 	bl	8000efa <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d004      	beq.n	8001dce <HAL_I2C_Init+0xda>
 8001dc4:	f240 11c5 	movw	r1, #453	; 0x1c5
 8001dc8:	4872      	ldr	r0, [pc, #456]	; (8001f94 <HAL_I2C_Init+0x2a0>)
 8001dca:	f7ff f896 	bl	8000efa <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	69db      	ldr	r3, [r3, #28]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d008      	beq.n	8001de8 <HAL_I2C_Init+0xf4>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	69db      	ldr	r3, [r3, #28]
 8001dda:	2b40      	cmp	r3, #64	; 0x40
 8001ddc:	d004      	beq.n	8001de8 <HAL_I2C_Init+0xf4>
 8001dde:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8001de2:	486c      	ldr	r0, [pc, #432]	; (8001f94 <HAL_I2C_Init+0x2a0>)
 8001de4:	f7ff f889 	bl	8000efa <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d008      	beq.n	8001e02 <HAL_I2C_Init+0x10e>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a1b      	ldr	r3, [r3, #32]
 8001df4:	2b80      	cmp	r3, #128	; 0x80
 8001df6:	d004      	beq.n	8001e02 <HAL_I2C_Init+0x10e>
 8001df8:	f240 11c7 	movw	r1, #455	; 0x1c7
 8001dfc:	4865      	ldr	r0, [pc, #404]	; (8001f94 <HAL_I2C_Init+0x2a0>)
 8001dfe:	f7ff f87c 	bl	8000efa <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d106      	bne.n	8001e1c <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f7fe ff84 	bl	8000d24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2224      	movs	r2, #36	; 0x24
 8001e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 0201 	bic.w	r2, r2, #1
 8001e32:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e52:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e54:	f000 febe 	bl	8002bd4 <HAL_RCC_GetPCLK1Freq>
 8001e58:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	4a4f      	ldr	r2, [pc, #316]	; (8001f9c <HAL_I2C_Init+0x2a8>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d807      	bhi.n	8001e74 <HAL_I2C_Init+0x180>
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	4a4e      	ldr	r2, [pc, #312]	; (8001fa0 <HAL_I2C_Init+0x2ac>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	bf94      	ite	ls
 8001e6c:	2301      	movls	r3, #1
 8001e6e:	2300      	movhi	r3, #0
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	e006      	b.n	8001e82 <HAL_I2C_Init+0x18e>
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4a4b      	ldr	r2, [pc, #300]	; (8001fa4 <HAL_I2C_Init+0x2b0>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	bf94      	ite	ls
 8001e7c:	2301      	movls	r3, #1
 8001e7e:	2300      	movhi	r3, #0
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e0fc      	b.n	8002084 <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	4a46      	ldr	r2, [pc, #280]	; (8001fa8 <HAL_I2C_Init+0x2b4>)
 8001e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e92:	0c9b      	lsrs	r3, r3, #18
 8001e94:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68ba      	ldr	r2, [r7, #8]
 8001ea6:	430a      	orrs	r2, r1
 8001ea8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	6a1b      	ldr	r3, [r3, #32]
 8001eb0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	4a38      	ldr	r2, [pc, #224]	; (8001f9c <HAL_I2C_Init+0x2a8>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d802      	bhi.n	8001ec4 <HAL_I2C_Init+0x1d0>
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	e009      	b.n	8001ed8 <HAL_I2C_Init+0x1e4>
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001eca:	fb02 f303 	mul.w	r3, r2, r3
 8001ece:	4a37      	ldr	r2, [pc, #220]	; (8001fac <HAL_I2C_Init+0x2b8>)
 8001ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ed4:	099b      	lsrs	r3, r3, #6
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	6812      	ldr	r2, [r2, #0]
 8001edc:	430b      	orrs	r3, r1
 8001ede:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	69db      	ldr	r3, [r3, #28]
 8001ee6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001eea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	492a      	ldr	r1, [pc, #168]	; (8001f9c <HAL_I2C_Init+0x2a8>)
 8001ef4:	428b      	cmp	r3, r1
 8001ef6:	d819      	bhi.n	8001f2c <HAL_I2C_Init+0x238>
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	1e59      	subs	r1, r3, #1
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f06:	1c59      	adds	r1, r3, #1
 8001f08:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f0c:	400b      	ands	r3, r1
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00a      	beq.n	8001f28 <HAL_I2C_Init+0x234>
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	1e59      	subs	r1, r3, #1
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f20:	3301      	adds	r3, #1
 8001f22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f26:	e066      	b.n	8001ff6 <HAL_I2C_Init+0x302>
 8001f28:	2304      	movs	r3, #4
 8001f2a:	e064      	b.n	8001ff6 <HAL_I2C_Init+0x302>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d111      	bne.n	8001f58 <HAL_I2C_Init+0x264>
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	1e58      	subs	r0, r3, #1
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6859      	ldr	r1, [r3, #4]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	440b      	add	r3, r1
 8001f42:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f46:	3301      	adds	r3, #1
 8001f48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	bf0c      	ite	eq
 8001f50:	2301      	moveq	r3, #1
 8001f52:	2300      	movne	r3, #0
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	e012      	b.n	8001f7e <HAL_I2C_Init+0x28a>
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	1e58      	subs	r0, r3, #1
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6859      	ldr	r1, [r3, #4]
 8001f60:	460b      	mov	r3, r1
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	440b      	add	r3, r1
 8001f66:	0099      	lsls	r1, r3, #2
 8001f68:	440b      	add	r3, r1
 8001f6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f6e:	3301      	adds	r3, #1
 8001f70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	bf0c      	ite	eq
 8001f78:	2301      	moveq	r3, #1
 8001f7a:	2300      	movne	r3, #0
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d016      	beq.n	8001fb0 <HAL_I2C_Init+0x2bc>
 8001f82:	2301      	movs	r3, #1
 8001f84:	e037      	b.n	8001ff6 <HAL_I2C_Init+0x302>
 8001f86:	bf00      	nop
 8001f88:	40005400 	.word	0x40005400
 8001f8c:	40005800 	.word	0x40005800
 8001f90:	40005c00 	.word	0x40005c00
 8001f94:	0800c8d0 	.word	0x0800c8d0
 8001f98:	00061a80 	.word	0x00061a80
 8001f9c:	000186a0 	.word	0x000186a0
 8001fa0:	001e847f 	.word	0x001e847f
 8001fa4:	003d08ff 	.word	0x003d08ff
 8001fa8:	431bde83 	.word	0x431bde83
 8001fac:	10624dd3 	.word	0x10624dd3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d10e      	bne.n	8001fd6 <HAL_I2C_Init+0x2e2>
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	1e58      	subs	r0, r3, #1
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6859      	ldr	r1, [r3, #4]
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	440b      	add	r3, r1
 8001fc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fca:	3301      	adds	r3, #1
 8001fcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fd0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fd4:	e00f      	b.n	8001ff6 <HAL_I2C_Init+0x302>
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	1e58      	subs	r0, r3, #1
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6859      	ldr	r1, [r3, #4]
 8001fde:	460b      	mov	r3, r1
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	440b      	add	r3, r1
 8001fe4:	0099      	lsls	r1, r3, #2
 8001fe6:	440b      	add	r3, r1
 8001fe8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fec:	3301      	adds	r3, #1
 8001fee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ff2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ff6:	6879      	ldr	r1, [r7, #4]
 8001ff8:	6809      	ldr	r1, [r1, #0]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	69da      	ldr	r2, [r3, #28]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	431a      	orrs	r2, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	430a      	orrs	r2, r1
 8002018:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002024:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	6911      	ldr	r1, [r2, #16]
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	68d2      	ldr	r2, [r2, #12]
 8002030:	4311      	orrs	r1, r2
 8002032:	687a      	ldr	r2, [r7, #4]
 8002034:	6812      	ldr	r2, [r2, #0]
 8002036:	430b      	orrs	r3, r1
 8002038:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	695a      	ldr	r2, [r3, #20]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	431a      	orrs	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f042 0201 	orr.w	r2, r2, #1
 8002064:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2220      	movs	r2, #32
 8002070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	e316      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2b0f      	cmp	r3, #15
 80020a4:	d903      	bls.n	80020ae <HAL_RCC_OscConfig+0x22>
 80020a6:	21e8      	movs	r1, #232	; 0xe8
 80020a8:	48a3      	ldr	r0, [pc, #652]	; (8002338 <HAL_RCC_OscConfig+0x2ac>)
 80020aa:	f7fe ff26 	bl	8000efa <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f000 8088 	beq.w	80021cc <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d00d      	beq.n	80020e0 <HAL_RCC_OscConfig+0x54>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020cc:	d008      	beq.n	80020e0 <HAL_RCC_OscConfig+0x54>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020d6:	d003      	beq.n	80020e0 <HAL_RCC_OscConfig+0x54>
 80020d8:	21ed      	movs	r1, #237	; 0xed
 80020da:	4897      	ldr	r0, [pc, #604]	; (8002338 <HAL_RCC_OscConfig+0x2ac>)
 80020dc:	f7fe ff0d 	bl	8000efa <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020e0:	4b96      	ldr	r3, [pc, #600]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	f003 030c 	and.w	r3, r3, #12
 80020e8:	2b04      	cmp	r3, #4
 80020ea:	d00c      	beq.n	8002106 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020ec:	4b93      	ldr	r3, [pc, #588]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020f4:	2b08      	cmp	r3, #8
 80020f6:	d112      	bne.n	800211e <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020f8:	4b90      	ldr	r3, [pc, #576]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002100:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002104:	d10b      	bne.n	800211e <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002106:	4b8d      	ldr	r3, [pc, #564]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d05b      	beq.n	80021ca <HAL_RCC_OscConfig+0x13e>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d157      	bne.n	80021ca <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e2d6      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002126:	d106      	bne.n	8002136 <HAL_RCC_OscConfig+0xaa>
 8002128:	4b84      	ldr	r3, [pc, #528]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a83      	ldr	r2, [pc, #524]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 800212e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002132:	6013      	str	r3, [r2, #0]
 8002134:	e01d      	b.n	8002172 <HAL_RCC_OscConfig+0xe6>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800213e:	d10c      	bne.n	800215a <HAL_RCC_OscConfig+0xce>
 8002140:	4b7e      	ldr	r3, [pc, #504]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a7d      	ldr	r2, [pc, #500]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 8002146:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800214a:	6013      	str	r3, [r2, #0]
 800214c:	4b7b      	ldr	r3, [pc, #492]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	4a7a      	ldr	r2, [pc, #488]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 8002152:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002156:	6013      	str	r3, [r2, #0]
 8002158:	e00b      	b.n	8002172 <HAL_RCC_OscConfig+0xe6>
 800215a:	4b78      	ldr	r3, [pc, #480]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a77      	ldr	r2, [pc, #476]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 8002160:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002164:	6013      	str	r3, [r2, #0]
 8002166:	4b75      	ldr	r3, [pc, #468]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a74      	ldr	r2, [pc, #464]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 800216c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002170:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d013      	beq.n	80021a2 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217a:	f7ff f919 	bl	80013b0 <HAL_GetTick>
 800217e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002180:	e008      	b.n	8002194 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002182:	f7ff f915 	bl	80013b0 <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	2b64      	cmp	r3, #100	; 0x64
 800218e:	d901      	bls.n	8002194 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002190:	2303      	movs	r3, #3
 8002192:	e29b      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002194:	4b69      	ldr	r3, [pc, #420]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800219c:	2b00      	cmp	r3, #0
 800219e:	d0f0      	beq.n	8002182 <HAL_RCC_OscConfig+0xf6>
 80021a0:	e014      	b.n	80021cc <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a2:	f7ff f905 	bl	80013b0 <HAL_GetTick>
 80021a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021a8:	e008      	b.n	80021bc <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021aa:	f7ff f901 	bl	80013b0 <HAL_GetTick>
 80021ae:	4602      	mov	r2, r0
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	2b64      	cmp	r3, #100	; 0x64
 80021b6:	d901      	bls.n	80021bc <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e287      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021bc:	4b5f      	ldr	r3, [pc, #380]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d1f0      	bne.n	80021aa <HAL_RCC_OscConfig+0x11e>
 80021c8:	e000      	b.n	80021cc <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ca:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0302 	and.w	r3, r3, #2
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d079      	beq.n	80022cc <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d008      	beq.n	80021f2 <HAL_RCC_OscConfig+0x166>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d004      	beq.n	80021f2 <HAL_RCC_OscConfig+0x166>
 80021e8:	f240 111f 	movw	r1, #287	; 0x11f
 80021ec:	4852      	ldr	r0, [pc, #328]	; (8002338 <HAL_RCC_OscConfig+0x2ac>)
 80021ee:	f7fe fe84 	bl	8000efa <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	2b1f      	cmp	r3, #31
 80021f8:	d904      	bls.n	8002204 <HAL_RCC_OscConfig+0x178>
 80021fa:	f44f 7190 	mov.w	r1, #288	; 0x120
 80021fe:	484e      	ldr	r0, [pc, #312]	; (8002338 <HAL_RCC_OscConfig+0x2ac>)
 8002200:	f7fe fe7b 	bl	8000efa <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002204:	4b4d      	ldr	r3, [pc, #308]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	f003 030c 	and.w	r3, r3, #12
 800220c:	2b00      	cmp	r3, #0
 800220e:	d00b      	beq.n	8002228 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002210:	4b4a      	ldr	r3, [pc, #296]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002218:	2b08      	cmp	r3, #8
 800221a:	d11c      	bne.n	8002256 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800221c:	4b47      	ldr	r3, [pc, #284]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d116      	bne.n	8002256 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002228:	4b44      	ldr	r3, [pc, #272]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0302 	and.w	r3, r3, #2
 8002230:	2b00      	cmp	r3, #0
 8002232:	d005      	beq.n	8002240 <HAL_RCC_OscConfig+0x1b4>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d001      	beq.n	8002240 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e245      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002240:	4b3e      	ldr	r3, [pc, #248]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	691b      	ldr	r3, [r3, #16]
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	493b      	ldr	r1, [pc, #236]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 8002250:	4313      	orrs	r3, r2
 8002252:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002254:	e03a      	b.n	80022cc <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d020      	beq.n	80022a0 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800225e:	4b38      	ldr	r3, [pc, #224]	; (8002340 <HAL_RCC_OscConfig+0x2b4>)
 8002260:	2201      	movs	r2, #1
 8002262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002264:	f7ff f8a4 	bl	80013b0 <HAL_GetTick>
 8002268:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800226a:	e008      	b.n	800227e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800226c:	f7ff f8a0 	bl	80013b0 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d901      	bls.n	800227e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e226      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800227e:	4b2f      	ldr	r3, [pc, #188]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0302 	and.w	r3, r3, #2
 8002286:	2b00      	cmp	r3, #0
 8002288:	d0f0      	beq.n	800226c <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800228a:	4b2c      	ldr	r3, [pc, #176]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	4928      	ldr	r1, [pc, #160]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 800229a:	4313      	orrs	r3, r2
 800229c:	600b      	str	r3, [r1, #0]
 800229e:	e015      	b.n	80022cc <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022a0:	4b27      	ldr	r3, [pc, #156]	; (8002340 <HAL_RCC_OscConfig+0x2b4>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a6:	f7ff f883 	bl	80013b0 <HAL_GetTick>
 80022aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ac:	e008      	b.n	80022c0 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022ae:	f7ff f87f 	bl	80013b0 <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e205      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022c0:	4b1e      	ldr	r3, [pc, #120]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0302 	and.w	r3, r3, #2
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1f0      	bne.n	80022ae <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0308 	and.w	r3, r3, #8
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d046      	beq.n	8002366 <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	695b      	ldr	r3, [r3, #20]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d008      	beq.n	80022f2 <HAL_RCC_OscConfig+0x266>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	695b      	ldr	r3, [r3, #20]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d004      	beq.n	80022f2 <HAL_RCC_OscConfig+0x266>
 80022e8:	f44f 71b0 	mov.w	r1, #352	; 0x160
 80022ec:	4812      	ldr	r0, [pc, #72]	; (8002338 <HAL_RCC_OscConfig+0x2ac>)
 80022ee:	f7fe fe04 	bl	8000efa <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d016      	beq.n	8002328 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022fa:	4b12      	ldr	r3, [pc, #72]	; (8002344 <HAL_RCC_OscConfig+0x2b8>)
 80022fc:	2201      	movs	r2, #1
 80022fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002300:	f7ff f856 	bl	80013b0 <HAL_GetTick>
 8002304:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002306:	e008      	b.n	800231a <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002308:	f7ff f852 	bl	80013b0 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b02      	cmp	r3, #2
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e1d8      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800231a:	4b08      	ldr	r3, [pc, #32]	; (800233c <HAL_RCC_OscConfig+0x2b0>)
 800231c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d0f0      	beq.n	8002308 <HAL_RCC_OscConfig+0x27c>
 8002326:	e01e      	b.n	8002366 <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002328:	4b06      	ldr	r3, [pc, #24]	; (8002344 <HAL_RCC_OscConfig+0x2b8>)
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800232e:	f7ff f83f 	bl	80013b0 <HAL_GetTick>
 8002332:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002334:	e011      	b.n	800235a <HAL_RCC_OscConfig+0x2ce>
 8002336:	bf00      	nop
 8002338:	0800c908 	.word	0x0800c908
 800233c:	40023800 	.word	0x40023800
 8002340:	42470000 	.word	0x42470000
 8002344:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002348:	f7ff f832 	bl	80013b0 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b02      	cmp	r3, #2
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e1b8      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800235a:	4b97      	ldr	r3, [pc, #604]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 800235c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1f0      	bne.n	8002348 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0304 	and.w	r3, r3, #4
 800236e:	2b00      	cmp	r3, #0
 8002370:	f000 80a8 	beq.w	80024c4 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002374:	2300      	movs	r3, #0
 8002376:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d00c      	beq.n	800239a <HAL_RCC_OscConfig+0x30e>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d008      	beq.n	800239a <HAL_RCC_OscConfig+0x30e>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	2b05      	cmp	r3, #5
 800238e:	d004      	beq.n	800239a <HAL_RCC_OscConfig+0x30e>
 8002390:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8002394:	4889      	ldr	r0, [pc, #548]	; (80025bc <HAL_RCC_OscConfig+0x530>)
 8002396:	f7fe fdb0 	bl	8000efa <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800239a:	4b87      	ldr	r3, [pc, #540]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d10f      	bne.n	80023c6 <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	60bb      	str	r3, [r7, #8]
 80023aa:	4b83      	ldr	r3, [pc, #524]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	4a82      	ldr	r2, [pc, #520]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 80023b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023b4:	6413      	str	r3, [r2, #64]	; 0x40
 80023b6:	4b80      	ldr	r3, [pc, #512]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023be:	60bb      	str	r3, [r7, #8]
 80023c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023c2:	2301      	movs	r3, #1
 80023c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c6:	4b7e      	ldr	r3, [pc, #504]	; (80025c0 <HAL_RCC_OscConfig+0x534>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d118      	bne.n	8002404 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023d2:	4b7b      	ldr	r3, [pc, #492]	; (80025c0 <HAL_RCC_OscConfig+0x534>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a7a      	ldr	r2, [pc, #488]	; (80025c0 <HAL_RCC_OscConfig+0x534>)
 80023d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023de:	f7fe ffe7 	bl	80013b0 <HAL_GetTick>
 80023e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e4:	e008      	b.n	80023f8 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023e6:	f7fe ffe3 	bl	80013b0 <HAL_GetTick>
 80023ea:	4602      	mov	r2, r0
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	2b02      	cmp	r3, #2
 80023f2:	d901      	bls.n	80023f8 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 80023f4:	2303      	movs	r3, #3
 80023f6:	e169      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f8:	4b71      	ldr	r3, [pc, #452]	; (80025c0 <HAL_RCC_OscConfig+0x534>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002400:	2b00      	cmp	r3, #0
 8002402:	d0f0      	beq.n	80023e6 <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d106      	bne.n	800241a <HAL_RCC_OscConfig+0x38e>
 800240c:	4b6a      	ldr	r3, [pc, #424]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 800240e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002410:	4a69      	ldr	r2, [pc, #420]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 8002412:	f043 0301 	orr.w	r3, r3, #1
 8002416:	6713      	str	r3, [r2, #112]	; 0x70
 8002418:	e01c      	b.n	8002454 <HAL_RCC_OscConfig+0x3c8>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	2b05      	cmp	r3, #5
 8002420:	d10c      	bne.n	800243c <HAL_RCC_OscConfig+0x3b0>
 8002422:	4b65      	ldr	r3, [pc, #404]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 8002424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002426:	4a64      	ldr	r2, [pc, #400]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 8002428:	f043 0304 	orr.w	r3, r3, #4
 800242c:	6713      	str	r3, [r2, #112]	; 0x70
 800242e:	4b62      	ldr	r3, [pc, #392]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 8002430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002432:	4a61      	ldr	r2, [pc, #388]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 8002434:	f043 0301 	orr.w	r3, r3, #1
 8002438:	6713      	str	r3, [r2, #112]	; 0x70
 800243a:	e00b      	b.n	8002454 <HAL_RCC_OscConfig+0x3c8>
 800243c:	4b5e      	ldr	r3, [pc, #376]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 800243e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002440:	4a5d      	ldr	r2, [pc, #372]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 8002442:	f023 0301 	bic.w	r3, r3, #1
 8002446:	6713      	str	r3, [r2, #112]	; 0x70
 8002448:	4b5b      	ldr	r3, [pc, #364]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 800244a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800244c:	4a5a      	ldr	r2, [pc, #360]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 800244e:	f023 0304 	bic.w	r3, r3, #4
 8002452:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d015      	beq.n	8002488 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800245c:	f7fe ffa8 	bl	80013b0 <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002462:	e00a      	b.n	800247a <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002464:	f7fe ffa4 	bl	80013b0 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002472:	4293      	cmp	r3, r2
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e128      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800247a:	4b4f      	ldr	r3, [pc, #316]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 800247c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d0ee      	beq.n	8002464 <HAL_RCC_OscConfig+0x3d8>
 8002486:	e014      	b.n	80024b2 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002488:	f7fe ff92 	bl	80013b0 <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800248e:	e00a      	b.n	80024a6 <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002490:	f7fe ff8e 	bl	80013b0 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	f241 3288 	movw	r2, #5000	; 0x1388
 800249e:	4293      	cmp	r3, r2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e112      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024a6:	4b44      	ldr	r3, [pc, #272]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 80024a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1ee      	bne.n	8002490 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80024b2:	7dfb      	ldrb	r3, [r7, #23]
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d105      	bne.n	80024c4 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024b8:	4b3f      	ldr	r3, [pc, #252]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 80024ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024bc:	4a3e      	ldr	r2, [pc, #248]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 80024be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024c2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d00c      	beq.n	80024e6 <HAL_RCC_OscConfig+0x45a>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d008      	beq.n	80024e6 <HAL_RCC_OscConfig+0x45a>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d004      	beq.n	80024e6 <HAL_RCC_OscConfig+0x45a>
 80024dc:	f240 11cf 	movw	r1, #463	; 0x1cf
 80024e0:	4836      	ldr	r0, [pc, #216]	; (80025bc <HAL_RCC_OscConfig+0x530>)
 80024e2:	f7fe fd0a 	bl	8000efa <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	f000 80ed 	beq.w	80026ca <HAL_RCC_OscConfig+0x63e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024f0:	4b31      	ldr	r3, [pc, #196]	; (80025b8 <HAL_RCC_OscConfig+0x52c>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f003 030c 	and.w	r3, r3, #12
 80024f8:	2b08      	cmp	r3, #8
 80024fa:	f000 80ae 	beq.w	800265a <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	699b      	ldr	r3, [r3, #24]
 8002502:	2b02      	cmp	r3, #2
 8002504:	f040 8092 	bne.w	800262c <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	69db      	ldr	r3, [r3, #28]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d009      	beq.n	8002524 <HAL_RCC_OscConfig+0x498>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002518:	d004      	beq.n	8002524 <HAL_RCC_OscConfig+0x498>
 800251a:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800251e:	4827      	ldr	r0, [pc, #156]	; (80025bc <HAL_RCC_OscConfig+0x530>)
 8002520:	f7fe fceb 	bl	8000efa <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a1b      	ldr	r3, [r3, #32]
 8002528:	2b3f      	cmp	r3, #63	; 0x3f
 800252a:	d904      	bls.n	8002536 <HAL_RCC_OscConfig+0x4aa>
 800252c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8002530:	4822      	ldr	r0, [pc, #136]	; (80025bc <HAL_RCC_OscConfig+0x530>)
 8002532:	f7fe fce2 	bl	8000efa <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253a:	2b31      	cmp	r3, #49	; 0x31
 800253c:	d904      	bls.n	8002548 <HAL_RCC_OscConfig+0x4bc>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002542:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8002546:	d904      	bls.n	8002552 <HAL_RCC_OscConfig+0x4c6>
 8002548:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 800254c:	481b      	ldr	r0, [pc, #108]	; (80025bc <HAL_RCC_OscConfig+0x530>)
 800254e:	f7fe fcd4 	bl	8000efa <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002556:	2b02      	cmp	r3, #2
 8002558:	d010      	beq.n	800257c <HAL_RCC_OscConfig+0x4f0>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800255e:	2b04      	cmp	r3, #4
 8002560:	d00c      	beq.n	800257c <HAL_RCC_OscConfig+0x4f0>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002566:	2b06      	cmp	r3, #6
 8002568:	d008      	beq.n	800257c <HAL_RCC_OscConfig+0x4f0>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800256e:	2b08      	cmp	r3, #8
 8002570:	d004      	beq.n	800257c <HAL_RCC_OscConfig+0x4f0>
 8002572:	f240 11db 	movw	r1, #475	; 0x1db
 8002576:	4811      	ldr	r0, [pc, #68]	; (80025bc <HAL_RCC_OscConfig+0x530>)
 8002578:	f7fe fcbf 	bl	8000efa <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002580:	2b01      	cmp	r3, #1
 8002582:	d903      	bls.n	800258c <HAL_RCC_OscConfig+0x500>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002588:	2b0f      	cmp	r3, #15
 800258a:	d904      	bls.n	8002596 <HAL_RCC_OscConfig+0x50a>
 800258c:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8002590:	480a      	ldr	r0, [pc, #40]	; (80025bc <HAL_RCC_OscConfig+0x530>)
 8002592:	f7fe fcb2 	bl	8000efa <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002596:	4b0b      	ldr	r3, [pc, #44]	; (80025c4 <HAL_RCC_OscConfig+0x538>)
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800259c:	f7fe ff08 	bl	80013b0 <HAL_GetTick>
 80025a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025a2:	e011      	b.n	80025c8 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025a4:	f7fe ff04 	bl	80013b0 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d90a      	bls.n	80025c8 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e08a      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
 80025b6:	bf00      	nop
 80025b8:	40023800 	.word	0x40023800
 80025bc:	0800c908 	.word	0x0800c908
 80025c0:	40007000 	.word	0x40007000
 80025c4:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025c8:	4b42      	ldr	r3, [pc, #264]	; (80026d4 <HAL_RCC_OscConfig+0x648>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d1e7      	bne.n	80025a4 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	69da      	ldr	r2, [r3, #28]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a1b      	ldr	r3, [r3, #32]
 80025dc:	431a      	orrs	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e2:	019b      	lsls	r3, r3, #6
 80025e4:	431a      	orrs	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ea:	085b      	lsrs	r3, r3, #1
 80025ec:	3b01      	subs	r3, #1
 80025ee:	041b      	lsls	r3, r3, #16
 80025f0:	431a      	orrs	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f6:	061b      	lsls	r3, r3, #24
 80025f8:	4936      	ldr	r1, [pc, #216]	; (80026d4 <HAL_RCC_OscConfig+0x648>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025fe:	4b36      	ldr	r3, [pc, #216]	; (80026d8 <HAL_RCC_OscConfig+0x64c>)
 8002600:	2201      	movs	r2, #1
 8002602:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002604:	f7fe fed4 	bl	80013b0 <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800260c:	f7fe fed0 	bl	80013b0 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e056      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800261e:	4b2d      	ldr	r3, [pc, #180]	; (80026d4 <HAL_RCC_OscConfig+0x648>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0f0      	beq.n	800260c <HAL_RCC_OscConfig+0x580>
 800262a:	e04e      	b.n	80026ca <HAL_RCC_OscConfig+0x63e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800262c:	4b2a      	ldr	r3, [pc, #168]	; (80026d8 <HAL_RCC_OscConfig+0x64c>)
 800262e:	2200      	movs	r2, #0
 8002630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002632:	f7fe febd 	bl	80013b0 <HAL_GetTick>
 8002636:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002638:	e008      	b.n	800264c <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800263a:	f7fe feb9 	bl	80013b0 <HAL_GetTick>
 800263e:	4602      	mov	r2, r0
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b02      	cmp	r3, #2
 8002646:	d901      	bls.n	800264c <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e03f      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800264c:	4b21      	ldr	r3, [pc, #132]	; (80026d4 <HAL_RCC_OscConfig+0x648>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1f0      	bne.n	800263a <HAL_RCC_OscConfig+0x5ae>
 8002658:	e037      	b.n	80026ca <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d101      	bne.n	8002666 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e032      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002666:	4b1b      	ldr	r3, [pc, #108]	; (80026d4 <HAL_RCC_OscConfig+0x648>)
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d028      	beq.n	80026c6 <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800267e:	429a      	cmp	r2, r3
 8002680:	d121      	bne.n	80026c6 <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800268c:	429a      	cmp	r2, r3
 800268e:	d11a      	bne.n	80026c6 <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002696:	4013      	ands	r3, r2
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800269c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800269e:	4293      	cmp	r3, r2
 80026a0:	d111      	bne.n	80026c6 <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ac:	085b      	lsrs	r3, r3, #1
 80026ae:	3b01      	subs	r3, #1
 80026b0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d107      	bne.n	80026c6 <HAL_RCC_OscConfig+0x63a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d001      	beq.n	80026ca <HAL_RCC_OscConfig+0x63e>
#endif
        {
          return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e000      	b.n	80026cc <HAL_RCC_OscConfig+0x640>
        }
      }
    }
  }
  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3718      	adds	r7, #24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40023800 	.word	0x40023800
 80026d8:	42470060 	.word	0x42470060

080026dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d101      	bne.n	80026f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e174      	b.n	80029da <HAL_RCC_ClockConfig+0x2fe>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d003      	beq.n	8002700 <HAL_RCC_ClockConfig+0x24>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b0f      	cmp	r3, #15
 80026fe:	d904      	bls.n	800270a <HAL_RCC_ClockConfig+0x2e>
 8002700:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8002704:	487b      	ldr	r0, [pc, #492]	; (80028f4 <HAL_RCC_ClockConfig+0x218>)
 8002706:	f7fe fbf8 	bl	8000efa <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d019      	beq.n	8002744 <HAL_RCC_ClockConfig+0x68>
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d016      	beq.n	8002744 <HAL_RCC_ClockConfig+0x68>
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	2b02      	cmp	r3, #2
 800271a:	d013      	beq.n	8002744 <HAL_RCC_ClockConfig+0x68>
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	2b03      	cmp	r3, #3
 8002720:	d010      	beq.n	8002744 <HAL_RCC_ClockConfig+0x68>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	2b04      	cmp	r3, #4
 8002726:	d00d      	beq.n	8002744 <HAL_RCC_ClockConfig+0x68>
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	2b05      	cmp	r3, #5
 800272c:	d00a      	beq.n	8002744 <HAL_RCC_ClockConfig+0x68>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	2b06      	cmp	r3, #6
 8002732:	d007      	beq.n	8002744 <HAL_RCC_ClockConfig+0x68>
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	2b07      	cmp	r3, #7
 8002738:	d004      	beq.n	8002744 <HAL_RCC_ClockConfig+0x68>
 800273a:	f240 215d 	movw	r1, #605	; 0x25d
 800273e:	486d      	ldr	r0, [pc, #436]	; (80028f4 <HAL_RCC_ClockConfig+0x218>)
 8002740:	f7fe fbdb 	bl	8000efa <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002744:	4b6c      	ldr	r3, [pc, #432]	; (80028f8 <HAL_RCC_ClockConfig+0x21c>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0307 	and.w	r3, r3, #7
 800274c:	683a      	ldr	r2, [r7, #0]
 800274e:	429a      	cmp	r2, r3
 8002750:	d90c      	bls.n	800276c <HAL_RCC_ClockConfig+0x90>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002752:	4b69      	ldr	r3, [pc, #420]	; (80028f8 <HAL_RCC_ClockConfig+0x21c>)
 8002754:	683a      	ldr	r2, [r7, #0]
 8002756:	b2d2      	uxtb	r2, r2
 8002758:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800275a:	4b67      	ldr	r3, [pc, #412]	; (80028f8 <HAL_RCC_ClockConfig+0x21c>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0307 	and.w	r3, r3, #7
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d001      	beq.n	800276c <HAL_RCC_ClockConfig+0x90>
    {
      return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e136      	b.n	80029da <HAL_RCC_ClockConfig+0x2fe>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d049      	beq.n	800280c <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0304 	and.w	r3, r3, #4
 8002780:	2b00      	cmp	r3, #0
 8002782:	d005      	beq.n	8002790 <HAL_RCC_ClockConfig+0xb4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002784:	4b5d      	ldr	r3, [pc, #372]	; (80028fc <HAL_RCC_ClockConfig+0x220>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	4a5c      	ldr	r2, [pc, #368]	; (80028fc <HAL_RCC_ClockConfig+0x220>)
 800278a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800278e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0308 	and.w	r3, r3, #8
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <HAL_RCC_ClockConfig+0xcc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800279c:	4b57      	ldr	r3, [pc, #348]	; (80028fc <HAL_RCC_ClockConfig+0x220>)
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	4a56      	ldr	r2, [pc, #344]	; (80028fc <HAL_RCC_ClockConfig+0x220>)
 80027a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80027a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d024      	beq.n	80027fa <HAL_RCC_ClockConfig+0x11e>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	2b80      	cmp	r3, #128	; 0x80
 80027b6:	d020      	beq.n	80027fa <HAL_RCC_ClockConfig+0x11e>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	2b90      	cmp	r3, #144	; 0x90
 80027be:	d01c      	beq.n	80027fa <HAL_RCC_ClockConfig+0x11e>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	2ba0      	cmp	r3, #160	; 0xa0
 80027c6:	d018      	beq.n	80027fa <HAL_RCC_ClockConfig+0x11e>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	2bb0      	cmp	r3, #176	; 0xb0
 80027ce:	d014      	beq.n	80027fa <HAL_RCC_ClockConfig+0x11e>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	2bc0      	cmp	r3, #192	; 0xc0
 80027d6:	d010      	beq.n	80027fa <HAL_RCC_ClockConfig+0x11e>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	2bd0      	cmp	r3, #208	; 0xd0
 80027de:	d00c      	beq.n	80027fa <HAL_RCC_ClockConfig+0x11e>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	2be0      	cmp	r3, #224	; 0xe0
 80027e6:	d008      	beq.n	80027fa <HAL_RCC_ClockConfig+0x11e>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	2bf0      	cmp	r3, #240	; 0xf0
 80027ee:	d004      	beq.n	80027fa <HAL_RCC_ClockConfig+0x11e>
 80027f0:	f44f 7120 	mov.w	r1, #640	; 0x280
 80027f4:	483f      	ldr	r0, [pc, #252]	; (80028f4 <HAL_RCC_ClockConfig+0x218>)
 80027f6:	f7fe fb80 	bl	8000efa <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027fa:	4b40      	ldr	r3, [pc, #256]	; (80028fc <HAL_RCC_ClockConfig+0x220>)
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	493d      	ldr	r1, [pc, #244]	; (80028fc <HAL_RCC_ClockConfig+0x220>)
 8002808:	4313      	orrs	r3, r2
 800280a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	2b00      	cmp	r3, #0
 8002816:	d059      	beq.n	80028cc <HAL_RCC_ClockConfig+0x1f0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d010      	beq.n	8002842 <HAL_RCC_ClockConfig+0x166>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d00c      	beq.n	8002842 <HAL_RCC_ClockConfig+0x166>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2b02      	cmp	r3, #2
 800282e:	d008      	beq.n	8002842 <HAL_RCC_ClockConfig+0x166>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	2b03      	cmp	r3, #3
 8002836:	d004      	beq.n	8002842 <HAL_RCC_ClockConfig+0x166>
 8002838:	f240 2187 	movw	r1, #647	; 0x287
 800283c:	482d      	ldr	r0, [pc, #180]	; (80028f4 <HAL_RCC_ClockConfig+0x218>)
 800283e:	f7fe fb5c 	bl	8000efa <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b01      	cmp	r3, #1
 8002848:	d107      	bne.n	800285a <HAL_RCC_ClockConfig+0x17e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800284a:	4b2c      	ldr	r3, [pc, #176]	; (80028fc <HAL_RCC_ClockConfig+0x220>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d119      	bne.n	800288a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e0bf      	b.n	80029da <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	2b02      	cmp	r3, #2
 8002860:	d003      	beq.n	800286a <HAL_RCC_ClockConfig+0x18e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002866:	2b03      	cmp	r3, #3
 8002868:	d107      	bne.n	800287a <HAL_RCC_ClockConfig+0x19e>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800286a:	4b24      	ldr	r3, [pc, #144]	; (80028fc <HAL_RCC_ClockConfig+0x220>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d109      	bne.n	800288a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e0af      	b.n	80029da <HAL_RCC_ClockConfig+0x2fe>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800287a:	4b20      	ldr	r3, [pc, #128]	; (80028fc <HAL_RCC_ClockConfig+0x220>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0302 	and.w	r3, r3, #2
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_RCC_ClockConfig+0x1ae>
      {
        return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e0a7      	b.n	80029da <HAL_RCC_ClockConfig+0x2fe>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800288a:	4b1c      	ldr	r3, [pc, #112]	; (80028fc <HAL_RCC_ClockConfig+0x220>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f023 0203 	bic.w	r2, r3, #3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	4919      	ldr	r1, [pc, #100]	; (80028fc <HAL_RCC_ClockConfig+0x220>)
 8002898:	4313      	orrs	r3, r2
 800289a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800289c:	f7fe fd88 	bl	80013b0 <HAL_GetTick>
 80028a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028a2:	e00a      	b.n	80028ba <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028a4:	f7fe fd84 	bl	80013b0 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e08f      	b.n	80029da <HAL_RCC_ClockConfig+0x2fe>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ba:	4b10      	ldr	r3, [pc, #64]	; (80028fc <HAL_RCC_ClockConfig+0x220>)
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f003 020c 	and.w	r2, r3, #12
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d1eb      	bne.n	80028a4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028cc:	4b0a      	ldr	r3, [pc, #40]	; (80028f8 <HAL_RCC_ClockConfig+0x21c>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0307 	and.w	r3, r3, #7
 80028d4:	683a      	ldr	r2, [r7, #0]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d212      	bcs.n	8002900 <HAL_RCC_ClockConfig+0x224>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028da:	4b07      	ldr	r3, [pc, #28]	; (80028f8 <HAL_RCC_ClockConfig+0x21c>)
 80028dc:	683a      	ldr	r2, [r7, #0]
 80028de:	b2d2      	uxtb	r2, r2
 80028e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028e2:	4b05      	ldr	r3, [pc, #20]	; (80028f8 <HAL_RCC_ClockConfig+0x21c>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0307 	and.w	r3, r3, #7
 80028ea:	683a      	ldr	r2, [r7, #0]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d007      	beq.n	8002900 <HAL_RCC_ClockConfig+0x224>
    {
      return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e072      	b.n	80029da <HAL_RCC_ClockConfig+0x2fe>
 80028f4:	0800c908 	.word	0x0800c908
 80028f8:	40023c00 	.word	0x40023c00
 80028fc:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0304 	and.w	r3, r3, #4
 8002908:	2b00      	cmp	r3, #0
 800290a:	d025      	beq.n	8002958 <HAL_RCC_ClockConfig+0x27c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d018      	beq.n	8002946 <HAL_RCC_ClockConfig+0x26a>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800291c:	d013      	beq.n	8002946 <HAL_RCC_ClockConfig+0x26a>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002926:	d00e      	beq.n	8002946 <HAL_RCC_ClockConfig+0x26a>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	68db      	ldr	r3, [r3, #12]
 800292c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002930:	d009      	beq.n	8002946 <HAL_RCC_ClockConfig+0x26a>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 800293a:	d004      	beq.n	8002946 <HAL_RCC_ClockConfig+0x26a>
 800293c:	f240 21c5 	movw	r1, #709	; 0x2c5
 8002940:	4828      	ldr	r0, [pc, #160]	; (80029e4 <HAL_RCC_ClockConfig+0x308>)
 8002942:	f7fe fada 	bl	8000efa <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002946:	4b28      	ldr	r3, [pc, #160]	; (80029e8 <HAL_RCC_ClockConfig+0x30c>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	4925      	ldr	r1, [pc, #148]	; (80029e8 <HAL_RCC_ClockConfig+0x30c>)
 8002954:	4313      	orrs	r3, r2
 8002956:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0308 	and.w	r3, r3, #8
 8002960:	2b00      	cmp	r3, #0
 8002962:	d026      	beq.n	80029b2 <HAL_RCC_ClockConfig+0x2d6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	691b      	ldr	r3, [r3, #16]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d018      	beq.n	800299e <HAL_RCC_ClockConfig+0x2c2>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	691b      	ldr	r3, [r3, #16]
 8002970:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002974:	d013      	beq.n	800299e <HAL_RCC_ClockConfig+0x2c2>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800297e:	d00e      	beq.n	800299e <HAL_RCC_ClockConfig+0x2c2>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002988:	d009      	beq.n	800299e <HAL_RCC_ClockConfig+0x2c2>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	691b      	ldr	r3, [r3, #16]
 800298e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8002992:	d004      	beq.n	800299e <HAL_RCC_ClockConfig+0x2c2>
 8002994:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8002998:	4812      	ldr	r0, [pc, #72]	; (80029e4 <HAL_RCC_ClockConfig+0x308>)
 800299a:	f7fe faae 	bl	8000efa <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800299e:	4b12      	ldr	r3, [pc, #72]	; (80029e8 <HAL_RCC_ClockConfig+0x30c>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	490e      	ldr	r1, [pc, #56]	; (80029e8 <HAL_RCC_ClockConfig+0x30c>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029b2:	f000 f821 	bl	80029f8 <HAL_RCC_GetSysClockFreq>
 80029b6:	4602      	mov	r2, r0
 80029b8:	4b0b      	ldr	r3, [pc, #44]	; (80029e8 <HAL_RCC_ClockConfig+0x30c>)
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	091b      	lsrs	r3, r3, #4
 80029be:	f003 030f 	and.w	r3, r3, #15
 80029c2:	490a      	ldr	r1, [pc, #40]	; (80029ec <HAL_RCC_ClockConfig+0x310>)
 80029c4:	5ccb      	ldrb	r3, [r1, r3]
 80029c6:	fa22 f303 	lsr.w	r3, r2, r3
 80029ca:	4a09      	ldr	r2, [pc, #36]	; (80029f0 <HAL_RCC_ClockConfig+0x314>)
 80029cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80029ce:	4b09      	ldr	r3, [pc, #36]	; (80029f4 <HAL_RCC_ClockConfig+0x318>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7fe fb46 	bl	8001064 <HAL_InitTick>

  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	0800c908 	.word	0x0800c908
 80029e8:	40023800 	.word	0x40023800
 80029ec:	0800cb10 	.word	0x0800cb10
 80029f0:	20000000 	.word	0x20000000
 80029f4:	20000004 	.word	0x20000004

080029f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80029fc:	b084      	sub	sp, #16
 80029fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	607b      	str	r3, [r7, #4]
 8002a04:	2300      	movs	r3, #0
 8002a06:	60fb      	str	r3, [r7, #12]
 8002a08:	2300      	movs	r3, #0
 8002a0a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a10:	4b67      	ldr	r3, [pc, #412]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f003 030c 	and.w	r3, r3, #12
 8002a18:	2b08      	cmp	r3, #8
 8002a1a:	d00d      	beq.n	8002a38 <HAL_RCC_GetSysClockFreq+0x40>
 8002a1c:	2b08      	cmp	r3, #8
 8002a1e:	f200 80bd 	bhi.w	8002b9c <HAL_RCC_GetSysClockFreq+0x1a4>
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d002      	beq.n	8002a2c <HAL_RCC_GetSysClockFreq+0x34>
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	d003      	beq.n	8002a32 <HAL_RCC_GetSysClockFreq+0x3a>
 8002a2a:	e0b7      	b.n	8002b9c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a2c:	4b61      	ldr	r3, [pc, #388]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002a2e:	60bb      	str	r3, [r7, #8]
       break;
 8002a30:	e0b7      	b.n	8002ba2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a32:	4b61      	ldr	r3, [pc, #388]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002a34:	60bb      	str	r3, [r7, #8]
      break;
 8002a36:	e0b4      	b.n	8002ba2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a38:	4b5d      	ldr	r3, [pc, #372]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a40:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a42:	4b5b      	ldr	r3, [pc, #364]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d04d      	beq.n	8002aea <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a4e:	4b58      	ldr	r3, [pc, #352]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	099b      	lsrs	r3, r3, #6
 8002a54:	461a      	mov	r2, r3
 8002a56:	f04f 0300 	mov.w	r3, #0
 8002a5a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002a5e:	f04f 0100 	mov.w	r1, #0
 8002a62:	ea02 0800 	and.w	r8, r2, r0
 8002a66:	ea03 0901 	and.w	r9, r3, r1
 8002a6a:	4640      	mov	r0, r8
 8002a6c:	4649      	mov	r1, r9
 8002a6e:	f04f 0200 	mov.w	r2, #0
 8002a72:	f04f 0300 	mov.w	r3, #0
 8002a76:	014b      	lsls	r3, r1, #5
 8002a78:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002a7c:	0142      	lsls	r2, r0, #5
 8002a7e:	4610      	mov	r0, r2
 8002a80:	4619      	mov	r1, r3
 8002a82:	ebb0 0008 	subs.w	r0, r0, r8
 8002a86:	eb61 0109 	sbc.w	r1, r1, r9
 8002a8a:	f04f 0200 	mov.w	r2, #0
 8002a8e:	f04f 0300 	mov.w	r3, #0
 8002a92:	018b      	lsls	r3, r1, #6
 8002a94:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002a98:	0182      	lsls	r2, r0, #6
 8002a9a:	1a12      	subs	r2, r2, r0
 8002a9c:	eb63 0301 	sbc.w	r3, r3, r1
 8002aa0:	f04f 0000 	mov.w	r0, #0
 8002aa4:	f04f 0100 	mov.w	r1, #0
 8002aa8:	00d9      	lsls	r1, r3, #3
 8002aaa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002aae:	00d0      	lsls	r0, r2, #3
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	eb12 0208 	adds.w	r2, r2, r8
 8002ab8:	eb43 0309 	adc.w	r3, r3, r9
 8002abc:	f04f 0000 	mov.w	r0, #0
 8002ac0:	f04f 0100 	mov.w	r1, #0
 8002ac4:	0259      	lsls	r1, r3, #9
 8002ac6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002aca:	0250      	lsls	r0, r2, #9
 8002acc:	4602      	mov	r2, r0
 8002ace:	460b      	mov	r3, r1
 8002ad0:	4610      	mov	r0, r2
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	f04f 0300 	mov.w	r3, #0
 8002adc:	f7fd fbd8 	bl	8000290 <__aeabi_uldivmod>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	e04a      	b.n	8002b80 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002aea:	4b31      	ldr	r3, [pc, #196]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	099b      	lsrs	r3, r3, #6
 8002af0:	461a      	mov	r2, r3
 8002af2:	f04f 0300 	mov.w	r3, #0
 8002af6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002afa:	f04f 0100 	mov.w	r1, #0
 8002afe:	ea02 0400 	and.w	r4, r2, r0
 8002b02:	ea03 0501 	and.w	r5, r3, r1
 8002b06:	4620      	mov	r0, r4
 8002b08:	4629      	mov	r1, r5
 8002b0a:	f04f 0200 	mov.w	r2, #0
 8002b0e:	f04f 0300 	mov.w	r3, #0
 8002b12:	014b      	lsls	r3, r1, #5
 8002b14:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002b18:	0142      	lsls	r2, r0, #5
 8002b1a:	4610      	mov	r0, r2
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	1b00      	subs	r0, r0, r4
 8002b20:	eb61 0105 	sbc.w	r1, r1, r5
 8002b24:	f04f 0200 	mov.w	r2, #0
 8002b28:	f04f 0300 	mov.w	r3, #0
 8002b2c:	018b      	lsls	r3, r1, #6
 8002b2e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002b32:	0182      	lsls	r2, r0, #6
 8002b34:	1a12      	subs	r2, r2, r0
 8002b36:	eb63 0301 	sbc.w	r3, r3, r1
 8002b3a:	f04f 0000 	mov.w	r0, #0
 8002b3e:	f04f 0100 	mov.w	r1, #0
 8002b42:	00d9      	lsls	r1, r3, #3
 8002b44:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002b48:	00d0      	lsls	r0, r2, #3
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	1912      	adds	r2, r2, r4
 8002b50:	eb45 0303 	adc.w	r3, r5, r3
 8002b54:	f04f 0000 	mov.w	r0, #0
 8002b58:	f04f 0100 	mov.w	r1, #0
 8002b5c:	0299      	lsls	r1, r3, #10
 8002b5e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002b62:	0290      	lsls	r0, r2, #10
 8002b64:	4602      	mov	r2, r0
 8002b66:	460b      	mov	r3, r1
 8002b68:	4610      	mov	r0, r2
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	461a      	mov	r2, r3
 8002b70:	f04f 0300 	mov.w	r3, #0
 8002b74:	f7fd fb8c 	bl	8000290 <__aeabi_uldivmod>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	460b      	mov	r3, r1
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002b80:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	0c1b      	lsrs	r3, r3, #16
 8002b86:	f003 0303 	and.w	r3, r3, #3
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002b90:	68fa      	ldr	r2, [r7, #12]
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b98:	60bb      	str	r3, [r7, #8]
      break;
 8002b9a:	e002      	b.n	8002ba2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b9c:	4b05      	ldr	r3, [pc, #20]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002b9e:	60bb      	str	r3, [r7, #8]
      break;
 8002ba0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ba2:	68bb      	ldr	r3, [r7, #8]
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002bae:	bf00      	nop
 8002bb0:	40023800 	.word	0x40023800
 8002bb4:	00f42400 	.word	0x00f42400
 8002bb8:	007a1200 	.word	0x007a1200

08002bbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bc0:	4b03      	ldr	r3, [pc, #12]	; (8002bd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	20000000 	.word	0x20000000

08002bd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002bd8:	f7ff fff0 	bl	8002bbc <HAL_RCC_GetHCLKFreq>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	0a9b      	lsrs	r3, r3, #10
 8002be4:	f003 0307 	and.w	r3, r3, #7
 8002be8:	4903      	ldr	r1, [pc, #12]	; (8002bf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bea:	5ccb      	ldrb	r3, [r1, r3]
 8002bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40023800 	.word	0x40023800
 8002bf8:	0800cb20 	.word	0x0800cb20

08002bfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c00:	f7ff ffdc 	bl	8002bbc <HAL_RCC_GetHCLKFreq>
 8002c04:	4602      	mov	r2, r0
 8002c06:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	0b5b      	lsrs	r3, r3, #13
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	4903      	ldr	r1, [pc, #12]	; (8002c20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c12:	5ccb      	ldrb	r3, [r1, r3]
 8002c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	40023800 	.word	0x40023800
 8002c20:	0800cb20 	.word	0x0800cb20

08002c24 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	220f      	movs	r2, #15
 8002c32:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c34:	4b12      	ldr	r3, [pc, #72]	; (8002c80 <HAL_RCC_GetClockConfig+0x5c>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f003 0203 	and.w	r2, r3, #3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002c40:	4b0f      	ldr	r3, [pc, #60]	; (8002c80 <HAL_RCC_GetClockConfig+0x5c>)
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002c4c:	4b0c      	ldr	r3, [pc, #48]	; (8002c80 <HAL_RCC_GetClockConfig+0x5c>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002c58:	4b09      	ldr	r3, [pc, #36]	; (8002c80 <HAL_RCC_GetClockConfig+0x5c>)
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	08db      	lsrs	r3, r3, #3
 8002c5e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002c66:	4b07      	ldr	r3, [pc, #28]	; (8002c84 <HAL_RCC_GetClockConfig+0x60>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0207 	and.w	r2, r3, #7
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	601a      	str	r2, [r3, #0]
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40023c00 	.word	0x40023c00

08002c88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e18c      	b.n	8002fb4 <HAL_SPI_Init+0x32c>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a75      	ldr	r2, [pc, #468]	; (8002e74 <HAL_SPI_Init+0x1ec>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d018      	beq.n	8002cd6 <HAL_SPI_Init+0x4e>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a73      	ldr	r2, [pc, #460]	; (8002e78 <HAL_SPI_Init+0x1f0>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d013      	beq.n	8002cd6 <HAL_SPI_Init+0x4e>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a72      	ldr	r2, [pc, #456]	; (8002e7c <HAL_SPI_Init+0x1f4>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d00e      	beq.n	8002cd6 <HAL_SPI_Init+0x4e>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a70      	ldr	r2, [pc, #448]	; (8002e80 <HAL_SPI_Init+0x1f8>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d009      	beq.n	8002cd6 <HAL_SPI_Init+0x4e>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a6f      	ldr	r2, [pc, #444]	; (8002e84 <HAL_SPI_Init+0x1fc>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d004      	beq.n	8002cd6 <HAL_SPI_Init+0x4e>
 8002ccc:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8002cd0:	486d      	ldr	r0, [pc, #436]	; (8002e88 <HAL_SPI_Init+0x200>)
 8002cd2:	f7fe f912 	bl	8000efa <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d009      	beq.n	8002cf2 <HAL_SPI_Init+0x6a>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ce6:	d004      	beq.n	8002cf2 <HAL_SPI_Init+0x6a>
 8002ce8:	f240 1143 	movw	r1, #323	; 0x143
 8002cec:	4866      	ldr	r0, [pc, #408]	; (8002e88 <HAL_SPI_Init+0x200>)
 8002cee:	f7fe f904 	bl	8000efa <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00e      	beq.n	8002d18 <HAL_SPI_Init+0x90>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d02:	d009      	beq.n	8002d18 <HAL_SPI_Init+0x90>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d0c:	d004      	beq.n	8002d18 <HAL_SPI_Init+0x90>
 8002d0e:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8002d12:	485d      	ldr	r0, [pc, #372]	; (8002e88 <HAL_SPI_Init+0x200>)
 8002d14:	f7fe f8f1 	bl	8000efa <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d20:	d008      	beq.n	8002d34 <HAL_SPI_Init+0xac>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d004      	beq.n	8002d34 <HAL_SPI_Init+0xac>
 8002d2a:	f240 1145 	movw	r1, #325	; 0x145
 8002d2e:	4856      	ldr	r0, [pc, #344]	; (8002e88 <HAL_SPI_Init+0x200>)
 8002d30:	f7fe f8e3 	bl	8000efa <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d3c:	d00d      	beq.n	8002d5a <HAL_SPI_Init+0xd2>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d009      	beq.n	8002d5a <HAL_SPI_Init+0xd2>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	699b      	ldr	r3, [r3, #24]
 8002d4a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d4e:	d004      	beq.n	8002d5a <HAL_SPI_Init+0xd2>
 8002d50:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8002d54:	484c      	ldr	r0, [pc, #304]	; (8002e88 <HAL_SPI_Init+0x200>)
 8002d56:	f7fe f8d0 	bl	8000efa <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d020      	beq.n	8002da4 <HAL_SPI_Init+0x11c>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69db      	ldr	r3, [r3, #28]
 8002d66:	2b08      	cmp	r3, #8
 8002d68:	d01c      	beq.n	8002da4 <HAL_SPI_Init+0x11c>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	2b10      	cmp	r3, #16
 8002d70:	d018      	beq.n	8002da4 <HAL_SPI_Init+0x11c>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	2b18      	cmp	r3, #24
 8002d78:	d014      	beq.n	8002da4 <HAL_SPI_Init+0x11c>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	69db      	ldr	r3, [r3, #28]
 8002d7e:	2b20      	cmp	r3, #32
 8002d80:	d010      	beq.n	8002da4 <HAL_SPI_Init+0x11c>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	2b28      	cmp	r3, #40	; 0x28
 8002d88:	d00c      	beq.n	8002da4 <HAL_SPI_Init+0x11c>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	2b30      	cmp	r3, #48	; 0x30
 8002d90:	d008      	beq.n	8002da4 <HAL_SPI_Init+0x11c>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	2b38      	cmp	r3, #56	; 0x38
 8002d98:	d004      	beq.n	8002da4 <HAL_SPI_Init+0x11c>
 8002d9a:	f240 1147 	movw	r1, #327	; 0x147
 8002d9e:	483a      	ldr	r0, [pc, #232]	; (8002e88 <HAL_SPI_Init+0x200>)
 8002da0:	f7fe f8ab 	bl	8000efa <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a1b      	ldr	r3, [r3, #32]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d008      	beq.n	8002dbe <HAL_SPI_Init+0x136>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a1b      	ldr	r3, [r3, #32]
 8002db0:	2b80      	cmp	r3, #128	; 0x80
 8002db2:	d004      	beq.n	8002dbe <HAL_SPI_Init+0x136>
 8002db4:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8002db8:	4833      	ldr	r0, [pc, #204]	; (8002e88 <HAL_SPI_Init+0x200>)
 8002dba:	f7fe f89e 	bl	8000efa <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d008      	beq.n	8002dd8 <HAL_SPI_Init+0x150>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dca:	2b10      	cmp	r3, #16
 8002dcc:	d004      	beq.n	8002dd8 <HAL_SPI_Init+0x150>
 8002dce:	f240 1149 	movw	r1, #329	; 0x149
 8002dd2:	482d      	ldr	r0, [pc, #180]	; (8002e88 <HAL_SPI_Init+0x200>)
 8002dd4:	f7fe f891 	bl	8000efa <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d155      	bne.n	8002e8c <HAL_SPI_Init+0x204>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	691b      	ldr	r3, [r3, #16]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d008      	beq.n	8002dfa <HAL_SPI_Init+0x172>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d004      	beq.n	8002dfa <HAL_SPI_Init+0x172>
 8002df0:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8002df4:	4824      	ldr	r0, [pc, #144]	; (8002e88 <HAL_SPI_Init+0x200>)
 8002df6:	f7fe f880 	bl	8000efa <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d008      	beq.n	8002e14 <HAL_SPI_Init+0x18c>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	695b      	ldr	r3, [r3, #20]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d004      	beq.n	8002e14 <HAL_SPI_Init+0x18c>
 8002e0a:	f240 114d 	movw	r1, #333	; 0x14d
 8002e0e:	481e      	ldr	r0, [pc, #120]	; (8002e88 <HAL_SPI_Init+0x200>)
 8002e10:	f7fe f873 	bl	8000efa <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e1c:	d125      	bne.n	8002e6a <HAL_SPI_Init+0x1e2>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	69db      	ldr	r3, [r3, #28]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d05d      	beq.n	8002ee2 <HAL_SPI_Init+0x25a>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	69db      	ldr	r3, [r3, #28]
 8002e2a:	2b08      	cmp	r3, #8
 8002e2c:	d059      	beq.n	8002ee2 <HAL_SPI_Init+0x25a>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	69db      	ldr	r3, [r3, #28]
 8002e32:	2b10      	cmp	r3, #16
 8002e34:	d055      	beq.n	8002ee2 <HAL_SPI_Init+0x25a>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	2b18      	cmp	r3, #24
 8002e3c:	d051      	beq.n	8002ee2 <HAL_SPI_Init+0x25a>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	2b20      	cmp	r3, #32
 8002e44:	d04d      	beq.n	8002ee2 <HAL_SPI_Init+0x25a>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	2b28      	cmp	r3, #40	; 0x28
 8002e4c:	d049      	beq.n	8002ee2 <HAL_SPI_Init+0x25a>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	69db      	ldr	r3, [r3, #28]
 8002e52:	2b30      	cmp	r3, #48	; 0x30
 8002e54:	d045      	beq.n	8002ee2 <HAL_SPI_Init+0x25a>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	2b38      	cmp	r3, #56	; 0x38
 8002e5c:	d041      	beq.n	8002ee2 <HAL_SPI_Init+0x25a>
 8002e5e:	f240 1151 	movw	r1, #337	; 0x151
 8002e62:	4809      	ldr	r0, [pc, #36]	; (8002e88 <HAL_SPI_Init+0x200>)
 8002e64:	f7fe f849 	bl	8000efa <assert_failed>
 8002e68:	e03b      	b.n	8002ee2 <HAL_SPI_Init+0x25a>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	61da      	str	r2, [r3, #28]
 8002e70:	e037      	b.n	8002ee2 <HAL_SPI_Init+0x25a>
 8002e72:	bf00      	nop
 8002e74:	40013000 	.word	0x40013000
 8002e78:	40003800 	.word	0x40003800
 8002e7c:	40003c00 	.word	0x40003c00
 8002e80:	40013400 	.word	0x40013400
 8002e84:	40015000 	.word	0x40015000
 8002e88:	0800c940 	.word	0x0800c940
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	69db      	ldr	r3, [r3, #28]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d020      	beq.n	8002ed6 <HAL_SPI_Init+0x24e>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	69db      	ldr	r3, [r3, #28]
 8002e98:	2b08      	cmp	r3, #8
 8002e9a:	d01c      	beq.n	8002ed6 <HAL_SPI_Init+0x24e>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	2b10      	cmp	r3, #16
 8002ea2:	d018      	beq.n	8002ed6 <HAL_SPI_Init+0x24e>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	69db      	ldr	r3, [r3, #28]
 8002ea8:	2b18      	cmp	r3, #24
 8002eaa:	d014      	beq.n	8002ed6 <HAL_SPI_Init+0x24e>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	69db      	ldr	r3, [r3, #28]
 8002eb0:	2b20      	cmp	r3, #32
 8002eb2:	d010      	beq.n	8002ed6 <HAL_SPI_Init+0x24e>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	69db      	ldr	r3, [r3, #28]
 8002eb8:	2b28      	cmp	r3, #40	; 0x28
 8002eba:	d00c      	beq.n	8002ed6 <HAL_SPI_Init+0x24e>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	69db      	ldr	r3, [r3, #28]
 8002ec0:	2b30      	cmp	r3, #48	; 0x30
 8002ec2:	d008      	beq.n	8002ed6 <HAL_SPI_Init+0x24e>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	69db      	ldr	r3, [r3, #28]
 8002ec8:	2b38      	cmp	r3, #56	; 0x38
 8002eca:	d004      	beq.n	8002ed6 <HAL_SPI_Init+0x24e>
 8002ecc:	f240 115b 	movw	r1, #347	; 0x15b
 8002ed0:	483a      	ldr	r0, [pc, #232]	; (8002fbc <HAL_SPI_Init+0x334>)
 8002ed2:	f7fe f812 	bl	8000efa <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d106      	bne.n	8002f02 <HAL_SPI_Init+0x27a>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f7fe f83d 	bl	8000f7c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2202      	movs	r2, #2
 8002f06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f18:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002f2a:	431a      	orrs	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f34:	431a      	orrs	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	695b      	ldr	r3, [r3, #20]
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	431a      	orrs	r2, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f52:	431a      	orrs	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	69db      	ldr	r3, [r3, #28]
 8002f58:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f5c:	431a      	orrs	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f66:	ea42 0103 	orr.w	r1, r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	699b      	ldr	r3, [r3, #24]
 8002f7e:	0c1b      	lsrs	r3, r3, #16
 8002f80:	f003 0104 	and.w	r1, r3, #4
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f88:	f003 0210 	and.w	r2, r3, #16
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	430a      	orrs	r2, r1
 8002f92:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	69da      	ldr	r2, [r3, #28]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fa2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2201      	movs	r2, #1
 8002fae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	0800c940 	.word	0x0800c940

08002fc0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b08c      	sub	sp, #48	; 0x30
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
 8002fcc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d004      	beq.n	8002fea <HAL_SPI_TransmitReceive+0x2a>
 8002fe0:	f240 417e 	movw	r1, #1150	; 0x47e
 8002fe4:	4884      	ldr	r0, [pc, #528]	; (80031f8 <HAL_SPI_TransmitReceive+0x238>)
 8002fe6:	f7fd ff88 	bl	8000efa <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d101      	bne.n	8002ff8 <HAL_SPI_TransmitReceive+0x38>
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	e18d      	b.n	8003314 <HAL_SPI_TransmitReceive+0x354>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003000:	f7fe f9d6 	bl	80013b0 <HAL_GetTick>
 8003004:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800300c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003016:	887b      	ldrh	r3, [r7, #2]
 8003018:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800301a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800301e:	2b01      	cmp	r3, #1
 8003020:	d00f      	beq.n	8003042 <HAL_SPI_TransmitReceive+0x82>
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003028:	d107      	bne.n	800303a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d103      	bne.n	800303a <HAL_SPI_TransmitReceive+0x7a>
 8003032:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003036:	2b04      	cmp	r3, #4
 8003038:	d003      	beq.n	8003042 <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 800303a:	2302      	movs	r3, #2
 800303c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003040:	e15e      	b.n	8003300 <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d005      	beq.n	8003054 <HAL_SPI_TransmitReceive+0x94>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d002      	beq.n	8003054 <HAL_SPI_TransmitReceive+0x94>
 800304e:	887b      	ldrh	r3, [r7, #2]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d103      	bne.n	800305c <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800305a:	e151      	b.n	8003300 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003062:	b2db      	uxtb	r3, r3
 8003064:	2b04      	cmp	r3, #4
 8003066:	d003      	beq.n	8003070 <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2205      	movs	r2, #5
 800306c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	887a      	ldrh	r2, [r7, #2]
 8003080:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	887a      	ldrh	r2, [r7, #2]
 8003086:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	68ba      	ldr	r2, [r7, #8]
 800308c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	887a      	ldrh	r2, [r7, #2]
 8003092:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	887a      	ldrh	r2, [r7, #2]
 8003098:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030b0:	2b40      	cmp	r3, #64	; 0x40
 80030b2:	d007      	beq.n	80030c4 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030cc:	d178      	bne.n	80031c0 <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d002      	beq.n	80030dc <HAL_SPI_TransmitReceive+0x11c>
 80030d6:	8b7b      	ldrh	r3, [r7, #26]
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d166      	bne.n	80031aa <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e0:	881a      	ldrh	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ec:	1c9a      	adds	r2, r3, #2
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003100:	e053      	b.n	80031aa <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b02      	cmp	r3, #2
 800310e:	d11b      	bne.n	8003148 <HAL_SPI_TransmitReceive+0x188>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003114:	b29b      	uxth	r3, r3
 8003116:	2b00      	cmp	r3, #0
 8003118:	d016      	beq.n	8003148 <HAL_SPI_TransmitReceive+0x188>
 800311a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800311c:	2b01      	cmp	r3, #1
 800311e:	d113      	bne.n	8003148 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003124:	881a      	ldrh	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003130:	1c9a      	adds	r2, r3, #2
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800313a:	b29b      	uxth	r3, r3
 800313c:	3b01      	subs	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003144:	2300      	movs	r3, #0
 8003146:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	2b01      	cmp	r3, #1
 8003154:	d119      	bne.n	800318a <HAL_SPI_TransmitReceive+0x1ca>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800315a:	b29b      	uxth	r3, r3
 800315c:	2b00      	cmp	r3, #0
 800315e:	d014      	beq.n	800318a <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68da      	ldr	r2, [r3, #12]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800316a:	b292      	uxth	r2, r2
 800316c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003172:	1c9a      	adds	r2, r3, #2
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800317c:	b29b      	uxth	r3, r3
 800317e:	3b01      	subs	r3, #1
 8003180:	b29a      	uxth	r2, r3
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003186:	2301      	movs	r3, #1
 8003188:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800318a:	f7fe f911 	bl	80013b0 <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003196:	429a      	cmp	r2, r3
 8003198:	d807      	bhi.n	80031aa <HAL_SPI_TransmitReceive+0x1ea>
 800319a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800319c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031a0:	d003      	beq.n	80031aa <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80031a8:	e0aa      	b.n	8003300 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1a6      	bne.n	8003102 <HAL_SPI_TransmitReceive+0x142>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031b8:	b29b      	uxth	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1a1      	bne.n	8003102 <HAL_SPI_TransmitReceive+0x142>
 80031be:	e07f      	b.n	80032c0 <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d002      	beq.n	80031ce <HAL_SPI_TransmitReceive+0x20e>
 80031c8:	8b7b      	ldrh	r3, [r7, #26]
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d16e      	bne.n	80032ac <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	330c      	adds	r3, #12
 80031d8:	7812      	ldrb	r2, [r2, #0]
 80031da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e0:	1c5a      	adds	r2, r3, #1
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	3b01      	subs	r3, #1
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031f4:	e05a      	b.n	80032ac <HAL_SPI_TransmitReceive+0x2ec>
 80031f6:	bf00      	nop
 80031f8:	0800c940 	.word	0x0800c940
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b02      	cmp	r3, #2
 8003208:	d11c      	bne.n	8003244 <HAL_SPI_TransmitReceive+0x284>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800320e:	b29b      	uxth	r3, r3
 8003210:	2b00      	cmp	r3, #0
 8003212:	d017      	beq.n	8003244 <HAL_SPI_TransmitReceive+0x284>
 8003214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003216:	2b01      	cmp	r3, #1
 8003218:	d114      	bne.n	8003244 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	330c      	adds	r3, #12
 8003224:	7812      	ldrb	r2, [r2, #0]
 8003226:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322c:	1c5a      	adds	r2, r3, #1
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003236:	b29b      	uxth	r3, r3
 8003238:	3b01      	subs	r3, #1
 800323a:	b29a      	uxth	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003240:	2300      	movs	r3, #0
 8003242:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b01      	cmp	r3, #1
 8003250:	d119      	bne.n	8003286 <HAL_SPI_TransmitReceive+0x2c6>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003256:	b29b      	uxth	r3, r3
 8003258:	2b00      	cmp	r3, #0
 800325a:	d014      	beq.n	8003286 <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	68da      	ldr	r2, [r3, #12]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003266:	b2d2      	uxtb	r2, r2
 8003268:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800326e:	1c5a      	adds	r2, r3, #1
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003278:	b29b      	uxth	r3, r3
 800327a:	3b01      	subs	r3, #1
 800327c:	b29a      	uxth	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003282:	2301      	movs	r3, #1
 8003284:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003286:	f7fe f893 	bl	80013b0 <HAL_GetTick>
 800328a:	4602      	mov	r2, r0
 800328c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003292:	429a      	cmp	r2, r3
 8003294:	d803      	bhi.n	800329e <HAL_SPI_TransmitReceive+0x2de>
 8003296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003298:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800329c:	d102      	bne.n	80032a4 <HAL_SPI_TransmitReceive+0x2e4>
 800329e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d103      	bne.n	80032ac <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80032aa:	e029      	b.n	8003300 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d1a2      	bne.n	80031fc <HAL_SPI_TransmitReceive+0x23c>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d19d      	bne.n	80031fc <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80032c4:	68f8      	ldr	r0, [r7, #12]
 80032c6:	f000 f8b1 	bl	800342c <SPI_EndRxTxTransaction>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d006      	beq.n	80032de <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2220      	movs	r2, #32
 80032da:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80032dc:	e010      	b.n	8003300 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10b      	bne.n	80032fe <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032e6:	2300      	movs	r3, #0
 80032e8:	617b      	str	r3, [r7, #20]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	617b      	str	r3, [r7, #20]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	617b      	str	r3, [r7, #20]
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	e000      	b.n	8003300 <HAL_SPI_TransmitReceive+0x340>
  }

error :
 80032fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003310:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003314:	4618      	mov	r0, r3
 8003316:	3730      	adds	r7, #48	; 0x30
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b088      	sub	sp, #32
 8003320:	af00      	add	r7, sp, #0
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	60b9      	str	r1, [r7, #8]
 8003326:	603b      	str	r3, [r7, #0]
 8003328:	4613      	mov	r3, r2
 800332a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800332c:	f7fe f840 	bl	80013b0 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003334:	1a9b      	subs	r3, r3, r2
 8003336:	683a      	ldr	r2, [r7, #0]
 8003338:	4413      	add	r3, r2
 800333a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800333c:	f7fe f838 	bl	80013b0 <HAL_GetTick>
 8003340:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003342:	4b39      	ldr	r3, [pc, #228]	; (8003428 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	015b      	lsls	r3, r3, #5
 8003348:	0d1b      	lsrs	r3, r3, #20
 800334a:	69fa      	ldr	r2, [r7, #28]
 800334c:	fb02 f303 	mul.w	r3, r2, r3
 8003350:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003352:	e054      	b.n	80033fe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800335a:	d050      	beq.n	80033fe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800335c:	f7fe f828 	bl	80013b0 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	69fa      	ldr	r2, [r7, #28]
 8003368:	429a      	cmp	r2, r3
 800336a:	d902      	bls.n	8003372 <SPI_WaitFlagStateUntilTimeout+0x56>
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d13d      	bne.n	80033ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003380:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800338a:	d111      	bne.n	80033b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003394:	d004      	beq.n	80033a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800339e:	d107      	bne.n	80033b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033b8:	d10f      	bne.n	80033da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033c8:	601a      	str	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e017      	b.n	800341e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	3b01      	subs	r3, #1
 80033fc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	4013      	ands	r3, r2
 8003408:	68ba      	ldr	r2, [r7, #8]
 800340a:	429a      	cmp	r2, r3
 800340c:	bf0c      	ite	eq
 800340e:	2301      	moveq	r3, #1
 8003410:	2300      	movne	r3, #0
 8003412:	b2db      	uxtb	r3, r3
 8003414:	461a      	mov	r2, r3
 8003416:	79fb      	ldrb	r3, [r7, #7]
 8003418:	429a      	cmp	r2, r3
 800341a:	d19b      	bne.n	8003354 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3720      	adds	r7, #32
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	20000000 	.word	0x20000000

0800342c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b088      	sub	sp, #32
 8003430:	af02      	add	r7, sp, #8
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	60b9      	str	r1, [r7, #8]
 8003436:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003438:	4b1b      	ldr	r3, [pc, #108]	; (80034a8 <SPI_EndRxTxTransaction+0x7c>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a1b      	ldr	r2, [pc, #108]	; (80034ac <SPI_EndRxTxTransaction+0x80>)
 800343e:	fba2 2303 	umull	r2, r3, r2, r3
 8003442:	0d5b      	lsrs	r3, r3, #21
 8003444:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003448:	fb02 f303 	mul.w	r3, r2, r3
 800344c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003456:	d112      	bne.n	800347e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	9300      	str	r3, [sp, #0]
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	2200      	movs	r2, #0
 8003460:	2180      	movs	r1, #128	; 0x80
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f7ff ff5a 	bl	800331c <SPI_WaitFlagStateUntilTimeout>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d016      	beq.n	800349c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003472:	f043 0220 	orr.w	r2, r3, #32
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e00f      	b.n	800349e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00a      	beq.n	800349a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	3b01      	subs	r3, #1
 8003488:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003494:	2b80      	cmp	r3, #128	; 0x80
 8003496:	d0f2      	beq.n	800347e <SPI_EndRxTxTransaction+0x52>
 8003498:	e000      	b.n	800349c <SPI_EndRxTxTransaction+0x70>
        break;
 800349a:	bf00      	nop
  }

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3718      	adds	r7, #24
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	20000000 	.word	0x20000000
 80034ac:	165e9f81 	.word	0x165e9f81

080034b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d101      	bne.n	80034c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e0a7      	b.n	8003612 <HAL_TIM_Base_Init+0x162>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a55      	ldr	r2, [pc, #340]	; (800361c <HAL_TIM_Base_Init+0x16c>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d027      	beq.n	800351c <HAL_TIM_Base_Init+0x6c>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034d4:	d022      	beq.n	800351c <HAL_TIM_Base_Init+0x6c>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a51      	ldr	r2, [pc, #324]	; (8003620 <HAL_TIM_Base_Init+0x170>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d01d      	beq.n	800351c <HAL_TIM_Base_Init+0x6c>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a4f      	ldr	r2, [pc, #316]	; (8003624 <HAL_TIM_Base_Init+0x174>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d018      	beq.n	800351c <HAL_TIM_Base_Init+0x6c>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a4e      	ldr	r2, [pc, #312]	; (8003628 <HAL_TIM_Base_Init+0x178>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d013      	beq.n	800351c <HAL_TIM_Base_Init+0x6c>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a4c      	ldr	r2, [pc, #304]	; (800362c <HAL_TIM_Base_Init+0x17c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d00e      	beq.n	800351c <HAL_TIM_Base_Init+0x6c>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a4b      	ldr	r2, [pc, #300]	; (8003630 <HAL_TIM_Base_Init+0x180>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d009      	beq.n	800351c <HAL_TIM_Base_Init+0x6c>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a49      	ldr	r2, [pc, #292]	; (8003634 <HAL_TIM_Base_Init+0x184>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d004      	beq.n	800351c <HAL_TIM_Base_Init+0x6c>
 8003512:	f240 1113 	movw	r1, #275	; 0x113
 8003516:	4848      	ldr	r0, [pc, #288]	; (8003638 <HAL_TIM_Base_Init+0x188>)
 8003518:	f7fd fcef 	bl	8000efa <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d014      	beq.n	800354e <HAL_TIM_Base_Init+0x9e>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	2b10      	cmp	r3, #16
 800352a:	d010      	beq.n	800354e <HAL_TIM_Base_Init+0x9e>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	2b20      	cmp	r3, #32
 8003532:	d00c      	beq.n	800354e <HAL_TIM_Base_Init+0x9e>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	2b40      	cmp	r3, #64	; 0x40
 800353a:	d008      	beq.n	800354e <HAL_TIM_Base_Init+0x9e>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	2b60      	cmp	r3, #96	; 0x60
 8003542:	d004      	beq.n	800354e <HAL_TIM_Base_Init+0x9e>
 8003544:	f44f 718a 	mov.w	r1, #276	; 0x114
 8003548:	483b      	ldr	r0, [pc, #236]	; (8003638 <HAL_TIM_Base_Init+0x188>)
 800354a:	f7fd fcd6 	bl	8000efa <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00e      	beq.n	8003574 <HAL_TIM_Base_Init+0xc4>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800355e:	d009      	beq.n	8003574 <HAL_TIM_Base_Init+0xc4>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003568:	d004      	beq.n	8003574 <HAL_TIM_Base_Init+0xc4>
 800356a:	f240 1115 	movw	r1, #277	; 0x115
 800356e:	4832      	ldr	r0, [pc, #200]	; (8003638 <HAL_TIM_Base_Init+0x188>)
 8003570:	f7fd fcc3 	bl	8000efa <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	699b      	ldr	r3, [r3, #24]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d008      	beq.n	800358e <HAL_TIM_Base_Init+0xde>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	2b80      	cmp	r3, #128	; 0x80
 8003582:	d004      	beq.n	800358e <HAL_TIM_Base_Init+0xde>
 8003584:	f44f 718b 	mov.w	r1, #278	; 0x116
 8003588:	482b      	ldr	r0, [pc, #172]	; (8003638 <HAL_TIM_Base_Init+0x188>)
 800358a:	f7fd fcb6 	bl	8000efa <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d106      	bne.n	80035a8 <HAL_TIM_Base_Init+0xf8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f000 f84a 	bl	800363c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2202      	movs	r2, #2
 80035ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	3304      	adds	r3, #4
 80035b8:	4619      	mov	r1, r3
 80035ba:	4610      	mov	r0, r2
 80035bc:	f000 fa0a 	bl	80039d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003610:	2300      	movs	r3, #0
}
 8003612:	4618      	mov	r0, r3
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	40010000 	.word	0x40010000
 8003620:	40000400 	.word	0x40000400
 8003624:	40000800 	.word	0x40000800
 8003628:	40000c00 	.word	0x40000c00
 800362c:	40014000 	.word	0x40014000
 8003630:	40014400 	.word	0x40014400
 8003634:	40014800 	.word	0x40014800
 8003638:	0800c978 	.word	0x0800c978

0800363c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a3d      	ldr	r2, [pc, #244]	; (8003754 <HAL_TIM_Base_Start_IT+0x104>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d027      	beq.n	80036b2 <HAL_TIM_Base_Start_IT+0x62>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800366a:	d022      	beq.n	80036b2 <HAL_TIM_Base_Start_IT+0x62>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a39      	ldr	r2, [pc, #228]	; (8003758 <HAL_TIM_Base_Start_IT+0x108>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d01d      	beq.n	80036b2 <HAL_TIM_Base_Start_IT+0x62>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a38      	ldr	r2, [pc, #224]	; (800375c <HAL_TIM_Base_Start_IT+0x10c>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d018      	beq.n	80036b2 <HAL_TIM_Base_Start_IT+0x62>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a36      	ldr	r2, [pc, #216]	; (8003760 <HAL_TIM_Base_Start_IT+0x110>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d013      	beq.n	80036b2 <HAL_TIM_Base_Start_IT+0x62>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a35      	ldr	r2, [pc, #212]	; (8003764 <HAL_TIM_Base_Start_IT+0x114>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d00e      	beq.n	80036b2 <HAL_TIM_Base_Start_IT+0x62>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a33      	ldr	r2, [pc, #204]	; (8003768 <HAL_TIM_Base_Start_IT+0x118>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d009      	beq.n	80036b2 <HAL_TIM_Base_Start_IT+0x62>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a32      	ldr	r2, [pc, #200]	; (800376c <HAL_TIM_Base_Start_IT+0x11c>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d004      	beq.n	80036b2 <HAL_TIM_Base_Start_IT+0x62>
 80036a8:	f240 11cf 	movw	r1, #463	; 0x1cf
 80036ac:	4830      	ldr	r0, [pc, #192]	; (8003770 <HAL_TIM_Base_Start_IT+0x120>)
 80036ae:	f7fd fc24 	bl	8000efa <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d001      	beq.n	80036c2 <HAL_TIM_Base_Start_IT+0x72>
  {
    return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e044      	b.n	800374c <HAL_TIM_Base_Start_IT+0xfc>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2202      	movs	r2, #2
 80036c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68da      	ldr	r2, [r3, #12]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f042 0201 	orr.w	r2, r2, #1
 80036d8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a1d      	ldr	r2, [pc, #116]	; (8003754 <HAL_TIM_Base_Start_IT+0x104>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d018      	beq.n	8003716 <HAL_TIM_Base_Start_IT+0xc6>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036ec:	d013      	beq.n	8003716 <HAL_TIM_Base_Start_IT+0xc6>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a19      	ldr	r2, [pc, #100]	; (8003758 <HAL_TIM_Base_Start_IT+0x108>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d00e      	beq.n	8003716 <HAL_TIM_Base_Start_IT+0xc6>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a17      	ldr	r2, [pc, #92]	; (800375c <HAL_TIM_Base_Start_IT+0x10c>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d009      	beq.n	8003716 <HAL_TIM_Base_Start_IT+0xc6>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a16      	ldr	r2, [pc, #88]	; (8003760 <HAL_TIM_Base_Start_IT+0x110>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d004      	beq.n	8003716 <HAL_TIM_Base_Start_IT+0xc6>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a14      	ldr	r2, [pc, #80]	; (8003764 <HAL_TIM_Base_Start_IT+0x114>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d111      	bne.n	800373a <HAL_TIM_Base_Start_IT+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f003 0307 	and.w	r3, r3, #7
 8003720:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2b06      	cmp	r3, #6
 8003726:	d010      	beq.n	800374a <HAL_TIM_Base_Start_IT+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 0201 	orr.w	r2, r2, #1
 8003736:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003738:	e007      	b.n	800374a <HAL_TIM_Base_Start_IT+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f042 0201 	orr.w	r2, r2, #1
 8003748:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800374a:	2300      	movs	r3, #0
}
 800374c:	4618      	mov	r0, r3
 800374e:	3710      	adds	r7, #16
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	40010000 	.word	0x40010000
 8003758:	40000400 	.word	0x40000400
 800375c:	40000800 	.word	0x40000800
 8003760:	40000c00 	.word	0x40000c00
 8003764:	40014000 	.word	0x40014000
 8003768:	40014400 	.word	0x40014400
 800376c:	40014800 	.word	0x40014800
 8003770:	0800c978 	.word	0x0800c978

08003774 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b02      	cmp	r3, #2
 8003788:	d122      	bne.n	80037d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	f003 0302 	and.w	r3, r3, #2
 8003794:	2b02      	cmp	r3, #2
 8003796:	d11b      	bne.n	80037d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f06f 0202 	mvn.w	r2, #2
 80037a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	f003 0303 	and.w	r3, r3, #3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 f8ee 	bl	8003998 <HAL_TIM_IC_CaptureCallback>
 80037bc:	e005      	b.n	80037ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 f8e0 	bl	8003984 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f000 f8f1 	bl	80039ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	f003 0304 	and.w	r3, r3, #4
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d122      	bne.n	8003824 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	f003 0304 	and.w	r3, r3, #4
 80037e8:	2b04      	cmp	r3, #4
 80037ea:	d11b      	bne.n	8003824 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f06f 0204 	mvn.w	r2, #4
 80037f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2202      	movs	r2, #2
 80037fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	699b      	ldr	r3, [r3, #24]
 8003802:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f000 f8c4 	bl	8003998 <HAL_TIM_IC_CaptureCallback>
 8003810:	e005      	b.n	800381e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 f8b6 	bl	8003984 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 f8c7 	bl	80039ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	f003 0308 	and.w	r3, r3, #8
 800382e:	2b08      	cmp	r3, #8
 8003830:	d122      	bne.n	8003878 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	f003 0308 	and.w	r3, r3, #8
 800383c:	2b08      	cmp	r3, #8
 800383e:	d11b      	bne.n	8003878 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f06f 0208 	mvn.w	r2, #8
 8003848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2204      	movs	r2, #4
 800384e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	69db      	ldr	r3, [r3, #28]
 8003856:	f003 0303 	and.w	r3, r3, #3
 800385a:	2b00      	cmp	r3, #0
 800385c:	d003      	beq.n	8003866 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f89a 	bl	8003998 <HAL_TIM_IC_CaptureCallback>
 8003864:	e005      	b.n	8003872 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f000 f88c 	bl	8003984 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f000 f89d 	bl	80039ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	f003 0310 	and.w	r3, r3, #16
 8003882:	2b10      	cmp	r3, #16
 8003884:	d122      	bne.n	80038cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	f003 0310 	and.w	r3, r3, #16
 8003890:	2b10      	cmp	r3, #16
 8003892:	d11b      	bne.n	80038cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f06f 0210 	mvn.w	r2, #16
 800389c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2208      	movs	r2, #8
 80038a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	69db      	ldr	r3, [r3, #28]
 80038aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f870 	bl	8003998 <HAL_TIM_IC_CaptureCallback>
 80038b8:	e005      	b.n	80038c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 f862 	bl	8003984 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f000 f873 	bl	80039ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	f003 0301 	and.w	r3, r3, #1
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d10e      	bne.n	80038f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d107      	bne.n	80038f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f06f 0201 	mvn.w	r2, #1
 80038f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f7fd faea 	bl	8000ecc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003902:	2b80      	cmp	r3, #128	; 0x80
 8003904:	d10e      	bne.n	8003924 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003910:	2b80      	cmp	r3, #128	; 0x80
 8003912:	d107      	bne.n	8003924 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800391c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 f8e2 	bl	8003ae8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800392e:	2b40      	cmp	r3, #64	; 0x40
 8003930:	d10e      	bne.n	8003950 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800393c:	2b40      	cmp	r3, #64	; 0x40
 800393e:	d107      	bne.n	8003950 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003948:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 f838 	bl	80039c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	691b      	ldr	r3, [r3, #16]
 8003956:	f003 0320 	and.w	r3, r3, #32
 800395a:	2b20      	cmp	r3, #32
 800395c:	d10e      	bne.n	800397c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	f003 0320 	and.w	r3, r3, #32
 8003968:	2b20      	cmp	r3, #32
 800396a:	d107      	bne.n	800397c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f06f 0220 	mvn.w	r2, #32
 8003974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f000 f8ac 	bl	8003ad4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800397c:	bf00      	nop
 800397e:	3708      	adds	r7, #8
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003984:	b480      	push	{r7}
 8003986:	b083      	sub	sp, #12
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800398c:	bf00      	nop
 800398e:	370c      	adds	r7, #12
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80039a0:	bf00      	nop
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr

080039ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80039b4:	bf00      	nop
 80039b6:	370c      	adds	r7, #12
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80039c8:	bf00      	nop
 80039ca:	370c      	adds	r7, #12
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr

080039d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b085      	sub	sp, #20
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a34      	ldr	r2, [pc, #208]	; (8003ab8 <TIM_Base_SetConfig+0xe4>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d00f      	beq.n	8003a0c <TIM_Base_SetConfig+0x38>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039f2:	d00b      	beq.n	8003a0c <TIM_Base_SetConfig+0x38>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a31      	ldr	r2, [pc, #196]	; (8003abc <TIM_Base_SetConfig+0xe8>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d007      	beq.n	8003a0c <TIM_Base_SetConfig+0x38>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a30      	ldr	r2, [pc, #192]	; (8003ac0 <TIM_Base_SetConfig+0xec>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d003      	beq.n	8003a0c <TIM_Base_SetConfig+0x38>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4a2f      	ldr	r2, [pc, #188]	; (8003ac4 <TIM_Base_SetConfig+0xf0>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d108      	bne.n	8003a1e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	68fa      	ldr	r2, [r7, #12]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a25      	ldr	r2, [pc, #148]	; (8003ab8 <TIM_Base_SetConfig+0xe4>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d01b      	beq.n	8003a5e <TIM_Base_SetConfig+0x8a>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a2c:	d017      	beq.n	8003a5e <TIM_Base_SetConfig+0x8a>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a22      	ldr	r2, [pc, #136]	; (8003abc <TIM_Base_SetConfig+0xe8>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d013      	beq.n	8003a5e <TIM_Base_SetConfig+0x8a>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a21      	ldr	r2, [pc, #132]	; (8003ac0 <TIM_Base_SetConfig+0xec>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d00f      	beq.n	8003a5e <TIM_Base_SetConfig+0x8a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a20      	ldr	r2, [pc, #128]	; (8003ac4 <TIM_Base_SetConfig+0xf0>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d00b      	beq.n	8003a5e <TIM_Base_SetConfig+0x8a>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a1f      	ldr	r2, [pc, #124]	; (8003ac8 <TIM_Base_SetConfig+0xf4>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d007      	beq.n	8003a5e <TIM_Base_SetConfig+0x8a>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a1e      	ldr	r2, [pc, #120]	; (8003acc <TIM_Base_SetConfig+0xf8>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d003      	beq.n	8003a5e <TIM_Base_SetConfig+0x8a>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a1d      	ldr	r2, [pc, #116]	; (8003ad0 <TIM_Base_SetConfig+0xfc>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d108      	bne.n	8003a70 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a08      	ldr	r2, [pc, #32]	; (8003ab8 <TIM_Base_SetConfig+0xe4>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d103      	bne.n	8003aa4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	691a      	ldr	r2, [r3, #16]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	615a      	str	r2, [r3, #20]
}
 8003aaa:	bf00      	nop
 8003aac:	3714      	adds	r7, #20
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop
 8003ab8:	40010000 	.word	0x40010000
 8003abc:	40000400 	.word	0x40000400
 8003ac0:	40000800 	.word	0x40000800
 8003ac4:	40000c00 	.word	0x40000c00
 8003ac8:	40014000 	.word	0x40014000
 8003acc:	40014400 	.word	0x40014400
 8003ad0:	40014800 	.word	0x40014800

08003ad4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003adc:	bf00      	nop
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d101      	bne.n	8003b0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e0a0      	b.n	8003c50 <HAL_UART_Init+0x154>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	699b      	ldr	r3, [r3, #24]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d02c      	beq.n	8003b70 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a4f      	ldr	r2, [pc, #316]	; (8003c58 <HAL_UART_Init+0x15c>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d00e      	beq.n	8003b3e <HAL_UART_Init+0x42>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a4d      	ldr	r2, [pc, #308]	; (8003c5c <HAL_UART_Init+0x160>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d009      	beq.n	8003b3e <HAL_UART_Init+0x42>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a4c      	ldr	r2, [pc, #304]	; (8003c60 <HAL_UART_Init+0x164>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d004      	beq.n	8003b3e <HAL_UART_Init+0x42>
 8003b34:	f44f 71b9 	mov.w	r1, #370	; 0x172
 8003b38:	484a      	ldr	r0, [pc, #296]	; (8003c64 <HAL_UART_Init+0x168>)
 8003b3a:	f7fd f9de 	bl	8000efa <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	699b      	ldr	r3, [r3, #24]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d028      	beq.n	8003b98 <HAL_UART_Init+0x9c>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	699b      	ldr	r3, [r3, #24]
 8003b4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b4e:	d023      	beq.n	8003b98 <HAL_UART_Init+0x9c>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	699b      	ldr	r3, [r3, #24]
 8003b54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b58:	d01e      	beq.n	8003b98 <HAL_UART_Init+0x9c>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b62:	d019      	beq.n	8003b98 <HAL_UART_Init+0x9c>
 8003b64:	f240 1173 	movw	r1, #371	; 0x173
 8003b68:	483e      	ldr	r0, [pc, #248]	; (8003c64 <HAL_UART_Init+0x168>)
 8003b6a:	f7fd f9c6 	bl	8000efa <assert_failed>
 8003b6e:	e013      	b.n	8003b98 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a38      	ldr	r2, [pc, #224]	; (8003c58 <HAL_UART_Init+0x15c>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d00e      	beq.n	8003b98 <HAL_UART_Init+0x9c>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a37      	ldr	r2, [pc, #220]	; (8003c5c <HAL_UART_Init+0x160>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d009      	beq.n	8003b98 <HAL_UART_Init+0x9c>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a35      	ldr	r2, [pc, #212]	; (8003c60 <HAL_UART_Init+0x164>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d004      	beq.n	8003b98 <HAL_UART_Init+0x9c>
 8003b8e:	f240 1177 	movw	r1, #375	; 0x177
 8003b92:	4834      	ldr	r0, [pc, #208]	; (8003c64 <HAL_UART_Init+0x168>)
 8003b94:	f7fd f9b1 	bl	8000efa <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d009      	beq.n	8003bb4 <HAL_UART_Init+0xb8>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ba8:	d004      	beq.n	8003bb4 <HAL_UART_Init+0xb8>
 8003baa:	f240 1179 	movw	r1, #377	; 0x179
 8003bae:	482d      	ldr	r0, [pc, #180]	; (8003c64 <HAL_UART_Init+0x168>)
 8003bb0:	f7fd f9a3 	bl	8000efa <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	69db      	ldr	r3, [r3, #28]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d009      	beq.n	8003bd0 <HAL_UART_Init+0xd4>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bc4:	d004      	beq.n	8003bd0 <HAL_UART_Init+0xd4>
 8003bc6:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8003bca:	4826      	ldr	r0, [pc, #152]	; (8003c64 <HAL_UART_Init+0x168>)
 8003bcc:	f7fd f995 	bl	8000efa <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d106      	bne.n	8003bea <HAL_UART_Init+0xee>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f7fd fb33 	bl	8001250 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2224      	movs	r2, #36	; 0x24
 8003bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68da      	ldr	r2, [r3, #12]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c00:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 fde2 	bl	80047cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	691a      	ldr	r2, [r3, #16]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c16:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695a      	ldr	r2, [r3, #20]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c26:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68da      	ldr	r2, [r3, #12]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c36:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2220      	movs	r2, #32
 8003c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2220      	movs	r2, #32
 8003c4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3708      	adds	r7, #8
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	40011000 	.word	0x40011000
 8003c5c:	40004400 	.word	0x40004400
 8003c60:	40011400 	.word	0x40011400
 8003c64:	0800c9b0 	.word	0x0800c9b0

08003c68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b08a      	sub	sp, #40	; 0x28
 8003c6c:	af02      	add	r7, sp, #8
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	603b      	str	r3, [r7, #0]
 8003c74:	4613      	mov	r3, r2
 8003c76:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2b20      	cmp	r3, #32
 8003c86:	d17c      	bne.n	8003d82 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d002      	beq.n	8003c94 <HAL_UART_Transmit+0x2c>
 8003c8e:	88fb      	ldrh	r3, [r7, #6]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d101      	bne.n	8003c98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e075      	b.n	8003d84 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d101      	bne.n	8003ca6 <HAL_UART_Transmit+0x3e>
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	e06e      	b.n	8003d84 <HAL_UART_Transmit+0x11c>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2221      	movs	r2, #33	; 0x21
 8003cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cbc:	f7fd fb78 	bl	80013b0 <HAL_GetTick>
 8003cc0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	88fa      	ldrh	r2, [r7, #6]
 8003cc6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	88fa      	ldrh	r2, [r7, #6]
 8003ccc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cd6:	d108      	bne.n	8003cea <HAL_UART_Transmit+0x82>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d104      	bne.n	8003cea <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	61bb      	str	r3, [r7, #24]
 8003ce8:	e003      	b.n	8003cf2 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003cfa:	e02a      	b.n	8003d52 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	2200      	movs	r2, #0
 8003d04:	2180      	movs	r1, #128	; 0x80
 8003d06:	68f8      	ldr	r0, [r7, #12]
 8003d08:	f000 fb1e 	bl	8004348 <UART_WaitOnFlagUntilTimeout>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d001      	beq.n	8003d16 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e036      	b.n	8003d84 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d10b      	bne.n	8003d34 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	881b      	ldrh	r3, [r3, #0]
 8003d20:	461a      	mov	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d2a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	3302      	adds	r3, #2
 8003d30:	61bb      	str	r3, [r7, #24]
 8003d32:	e007      	b.n	8003d44 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	781a      	ldrb	r2, [r3, #0]
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	3301      	adds	r3, #1
 8003d42:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1cf      	bne.n	8003cfc <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	9300      	str	r3, [sp, #0]
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	2200      	movs	r2, #0
 8003d64:	2140      	movs	r1, #64	; 0x40
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f000 faee 	bl	8004348 <UART_WaitOnFlagUntilTimeout>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e006      	b.n	8003d84 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2220      	movs	r2, #32
 8003d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	e000      	b.n	8003d84 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003d82:	2302      	movs	r3, #2
  }
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3720      	adds	r7, #32
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}

08003d8c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	4613      	mov	r3, r2
 8003d98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b20      	cmp	r3, #32
 8003da4:	d11d      	bne.n	8003de2 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d002      	beq.n	8003db2 <HAL_UART_Receive_IT+0x26>
 8003dac:	88fb      	ldrh	r3, [r7, #6]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e016      	b.n	8003de4 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d101      	bne.n	8003dc4 <HAL_UART_Receive_IT+0x38>
 8003dc0:	2302      	movs	r3, #2
 8003dc2:	e00f      	b.n	8003de4 <HAL_UART_Receive_IT+0x58>
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003dd2:	88fb      	ldrh	r3, [r7, #6]
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	68b9      	ldr	r1, [r7, #8]
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f000 fb23 	bl	8004424 <UART_Start_Receive_IT>
 8003dde:	4603      	mov	r3, r0
 8003de0:	e000      	b.n	8003de4 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003de2:	2302      	movs	r3, #2
  }
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b0ba      	sub	sp, #232	; 0xe8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	695b      	ldr	r3, [r3, #20]
 8003e0e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003e12:	2300      	movs	r3, #0
 8003e14:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e22:	f003 030f 	and.w	r3, r3, #15
 8003e26:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003e2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10f      	bne.n	8003e52 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e36:	f003 0320 	and.w	r3, r3, #32
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d009      	beq.n	8003e52 <HAL_UART_IRQHandler+0x66>
 8003e3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e42:	f003 0320 	and.w	r3, r3, #32
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d003      	beq.n	8003e52 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 fc03 	bl	8004656 <UART_Receive_IT>
      return;
 8003e50:	e256      	b.n	8004300 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003e52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 80de 	beq.w	8004018 <HAL_UART_IRQHandler+0x22c>
 8003e5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d106      	bne.n	8003e76 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e6c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	f000 80d1 	beq.w	8004018 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00b      	beq.n	8003e9a <HAL_UART_IRQHandler+0xae>
 8003e82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d005      	beq.n	8003e9a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e92:	f043 0201 	orr.w	r2, r3, #1
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e9e:	f003 0304 	and.w	r3, r3, #4
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00b      	beq.n	8003ebe <HAL_UART_IRQHandler+0xd2>
 8003ea6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d005      	beq.n	8003ebe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb6:	f043 0202 	orr.w	r2, r3, #2
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ebe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00b      	beq.n	8003ee2 <HAL_UART_IRQHandler+0xf6>
 8003eca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ece:	f003 0301 	and.w	r3, r3, #1
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d005      	beq.n	8003ee2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eda:	f043 0204 	orr.w	r2, r3, #4
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ee2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ee6:	f003 0308 	and.w	r3, r3, #8
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d011      	beq.n	8003f12 <HAL_UART_IRQHandler+0x126>
 8003eee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ef2:	f003 0320 	and.w	r3, r3, #32
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d105      	bne.n	8003f06 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003efa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d005      	beq.n	8003f12 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0a:	f043 0208 	orr.w	r2, r3, #8
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	f000 81ed 	beq.w	80042f6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f20:	f003 0320 	and.w	r3, r3, #32
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d008      	beq.n	8003f3a <HAL_UART_IRQHandler+0x14e>
 8003f28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f2c:	f003 0320 	and.w	r3, r3, #32
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d002      	beq.n	8003f3a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003f34:	6878      	ldr	r0, [r7, #4]
 8003f36:	f000 fb8e 	bl	8004656 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	695b      	ldr	r3, [r3, #20]
 8003f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f44:	2b40      	cmp	r3, #64	; 0x40
 8003f46:	bf0c      	ite	eq
 8003f48:	2301      	moveq	r3, #1
 8003f4a:	2300      	movne	r3, #0
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f56:	f003 0308 	and.w	r3, r3, #8
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d103      	bne.n	8003f66 <HAL_UART_IRQHandler+0x17a>
 8003f5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d04f      	beq.n	8004006 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 fa96 	bl	8004498 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	695b      	ldr	r3, [r3, #20]
 8003f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f76:	2b40      	cmp	r3, #64	; 0x40
 8003f78:	d141      	bne.n	8003ffe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	3314      	adds	r3, #20
 8003f80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003f88:	e853 3f00 	ldrex	r3, [r3]
 8003f8c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003f90:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003f94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	3314      	adds	r3, #20
 8003fa2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003fa6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003faa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003fb2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003fb6:	e841 2300 	strex	r3, r2, [r1]
 8003fba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003fbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1d9      	bne.n	8003f7a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d013      	beq.n	8003ff6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd2:	4a7d      	ldr	r2, [pc, #500]	; (80041c8 <HAL_UART_IRQHandler+0x3dc>)
 8003fd4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7fd fb9a 	bl	8001714 <HAL_DMA_Abort_IT>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d016      	beq.n	8004014 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ff0:	4610      	mov	r0, r2
 8003ff2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ff4:	e00e      	b.n	8004014 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 f990 	bl	800431c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ffc:	e00a      	b.n	8004014 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 f98c 	bl	800431c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004004:	e006      	b.n	8004014 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f000 f988 	bl	800431c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004012:	e170      	b.n	80042f6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004014:	bf00      	nop
    return;
 8004016:	e16e      	b.n	80042f6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401c:	2b01      	cmp	r3, #1
 800401e:	f040 814a 	bne.w	80042b6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004026:	f003 0310 	and.w	r3, r3, #16
 800402a:	2b00      	cmp	r3, #0
 800402c:	f000 8143 	beq.w	80042b6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004034:	f003 0310 	and.w	r3, r3, #16
 8004038:	2b00      	cmp	r3, #0
 800403a:	f000 813c 	beq.w	80042b6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800403e:	2300      	movs	r3, #0
 8004040:	60bb      	str	r3, [r7, #8]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	60bb      	str	r3, [r7, #8]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	60bb      	str	r3, [r7, #8]
 8004052:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	695b      	ldr	r3, [r3, #20]
 800405a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800405e:	2b40      	cmp	r3, #64	; 0x40
 8004060:	f040 80b4 	bne.w	80041cc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004070:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004074:	2b00      	cmp	r3, #0
 8004076:	f000 8140 	beq.w	80042fa <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800407e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004082:	429a      	cmp	r2, r3
 8004084:	f080 8139 	bcs.w	80042fa <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800408e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004094:	69db      	ldr	r3, [r3, #28]
 8004096:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800409a:	f000 8088 	beq.w	80041ae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	330c      	adds	r3, #12
 80040a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80040ac:	e853 3f00 	ldrex	r3, [r3]
 80040b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80040b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80040b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040bc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	330c      	adds	r3, #12
 80040c6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80040ca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80040ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80040d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80040da:	e841 2300 	strex	r3, r2, [r1]
 80040de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80040e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1d9      	bne.n	800409e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	3314      	adds	r3, #20
 80040f0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040f4:	e853 3f00 	ldrex	r3, [r3]
 80040f8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80040fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040fc:	f023 0301 	bic.w	r3, r3, #1
 8004100:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	3314      	adds	r3, #20
 800410a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800410e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004112:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004114:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004116:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800411a:	e841 2300 	strex	r3, r2, [r1]
 800411e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004120:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1e1      	bne.n	80040ea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	3314      	adds	r3, #20
 800412c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800412e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004130:	e853 3f00 	ldrex	r3, [r3]
 8004134:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004136:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004138:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800413c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	3314      	adds	r3, #20
 8004146:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800414a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800414c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004150:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004152:	e841 2300 	strex	r3, r2, [r1]
 8004156:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004158:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1e3      	bne.n	8004126 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2220      	movs	r2, #32
 8004162:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	330c      	adds	r3, #12
 8004172:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004174:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004176:	e853 3f00 	ldrex	r3, [r3]
 800417a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800417c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800417e:	f023 0310 	bic.w	r3, r3, #16
 8004182:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	330c      	adds	r3, #12
 800418c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004190:	65ba      	str	r2, [r7, #88]	; 0x58
 8004192:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004194:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004196:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004198:	e841 2300 	strex	r3, r2, [r1]
 800419c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800419e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d1e3      	bne.n	800416c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a8:	4618      	mov	r0, r3
 80041aa:	f7fd fa43 	bl	8001634 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	4619      	mov	r1, r3
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 f8b6 	bl	8004330 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80041c4:	e099      	b.n	80042fa <HAL_UART_IRQHandler+0x50e>
 80041c6:	bf00      	nop
 80041c8:	0800455f 	.word	0x0800455f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f000 808b 	beq.w	80042fe <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80041e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f000 8086 	beq.w	80042fe <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	330c      	adds	r3, #12
 80041f8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041fc:	e853 3f00 	ldrex	r3, [r3]
 8004200:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004204:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004208:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	330c      	adds	r3, #12
 8004212:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004216:	647a      	str	r2, [r7, #68]	; 0x44
 8004218:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800421a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800421c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800421e:	e841 2300 	strex	r3, r2, [r1]
 8004222:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004224:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1e3      	bne.n	80041f2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	3314      	adds	r3, #20
 8004230:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004234:	e853 3f00 	ldrex	r3, [r3]
 8004238:	623b      	str	r3, [r7, #32]
   return(result);
 800423a:	6a3b      	ldr	r3, [r7, #32]
 800423c:	f023 0301 	bic.w	r3, r3, #1
 8004240:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	3314      	adds	r3, #20
 800424a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800424e:	633a      	str	r2, [r7, #48]	; 0x30
 8004250:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004252:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004254:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004256:	e841 2300 	strex	r3, r2, [r1]
 800425a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800425c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1e3      	bne.n	800422a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2220      	movs	r2, #32
 8004266:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	330c      	adds	r3, #12
 8004276:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	e853 3f00 	ldrex	r3, [r3]
 800427e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f023 0310 	bic.w	r3, r3, #16
 8004286:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	330c      	adds	r3, #12
 8004290:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004294:	61fa      	str	r2, [r7, #28]
 8004296:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004298:	69b9      	ldr	r1, [r7, #24]
 800429a:	69fa      	ldr	r2, [r7, #28]
 800429c:	e841 2300 	strex	r3, r2, [r1]
 80042a0:	617b      	str	r3, [r7, #20]
   return(result);
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d1e3      	bne.n	8004270 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80042a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80042ac:	4619      	mov	r1, r3
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f000 f83e 	bl	8004330 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042b4:	e023      	b.n	80042fe <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80042b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d009      	beq.n	80042d6 <HAL_UART_IRQHandler+0x4ea>
 80042c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d003      	beq.n	80042d6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 f959 	bl	8004586 <UART_Transmit_IT>
    return;
 80042d4:	e014      	b.n	8004300 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80042d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00e      	beq.n	8004300 <HAL_UART_IRQHandler+0x514>
 80042e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d008      	beq.n	8004300 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 f999 	bl	8004626 <UART_EndTransmit_IT>
    return;
 80042f4:	e004      	b.n	8004300 <HAL_UART_IRQHandler+0x514>
    return;
 80042f6:	bf00      	nop
 80042f8:	e002      	b.n	8004300 <HAL_UART_IRQHandler+0x514>
      return;
 80042fa:	bf00      	nop
 80042fc:	e000      	b.n	8004300 <HAL_UART_IRQHandler+0x514>
      return;
 80042fe:	bf00      	nop
  }
}
 8004300:	37e8      	adds	r7, #232	; 0xe8
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop

08004308 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	460b      	mov	r3, r1
 800433a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b090      	sub	sp, #64	; 0x40
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	603b      	str	r3, [r7, #0]
 8004354:	4613      	mov	r3, r2
 8004356:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004358:	e050      	b.n	80043fc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800435a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800435c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004360:	d04c      	beq.n	80043fc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004362:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004364:	2b00      	cmp	r3, #0
 8004366:	d007      	beq.n	8004378 <UART_WaitOnFlagUntilTimeout+0x30>
 8004368:	f7fd f822 	bl	80013b0 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004374:	429a      	cmp	r2, r3
 8004376:	d241      	bcs.n	80043fc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	330c      	adds	r3, #12
 800437e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004382:	e853 3f00 	ldrex	r3, [r3]
 8004386:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800438e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	330c      	adds	r3, #12
 8004396:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004398:	637a      	str	r2, [r7, #52]	; 0x34
 800439a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800439c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800439e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80043a0:	e841 2300 	strex	r3, r2, [r1]
 80043a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80043a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1e5      	bne.n	8004378 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	3314      	adds	r3, #20
 80043b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	e853 3f00 	ldrex	r3, [r3]
 80043ba:	613b      	str	r3, [r7, #16]
   return(result);
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	f023 0301 	bic.w	r3, r3, #1
 80043c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	3314      	adds	r3, #20
 80043ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043cc:	623a      	str	r2, [r7, #32]
 80043ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d0:	69f9      	ldr	r1, [r7, #28]
 80043d2:	6a3a      	ldr	r2, [r7, #32]
 80043d4:	e841 2300 	strex	r3, r2, [r1]
 80043d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d1e5      	bne.n	80043ac <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2220      	movs	r2, #32
 80043e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2220      	movs	r2, #32
 80043ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e00f      	b.n	800441c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	4013      	ands	r3, r2
 8004406:	68ba      	ldr	r2, [r7, #8]
 8004408:	429a      	cmp	r2, r3
 800440a:	bf0c      	ite	eq
 800440c:	2301      	moveq	r3, #1
 800440e:	2300      	movne	r3, #0
 8004410:	b2db      	uxtb	r3, r3
 8004412:	461a      	mov	r2, r3
 8004414:	79fb      	ldrb	r3, [r7, #7]
 8004416:	429a      	cmp	r2, r3
 8004418:	d09f      	beq.n	800435a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800441a:	2300      	movs	r3, #0
}
 800441c:	4618      	mov	r0, r3
 800441e:	3740      	adds	r7, #64	; 0x40
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}

08004424 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	4613      	mov	r3, r2
 8004430:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	68ba      	ldr	r2, [r7, #8]
 8004436:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	88fa      	ldrh	r2, [r7, #6]
 800443c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	88fa      	ldrh	r2, [r7, #6]
 8004442:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2222      	movs	r2, #34	; 0x22
 800444e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68da      	ldr	r2, [r3, #12]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004468:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	695a      	ldr	r2, [r3, #20]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f042 0201 	orr.w	r2, r2, #1
 8004478:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68da      	ldr	r2, [r3, #12]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f042 0220 	orr.w	r2, r2, #32
 8004488:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3714      	adds	r7, #20
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004498:	b480      	push	{r7}
 800449a:	b095      	sub	sp, #84	; 0x54
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	330c      	adds	r3, #12
 80044a6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044aa:	e853 3f00 	ldrex	r3, [r3]
 80044ae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80044b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044b2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80044b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	330c      	adds	r3, #12
 80044be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80044c0:	643a      	str	r2, [r7, #64]	; 0x40
 80044c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044c4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80044c6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80044c8:	e841 2300 	strex	r3, r2, [r1]
 80044cc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80044ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d1e5      	bne.n	80044a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	3314      	adds	r3, #20
 80044da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044dc:	6a3b      	ldr	r3, [r7, #32]
 80044de:	e853 3f00 	ldrex	r3, [r3]
 80044e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	f023 0301 	bic.w	r3, r3, #1
 80044ea:	64bb      	str	r3, [r7, #72]	; 0x48
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	3314      	adds	r3, #20
 80044f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044f4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80044f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80044fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044fc:	e841 2300 	strex	r3, r2, [r1]
 8004500:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1e5      	bne.n	80044d4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450c:	2b01      	cmp	r3, #1
 800450e:	d119      	bne.n	8004544 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	330c      	adds	r3, #12
 8004516:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	e853 3f00 	ldrex	r3, [r3]
 800451e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	f023 0310 	bic.w	r3, r3, #16
 8004526:	647b      	str	r3, [r7, #68]	; 0x44
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	330c      	adds	r3, #12
 800452e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004530:	61ba      	str	r2, [r7, #24]
 8004532:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004534:	6979      	ldr	r1, [r7, #20]
 8004536:	69ba      	ldr	r2, [r7, #24]
 8004538:	e841 2300 	strex	r3, r2, [r1]
 800453c:	613b      	str	r3, [r7, #16]
   return(result);
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d1e5      	bne.n	8004510 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2220      	movs	r2, #32
 8004548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004552:	bf00      	nop
 8004554:	3754      	adds	r7, #84	; 0x54
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr

0800455e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b084      	sub	sp, #16
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800456a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2200      	movs	r2, #0
 8004570:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004578:	68f8      	ldr	r0, [r7, #12]
 800457a:	f7ff fecf 	bl	800431c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800457e:	bf00      	nop
 8004580:	3710      	adds	r7, #16
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004586:	b480      	push	{r7}
 8004588:	b085      	sub	sp, #20
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004594:	b2db      	uxtb	r3, r3
 8004596:	2b21      	cmp	r3, #33	; 0x21
 8004598:	d13e      	bne.n	8004618 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045a2:	d114      	bne.n	80045ce <UART_Transmit_IT+0x48>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	691b      	ldr	r3, [r3, #16]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d110      	bne.n	80045ce <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	881b      	ldrh	r3, [r3, #0]
 80045b6:	461a      	mov	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045c0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a1b      	ldr	r3, [r3, #32]
 80045c6:	1c9a      	adds	r2, r3, #2
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	621a      	str	r2, [r3, #32]
 80045cc:	e008      	b.n	80045e0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a1b      	ldr	r3, [r3, #32]
 80045d2:	1c59      	adds	r1, r3, #1
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	6211      	str	r1, [r2, #32]
 80045d8:	781a      	ldrb	r2, [r3, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	3b01      	subs	r3, #1
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	4619      	mov	r1, r3
 80045ee:	84d1      	strh	r1, [r2, #38]	; 0x26
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d10f      	bne.n	8004614 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68da      	ldr	r2, [r3, #12]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004602:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004612:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004614:	2300      	movs	r3, #0
 8004616:	e000      	b.n	800461a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004618:	2302      	movs	r3, #2
  }
}
 800461a:	4618      	mov	r0, r3
 800461c:	3714      	adds	r7, #20
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr

08004626 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b082      	sub	sp, #8
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68da      	ldr	r2, [r3, #12]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800463c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2220      	movs	r2, #32
 8004642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f7ff fe5e 	bl	8004308 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3708      	adds	r7, #8
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004656:	b580      	push	{r7, lr}
 8004658:	b08c      	sub	sp, #48	; 0x30
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b22      	cmp	r3, #34	; 0x22
 8004668:	f040 80ab 	bne.w	80047c2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004674:	d117      	bne.n	80046a6 <UART_Receive_IT+0x50>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	691b      	ldr	r3, [r3, #16]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d113      	bne.n	80046a6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800467e:	2300      	movs	r3, #0
 8004680:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004686:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	b29b      	uxth	r3, r3
 8004690:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004694:	b29a      	uxth	r2, r3
 8004696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004698:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800469e:	1c9a      	adds	r2, r3, #2
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	629a      	str	r2, [r3, #40]	; 0x28
 80046a4:	e026      	b.n	80046f4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80046ac:	2300      	movs	r3, #0
 80046ae:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046b8:	d007      	beq.n	80046ca <UART_Receive_IT+0x74>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d10a      	bne.n	80046d8 <UART_Receive_IT+0x82>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d106      	bne.n	80046d8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	b2da      	uxtb	r2, r3
 80046d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046d4:	701a      	strb	r2, [r3, #0]
 80046d6:	e008      	b.n	80046ea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046e4:	b2da      	uxtb	r2, r3
 80046e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046e8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ee:	1c5a      	adds	r2, r3, #1
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	3b01      	subs	r3, #1
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	4619      	mov	r1, r3
 8004702:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004704:	2b00      	cmp	r3, #0
 8004706:	d15a      	bne.n	80047be <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	68da      	ldr	r2, [r3, #12]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0220 	bic.w	r2, r2, #32
 8004716:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68da      	ldr	r2, [r3, #12]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004726:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	695a      	ldr	r2, [r3, #20]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 0201 	bic.w	r2, r2, #1
 8004736:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2220      	movs	r2, #32
 800473c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004744:	2b01      	cmp	r3, #1
 8004746:	d135      	bne.n	80047b4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	330c      	adds	r3, #12
 8004754:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	e853 3f00 	ldrex	r3, [r3]
 800475c:	613b      	str	r3, [r7, #16]
   return(result);
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	f023 0310 	bic.w	r3, r3, #16
 8004764:	627b      	str	r3, [r7, #36]	; 0x24
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	330c      	adds	r3, #12
 800476c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800476e:	623a      	str	r2, [r7, #32]
 8004770:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004772:	69f9      	ldr	r1, [r7, #28]
 8004774:	6a3a      	ldr	r2, [r7, #32]
 8004776:	e841 2300 	strex	r3, r2, [r1]
 800477a:	61bb      	str	r3, [r7, #24]
   return(result);
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d1e5      	bne.n	800474e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0310 	and.w	r3, r3, #16
 800478c:	2b10      	cmp	r3, #16
 800478e:	d10a      	bne.n	80047a6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004790:	2300      	movs	r3, #0
 8004792:	60fb      	str	r3, [r7, #12]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	60fb      	str	r3, [r7, #12]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	60fb      	str	r3, [r7, #12]
 80047a4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047aa:	4619      	mov	r1, r3
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f7ff fdbf 	bl	8004330 <HAL_UARTEx_RxEventCallback>
 80047b2:	e002      	b.n	80047ba <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80047b4:	6878      	ldr	r0, [r7, #4]
 80047b6:	f7fc f8f3 	bl	80009a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80047ba:	2300      	movs	r3, #0
 80047bc:	e002      	b.n	80047c4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80047be:	2300      	movs	r3, #0
 80047c0:	e000      	b.n	80047c4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80047c2:	2302      	movs	r3, #2
  }
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3730      	adds	r7, #48	; 0x30
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047d0:	b09f      	sub	sp, #124	; 0x7c
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	66f8      	str	r0, [r7, #108]	; 0x6c
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80047d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	4b9b      	ldr	r3, [pc, #620]	; (8004a48 <UART_SetConfig+0x27c>)
 80047dc:	429a      	cmp	r2, r3
 80047de:	d904      	bls.n	80047ea <UART_SetConfig+0x1e>
 80047e0:	f640 6156 	movw	r1, #3670	; 0xe56
 80047e4:	4899      	ldr	r0, [pc, #612]	; (8004a4c <UART_SetConfig+0x280>)
 80047e6:	f7fc fb88 	bl	8000efa <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 80047ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d009      	beq.n	8004806 <UART_SetConfig+0x3a>
 80047f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047fa:	d004      	beq.n	8004806 <UART_SetConfig+0x3a>
 80047fc:	f640 6157 	movw	r1, #3671	; 0xe57
 8004800:	4892      	ldr	r0, [pc, #584]	; (8004a4c <UART_SetConfig+0x280>)
 8004802:	f7fc fb7a 	bl	8000efa <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8004806:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004808:	691b      	ldr	r3, [r3, #16]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00e      	beq.n	800482c <UART_SetConfig+0x60>
 800480e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004816:	d009      	beq.n	800482c <UART_SetConfig+0x60>
 8004818:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004820:	d004      	beq.n	800482c <UART_SetConfig+0x60>
 8004822:	f640 6158 	movw	r1, #3672	; 0xe58
 8004826:	4889      	ldr	r0, [pc, #548]	; (8004a4c <UART_SetConfig+0x280>)
 8004828:	f7fc fb67 	bl	8000efa <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800482c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800482e:	695a      	ldr	r2, [r3, #20]
 8004830:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8004834:	4013      	ands	r3, r2
 8004836:	2b00      	cmp	r3, #0
 8004838:	d103      	bne.n	8004842 <UART_SetConfig+0x76>
 800483a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d104      	bne.n	800484c <UART_SetConfig+0x80>
 8004842:	f640 6159 	movw	r1, #3673	; 0xe59
 8004846:	4881      	ldr	r0, [pc, #516]	; (8004a4c <UART_SetConfig+0x280>)
 8004848:	f7fc fb57 	bl	8000efa <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800484c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004856:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004858:	68d9      	ldr	r1, [r3, #12]
 800485a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	ea40 0301 	orr.w	r3, r0, r1
 8004862:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004864:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004866:	689a      	ldr	r2, [r3, #8]
 8004868:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800486a:	691b      	ldr	r3, [r3, #16]
 800486c:	431a      	orrs	r2, r3
 800486e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	431a      	orrs	r2, r3
 8004874:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004876:	69db      	ldr	r3, [r3, #28]
 8004878:	4313      	orrs	r3, r2
 800487a:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800487c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004886:	f021 010c 	bic.w	r1, r1, #12
 800488a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004890:	430b      	orrs	r3, r1
 8004892:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004894:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800489e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048a0:	6999      	ldr	r1, [r3, #24]
 80048a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	ea40 0301 	orr.w	r3, r0, r1
 80048aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80048ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ae:	681a      	ldr	r2, [r3, #0]
 80048b0:	4b67      	ldr	r3, [pc, #412]	; (8004a50 <UART_SetConfig+0x284>)
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d004      	beq.n	80048c0 <UART_SetConfig+0xf4>
 80048b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	4b66      	ldr	r3, [pc, #408]	; (8004a54 <UART_SetConfig+0x288>)
 80048bc:	429a      	cmp	r2, r3
 80048be:	d103      	bne.n	80048c8 <UART_SetConfig+0xfc>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80048c0:	f7fe f99c 	bl	8002bfc <HAL_RCC_GetPCLK2Freq>
 80048c4:	6778      	str	r0, [r7, #116]	; 0x74
 80048c6:	e002      	b.n	80048ce <UART_SetConfig+0x102>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80048c8:	f7fe f984 	bl	8002bd4 <HAL_RCC_GetPCLK1Freq>
 80048cc:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048d0:	69db      	ldr	r3, [r3, #28]
 80048d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048d6:	f040 80c1 	bne.w	8004a5c <UART_SetConfig+0x290>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80048da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048dc:	461c      	mov	r4, r3
 80048de:	f04f 0500 	mov.w	r5, #0
 80048e2:	4622      	mov	r2, r4
 80048e4:	462b      	mov	r3, r5
 80048e6:	1891      	adds	r1, r2, r2
 80048e8:	6439      	str	r1, [r7, #64]	; 0x40
 80048ea:	415b      	adcs	r3, r3
 80048ec:	647b      	str	r3, [r7, #68]	; 0x44
 80048ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80048f2:	1912      	adds	r2, r2, r4
 80048f4:	eb45 0303 	adc.w	r3, r5, r3
 80048f8:	f04f 0000 	mov.w	r0, #0
 80048fc:	f04f 0100 	mov.w	r1, #0
 8004900:	00d9      	lsls	r1, r3, #3
 8004902:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004906:	00d0      	lsls	r0, r2, #3
 8004908:	4602      	mov	r2, r0
 800490a:	460b      	mov	r3, r1
 800490c:	1911      	adds	r1, r2, r4
 800490e:	6639      	str	r1, [r7, #96]	; 0x60
 8004910:	416b      	adcs	r3, r5
 8004912:	667b      	str	r3, [r7, #100]	; 0x64
 8004914:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	461a      	mov	r2, r3
 800491a:	f04f 0300 	mov.w	r3, #0
 800491e:	1891      	adds	r1, r2, r2
 8004920:	63b9      	str	r1, [r7, #56]	; 0x38
 8004922:	415b      	adcs	r3, r3
 8004924:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004926:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800492a:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800492e:	f7fb fcaf 	bl	8000290 <__aeabi_uldivmod>
 8004932:	4602      	mov	r2, r0
 8004934:	460b      	mov	r3, r1
 8004936:	4b48      	ldr	r3, [pc, #288]	; (8004a58 <UART_SetConfig+0x28c>)
 8004938:	fba3 2302 	umull	r2, r3, r3, r2
 800493c:	095b      	lsrs	r3, r3, #5
 800493e:	011e      	lsls	r6, r3, #4
 8004940:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004942:	461c      	mov	r4, r3
 8004944:	f04f 0500 	mov.w	r5, #0
 8004948:	4622      	mov	r2, r4
 800494a:	462b      	mov	r3, r5
 800494c:	1891      	adds	r1, r2, r2
 800494e:	6339      	str	r1, [r7, #48]	; 0x30
 8004950:	415b      	adcs	r3, r3
 8004952:	637b      	str	r3, [r7, #52]	; 0x34
 8004954:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004958:	1912      	adds	r2, r2, r4
 800495a:	eb45 0303 	adc.w	r3, r5, r3
 800495e:	f04f 0000 	mov.w	r0, #0
 8004962:	f04f 0100 	mov.w	r1, #0
 8004966:	00d9      	lsls	r1, r3, #3
 8004968:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800496c:	00d0      	lsls	r0, r2, #3
 800496e:	4602      	mov	r2, r0
 8004970:	460b      	mov	r3, r1
 8004972:	1911      	adds	r1, r2, r4
 8004974:	65b9      	str	r1, [r7, #88]	; 0x58
 8004976:	416b      	adcs	r3, r5
 8004978:	65fb      	str	r3, [r7, #92]	; 0x5c
 800497a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	461a      	mov	r2, r3
 8004980:	f04f 0300 	mov.w	r3, #0
 8004984:	1891      	adds	r1, r2, r2
 8004986:	62b9      	str	r1, [r7, #40]	; 0x28
 8004988:	415b      	adcs	r3, r3
 800498a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800498c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004990:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004994:	f7fb fc7c 	bl	8000290 <__aeabi_uldivmod>
 8004998:	4602      	mov	r2, r0
 800499a:	460b      	mov	r3, r1
 800499c:	4b2e      	ldr	r3, [pc, #184]	; (8004a58 <UART_SetConfig+0x28c>)
 800499e:	fba3 1302 	umull	r1, r3, r3, r2
 80049a2:	095b      	lsrs	r3, r3, #5
 80049a4:	2164      	movs	r1, #100	; 0x64
 80049a6:	fb01 f303 	mul.w	r3, r1, r3
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	00db      	lsls	r3, r3, #3
 80049ae:	3332      	adds	r3, #50	; 0x32
 80049b0:	4a29      	ldr	r2, [pc, #164]	; (8004a58 <UART_SetConfig+0x28c>)
 80049b2:	fba2 2303 	umull	r2, r3, r2, r3
 80049b6:	095b      	lsrs	r3, r3, #5
 80049b8:	005b      	lsls	r3, r3, #1
 80049ba:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80049be:	441e      	add	r6, r3
 80049c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049c2:	4618      	mov	r0, r3
 80049c4:	f04f 0100 	mov.w	r1, #0
 80049c8:	4602      	mov	r2, r0
 80049ca:	460b      	mov	r3, r1
 80049cc:	1894      	adds	r4, r2, r2
 80049ce:	623c      	str	r4, [r7, #32]
 80049d0:	415b      	adcs	r3, r3
 80049d2:	627b      	str	r3, [r7, #36]	; 0x24
 80049d4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80049d8:	1812      	adds	r2, r2, r0
 80049da:	eb41 0303 	adc.w	r3, r1, r3
 80049de:	f04f 0400 	mov.w	r4, #0
 80049e2:	f04f 0500 	mov.w	r5, #0
 80049e6:	00dd      	lsls	r5, r3, #3
 80049e8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80049ec:	00d4      	lsls	r4, r2, #3
 80049ee:	4622      	mov	r2, r4
 80049f0:	462b      	mov	r3, r5
 80049f2:	1814      	adds	r4, r2, r0
 80049f4:	653c      	str	r4, [r7, #80]	; 0x50
 80049f6:	414b      	adcs	r3, r1
 80049f8:	657b      	str	r3, [r7, #84]	; 0x54
 80049fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	461a      	mov	r2, r3
 8004a00:	f04f 0300 	mov.w	r3, #0
 8004a04:	1891      	adds	r1, r2, r2
 8004a06:	61b9      	str	r1, [r7, #24]
 8004a08:	415b      	adcs	r3, r3
 8004a0a:	61fb      	str	r3, [r7, #28]
 8004a0c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a10:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004a14:	f7fb fc3c 	bl	8000290 <__aeabi_uldivmod>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	4b0e      	ldr	r3, [pc, #56]	; (8004a58 <UART_SetConfig+0x28c>)
 8004a1e:	fba3 1302 	umull	r1, r3, r3, r2
 8004a22:	095b      	lsrs	r3, r3, #5
 8004a24:	2164      	movs	r1, #100	; 0x64
 8004a26:	fb01 f303 	mul.w	r3, r1, r3
 8004a2a:	1ad3      	subs	r3, r2, r3
 8004a2c:	00db      	lsls	r3, r3, #3
 8004a2e:	3332      	adds	r3, #50	; 0x32
 8004a30:	4a09      	ldr	r2, [pc, #36]	; (8004a58 <UART_SetConfig+0x28c>)
 8004a32:	fba2 2303 	umull	r2, r3, r2, r3
 8004a36:	095b      	lsrs	r3, r3, #5
 8004a38:	f003 0207 	and.w	r2, r3, #7
 8004a3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4432      	add	r2, r6
 8004a42:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a44:	e0c4      	b.n	8004bd0 <UART_SetConfig+0x404>
 8004a46:	bf00      	nop
 8004a48:	00a037a0 	.word	0x00a037a0
 8004a4c:	0800c9b0 	.word	0x0800c9b0
 8004a50:	40011000 	.word	0x40011000
 8004a54:	40011400 	.word	0x40011400
 8004a58:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a5e:	461c      	mov	r4, r3
 8004a60:	f04f 0500 	mov.w	r5, #0
 8004a64:	4622      	mov	r2, r4
 8004a66:	462b      	mov	r3, r5
 8004a68:	1891      	adds	r1, r2, r2
 8004a6a:	6139      	str	r1, [r7, #16]
 8004a6c:	415b      	adcs	r3, r3
 8004a6e:	617b      	str	r3, [r7, #20]
 8004a70:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004a74:	1912      	adds	r2, r2, r4
 8004a76:	eb45 0303 	adc.w	r3, r5, r3
 8004a7a:	f04f 0000 	mov.w	r0, #0
 8004a7e:	f04f 0100 	mov.w	r1, #0
 8004a82:	00d9      	lsls	r1, r3, #3
 8004a84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a88:	00d0      	lsls	r0, r2, #3
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	eb12 0804 	adds.w	r8, r2, r4
 8004a92:	eb43 0905 	adc.w	r9, r3, r5
 8004a96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f04f 0100 	mov.w	r1, #0
 8004aa0:	f04f 0200 	mov.w	r2, #0
 8004aa4:	f04f 0300 	mov.w	r3, #0
 8004aa8:	008b      	lsls	r3, r1, #2
 8004aaa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004aae:	0082      	lsls	r2, r0, #2
 8004ab0:	4640      	mov	r0, r8
 8004ab2:	4649      	mov	r1, r9
 8004ab4:	f7fb fbec 	bl	8000290 <__aeabi_uldivmod>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	460b      	mov	r3, r1
 8004abc:	4b47      	ldr	r3, [pc, #284]	; (8004bdc <UART_SetConfig+0x410>)
 8004abe:	fba3 2302 	umull	r2, r3, r3, r2
 8004ac2:	095b      	lsrs	r3, r3, #5
 8004ac4:	011e      	lsls	r6, r3, #4
 8004ac6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f04f 0100 	mov.w	r1, #0
 8004ace:	4602      	mov	r2, r0
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	1894      	adds	r4, r2, r2
 8004ad4:	60bc      	str	r4, [r7, #8]
 8004ad6:	415b      	adcs	r3, r3
 8004ad8:	60fb      	str	r3, [r7, #12]
 8004ada:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ade:	1812      	adds	r2, r2, r0
 8004ae0:	eb41 0303 	adc.w	r3, r1, r3
 8004ae4:	f04f 0400 	mov.w	r4, #0
 8004ae8:	f04f 0500 	mov.w	r5, #0
 8004aec:	00dd      	lsls	r5, r3, #3
 8004aee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004af2:	00d4      	lsls	r4, r2, #3
 8004af4:	4622      	mov	r2, r4
 8004af6:	462b      	mov	r3, r5
 8004af8:	1814      	adds	r4, r2, r0
 8004afa:	64bc      	str	r4, [r7, #72]	; 0x48
 8004afc:	414b      	adcs	r3, r1
 8004afe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	4618      	mov	r0, r3
 8004b06:	f04f 0100 	mov.w	r1, #0
 8004b0a:	f04f 0200 	mov.w	r2, #0
 8004b0e:	f04f 0300 	mov.w	r3, #0
 8004b12:	008b      	lsls	r3, r1, #2
 8004b14:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004b18:	0082      	lsls	r2, r0, #2
 8004b1a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004b1e:	f7fb fbb7 	bl	8000290 <__aeabi_uldivmod>
 8004b22:	4602      	mov	r2, r0
 8004b24:	460b      	mov	r3, r1
 8004b26:	4b2d      	ldr	r3, [pc, #180]	; (8004bdc <UART_SetConfig+0x410>)
 8004b28:	fba3 1302 	umull	r1, r3, r3, r2
 8004b2c:	095b      	lsrs	r3, r3, #5
 8004b2e:	2164      	movs	r1, #100	; 0x64
 8004b30:	fb01 f303 	mul.w	r3, r1, r3
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	011b      	lsls	r3, r3, #4
 8004b38:	3332      	adds	r3, #50	; 0x32
 8004b3a:	4a28      	ldr	r2, [pc, #160]	; (8004bdc <UART_SetConfig+0x410>)
 8004b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b40:	095b      	lsrs	r3, r3, #5
 8004b42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b46:	441e      	add	r6, r3
 8004b48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f04f 0100 	mov.w	r1, #0
 8004b50:	4602      	mov	r2, r0
 8004b52:	460b      	mov	r3, r1
 8004b54:	1894      	adds	r4, r2, r2
 8004b56:	603c      	str	r4, [r7, #0]
 8004b58:	415b      	adcs	r3, r3
 8004b5a:	607b      	str	r3, [r7, #4]
 8004b5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b60:	1812      	adds	r2, r2, r0
 8004b62:	eb41 0303 	adc.w	r3, r1, r3
 8004b66:	f04f 0400 	mov.w	r4, #0
 8004b6a:	f04f 0500 	mov.w	r5, #0
 8004b6e:	00dd      	lsls	r5, r3, #3
 8004b70:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004b74:	00d4      	lsls	r4, r2, #3
 8004b76:	4622      	mov	r2, r4
 8004b78:	462b      	mov	r3, r5
 8004b7a:	eb12 0a00 	adds.w	sl, r2, r0
 8004b7e:	eb43 0b01 	adc.w	fp, r3, r1
 8004b82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	4618      	mov	r0, r3
 8004b88:	f04f 0100 	mov.w	r1, #0
 8004b8c:	f04f 0200 	mov.w	r2, #0
 8004b90:	f04f 0300 	mov.w	r3, #0
 8004b94:	008b      	lsls	r3, r1, #2
 8004b96:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004b9a:	0082      	lsls	r2, r0, #2
 8004b9c:	4650      	mov	r0, sl
 8004b9e:	4659      	mov	r1, fp
 8004ba0:	f7fb fb76 	bl	8000290 <__aeabi_uldivmod>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	4b0c      	ldr	r3, [pc, #48]	; (8004bdc <UART_SetConfig+0x410>)
 8004baa:	fba3 1302 	umull	r1, r3, r3, r2
 8004bae:	095b      	lsrs	r3, r3, #5
 8004bb0:	2164      	movs	r1, #100	; 0x64
 8004bb2:	fb01 f303 	mul.w	r3, r1, r3
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	011b      	lsls	r3, r3, #4
 8004bba:	3332      	adds	r3, #50	; 0x32
 8004bbc:	4a07      	ldr	r2, [pc, #28]	; (8004bdc <UART_SetConfig+0x410>)
 8004bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc2:	095b      	lsrs	r3, r3, #5
 8004bc4:	f003 020f 	and.w	r2, r3, #15
 8004bc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4432      	add	r2, r6
 8004bce:	609a      	str	r2, [r3, #8]
}
 8004bd0:	bf00      	nop
 8004bd2:	377c      	adds	r7, #124	; 0x7c
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bda:	bf00      	nop
 8004bdc:	51eb851f 	.word	0x51eb851f

08004be0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004be4:	4904      	ldr	r1, [pc, #16]	; (8004bf8 <MX_FATFS_Init+0x18>)
 8004be6:	4805      	ldr	r0, [pc, #20]	; (8004bfc <MX_FATFS_Init+0x1c>)
 8004be8:	f002 ffa6 	bl	8007b38 <FATFS_LinkDriver>
 8004bec:	4603      	mov	r3, r0
 8004bee:	461a      	mov	r2, r3
 8004bf0:	4b03      	ldr	r3, [pc, #12]	; (8004c00 <MX_FATFS_Init+0x20>)
 8004bf2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004bf4:	bf00      	nop
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	20005188 	.word	0x20005188
 8004bfc:	2000000c 	.word	0x2000000c
 8004c00:	2000518c 	.word	0x2000518c

08004c04 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004c04:	b480      	push	{r7}
 8004c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004c08:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8004c1e:	79fb      	ldrb	r3, [r7, #7]
 8004c20:	4618      	mov	r0, r3
 8004c22:	f000 f9d9 	bl	8004fd8 <USER_SPI_initialize>
 8004c26:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3708      	adds	r7, #8
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b082      	sub	sp, #8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	4603      	mov	r3, r0
 8004c38:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8004c3a:	79fb      	ldrb	r3, [r7, #7]
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f000 fab7 	bl	80051b0 <USER_SPI_status>
 8004c42:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3708      	adds	r7, #8
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60b9      	str	r1, [r7, #8]
 8004c54:	607a      	str	r2, [r7, #4]
 8004c56:	603b      	str	r3, [r7, #0]
 8004c58:	4603      	mov	r3, r0
 8004c5a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8004c5c:	7bf8      	ldrb	r0, [r7, #15]
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	68b9      	ldr	r1, [r7, #8]
 8004c64:	f000 faba 	bl	80051dc <USER_SPI_read>
 8004c68:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3710      	adds	r7, #16
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b084      	sub	sp, #16
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
 8004c7c:	603b      	str	r3, [r7, #0]
 8004c7e:	4603      	mov	r3, r0
 8004c80:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8004c82:	7bf8      	ldrb	r0, [r7, #15]
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	68b9      	ldr	r1, [r7, #8]
 8004c8a:	f000 fb0d 	bl	80052a8 <USER_SPI_write>
 8004c8e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3710      	adds	r7, #16
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b082      	sub	sp, #8
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	603a      	str	r2, [r7, #0]
 8004ca2:	71fb      	strb	r3, [r7, #7]
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8004ca8:	79b9      	ldrb	r1, [r7, #6]
 8004caa:	79fb      	ldrb	r3, [r7, #7]
 8004cac:	683a      	ldr	r2, [r7, #0]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f000 fb76 	bl	80053a0 <USER_SPI_ioctl>
 8004cb4:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3708      	adds	r7, #8
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
	...

08004cc0 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b082      	sub	sp, #8
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004cc8:	f7fc fb72 	bl	80013b0 <HAL_GetTick>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	4a04      	ldr	r2, [pc, #16]	; (8004ce0 <SPI_Timer_On+0x20>)
 8004cd0:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8004cd2:	4a04      	ldr	r2, [pc, #16]	; (8004ce4 <SPI_Timer_On+0x24>)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6013      	str	r3, [r2, #0]
}
 8004cd8:	bf00      	nop
 8004cda:	3708      	adds	r7, #8
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	200055f4 	.word	0x200055f4
 8004ce4:	200055f8 	.word	0x200055f8

08004ce8 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004cec:	f7fc fb60 	bl	80013b0 <HAL_GetTick>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	4b06      	ldr	r3, [pc, #24]	; (8004d0c <SPI_Timer_Status+0x24>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	1ad2      	subs	r2, r2, r3
 8004cf8:	4b05      	ldr	r3, [pc, #20]	; (8004d10 <SPI_Timer_Status+0x28>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	bf34      	ite	cc
 8004d00:	2301      	movcc	r3, #1
 8004d02:	2300      	movcs	r3, #0
 8004d04:	b2db      	uxtb	r3, r3
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	200055f4 	.word	0x200055f4
 8004d10:	200055f8 	.word	0x200055f8

08004d14 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b086      	sub	sp, #24
 8004d18:	af02      	add	r7, sp, #8
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8004d1e:	f107 020f 	add.w	r2, r7, #15
 8004d22:	1df9      	adds	r1, r7, #7
 8004d24:	2332      	movs	r3, #50	; 0x32
 8004d26:	9300      	str	r3, [sp, #0]
 8004d28:	2301      	movs	r3, #1
 8004d2a:	4804      	ldr	r0, [pc, #16]	; (8004d3c <xchg_spi+0x28>)
 8004d2c:	f7fe f948 	bl	8002fc0 <HAL_SPI_TransmitReceive>
    return rxDat;
 8004d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	200050a0 	.word	0x200050a0

08004d40 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8004d40:	b590      	push	{r4, r7, lr}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	60fb      	str	r3, [r7, #12]
 8004d4e:	e00a      	b.n	8004d66 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	18d4      	adds	r4, r2, r3
 8004d56:	20ff      	movs	r0, #255	; 0xff
 8004d58:	f7ff ffdc 	bl	8004d14 <xchg_spi>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	3301      	adds	r3, #1
 8004d64:	60fb      	str	r3, [r7, #12]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d3f0      	bcc.n	8004d50 <rcvr_spi_multi+0x10>
	}
}
 8004d6e:	bf00      	nop
 8004d70:	bf00      	nop
 8004d72:	3714      	adds	r7, #20
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd90      	pop	{r4, r7, pc}

08004d78 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b084      	sub	sp, #16
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8004d82:	2300      	movs	r3, #0
 8004d84:	60fb      	str	r3, [r7, #12]
 8004d86:	e009      	b.n	8004d9c <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	4413      	add	r3, r2
 8004d8e:	781b      	ldrb	r3, [r3, #0]
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7ff ffbf 	bl	8004d14 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	3301      	adds	r3, #1
 8004d9a:	60fb      	str	r3, [r7, #12]
 8004d9c:	68fa      	ldr	r2, [r7, #12]
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d3f1      	bcc.n	8004d88 <xmit_spi_multi+0x10>
	}
}
 8004da4:	bf00      	nop
 8004da6:	bf00      	nop
 8004da8:	3710      	adds	r7, #16
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}

08004dae <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b086      	sub	sp, #24
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004db6:	f7fc fafb 	bl	80013b0 <HAL_GetTick>
 8004dba:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8004dc0:	20ff      	movs	r0, #255	; 0xff
 8004dc2:	f7ff ffa7 	bl	8004d14 <xchg_spi>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8004dca:	7bfb      	ldrb	r3, [r7, #15]
 8004dcc:	2bff      	cmp	r3, #255	; 0xff
 8004dce:	d007      	beq.n	8004de0 <wait_ready+0x32>
 8004dd0:	f7fc faee 	bl	80013b0 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d8ef      	bhi.n	8004dc0 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
 8004de2:	2bff      	cmp	r3, #255	; 0xff
 8004de4:	bf0c      	ite	eq
 8004de6:	2301      	moveq	r3, #1
 8004de8:	2300      	movne	r3, #0
 8004dea:	b2db      	uxtb	r3, r3
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3718      	adds	r7, #24
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8004df8:	2201      	movs	r2, #1
 8004dfa:	2102      	movs	r1, #2
 8004dfc:	4803      	ldr	r0, [pc, #12]	; (8004e0c <despiselect+0x18>)
 8004dfe:	f7fc ff47 	bl	8001c90 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8004e02:	20ff      	movs	r0, #255	; 0xff
 8004e04:	f7ff ff86 	bl	8004d14 <xchg_spi>

}
 8004e08:	bf00      	nop
 8004e0a:	bd80      	pop	{r7, pc}
 8004e0c:	40020400 	.word	0x40020400

08004e10 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8004e14:	2200      	movs	r2, #0
 8004e16:	2102      	movs	r1, #2
 8004e18:	4809      	ldr	r0, [pc, #36]	; (8004e40 <spiselect+0x30>)
 8004e1a:	f7fc ff39 	bl	8001c90 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8004e1e:	20ff      	movs	r0, #255	; 0xff
 8004e20:	f7ff ff78 	bl	8004d14 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8004e24:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004e28:	f7ff ffc1 	bl	8004dae <wait_ready>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d001      	beq.n	8004e36 <spiselect+0x26>
 8004e32:	2301      	movs	r3, #1
 8004e34:	e002      	b.n	8004e3c <spiselect+0x2c>

	despiselect();
 8004e36:	f7ff ffdd 	bl	8004df4 <despiselect>
	return 0;	/* Timeout */
 8004e3a:	2300      	movs	r3, #0
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	40020400 	.word	0x40020400

08004e44 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8004e4e:	20c8      	movs	r0, #200	; 0xc8
 8004e50:	f7ff ff36 	bl	8004cc0 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8004e54:	20ff      	movs	r0, #255	; 0xff
 8004e56:	f7ff ff5d 	bl	8004d14 <xchg_spi>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8004e5e:	7bfb      	ldrb	r3, [r7, #15]
 8004e60:	2bff      	cmp	r3, #255	; 0xff
 8004e62:	d104      	bne.n	8004e6e <rcvr_datablock+0x2a>
 8004e64:	f7ff ff40 	bl	8004ce8 <SPI_Timer_Status>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1f2      	bne.n	8004e54 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004e6e:	7bfb      	ldrb	r3, [r7, #15]
 8004e70:	2bfe      	cmp	r3, #254	; 0xfe
 8004e72:	d001      	beq.n	8004e78 <rcvr_datablock+0x34>
 8004e74:	2300      	movs	r3, #0
 8004e76:	e00a      	b.n	8004e8e <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8004e78:	6839      	ldr	r1, [r7, #0]
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f7ff ff60 	bl	8004d40 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8004e80:	20ff      	movs	r0, #255	; 0xff
 8004e82:	f7ff ff47 	bl	8004d14 <xchg_spi>
 8004e86:	20ff      	movs	r0, #255	; 0xff
 8004e88:	f7ff ff44 	bl	8004d14 <xchg_spi>

	return 1;						/* Function succeeded */
 8004e8c:	2301      	movs	r3, #1
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3710      	adds	r7, #16
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}

08004e96 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8004e96:	b580      	push	{r7, lr}
 8004e98:	b084      	sub	sp, #16
 8004e9a:	af00      	add	r7, sp, #0
 8004e9c:	6078      	str	r0, [r7, #4]
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004ea2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004ea6:	f7ff ff82 	bl	8004dae <wait_ready>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d101      	bne.n	8004eb4 <xmit_datablock+0x1e>
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	e01e      	b.n	8004ef2 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8004eb4:	78fb      	ldrb	r3, [r7, #3]
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f7ff ff2c 	bl	8004d14 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8004ebc:	78fb      	ldrb	r3, [r7, #3]
 8004ebe:	2bfd      	cmp	r3, #253	; 0xfd
 8004ec0:	d016      	beq.n	8004ef0 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8004ec2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f7ff ff56 	bl	8004d78 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004ecc:	20ff      	movs	r0, #255	; 0xff
 8004ece:	f7ff ff21 	bl	8004d14 <xchg_spi>
 8004ed2:	20ff      	movs	r0, #255	; 0xff
 8004ed4:	f7ff ff1e 	bl	8004d14 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8004ed8:	20ff      	movs	r0, #255	; 0xff
 8004eda:	f7ff ff1b 	bl	8004d14 <xchg_spi>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8004ee2:	7bfb      	ldrb	r3, [r7, #15]
 8004ee4:	f003 031f 	and.w	r3, r3, #31
 8004ee8:	2b05      	cmp	r3, #5
 8004eea:	d001      	beq.n	8004ef0 <xmit_datablock+0x5a>
 8004eec:	2300      	movs	r3, #0
 8004eee:	e000      	b.n	8004ef2 <xmit_datablock+0x5c>
	}
	return 1;
 8004ef0:	2301      	movs	r3, #1
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3710      	adds	r7, #16
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b084      	sub	sp, #16
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	4603      	mov	r3, r0
 8004f02:	6039      	str	r1, [r7, #0]
 8004f04:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8004f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	da0e      	bge.n	8004f2c <send_cmd+0x32>
		cmd &= 0x7F;
 8004f0e:	79fb      	ldrb	r3, [r7, #7]
 8004f10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f14:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8004f16:	2100      	movs	r1, #0
 8004f18:	2037      	movs	r0, #55	; 0x37
 8004f1a:	f7ff ffee 	bl	8004efa <send_cmd>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8004f22:	7bbb      	ldrb	r3, [r7, #14]
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d901      	bls.n	8004f2c <send_cmd+0x32>
 8004f28:	7bbb      	ldrb	r3, [r7, #14]
 8004f2a:	e051      	b.n	8004fd0 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8004f2c:	79fb      	ldrb	r3, [r7, #7]
 8004f2e:	2b0c      	cmp	r3, #12
 8004f30:	d008      	beq.n	8004f44 <send_cmd+0x4a>
		despiselect();
 8004f32:	f7ff ff5f 	bl	8004df4 <despiselect>
		if (!spiselect()) return 0xFF;
 8004f36:	f7ff ff6b 	bl	8004e10 <spiselect>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d101      	bne.n	8004f44 <send_cmd+0x4a>
 8004f40:	23ff      	movs	r3, #255	; 0xff
 8004f42:	e045      	b.n	8004fd0 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8004f44:	79fb      	ldrb	r3, [r7, #7]
 8004f46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7ff fee1 	bl	8004d14 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	0e1b      	lsrs	r3, r3, #24
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f7ff fedb 	bl	8004d14 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	0c1b      	lsrs	r3, r3, #16
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	4618      	mov	r0, r3
 8004f66:	f7ff fed5 	bl	8004d14 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	0a1b      	lsrs	r3, r3, #8
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	4618      	mov	r0, r3
 8004f72:	f7ff fecf 	bl	8004d14 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f7ff feca 	bl	8004d14 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8004f80:	2301      	movs	r3, #1
 8004f82:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004f84:	79fb      	ldrb	r3, [r7, #7]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d101      	bne.n	8004f8e <send_cmd+0x94>
 8004f8a:	2395      	movs	r3, #149	; 0x95
 8004f8c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8004f8e:	79fb      	ldrb	r3, [r7, #7]
 8004f90:	2b08      	cmp	r3, #8
 8004f92:	d101      	bne.n	8004f98 <send_cmd+0x9e>
 8004f94:	2387      	movs	r3, #135	; 0x87
 8004f96:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8004f98:	7bfb      	ldrb	r3, [r7, #15]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7ff feba 	bl	8004d14 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8004fa0:	79fb      	ldrb	r3, [r7, #7]
 8004fa2:	2b0c      	cmp	r3, #12
 8004fa4:	d102      	bne.n	8004fac <send_cmd+0xb2>
 8004fa6:	20ff      	movs	r0, #255	; 0xff
 8004fa8:	f7ff feb4 	bl	8004d14 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8004fac:	230a      	movs	r3, #10
 8004fae:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8004fb0:	20ff      	movs	r0, #255	; 0xff
 8004fb2:	f7ff feaf 	bl	8004d14 <xchg_spi>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8004fba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	da05      	bge.n	8004fce <send_cmd+0xd4>
 8004fc2:	7bfb      	ldrb	r3, [r7, #15]
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	73fb      	strb	r3, [r7, #15]
 8004fc8:	7bfb      	ldrb	r3, [r7, #15]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d1f0      	bne.n	8004fb0 <send_cmd+0xb6>

	return res;							/* Return received response */
 8004fce:	7bbb      	ldrb	r3, [r7, #14]
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004fd8:	b590      	push	{r4, r7, lr}
 8004fda:	b085      	sub	sp, #20
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	4603      	mov	r3, r0
 8004fe0:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004fe2:	79fb      	ldrb	r3, [r7, #7]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d001      	beq.n	8004fec <USER_SPI_initialize+0x14>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e0d6      	b.n	800519a <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8004fec:	4b6d      	ldr	r3, [pc, #436]	; (80051a4 <USER_SPI_initialize+0x1cc>)
 8004fee:	781b      	ldrb	r3, [r3, #0]
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	f003 0302 	and.w	r3, r3, #2
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d003      	beq.n	8005002 <USER_SPI_initialize+0x2a>
 8004ffa:	4b6a      	ldr	r3, [pc, #424]	; (80051a4 <USER_SPI_initialize+0x1cc>)
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	e0cb      	b.n	800519a <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8005002:	4b69      	ldr	r3, [pc, #420]	; (80051a8 <USER_SPI_initialize+0x1d0>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800500c:	4b66      	ldr	r3, [pc, #408]	; (80051a8 <USER_SPI_initialize+0x1d0>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8005014:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8005016:	230a      	movs	r3, #10
 8005018:	73fb      	strb	r3, [r7, #15]
 800501a:	e005      	b.n	8005028 <USER_SPI_initialize+0x50>
 800501c:	20ff      	movs	r0, #255	; 0xff
 800501e:	f7ff fe79 	bl	8004d14 <xchg_spi>
 8005022:	7bfb      	ldrb	r3, [r7, #15]
 8005024:	3b01      	subs	r3, #1
 8005026:	73fb      	strb	r3, [r7, #15]
 8005028:	7bfb      	ldrb	r3, [r7, #15]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1f6      	bne.n	800501c <USER_SPI_initialize+0x44>

	ty = 0;
 800502e:	2300      	movs	r3, #0
 8005030:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8005032:	2100      	movs	r1, #0
 8005034:	2000      	movs	r0, #0
 8005036:	f7ff ff60 	bl	8004efa <send_cmd>
 800503a:	4603      	mov	r3, r0
 800503c:	2b01      	cmp	r3, #1
 800503e:	f040 808b 	bne.w	8005158 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8005042:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005046:	f7ff fe3b 	bl	8004cc0 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800504a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800504e:	2008      	movs	r0, #8
 8005050:	f7ff ff53 	bl	8004efa <send_cmd>
 8005054:	4603      	mov	r3, r0
 8005056:	2b01      	cmp	r3, #1
 8005058:	d151      	bne.n	80050fe <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800505a:	2300      	movs	r3, #0
 800505c:	73fb      	strb	r3, [r7, #15]
 800505e:	e00d      	b.n	800507c <USER_SPI_initialize+0xa4>
 8005060:	7bfc      	ldrb	r4, [r7, #15]
 8005062:	20ff      	movs	r0, #255	; 0xff
 8005064:	f7ff fe56 	bl	8004d14 <xchg_spi>
 8005068:	4603      	mov	r3, r0
 800506a:	461a      	mov	r2, r3
 800506c:	f107 0310 	add.w	r3, r7, #16
 8005070:	4423      	add	r3, r4
 8005072:	f803 2c08 	strb.w	r2, [r3, #-8]
 8005076:	7bfb      	ldrb	r3, [r7, #15]
 8005078:	3301      	adds	r3, #1
 800507a:	73fb      	strb	r3, [r7, #15]
 800507c:	7bfb      	ldrb	r3, [r7, #15]
 800507e:	2b03      	cmp	r3, #3
 8005080:	d9ee      	bls.n	8005060 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8005082:	7abb      	ldrb	r3, [r7, #10]
 8005084:	2b01      	cmp	r3, #1
 8005086:	d167      	bne.n	8005158 <USER_SPI_initialize+0x180>
 8005088:	7afb      	ldrb	r3, [r7, #11]
 800508a:	2baa      	cmp	r3, #170	; 0xaa
 800508c:	d164      	bne.n	8005158 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800508e:	bf00      	nop
 8005090:	f7ff fe2a 	bl	8004ce8 <SPI_Timer_Status>
 8005094:	4603      	mov	r3, r0
 8005096:	2b00      	cmp	r3, #0
 8005098:	d007      	beq.n	80050aa <USER_SPI_initialize+0xd2>
 800509a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800509e:	20a9      	movs	r0, #169	; 0xa9
 80050a0:	f7ff ff2b 	bl	8004efa <send_cmd>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d1f2      	bne.n	8005090 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80050aa:	f7ff fe1d 	bl	8004ce8 <SPI_Timer_Status>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d051      	beq.n	8005158 <USER_SPI_initialize+0x180>
 80050b4:	2100      	movs	r1, #0
 80050b6:	203a      	movs	r0, #58	; 0x3a
 80050b8:	f7ff ff1f 	bl	8004efa <send_cmd>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d14a      	bne.n	8005158 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80050c2:	2300      	movs	r3, #0
 80050c4:	73fb      	strb	r3, [r7, #15]
 80050c6:	e00d      	b.n	80050e4 <USER_SPI_initialize+0x10c>
 80050c8:	7bfc      	ldrb	r4, [r7, #15]
 80050ca:	20ff      	movs	r0, #255	; 0xff
 80050cc:	f7ff fe22 	bl	8004d14 <xchg_spi>
 80050d0:	4603      	mov	r3, r0
 80050d2:	461a      	mov	r2, r3
 80050d4:	f107 0310 	add.w	r3, r7, #16
 80050d8:	4423      	add	r3, r4
 80050da:	f803 2c08 	strb.w	r2, [r3, #-8]
 80050de:	7bfb      	ldrb	r3, [r7, #15]
 80050e0:	3301      	adds	r3, #1
 80050e2:	73fb      	strb	r3, [r7, #15]
 80050e4:	7bfb      	ldrb	r3, [r7, #15]
 80050e6:	2b03      	cmp	r3, #3
 80050e8:	d9ee      	bls.n	80050c8 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80050ea:	7a3b      	ldrb	r3, [r7, #8]
 80050ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <USER_SPI_initialize+0x120>
 80050f4:	230c      	movs	r3, #12
 80050f6:	e000      	b.n	80050fa <USER_SPI_initialize+0x122>
 80050f8:	2304      	movs	r3, #4
 80050fa:	737b      	strb	r3, [r7, #13]
 80050fc:	e02c      	b.n	8005158 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80050fe:	2100      	movs	r1, #0
 8005100:	20a9      	movs	r0, #169	; 0xa9
 8005102:	f7ff fefa 	bl	8004efa <send_cmd>
 8005106:	4603      	mov	r3, r0
 8005108:	2b01      	cmp	r3, #1
 800510a:	d804      	bhi.n	8005116 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800510c:	2302      	movs	r3, #2
 800510e:	737b      	strb	r3, [r7, #13]
 8005110:	23a9      	movs	r3, #169	; 0xa9
 8005112:	73bb      	strb	r3, [r7, #14]
 8005114:	e003      	b.n	800511e <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8005116:	2301      	movs	r3, #1
 8005118:	737b      	strb	r3, [r7, #13]
 800511a:	2301      	movs	r3, #1
 800511c:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800511e:	bf00      	nop
 8005120:	f7ff fde2 	bl	8004ce8 <SPI_Timer_Status>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d007      	beq.n	800513a <USER_SPI_initialize+0x162>
 800512a:	7bbb      	ldrb	r3, [r7, #14]
 800512c:	2100      	movs	r1, #0
 800512e:	4618      	mov	r0, r3
 8005130:	f7ff fee3 	bl	8004efa <send_cmd>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1f2      	bne.n	8005120 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800513a:	f7ff fdd5 	bl	8004ce8 <SPI_Timer_Status>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	d007      	beq.n	8005154 <USER_SPI_initialize+0x17c>
 8005144:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005148:	2010      	movs	r0, #16
 800514a:	f7ff fed6 	bl	8004efa <send_cmd>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d001      	beq.n	8005158 <USER_SPI_initialize+0x180>
				ty = 0;
 8005154:	2300      	movs	r3, #0
 8005156:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8005158:	4a14      	ldr	r2, [pc, #80]	; (80051ac <USER_SPI_initialize+0x1d4>)
 800515a:	7b7b      	ldrb	r3, [r7, #13]
 800515c:	7013      	strb	r3, [r2, #0]
	despiselect();
 800515e:	f7ff fe49 	bl	8004df4 <despiselect>

	if (ty) {			/* OK */
 8005162:	7b7b      	ldrb	r3, [r7, #13]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d012      	beq.n	800518e <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8005168:	4b0f      	ldr	r3, [pc, #60]	; (80051a8 <USER_SPI_initialize+0x1d0>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005172:	4b0d      	ldr	r3, [pc, #52]	; (80051a8 <USER_SPI_initialize+0x1d0>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f042 0210 	orr.w	r2, r2, #16
 800517a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800517c:	4b09      	ldr	r3, [pc, #36]	; (80051a4 <USER_SPI_initialize+0x1cc>)
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	b2db      	uxtb	r3, r3
 8005182:	f023 0301 	bic.w	r3, r3, #1
 8005186:	b2da      	uxtb	r2, r3
 8005188:	4b06      	ldr	r3, [pc, #24]	; (80051a4 <USER_SPI_initialize+0x1cc>)
 800518a:	701a      	strb	r2, [r3, #0]
 800518c:	e002      	b.n	8005194 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800518e:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <USER_SPI_initialize+0x1cc>)
 8005190:	2201      	movs	r2, #1
 8005192:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8005194:	4b03      	ldr	r3, [pc, #12]	; (80051a4 <USER_SPI_initialize+0x1cc>)
 8005196:	781b      	ldrb	r3, [r3, #0]
 8005198:	b2db      	uxtb	r3, r3
}
 800519a:	4618      	mov	r0, r3
 800519c:	3714      	adds	r7, #20
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd90      	pop	{r4, r7, pc}
 80051a2:	bf00      	nop
 80051a4:	20000020 	.word	0x20000020
 80051a8:	200050a0 	.word	0x200050a0
 80051ac:	200001ac 	.word	0x200001ac

080051b0 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	4603      	mov	r3, r0
 80051b8:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80051ba:	79fb      	ldrb	r3, [r7, #7]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d001      	beq.n	80051c4 <USER_SPI_status+0x14>
 80051c0:	2301      	movs	r3, #1
 80051c2:	e002      	b.n	80051ca <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80051c4:	4b04      	ldr	r3, [pc, #16]	; (80051d8 <USER_SPI_status+0x28>)
 80051c6:	781b      	ldrb	r3, [r3, #0]
 80051c8:	b2db      	uxtb	r3, r3
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	20000020 	.word	0x20000020

080051dc <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b084      	sub	sp, #16
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	60b9      	str	r1, [r7, #8]
 80051e4:	607a      	str	r2, [r7, #4]
 80051e6:	603b      	str	r3, [r7, #0]
 80051e8:	4603      	mov	r3, r0
 80051ea:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80051ec:	7bfb      	ldrb	r3, [r7, #15]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d102      	bne.n	80051f8 <USER_SPI_read+0x1c>
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d101      	bne.n	80051fc <USER_SPI_read+0x20>
 80051f8:	2304      	movs	r3, #4
 80051fa:	e04d      	b.n	8005298 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80051fc:	4b28      	ldr	r3, [pc, #160]	; (80052a0 <USER_SPI_read+0xc4>)
 80051fe:	781b      	ldrb	r3, [r3, #0]
 8005200:	b2db      	uxtb	r3, r3
 8005202:	f003 0301 	and.w	r3, r3, #1
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <USER_SPI_read+0x32>
 800520a:	2303      	movs	r3, #3
 800520c:	e044      	b.n	8005298 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800520e:	4b25      	ldr	r3, [pc, #148]	; (80052a4 <USER_SPI_read+0xc8>)
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	f003 0308 	and.w	r3, r3, #8
 8005216:	2b00      	cmp	r3, #0
 8005218:	d102      	bne.n	8005220 <USER_SPI_read+0x44>
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	025b      	lsls	r3, r3, #9
 800521e:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	2b01      	cmp	r3, #1
 8005224:	d111      	bne.n	800524a <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8005226:	6879      	ldr	r1, [r7, #4]
 8005228:	2011      	movs	r0, #17
 800522a:	f7ff fe66 	bl	8004efa <send_cmd>
 800522e:	4603      	mov	r3, r0
 8005230:	2b00      	cmp	r3, #0
 8005232:	d129      	bne.n	8005288 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8005234:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005238:	68b8      	ldr	r0, [r7, #8]
 800523a:	f7ff fe03 	bl	8004e44 <rcvr_datablock>
 800523e:	4603      	mov	r3, r0
 8005240:	2b00      	cmp	r3, #0
 8005242:	d021      	beq.n	8005288 <USER_SPI_read+0xac>
			count = 0;
 8005244:	2300      	movs	r3, #0
 8005246:	603b      	str	r3, [r7, #0]
 8005248:	e01e      	b.n	8005288 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800524a:	6879      	ldr	r1, [r7, #4]
 800524c:	2012      	movs	r0, #18
 800524e:	f7ff fe54 	bl	8004efa <send_cmd>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d117      	bne.n	8005288 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8005258:	f44f 7100 	mov.w	r1, #512	; 0x200
 800525c:	68b8      	ldr	r0, [r7, #8]
 800525e:	f7ff fdf1 	bl	8004e44 <rcvr_datablock>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d00a      	beq.n	800527e <USER_SPI_read+0xa2>
				buff += 512;
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800526e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	3b01      	subs	r3, #1
 8005274:	603b      	str	r3, [r7, #0]
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1ed      	bne.n	8005258 <USER_SPI_read+0x7c>
 800527c:	e000      	b.n	8005280 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800527e:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8005280:	2100      	movs	r1, #0
 8005282:	200c      	movs	r0, #12
 8005284:	f7ff fe39 	bl	8004efa <send_cmd>
		}
	}
	despiselect();
 8005288:	f7ff fdb4 	bl	8004df4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	2b00      	cmp	r3, #0
 8005290:	bf14      	ite	ne
 8005292:	2301      	movne	r3, #1
 8005294:	2300      	moveq	r3, #0
 8005296:	b2db      	uxtb	r3, r3
}
 8005298:	4618      	mov	r0, r3
 800529a:	3710      	adds	r7, #16
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	20000020 	.word	0x20000020
 80052a4:	200001ac 	.word	0x200001ac

080052a8 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b084      	sub	sp, #16
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	60b9      	str	r1, [r7, #8]
 80052b0:	607a      	str	r2, [r7, #4]
 80052b2:	603b      	str	r3, [r7, #0]
 80052b4:	4603      	mov	r3, r0
 80052b6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80052b8:	7bfb      	ldrb	r3, [r7, #15]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d102      	bne.n	80052c4 <USER_SPI_write+0x1c>
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d101      	bne.n	80052c8 <USER_SPI_write+0x20>
 80052c4:	2304      	movs	r3, #4
 80052c6:	e063      	b.n	8005390 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80052c8:	4b33      	ldr	r3, [pc, #204]	; (8005398 <USER_SPI_write+0xf0>)
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d001      	beq.n	80052da <USER_SPI_write+0x32>
 80052d6:	2303      	movs	r3, #3
 80052d8:	e05a      	b.n	8005390 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80052da:	4b2f      	ldr	r3, [pc, #188]	; (8005398 <USER_SPI_write+0xf0>)
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	f003 0304 	and.w	r3, r3, #4
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d001      	beq.n	80052ec <USER_SPI_write+0x44>
 80052e8:	2302      	movs	r3, #2
 80052ea:	e051      	b.n	8005390 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80052ec:	4b2b      	ldr	r3, [pc, #172]	; (800539c <USER_SPI_write+0xf4>)
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	f003 0308 	and.w	r3, r3, #8
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d102      	bne.n	80052fe <USER_SPI_write+0x56>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	025b      	lsls	r3, r3, #9
 80052fc:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d110      	bne.n	8005326 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8005304:	6879      	ldr	r1, [r7, #4]
 8005306:	2018      	movs	r0, #24
 8005308:	f7ff fdf7 	bl	8004efa <send_cmd>
 800530c:	4603      	mov	r3, r0
 800530e:	2b00      	cmp	r3, #0
 8005310:	d136      	bne.n	8005380 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8005312:	21fe      	movs	r1, #254	; 0xfe
 8005314:	68b8      	ldr	r0, [r7, #8]
 8005316:	f7ff fdbe 	bl	8004e96 <xmit_datablock>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d02f      	beq.n	8005380 <USER_SPI_write+0xd8>
			count = 0;
 8005320:	2300      	movs	r3, #0
 8005322:	603b      	str	r3, [r7, #0]
 8005324:	e02c      	b.n	8005380 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8005326:	4b1d      	ldr	r3, [pc, #116]	; (800539c <USER_SPI_write+0xf4>)
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	f003 0306 	and.w	r3, r3, #6
 800532e:	2b00      	cmp	r3, #0
 8005330:	d003      	beq.n	800533a <USER_SPI_write+0x92>
 8005332:	6839      	ldr	r1, [r7, #0]
 8005334:	2097      	movs	r0, #151	; 0x97
 8005336:	f7ff fde0 	bl	8004efa <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800533a:	6879      	ldr	r1, [r7, #4]
 800533c:	2019      	movs	r0, #25
 800533e:	f7ff fddc 	bl	8004efa <send_cmd>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d11b      	bne.n	8005380 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8005348:	21fc      	movs	r1, #252	; 0xfc
 800534a:	68b8      	ldr	r0, [r7, #8]
 800534c:	f7ff fda3 	bl	8004e96 <xmit_datablock>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00a      	beq.n	800536c <USER_SPI_write+0xc4>
				buff += 512;
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800535c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	3b01      	subs	r3, #1
 8005362:	603b      	str	r3, [r7, #0]
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1ee      	bne.n	8005348 <USER_SPI_write+0xa0>
 800536a:	e000      	b.n	800536e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800536c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800536e:	21fd      	movs	r1, #253	; 0xfd
 8005370:	2000      	movs	r0, #0
 8005372:	f7ff fd90 	bl	8004e96 <xmit_datablock>
 8005376:	4603      	mov	r3, r0
 8005378:	2b00      	cmp	r3, #0
 800537a:	d101      	bne.n	8005380 <USER_SPI_write+0xd8>
 800537c:	2301      	movs	r3, #1
 800537e:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8005380:	f7ff fd38 	bl	8004df4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	2b00      	cmp	r3, #0
 8005388:	bf14      	ite	ne
 800538a:	2301      	movne	r3, #1
 800538c:	2300      	moveq	r3, #0
 800538e:	b2db      	uxtb	r3, r3
}
 8005390:	4618      	mov	r0, r3
 8005392:	3710      	adds	r7, #16
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	20000020 	.word	0x20000020
 800539c:	200001ac 	.word	0x200001ac

080053a0 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b08c      	sub	sp, #48	; 0x30
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	4603      	mov	r3, r0
 80053a8:	603a      	str	r2, [r7, #0]
 80053aa:	71fb      	strb	r3, [r7, #7]
 80053ac:	460b      	mov	r3, r1
 80053ae:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80053b0:	79fb      	ldrb	r3, [r7, #7]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d001      	beq.n	80053ba <USER_SPI_ioctl+0x1a>
 80053b6:	2304      	movs	r3, #4
 80053b8:	e15a      	b.n	8005670 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80053ba:	4baf      	ldr	r3, [pc, #700]	; (8005678 <USER_SPI_ioctl+0x2d8>)
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d001      	beq.n	80053cc <USER_SPI_ioctl+0x2c>
 80053c8:	2303      	movs	r3, #3
 80053ca:	e151      	b.n	8005670 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80053d2:	79bb      	ldrb	r3, [r7, #6]
 80053d4:	2b04      	cmp	r3, #4
 80053d6:	f200 8136 	bhi.w	8005646 <USER_SPI_ioctl+0x2a6>
 80053da:	a201      	add	r2, pc, #4	; (adr r2, 80053e0 <USER_SPI_ioctl+0x40>)
 80053dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e0:	080053f5 	.word	0x080053f5
 80053e4:	08005409 	.word	0x08005409
 80053e8:	08005647 	.word	0x08005647
 80053ec:	080054b5 	.word	0x080054b5
 80053f0:	080055ab 	.word	0x080055ab
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80053f4:	f7ff fd0c 	bl	8004e10 <spiselect>
 80053f8:	4603      	mov	r3, r0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 8127 	beq.w	800564e <USER_SPI_ioctl+0x2ae>
 8005400:	2300      	movs	r3, #0
 8005402:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8005406:	e122      	b.n	800564e <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8005408:	2100      	movs	r1, #0
 800540a:	2009      	movs	r0, #9
 800540c:	f7ff fd75 	bl	8004efa <send_cmd>
 8005410:	4603      	mov	r3, r0
 8005412:	2b00      	cmp	r3, #0
 8005414:	f040 811d 	bne.w	8005652 <USER_SPI_ioctl+0x2b2>
 8005418:	f107 030c 	add.w	r3, r7, #12
 800541c:	2110      	movs	r1, #16
 800541e:	4618      	mov	r0, r3
 8005420:	f7ff fd10 	bl	8004e44 <rcvr_datablock>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	f000 8113 	beq.w	8005652 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800542c:	7b3b      	ldrb	r3, [r7, #12]
 800542e:	099b      	lsrs	r3, r3, #6
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b01      	cmp	r3, #1
 8005434:	d111      	bne.n	800545a <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8005436:	7d7b      	ldrb	r3, [r7, #21]
 8005438:	461a      	mov	r2, r3
 800543a:	7d3b      	ldrb	r3, [r7, #20]
 800543c:	021b      	lsls	r3, r3, #8
 800543e:	4413      	add	r3, r2
 8005440:	461a      	mov	r2, r3
 8005442:	7cfb      	ldrb	r3, [r7, #19]
 8005444:	041b      	lsls	r3, r3, #16
 8005446:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800544a:	4413      	add	r3, r2
 800544c:	3301      	adds	r3, #1
 800544e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	029a      	lsls	r2, r3, #10
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	601a      	str	r2, [r3, #0]
 8005458:	e028      	b.n	80054ac <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800545a:	7c7b      	ldrb	r3, [r7, #17]
 800545c:	f003 030f 	and.w	r3, r3, #15
 8005460:	b2da      	uxtb	r2, r3
 8005462:	7dbb      	ldrb	r3, [r7, #22]
 8005464:	09db      	lsrs	r3, r3, #7
 8005466:	b2db      	uxtb	r3, r3
 8005468:	4413      	add	r3, r2
 800546a:	b2da      	uxtb	r2, r3
 800546c:	7d7b      	ldrb	r3, [r7, #21]
 800546e:	005b      	lsls	r3, r3, #1
 8005470:	b2db      	uxtb	r3, r3
 8005472:	f003 0306 	and.w	r3, r3, #6
 8005476:	b2db      	uxtb	r3, r3
 8005478:	4413      	add	r3, r2
 800547a:	b2db      	uxtb	r3, r3
 800547c:	3302      	adds	r3, #2
 800547e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8005482:	7d3b      	ldrb	r3, [r7, #20]
 8005484:	099b      	lsrs	r3, r3, #6
 8005486:	b2db      	uxtb	r3, r3
 8005488:	461a      	mov	r2, r3
 800548a:	7cfb      	ldrb	r3, [r7, #19]
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	441a      	add	r2, r3
 8005490:	7cbb      	ldrb	r3, [r7, #18]
 8005492:	029b      	lsls	r3, r3, #10
 8005494:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005498:	4413      	add	r3, r2
 800549a:	3301      	adds	r3, #1
 800549c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800549e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80054a2:	3b09      	subs	r3, #9
 80054a4:	69fa      	ldr	r2, [r7, #28]
 80054a6:	409a      	lsls	r2, r3
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80054ac:	2300      	movs	r3, #0
 80054ae:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80054b2:	e0ce      	b.n	8005652 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80054b4:	4b71      	ldr	r3, [pc, #452]	; (800567c <USER_SPI_ioctl+0x2dc>)
 80054b6:	781b      	ldrb	r3, [r3, #0]
 80054b8:	f003 0304 	and.w	r3, r3, #4
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d031      	beq.n	8005524 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80054c0:	2100      	movs	r1, #0
 80054c2:	208d      	movs	r0, #141	; 0x8d
 80054c4:	f7ff fd19 	bl	8004efa <send_cmd>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	f040 80c3 	bne.w	8005656 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80054d0:	20ff      	movs	r0, #255	; 0xff
 80054d2:	f7ff fc1f 	bl	8004d14 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80054d6:	f107 030c 	add.w	r3, r7, #12
 80054da:	2110      	movs	r1, #16
 80054dc:	4618      	mov	r0, r3
 80054de:	f7ff fcb1 	bl	8004e44 <rcvr_datablock>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	f000 80b6 	beq.w	8005656 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80054ea:	2330      	movs	r3, #48	; 0x30
 80054ec:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80054f0:	e007      	b.n	8005502 <USER_SPI_ioctl+0x162>
 80054f2:	20ff      	movs	r0, #255	; 0xff
 80054f4:	f7ff fc0e 	bl	8004d14 <xchg_spi>
 80054f8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80054fc:	3b01      	subs	r3, #1
 80054fe:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8005502:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1f3      	bne.n	80054f2 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800550a:	7dbb      	ldrb	r3, [r7, #22]
 800550c:	091b      	lsrs	r3, r3, #4
 800550e:	b2db      	uxtb	r3, r3
 8005510:	461a      	mov	r2, r3
 8005512:	2310      	movs	r3, #16
 8005514:	fa03 f202 	lsl.w	r2, r3, r2
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800551c:	2300      	movs	r3, #0
 800551e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8005522:	e098      	b.n	8005656 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8005524:	2100      	movs	r1, #0
 8005526:	2009      	movs	r0, #9
 8005528:	f7ff fce7 	bl	8004efa <send_cmd>
 800552c:	4603      	mov	r3, r0
 800552e:	2b00      	cmp	r3, #0
 8005530:	f040 8091 	bne.w	8005656 <USER_SPI_ioctl+0x2b6>
 8005534:	f107 030c 	add.w	r3, r7, #12
 8005538:	2110      	movs	r1, #16
 800553a:	4618      	mov	r0, r3
 800553c:	f7ff fc82 	bl	8004e44 <rcvr_datablock>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	f000 8087 	beq.w	8005656 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8005548:	4b4c      	ldr	r3, [pc, #304]	; (800567c <USER_SPI_ioctl+0x2dc>)
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	f003 0302 	and.w	r3, r3, #2
 8005550:	2b00      	cmp	r3, #0
 8005552:	d012      	beq.n	800557a <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8005554:	7dbb      	ldrb	r3, [r7, #22]
 8005556:	005b      	lsls	r3, r3, #1
 8005558:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800555c:	7dfa      	ldrb	r2, [r7, #23]
 800555e:	09d2      	lsrs	r2, r2, #7
 8005560:	b2d2      	uxtb	r2, r2
 8005562:	4413      	add	r3, r2
 8005564:	1c5a      	adds	r2, r3, #1
 8005566:	7e7b      	ldrb	r3, [r7, #25]
 8005568:	099b      	lsrs	r3, r3, #6
 800556a:	b2db      	uxtb	r3, r3
 800556c:	3b01      	subs	r3, #1
 800556e:	fa02 f303 	lsl.w	r3, r2, r3
 8005572:	461a      	mov	r2, r3
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	601a      	str	r2, [r3, #0]
 8005578:	e013      	b.n	80055a2 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800557a:	7dbb      	ldrb	r3, [r7, #22]
 800557c:	109b      	asrs	r3, r3, #2
 800557e:	b29b      	uxth	r3, r3
 8005580:	f003 031f 	and.w	r3, r3, #31
 8005584:	3301      	adds	r3, #1
 8005586:	7dfa      	ldrb	r2, [r7, #23]
 8005588:	00d2      	lsls	r2, r2, #3
 800558a:	f002 0218 	and.w	r2, r2, #24
 800558e:	7df9      	ldrb	r1, [r7, #23]
 8005590:	0949      	lsrs	r1, r1, #5
 8005592:	b2c9      	uxtb	r1, r1
 8005594:	440a      	add	r2, r1
 8005596:	3201      	adds	r2, #1
 8005598:	fb02 f303 	mul.w	r3, r2, r3
 800559c:	461a      	mov	r2, r3
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80055a2:	2300      	movs	r3, #0
 80055a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80055a8:	e055      	b.n	8005656 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80055aa:	4b34      	ldr	r3, [pc, #208]	; (800567c <USER_SPI_ioctl+0x2dc>)
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	f003 0306 	and.w	r3, r3, #6
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d051      	beq.n	800565a <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80055b6:	f107 020c 	add.w	r2, r7, #12
 80055ba:	79fb      	ldrb	r3, [r7, #7]
 80055bc:	210b      	movs	r1, #11
 80055be:	4618      	mov	r0, r3
 80055c0:	f7ff feee 	bl	80053a0 <USER_SPI_ioctl>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d149      	bne.n	800565e <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80055ca:	7b3b      	ldrb	r3, [r7, #12]
 80055cc:	099b      	lsrs	r3, r3, #6
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d104      	bne.n	80055de <USER_SPI_ioctl+0x23e>
 80055d4:	7dbb      	ldrb	r3, [r7, #22]
 80055d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d041      	beq.n	8005662 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	623b      	str	r3, [r7, #32]
 80055e2:	6a3b      	ldr	r3, [r7, #32]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80055e8:	6a3b      	ldr	r3, [r7, #32]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80055ee:	4b23      	ldr	r3, [pc, #140]	; (800567c <USER_SPI_ioctl+0x2dc>)
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	f003 0308 	and.w	r3, r3, #8
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d105      	bne.n	8005606 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80055fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055fc:	025b      	lsls	r3, r3, #9
 80055fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8005600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005602:	025b      	lsls	r3, r3, #9
 8005604:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8005606:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005608:	2020      	movs	r0, #32
 800560a:	f7ff fc76 	bl	8004efa <send_cmd>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d128      	bne.n	8005666 <USER_SPI_ioctl+0x2c6>
 8005614:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005616:	2021      	movs	r0, #33	; 0x21
 8005618:	f7ff fc6f 	bl	8004efa <send_cmd>
 800561c:	4603      	mov	r3, r0
 800561e:	2b00      	cmp	r3, #0
 8005620:	d121      	bne.n	8005666 <USER_SPI_ioctl+0x2c6>
 8005622:	2100      	movs	r1, #0
 8005624:	2026      	movs	r0, #38	; 0x26
 8005626:	f7ff fc68 	bl	8004efa <send_cmd>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d11a      	bne.n	8005666 <USER_SPI_ioctl+0x2c6>
 8005630:	f247 5030 	movw	r0, #30000	; 0x7530
 8005634:	f7ff fbbb 	bl	8004dae <wait_ready>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d013      	beq.n	8005666 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800563e:	2300      	movs	r3, #0
 8005640:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8005644:	e00f      	b.n	8005666 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8005646:	2304      	movs	r3, #4
 8005648:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800564c:	e00c      	b.n	8005668 <USER_SPI_ioctl+0x2c8>
		break;
 800564e:	bf00      	nop
 8005650:	e00a      	b.n	8005668 <USER_SPI_ioctl+0x2c8>
		break;
 8005652:	bf00      	nop
 8005654:	e008      	b.n	8005668 <USER_SPI_ioctl+0x2c8>
		break;
 8005656:	bf00      	nop
 8005658:	e006      	b.n	8005668 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800565a:	bf00      	nop
 800565c:	e004      	b.n	8005668 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800565e:	bf00      	nop
 8005660:	e002      	b.n	8005668 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8005662:	bf00      	nop
 8005664:	e000      	b.n	8005668 <USER_SPI_ioctl+0x2c8>
		break;
 8005666:	bf00      	nop
	}

	despiselect();
 8005668:	f7ff fbc4 	bl	8004df4 <despiselect>

	return res;
 800566c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8005670:	4618      	mov	r0, r3
 8005672:	3730      	adds	r7, #48	; 0x30
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}
 8005678:	20000020 	.word	0x20000020
 800567c:	200001ac 	.word	0x200001ac

08005680 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	4603      	mov	r3, r0
 8005688:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800568a:	79fb      	ldrb	r3, [r7, #7]
 800568c:	4a08      	ldr	r2, [pc, #32]	; (80056b0 <disk_status+0x30>)
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	4413      	add	r3, r2
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	79fa      	ldrb	r2, [r7, #7]
 8005698:	4905      	ldr	r1, [pc, #20]	; (80056b0 <disk_status+0x30>)
 800569a:	440a      	add	r2, r1
 800569c:	7a12      	ldrb	r2, [r2, #8]
 800569e:	4610      	mov	r0, r2
 80056a0:	4798      	blx	r3
 80056a2:	4603      	mov	r3, r0
 80056a4:	73fb      	strb	r3, [r7, #15]
  return stat;
 80056a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3710      	adds	r7, #16
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	200001d8 	.word	0x200001d8

080056b4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	4603      	mov	r3, r0
 80056bc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80056be:	2300      	movs	r3, #0
 80056c0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80056c2:	79fb      	ldrb	r3, [r7, #7]
 80056c4:	4a0d      	ldr	r2, [pc, #52]	; (80056fc <disk_initialize+0x48>)
 80056c6:	5cd3      	ldrb	r3, [r2, r3]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d111      	bne.n	80056f0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80056cc:	79fb      	ldrb	r3, [r7, #7]
 80056ce:	4a0b      	ldr	r2, [pc, #44]	; (80056fc <disk_initialize+0x48>)
 80056d0:	2101      	movs	r1, #1
 80056d2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80056d4:	79fb      	ldrb	r3, [r7, #7]
 80056d6:	4a09      	ldr	r2, [pc, #36]	; (80056fc <disk_initialize+0x48>)
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	4413      	add	r3, r2
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	79fa      	ldrb	r2, [r7, #7]
 80056e2:	4906      	ldr	r1, [pc, #24]	; (80056fc <disk_initialize+0x48>)
 80056e4:	440a      	add	r2, r1
 80056e6:	7a12      	ldrb	r2, [r2, #8]
 80056e8:	4610      	mov	r0, r2
 80056ea:	4798      	blx	r3
 80056ec:	4603      	mov	r3, r0
 80056ee:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80056f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3710      	adds	r7, #16
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	200001d8 	.word	0x200001d8

08005700 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8005700:	b590      	push	{r4, r7, lr}
 8005702:	b087      	sub	sp, #28
 8005704:	af00      	add	r7, sp, #0
 8005706:	60b9      	str	r1, [r7, #8]
 8005708:	607a      	str	r2, [r7, #4]
 800570a:	603b      	str	r3, [r7, #0]
 800570c:	4603      	mov	r3, r0
 800570e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8005710:	7bfb      	ldrb	r3, [r7, #15]
 8005712:	4a0a      	ldr	r2, [pc, #40]	; (800573c <disk_read+0x3c>)
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	4413      	add	r3, r2
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	689c      	ldr	r4, [r3, #8]
 800571c:	7bfb      	ldrb	r3, [r7, #15]
 800571e:	4a07      	ldr	r2, [pc, #28]	; (800573c <disk_read+0x3c>)
 8005720:	4413      	add	r3, r2
 8005722:	7a18      	ldrb	r0, [r3, #8]
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	68b9      	ldr	r1, [r7, #8]
 800572a:	47a0      	blx	r4
 800572c:	4603      	mov	r3, r0
 800572e:	75fb      	strb	r3, [r7, #23]
  return res;
 8005730:	7dfb      	ldrb	r3, [r7, #23]
}
 8005732:	4618      	mov	r0, r3
 8005734:	371c      	adds	r7, #28
 8005736:	46bd      	mov	sp, r7
 8005738:	bd90      	pop	{r4, r7, pc}
 800573a:	bf00      	nop
 800573c:	200001d8 	.word	0x200001d8

08005740 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005740:	b590      	push	{r4, r7, lr}
 8005742:	b087      	sub	sp, #28
 8005744:	af00      	add	r7, sp, #0
 8005746:	60b9      	str	r1, [r7, #8]
 8005748:	607a      	str	r2, [r7, #4]
 800574a:	603b      	str	r3, [r7, #0]
 800574c:	4603      	mov	r3, r0
 800574e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005750:	7bfb      	ldrb	r3, [r7, #15]
 8005752:	4a0a      	ldr	r2, [pc, #40]	; (800577c <disk_write+0x3c>)
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4413      	add	r3, r2
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	68dc      	ldr	r4, [r3, #12]
 800575c:	7bfb      	ldrb	r3, [r7, #15]
 800575e:	4a07      	ldr	r2, [pc, #28]	; (800577c <disk_write+0x3c>)
 8005760:	4413      	add	r3, r2
 8005762:	7a18      	ldrb	r0, [r3, #8]
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	68b9      	ldr	r1, [r7, #8]
 800576a:	47a0      	blx	r4
 800576c:	4603      	mov	r3, r0
 800576e:	75fb      	strb	r3, [r7, #23]
  return res;
 8005770:	7dfb      	ldrb	r3, [r7, #23]
}
 8005772:	4618      	mov	r0, r3
 8005774:	371c      	adds	r7, #28
 8005776:	46bd      	mov	sp, r7
 8005778:	bd90      	pop	{r4, r7, pc}
 800577a:	bf00      	nop
 800577c:	200001d8 	.word	0x200001d8

08005780 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	4603      	mov	r3, r0
 8005788:	603a      	str	r2, [r7, #0]
 800578a:	71fb      	strb	r3, [r7, #7]
 800578c:	460b      	mov	r3, r1
 800578e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005790:	79fb      	ldrb	r3, [r7, #7]
 8005792:	4a09      	ldr	r2, [pc, #36]	; (80057b8 <disk_ioctl+0x38>)
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	4413      	add	r3, r2
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	691b      	ldr	r3, [r3, #16]
 800579c:	79fa      	ldrb	r2, [r7, #7]
 800579e:	4906      	ldr	r1, [pc, #24]	; (80057b8 <disk_ioctl+0x38>)
 80057a0:	440a      	add	r2, r1
 80057a2:	7a10      	ldrb	r0, [r2, #8]
 80057a4:	79b9      	ldrb	r1, [r7, #6]
 80057a6:	683a      	ldr	r2, [r7, #0]
 80057a8:	4798      	blx	r3
 80057aa:	4603      	mov	r3, r0
 80057ac:	73fb      	strb	r3, [r7, #15]
  return res;
 80057ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3710      	adds	r7, #16
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	200001d8 	.word	0x200001d8

080057bc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80057bc:	b480      	push	{r7}
 80057be:	b085      	sub	sp, #20
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	3301      	adds	r3, #1
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80057cc:	89fb      	ldrh	r3, [r7, #14]
 80057ce:	021b      	lsls	r3, r3, #8
 80057d0:	b21a      	sxth	r2, r3
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	b21b      	sxth	r3, r3
 80057d8:	4313      	orrs	r3, r2
 80057da:	b21b      	sxth	r3, r3
 80057dc:	81fb      	strh	r3, [r7, #14]
	return rv;
 80057de:	89fb      	ldrh	r3, [r7, #14]
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3714      	adds	r7, #20
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80057ec:	b480      	push	{r7}
 80057ee:	b085      	sub	sp, #20
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	3303      	adds	r3, #3
 80057f8:	781b      	ldrb	r3, [r3, #0]
 80057fa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	021b      	lsls	r3, r3, #8
 8005800:	687a      	ldr	r2, [r7, #4]
 8005802:	3202      	adds	r2, #2
 8005804:	7812      	ldrb	r2, [r2, #0]
 8005806:	4313      	orrs	r3, r2
 8005808:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	021b      	lsls	r3, r3, #8
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	3201      	adds	r2, #1
 8005812:	7812      	ldrb	r2, [r2, #0]
 8005814:	4313      	orrs	r3, r2
 8005816:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	021b      	lsls	r3, r3, #8
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	7812      	ldrb	r2, [r2, #0]
 8005820:	4313      	orrs	r3, r2
 8005822:	60fb      	str	r3, [r7, #12]
	return rv;
 8005824:	68fb      	ldr	r3, [r7, #12]
}
 8005826:	4618      	mov	r0, r3
 8005828:	3714      	adds	r7, #20
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr

08005832 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005832:	b480      	push	{r7}
 8005834:	b083      	sub	sp, #12
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
 800583a:	460b      	mov	r3, r1
 800583c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	1c5a      	adds	r2, r3, #1
 8005842:	607a      	str	r2, [r7, #4]
 8005844:	887a      	ldrh	r2, [r7, #2]
 8005846:	b2d2      	uxtb	r2, r2
 8005848:	701a      	strb	r2, [r3, #0]
 800584a:	887b      	ldrh	r3, [r7, #2]
 800584c:	0a1b      	lsrs	r3, r3, #8
 800584e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	1c5a      	adds	r2, r3, #1
 8005854:	607a      	str	r2, [r7, #4]
 8005856:	887a      	ldrh	r2, [r7, #2]
 8005858:	b2d2      	uxtb	r2, r2
 800585a:	701a      	strb	r2, [r3, #0]
}
 800585c:	bf00      	nop
 800585e:	370c      	adds	r7, #12
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	1c5a      	adds	r2, r3, #1
 8005876:	607a      	str	r2, [r7, #4]
 8005878:	683a      	ldr	r2, [r7, #0]
 800587a:	b2d2      	uxtb	r2, r2
 800587c:	701a      	strb	r2, [r3, #0]
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	0a1b      	lsrs	r3, r3, #8
 8005882:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	1c5a      	adds	r2, r3, #1
 8005888:	607a      	str	r2, [r7, #4]
 800588a:	683a      	ldr	r2, [r7, #0]
 800588c:	b2d2      	uxtb	r2, r2
 800588e:	701a      	strb	r2, [r3, #0]
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	0a1b      	lsrs	r3, r3, #8
 8005894:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	1c5a      	adds	r2, r3, #1
 800589a:	607a      	str	r2, [r7, #4]
 800589c:	683a      	ldr	r2, [r7, #0]
 800589e:	b2d2      	uxtb	r2, r2
 80058a0:	701a      	strb	r2, [r3, #0]
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	0a1b      	lsrs	r3, r3, #8
 80058a6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	1c5a      	adds	r2, r3, #1
 80058ac:	607a      	str	r2, [r7, #4]
 80058ae:	683a      	ldr	r2, [r7, #0]
 80058b0:	b2d2      	uxtb	r2, r2
 80058b2:	701a      	strb	r2, [r3, #0]
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058be:	4770      	bx	lr

080058c0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80058c0:	b480      	push	{r7}
 80058c2:	b087      	sub	sp, #28
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00d      	beq.n	80058f6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80058da:	693a      	ldr	r2, [r7, #16]
 80058dc:	1c53      	adds	r3, r2, #1
 80058de:	613b      	str	r3, [r7, #16]
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	1c59      	adds	r1, r3, #1
 80058e4:	6179      	str	r1, [r7, #20]
 80058e6:	7812      	ldrb	r2, [r2, #0]
 80058e8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	3b01      	subs	r3, #1
 80058ee:	607b      	str	r3, [r7, #4]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d1f1      	bne.n	80058da <mem_cpy+0x1a>
	}
}
 80058f6:	bf00      	nop
 80058f8:	371c      	adds	r7, #28
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr

08005902 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8005902:	b480      	push	{r7}
 8005904:	b087      	sub	sp, #28
 8005906:	af00      	add	r7, sp, #0
 8005908:	60f8      	str	r0, [r7, #12]
 800590a:	60b9      	str	r1, [r7, #8]
 800590c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	1c5a      	adds	r2, r3, #1
 8005916:	617a      	str	r2, [r7, #20]
 8005918:	68ba      	ldr	r2, [r7, #8]
 800591a:	b2d2      	uxtb	r2, r2
 800591c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	3b01      	subs	r3, #1
 8005922:	607b      	str	r3, [r7, #4]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d1f3      	bne.n	8005912 <mem_set+0x10>
}
 800592a:	bf00      	nop
 800592c:	bf00      	nop
 800592e:	371c      	adds	r7, #28
 8005930:	46bd      	mov	sp, r7
 8005932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005936:	4770      	bx	lr

08005938 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005938:	b480      	push	{r7}
 800593a:	b089      	sub	sp, #36	; 0x24
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	61fb      	str	r3, [r7, #28]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800594c:	2300      	movs	r3, #0
 800594e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	1c5a      	adds	r2, r3, #1
 8005954:	61fa      	str	r2, [r7, #28]
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	4619      	mov	r1, r3
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	1c5a      	adds	r2, r3, #1
 800595e:	61ba      	str	r2, [r7, #24]
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	1acb      	subs	r3, r1, r3
 8005964:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	3b01      	subs	r3, #1
 800596a:	607b      	str	r3, [r7, #4]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d002      	beq.n	8005978 <mem_cmp+0x40>
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d0eb      	beq.n	8005950 <mem_cmp+0x18>

	return r;
 8005978:	697b      	ldr	r3, [r7, #20]
}
 800597a:	4618      	mov	r0, r3
 800597c:	3724      	adds	r7, #36	; 0x24
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr

08005986 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8005986:	b480      	push	{r7}
 8005988:	b083      	sub	sp, #12
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
 800598e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005990:	e002      	b.n	8005998 <chk_chr+0x12>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	3301      	adds	r3, #1
 8005996:	607b      	str	r3, [r7, #4]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d005      	beq.n	80059ac <chk_chr+0x26>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	461a      	mov	r2, r3
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d1f2      	bne.n	8005992 <chk_chr+0xc>
	return *str;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	781b      	ldrb	r3, [r3, #0]
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	370c      	adds	r7, #12
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr

080059bc <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b082      	sub	sp, #8
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d009      	beq.n	80059de <lock_fs+0x22>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	4618      	mov	r0, r3
 80059d0:	f002 f8e8 	bl	8007ba4 <ff_req_grant>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d001      	beq.n	80059de <lock_fs+0x22>
 80059da:	2301      	movs	r3, #1
 80059dc:	e000      	b.n	80059e0 <lock_fs+0x24>
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3708      	adds	r7, #8
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b082      	sub	sp, #8
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	460b      	mov	r3, r1
 80059f2:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00d      	beq.n	8005a16 <unlock_fs+0x2e>
 80059fa:	78fb      	ldrb	r3, [r7, #3]
 80059fc:	2b0c      	cmp	r3, #12
 80059fe:	d00a      	beq.n	8005a16 <unlock_fs+0x2e>
 8005a00:	78fb      	ldrb	r3, [r7, #3]
 8005a02:	2b0b      	cmp	r3, #11
 8005a04:	d007      	beq.n	8005a16 <unlock_fs+0x2e>
 8005a06:	78fb      	ldrb	r3, [r7, #3]
 8005a08:	2b0f      	cmp	r3, #15
 8005a0a:	d004      	beq.n	8005a16 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	4618      	mov	r0, r3
 8005a12:	f002 f8dc 	bl	8007bce <ff_rel_grant>
	}
}
 8005a16:	bf00      	nop
 8005a18:	3708      	adds	r7, #8
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
	...

08005a20 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b085      	sub	sp, #20
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	60bb      	str	r3, [r7, #8]
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	60fb      	str	r3, [r7, #12]
 8005a32:	e029      	b.n	8005a88 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8005a34:	4a27      	ldr	r2, [pc, #156]	; (8005ad4 <chk_lock+0xb4>)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	011b      	lsls	r3, r3, #4
 8005a3a:	4413      	add	r3, r2
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d01d      	beq.n	8005a7e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005a42:	4a24      	ldr	r2, [pc, #144]	; (8005ad4 <chk_lock+0xb4>)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	011b      	lsls	r3, r3, #4
 8005a48:	4413      	add	r3, r2
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d116      	bne.n	8005a82 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8005a54:	4a1f      	ldr	r2, [pc, #124]	; (8005ad4 <chk_lock+0xb4>)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	011b      	lsls	r3, r3, #4
 8005a5a:	4413      	add	r3, r2
 8005a5c:	3304      	adds	r3, #4
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d10c      	bne.n	8005a82 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005a68:	4a1a      	ldr	r2, [pc, #104]	; (8005ad4 <chk_lock+0xb4>)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	011b      	lsls	r3, r3, #4
 8005a6e:	4413      	add	r3, r2
 8005a70:	3308      	adds	r3, #8
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d102      	bne.n	8005a82 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8005a7c:	e007      	b.n	8005a8e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	3301      	adds	r3, #1
 8005a86:	60fb      	str	r3, [r7, #12]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d9d2      	bls.n	8005a34 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d109      	bne.n	8005aa8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d102      	bne.n	8005aa0 <chk_lock+0x80>
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	2b02      	cmp	r3, #2
 8005a9e:	d101      	bne.n	8005aa4 <chk_lock+0x84>
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	e010      	b.n	8005ac6 <chk_lock+0xa6>
 8005aa4:	2312      	movs	r3, #18
 8005aa6:	e00e      	b.n	8005ac6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d108      	bne.n	8005ac0 <chk_lock+0xa0>
 8005aae:	4a09      	ldr	r2, [pc, #36]	; (8005ad4 <chk_lock+0xb4>)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	011b      	lsls	r3, r3, #4
 8005ab4:	4413      	add	r3, r2
 8005ab6:	330c      	adds	r3, #12
 8005ab8:	881b      	ldrh	r3, [r3, #0]
 8005aba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005abe:	d101      	bne.n	8005ac4 <chk_lock+0xa4>
 8005ac0:	2310      	movs	r3, #16
 8005ac2:	e000      	b.n	8005ac6 <chk_lock+0xa6>
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	200001b8 	.word	0x200001b8

08005ad8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	607b      	str	r3, [r7, #4]
 8005ae2:	e002      	b.n	8005aea <enq_lock+0x12>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	3301      	adds	r3, #1
 8005ae8:	607b      	str	r3, [r7, #4]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d806      	bhi.n	8005afe <enq_lock+0x26>
 8005af0:	4a09      	ldr	r2, [pc, #36]	; (8005b18 <enq_lock+0x40>)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	011b      	lsls	r3, r3, #4
 8005af6:	4413      	add	r3, r2
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d1f2      	bne.n	8005ae4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2b02      	cmp	r3, #2
 8005b02:	bf14      	ite	ne
 8005b04:	2301      	movne	r3, #1
 8005b06:	2300      	moveq	r3, #0
 8005b08:	b2db      	uxtb	r3, r3
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	370c      	adds	r7, #12
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	200001b8 	.word	0x200001b8

08005b1c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b085      	sub	sp, #20
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005b26:	2300      	movs	r3, #0
 8005b28:	60fb      	str	r3, [r7, #12]
 8005b2a:	e01f      	b.n	8005b6c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8005b2c:	4a41      	ldr	r2, [pc, #260]	; (8005c34 <inc_lock+0x118>)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	011b      	lsls	r3, r3, #4
 8005b32:	4413      	add	r3, r2
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d113      	bne.n	8005b66 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8005b3e:	4a3d      	ldr	r2, [pc, #244]	; (8005c34 <inc_lock+0x118>)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	011b      	lsls	r3, r3, #4
 8005b44:	4413      	add	r3, r2
 8005b46:	3304      	adds	r3, #4
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d109      	bne.n	8005b66 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8005b52:	4a38      	ldr	r2, [pc, #224]	; (8005c34 <inc_lock+0x118>)
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	011b      	lsls	r3, r3, #4
 8005b58:	4413      	add	r3, r2
 8005b5a:	3308      	adds	r3, #8
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d006      	beq.n	8005b74 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	3301      	adds	r3, #1
 8005b6a:	60fb      	str	r3, [r7, #12]
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d9dc      	bls.n	8005b2c <inc_lock+0x10>
 8005b72:	e000      	b.n	8005b76 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8005b74:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2b02      	cmp	r3, #2
 8005b7a:	d132      	bne.n	8005be2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	60fb      	str	r3, [r7, #12]
 8005b80:	e002      	b.n	8005b88 <inc_lock+0x6c>
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	3301      	adds	r3, #1
 8005b86:	60fb      	str	r3, [r7, #12]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d806      	bhi.n	8005b9c <inc_lock+0x80>
 8005b8e:	4a29      	ldr	r2, [pc, #164]	; (8005c34 <inc_lock+0x118>)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	011b      	lsls	r3, r3, #4
 8005b94:	4413      	add	r3, r2
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d1f2      	bne.n	8005b82 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2b02      	cmp	r3, #2
 8005ba0:	d101      	bne.n	8005ba6 <inc_lock+0x8a>
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	e040      	b.n	8005c28 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	4922      	ldr	r1, [pc, #136]	; (8005c34 <inc_lock+0x118>)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	011b      	lsls	r3, r3, #4
 8005bb0:	440b      	add	r3, r1
 8005bb2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	689a      	ldr	r2, [r3, #8]
 8005bb8:	491e      	ldr	r1, [pc, #120]	; (8005c34 <inc_lock+0x118>)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	011b      	lsls	r3, r3, #4
 8005bbe:	440b      	add	r3, r1
 8005bc0:	3304      	adds	r3, #4
 8005bc2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	695a      	ldr	r2, [r3, #20]
 8005bc8:	491a      	ldr	r1, [pc, #104]	; (8005c34 <inc_lock+0x118>)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	011b      	lsls	r3, r3, #4
 8005bce:	440b      	add	r3, r1
 8005bd0:	3308      	adds	r3, #8
 8005bd2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005bd4:	4a17      	ldr	r2, [pc, #92]	; (8005c34 <inc_lock+0x118>)
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	011b      	lsls	r3, r3, #4
 8005bda:	4413      	add	r3, r2
 8005bdc:	330c      	adds	r3, #12
 8005bde:	2200      	movs	r2, #0
 8005be0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d009      	beq.n	8005bfc <inc_lock+0xe0>
 8005be8:	4a12      	ldr	r2, [pc, #72]	; (8005c34 <inc_lock+0x118>)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	011b      	lsls	r3, r3, #4
 8005bee:	4413      	add	r3, r2
 8005bf0:	330c      	adds	r3, #12
 8005bf2:	881b      	ldrh	r3, [r3, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d001      	beq.n	8005bfc <inc_lock+0xe0>
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	e015      	b.n	8005c28 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d108      	bne.n	8005c14 <inc_lock+0xf8>
 8005c02:	4a0c      	ldr	r2, [pc, #48]	; (8005c34 <inc_lock+0x118>)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	011b      	lsls	r3, r3, #4
 8005c08:	4413      	add	r3, r2
 8005c0a:	330c      	adds	r3, #12
 8005c0c:	881b      	ldrh	r3, [r3, #0]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	b29a      	uxth	r2, r3
 8005c12:	e001      	b.n	8005c18 <inc_lock+0xfc>
 8005c14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005c18:	4906      	ldr	r1, [pc, #24]	; (8005c34 <inc_lock+0x118>)
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	011b      	lsls	r3, r3, #4
 8005c1e:	440b      	add	r3, r1
 8005c20:	330c      	adds	r3, #12
 8005c22:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	3301      	adds	r3, #1
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3714      	adds	r7, #20
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr
 8005c34:	200001b8 	.word	0x200001b8

08005c38 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b085      	sub	sp, #20
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	3b01      	subs	r3, #1
 8005c44:	607b      	str	r3, [r7, #4]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d825      	bhi.n	8005c98 <dec_lock+0x60>
		n = Files[i].ctr;
 8005c4c:	4a17      	ldr	r2, [pc, #92]	; (8005cac <dec_lock+0x74>)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	011b      	lsls	r3, r3, #4
 8005c52:	4413      	add	r3, r2
 8005c54:	330c      	adds	r3, #12
 8005c56:	881b      	ldrh	r3, [r3, #0]
 8005c58:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005c5a:	89fb      	ldrh	r3, [r7, #14]
 8005c5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c60:	d101      	bne.n	8005c66 <dec_lock+0x2e>
 8005c62:	2300      	movs	r3, #0
 8005c64:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005c66:	89fb      	ldrh	r3, [r7, #14]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d002      	beq.n	8005c72 <dec_lock+0x3a>
 8005c6c:	89fb      	ldrh	r3, [r7, #14]
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8005c72:	4a0e      	ldr	r2, [pc, #56]	; (8005cac <dec_lock+0x74>)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	011b      	lsls	r3, r3, #4
 8005c78:	4413      	add	r3, r2
 8005c7a:	330c      	adds	r3, #12
 8005c7c:	89fa      	ldrh	r2, [r7, #14]
 8005c7e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005c80:	89fb      	ldrh	r3, [r7, #14]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d105      	bne.n	8005c92 <dec_lock+0x5a>
 8005c86:	4a09      	ldr	r2, [pc, #36]	; (8005cac <dec_lock+0x74>)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	011b      	lsls	r3, r3, #4
 8005c8c:	4413      	add	r3, r2
 8005c8e:	2200      	movs	r2, #0
 8005c90:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005c92:	2300      	movs	r3, #0
 8005c94:	737b      	strb	r3, [r7, #13]
 8005c96:	e001      	b.n	8005c9c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005c98:	2302      	movs	r3, #2
 8005c9a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8005c9c:	7b7b      	ldrb	r3, [r7, #13]
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3714      	adds	r7, #20
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr
 8005caa:	bf00      	nop
 8005cac:	200001b8 	.word	0x200001b8

08005cb0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b085      	sub	sp, #20
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005cb8:	2300      	movs	r3, #0
 8005cba:	60fb      	str	r3, [r7, #12]
 8005cbc:	e010      	b.n	8005ce0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005cbe:	4a0d      	ldr	r2, [pc, #52]	; (8005cf4 <clear_lock+0x44>)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	011b      	lsls	r3, r3, #4
 8005cc4:	4413      	add	r3, r2
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d105      	bne.n	8005cda <clear_lock+0x2a>
 8005cce:	4a09      	ldr	r2, [pc, #36]	; (8005cf4 <clear_lock+0x44>)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	011b      	lsls	r3, r3, #4
 8005cd4:	4413      	add	r3, r2
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	3301      	adds	r3, #1
 8005cde:	60fb      	str	r3, [r7, #12]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d9eb      	bls.n	8005cbe <clear_lock+0xe>
	}
}
 8005ce6:	bf00      	nop
 8005ce8:	bf00      	nop
 8005cea:	3714      	adds	r7, #20
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr
 8005cf4:	200001b8 	.word	0x200001b8

08005cf8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b086      	sub	sp, #24
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005d00:	2300      	movs	r3, #0
 8005d02:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	78db      	ldrb	r3, [r3, #3]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d034      	beq.n	8005d76 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d10:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	7858      	ldrb	r0, [r3, #1]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	f7ff fd0e 	bl	8005740 <disk_write>
 8005d24:	4603      	mov	r3, r0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d002      	beq.n	8005d30 <sync_window+0x38>
			res = FR_DISK_ERR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	73fb      	strb	r3, [r7, #15]
 8005d2e:	e022      	b.n	8005d76 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3a:	697a      	ldr	r2, [r7, #20]
 8005d3c:	1ad2      	subs	r2, r2, r3
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d217      	bcs.n	8005d76 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	789b      	ldrb	r3, [r3, #2]
 8005d4a:	613b      	str	r3, [r7, #16]
 8005d4c:	e010      	b.n	8005d70 <sync_window+0x78>
					wsect += fs->fsize;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	4413      	add	r3, r2
 8005d56:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	7858      	ldrb	r0, [r3, #1]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8005d62:	2301      	movs	r3, #1
 8005d64:	697a      	ldr	r2, [r7, #20]
 8005d66:	f7ff fceb 	bl	8005740 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	3b01      	subs	r3, #1
 8005d6e:	613b      	str	r3, [r7, #16]
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d8eb      	bhi.n	8005d4e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8005d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3718      	adds	r7, #24
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
 8005d88:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d92:	683a      	ldr	r2, [r7, #0]
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d01b      	beq.n	8005dd0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f7ff ffad 	bl	8005cf8 <sync_window>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005da2:	7bfb      	ldrb	r3, [r7, #15]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d113      	bne.n	8005dd0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	7858      	ldrb	r0, [r3, #1]
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8005db2:	2301      	movs	r3, #1
 8005db4:	683a      	ldr	r2, [r7, #0]
 8005db6:	f7ff fca3 	bl	8005700 <disk_read>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d004      	beq.n	8005dca <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005dc0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005dc4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8005dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3710      	adds	r7, #16
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}
	...

08005ddc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b084      	sub	sp, #16
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f7ff ff87 	bl	8005cf8 <sync_window>
 8005dea:	4603      	mov	r3, r0
 8005dec:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8005dee:	7bfb      	ldrb	r3, [r7, #15]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d158      	bne.n	8005ea6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	2b03      	cmp	r3, #3
 8005dfa:	d148      	bne.n	8005e8e <sync_fs+0xb2>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	791b      	ldrb	r3, [r3, #4]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d144      	bne.n	8005e8e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	3334      	adds	r3, #52	; 0x34
 8005e08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e0c:	2100      	movs	r1, #0
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7ff fd77 	bl	8005902 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	3334      	adds	r3, #52	; 0x34
 8005e18:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005e1c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8005e20:	4618      	mov	r0, r3
 8005e22:	f7ff fd06 	bl	8005832 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	3334      	adds	r3, #52	; 0x34
 8005e2a:	4921      	ldr	r1, [pc, #132]	; (8005eb0 <sync_fs+0xd4>)
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f7ff fd1b 	bl	8005868 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	3334      	adds	r3, #52	; 0x34
 8005e36:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8005e3a:	491e      	ldr	r1, [pc, #120]	; (8005eb4 <sync_fs+0xd8>)
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f7ff fd13 	bl	8005868 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	3334      	adds	r3, #52	; 0x34
 8005e46:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	695b      	ldr	r3, [r3, #20]
 8005e4e:	4619      	mov	r1, r3
 8005e50:	4610      	mov	r0, r2
 8005e52:	f7ff fd09 	bl	8005868 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	3334      	adds	r3, #52	; 0x34
 8005e5a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	4619      	mov	r1, r3
 8005e64:	4610      	mov	r0, r2
 8005e66:	f7ff fcff 	bl	8005868 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	1c5a      	adds	r2, r3, #1
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	7858      	ldrb	r0, [r3, #1]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e82:	2301      	movs	r3, #1
 8005e84:	f7ff fc5c 	bl	8005740 <disk_write>
			fs->fsi_flag = 0;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	785b      	ldrb	r3, [r3, #1]
 8005e92:	2200      	movs	r2, #0
 8005e94:	2100      	movs	r1, #0
 8005e96:	4618      	mov	r0, r3
 8005e98:	f7ff fc72 	bl	8005780 <disk_ioctl>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d001      	beq.n	8005ea6 <sync_fs+0xca>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3710      	adds	r7, #16
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	41615252 	.word	0x41615252
 8005eb4:	61417272 	.word	0x61417272

08005eb8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	3b02      	subs	r3, #2
 8005ec6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	699b      	ldr	r3, [r3, #24]
 8005ecc:	3b02      	subs	r3, #2
 8005ece:	683a      	ldr	r2, [r7, #0]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d301      	bcc.n	8005ed8 <clust2sect+0x20>
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	e008      	b.n	8005eea <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	895b      	ldrh	r3, [r3, #10]
 8005edc:	461a      	mov	r2, r3
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	fb03 f202 	mul.w	r2, r3, r2
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee8:	4413      	add	r3, r2
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	370c      	adds	r7, #12
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr

08005ef6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005ef6:	b580      	push	{r7, lr}
 8005ef8:	b086      	sub	sp, #24
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
 8005efe:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d904      	bls.n	8005f16 <get_fat+0x20>
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	699b      	ldr	r3, [r3, #24]
 8005f10:	683a      	ldr	r2, [r7, #0]
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d302      	bcc.n	8005f1c <get_fat+0x26>
		val = 1;	/* Internal error */
 8005f16:	2301      	movs	r3, #1
 8005f18:	617b      	str	r3, [r7, #20]
 8005f1a:	e08f      	b.n	800603c <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005f1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f20:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	781b      	ldrb	r3, [r3, #0]
 8005f26:	2b03      	cmp	r3, #3
 8005f28:	d062      	beq.n	8005ff0 <get_fat+0xfa>
 8005f2a:	2b03      	cmp	r3, #3
 8005f2c:	dc7c      	bgt.n	8006028 <get_fat+0x132>
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d002      	beq.n	8005f38 <get_fat+0x42>
 8005f32:	2b02      	cmp	r3, #2
 8005f34:	d042      	beq.n	8005fbc <get_fat+0xc6>
 8005f36:	e077      	b.n	8006028 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	60fb      	str	r3, [r7, #12]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	085b      	lsrs	r3, r3, #1
 8005f40:	68fa      	ldr	r2, [r7, #12]
 8005f42:	4413      	add	r3, r2
 8005f44:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	0a5b      	lsrs	r3, r3, #9
 8005f4e:	4413      	add	r3, r2
 8005f50:	4619      	mov	r1, r3
 8005f52:	6938      	ldr	r0, [r7, #16]
 8005f54:	f7ff ff14 	bl	8005d80 <move_window>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d167      	bne.n	800602e <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	60fa      	str	r2, [r7, #12]
 8005f64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f68:	693a      	ldr	r2, [r7, #16]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005f70:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	0a5b      	lsrs	r3, r3, #9
 8005f7a:	4413      	add	r3, r2
 8005f7c:	4619      	mov	r1, r3
 8005f7e:	6938      	ldr	r0, [r7, #16]
 8005f80:	f7ff fefe 	bl	8005d80 <move_window>
 8005f84:	4603      	mov	r3, r0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d153      	bne.n	8006032 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f90:	693a      	ldr	r2, [r7, #16]
 8005f92:	4413      	add	r3, r2
 8005f94:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005f98:	021b      	lsls	r3, r3, #8
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	f003 0301 	and.w	r3, r3, #1
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d002      	beq.n	8005fb2 <get_fat+0xbc>
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	091b      	lsrs	r3, r3, #4
 8005fb0:	e002      	b.n	8005fb8 <get_fat+0xc2>
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fb8:	617b      	str	r3, [r7, #20]
			break;
 8005fba:	e03f      	b.n	800603c <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005fbc:	693b      	ldr	r3, [r7, #16]
 8005fbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	0a1b      	lsrs	r3, r3, #8
 8005fc4:	4413      	add	r3, r2
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	6938      	ldr	r0, [r7, #16]
 8005fca:	f7ff fed9 	bl	8005d80 <move_window>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d130      	bne.n	8006036 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	005b      	lsls	r3, r3, #1
 8005fde:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8005fe2:	4413      	add	r3, r2
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f7ff fbe9 	bl	80057bc <ld_word>
 8005fea:	4603      	mov	r3, r0
 8005fec:	617b      	str	r3, [r7, #20]
			break;
 8005fee:	e025      	b.n	800603c <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	09db      	lsrs	r3, r3, #7
 8005ff8:	4413      	add	r3, r2
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	6938      	ldr	r0, [r7, #16]
 8005ffe:	f7ff febf 	bl	8005d80 <move_window>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d118      	bne.n	800603a <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8006016:	4413      	add	r3, r2
 8006018:	4618      	mov	r0, r3
 800601a:	f7ff fbe7 	bl	80057ec <ld_dword>
 800601e:	4603      	mov	r3, r0
 8006020:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006024:	617b      	str	r3, [r7, #20]
			break;
 8006026:	e009      	b.n	800603c <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8006028:	2301      	movs	r3, #1
 800602a:	617b      	str	r3, [r7, #20]
 800602c:	e006      	b.n	800603c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800602e:	bf00      	nop
 8006030:	e004      	b.n	800603c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8006032:	bf00      	nop
 8006034:	e002      	b.n	800603c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8006036:	bf00      	nop
 8006038:	e000      	b.n	800603c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800603a:	bf00      	nop
		}
	}

	return val;
 800603c:	697b      	ldr	r3, [r7, #20]
}
 800603e:	4618      	mov	r0, r3
 8006040:	3718      	adds	r7, #24
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}

08006046 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8006046:	b590      	push	{r4, r7, lr}
 8006048:	b089      	sub	sp, #36	; 0x24
 800604a:	af00      	add	r7, sp, #0
 800604c:	60f8      	str	r0, [r7, #12]
 800604e:	60b9      	str	r1, [r7, #8]
 8006050:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8006052:	2302      	movs	r3, #2
 8006054:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	2b01      	cmp	r3, #1
 800605a:	f240 80d2 	bls.w	8006202 <put_fat+0x1bc>
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	699b      	ldr	r3, [r3, #24]
 8006062:	68ba      	ldr	r2, [r7, #8]
 8006064:	429a      	cmp	r2, r3
 8006066:	f080 80cc 	bcs.w	8006202 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	2b03      	cmp	r3, #3
 8006070:	f000 8096 	beq.w	80061a0 <put_fat+0x15a>
 8006074:	2b03      	cmp	r3, #3
 8006076:	f300 80cd 	bgt.w	8006214 <put_fat+0x1ce>
 800607a:	2b01      	cmp	r3, #1
 800607c:	d002      	beq.n	8006084 <put_fat+0x3e>
 800607e:	2b02      	cmp	r3, #2
 8006080:	d06e      	beq.n	8006160 <put_fat+0x11a>
 8006082:	e0c7      	b.n	8006214 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	61bb      	str	r3, [r7, #24]
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	085b      	lsrs	r3, r3, #1
 800608c:	69ba      	ldr	r2, [r7, #24]
 800608e:	4413      	add	r3, r2
 8006090:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	0a5b      	lsrs	r3, r3, #9
 800609a:	4413      	add	r3, r2
 800609c:	4619      	mov	r1, r3
 800609e:	68f8      	ldr	r0, [r7, #12]
 80060a0:	f7ff fe6e 	bl	8005d80 <move_window>
 80060a4:	4603      	mov	r3, r0
 80060a6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80060a8:	7ffb      	ldrb	r3, [r7, #31]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	f040 80ab 	bne.w	8006206 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	1c59      	adds	r1, r3, #1
 80060ba:	61b9      	str	r1, [r7, #24]
 80060bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060c0:	4413      	add	r3, r2
 80060c2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	f003 0301 	and.w	r3, r3, #1
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d00d      	beq.n	80060ea <put_fat+0xa4>
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	781b      	ldrb	r3, [r3, #0]
 80060d2:	b25b      	sxtb	r3, r3
 80060d4:	f003 030f 	and.w	r3, r3, #15
 80060d8:	b25a      	sxtb	r2, r3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	011b      	lsls	r3, r3, #4
 80060e0:	b25b      	sxtb	r3, r3
 80060e2:	4313      	orrs	r3, r2
 80060e4:	b25b      	sxtb	r3, r3
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	e001      	b.n	80060ee <put_fat+0xa8>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	697a      	ldr	r2, [r7, #20]
 80060f0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2201      	movs	r2, #1
 80060f6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	0a5b      	lsrs	r3, r3, #9
 8006100:	4413      	add	r3, r2
 8006102:	4619      	mov	r1, r3
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f7ff fe3b 	bl	8005d80 <move_window>
 800610a:	4603      	mov	r3, r0
 800610c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800610e:	7ffb      	ldrb	r3, [r7, #31]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d17a      	bne.n	800620a <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006120:	4413      	add	r3, r2
 8006122:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	f003 0301 	and.w	r3, r3, #1
 800612a:	2b00      	cmp	r3, #0
 800612c:	d003      	beq.n	8006136 <put_fat+0xf0>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	091b      	lsrs	r3, r3, #4
 8006132:	b2db      	uxtb	r3, r3
 8006134:	e00e      	b.n	8006154 <put_fat+0x10e>
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	b25b      	sxtb	r3, r3
 800613c:	f023 030f 	bic.w	r3, r3, #15
 8006140:	b25a      	sxtb	r2, r3
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	0a1b      	lsrs	r3, r3, #8
 8006146:	b25b      	sxtb	r3, r3
 8006148:	f003 030f 	and.w	r3, r3, #15
 800614c:	b25b      	sxtb	r3, r3
 800614e:	4313      	orrs	r3, r2
 8006150:	b25b      	sxtb	r3, r3
 8006152:	b2db      	uxtb	r3, r3
 8006154:	697a      	ldr	r2, [r7, #20]
 8006156:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2201      	movs	r2, #1
 800615c:	70da      	strb	r2, [r3, #3]
			break;
 800615e:	e059      	b.n	8006214 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	0a1b      	lsrs	r3, r3, #8
 8006168:	4413      	add	r3, r2
 800616a:	4619      	mov	r1, r3
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	f7ff fe07 	bl	8005d80 <move_window>
 8006172:	4603      	mov	r3, r0
 8006174:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8006176:	7ffb      	ldrb	r3, [r7, #31]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d148      	bne.n	800620e <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	005b      	lsls	r3, r3, #1
 8006186:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800618a:	4413      	add	r3, r2
 800618c:	687a      	ldr	r2, [r7, #4]
 800618e:	b292      	uxth	r2, r2
 8006190:	4611      	mov	r1, r2
 8006192:	4618      	mov	r0, r3
 8006194:	f7ff fb4d 	bl	8005832 <st_word>
			fs->wflag = 1;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2201      	movs	r2, #1
 800619c:	70da      	strb	r2, [r3, #3]
			break;
 800619e:	e039      	b.n	8006214 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	09db      	lsrs	r3, r3, #7
 80061a8:	4413      	add	r3, r2
 80061aa:	4619      	mov	r1, r3
 80061ac:	68f8      	ldr	r0, [r7, #12]
 80061ae:	f7ff fde7 	bl	8005d80 <move_window>
 80061b2:	4603      	mov	r3, r0
 80061b4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80061b6:	7ffb      	ldrb	r3, [r7, #31]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d12a      	bne.n	8006212 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80061d0:	4413      	add	r3, r2
 80061d2:	4618      	mov	r0, r3
 80061d4:	f7ff fb0a 	bl	80057ec <ld_dword>
 80061d8:	4603      	mov	r3, r0
 80061da:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80061de:	4323      	orrs	r3, r4
 80061e0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80061f0:	4413      	add	r3, r2
 80061f2:	6879      	ldr	r1, [r7, #4]
 80061f4:	4618      	mov	r0, r3
 80061f6:	f7ff fb37 	bl	8005868 <st_dword>
			fs->wflag = 1;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2201      	movs	r2, #1
 80061fe:	70da      	strb	r2, [r3, #3]
			break;
 8006200:	e008      	b.n	8006214 <put_fat+0x1ce>
		}
	}
 8006202:	bf00      	nop
 8006204:	e006      	b.n	8006214 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006206:	bf00      	nop
 8006208:	e004      	b.n	8006214 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800620a:	bf00      	nop
 800620c:	e002      	b.n	8006214 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800620e:	bf00      	nop
 8006210:	e000      	b.n	8006214 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8006212:	bf00      	nop
	return res;
 8006214:	7ffb      	ldrb	r3, [r7, #31]
}
 8006216:	4618      	mov	r0, r3
 8006218:	3724      	adds	r7, #36	; 0x24
 800621a:	46bd      	mov	sp, r7
 800621c:	bd90      	pop	{r4, r7, pc}

0800621e <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800621e:	b580      	push	{r7, lr}
 8006220:	b088      	sub	sp, #32
 8006222:	af00      	add	r7, sp, #0
 8006224:	60f8      	str	r0, [r7, #12]
 8006226:	60b9      	str	r1, [r7, #8]
 8006228:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800622a:	2300      	movs	r3, #0
 800622c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	2b01      	cmp	r3, #1
 8006238:	d904      	bls.n	8006244 <remove_chain+0x26>
 800623a:	69bb      	ldr	r3, [r7, #24]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	429a      	cmp	r2, r3
 8006242:	d301      	bcc.n	8006248 <remove_chain+0x2a>
 8006244:	2302      	movs	r3, #2
 8006246:	e04b      	b.n	80062e0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d00c      	beq.n	8006268 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800624e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006252:	6879      	ldr	r1, [r7, #4]
 8006254:	69b8      	ldr	r0, [r7, #24]
 8006256:	f7ff fef6 	bl	8006046 <put_fat>
 800625a:	4603      	mov	r3, r0
 800625c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800625e:	7ffb      	ldrb	r3, [r7, #31]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d001      	beq.n	8006268 <remove_chain+0x4a>
 8006264:	7ffb      	ldrb	r3, [r7, #31]
 8006266:	e03b      	b.n	80062e0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8006268:	68b9      	ldr	r1, [r7, #8]
 800626a:	68f8      	ldr	r0, [r7, #12]
 800626c:	f7ff fe43 	bl	8005ef6 <get_fat>
 8006270:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d031      	beq.n	80062dc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	2b01      	cmp	r3, #1
 800627c:	d101      	bne.n	8006282 <remove_chain+0x64>
 800627e:	2302      	movs	r3, #2
 8006280:	e02e      	b.n	80062e0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006288:	d101      	bne.n	800628e <remove_chain+0x70>
 800628a:	2301      	movs	r3, #1
 800628c:	e028      	b.n	80062e0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800628e:	2200      	movs	r2, #0
 8006290:	68b9      	ldr	r1, [r7, #8]
 8006292:	69b8      	ldr	r0, [r7, #24]
 8006294:	f7ff fed7 	bl	8006046 <put_fat>
 8006298:	4603      	mov	r3, r0
 800629a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800629c:	7ffb      	ldrb	r3, [r7, #31]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d001      	beq.n	80062a6 <remove_chain+0x88>
 80062a2:	7ffb      	ldrb	r3, [r7, #31]
 80062a4:	e01c      	b.n	80062e0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80062a6:	69bb      	ldr	r3, [r7, #24]
 80062a8:	695a      	ldr	r2, [r3, #20]
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	3b02      	subs	r3, #2
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d20b      	bcs.n	80062cc <remove_chain+0xae>
			fs->free_clst++;
 80062b4:	69bb      	ldr	r3, [r7, #24]
 80062b6:	695b      	ldr	r3, [r3, #20]
 80062b8:	1c5a      	adds	r2, r3, #1
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	791b      	ldrb	r3, [r3, #4]
 80062c2:	f043 0301 	orr.w	r3, r3, #1
 80062c6:	b2da      	uxtb	r2, r3
 80062c8:	69bb      	ldr	r3, [r7, #24]
 80062ca:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	68ba      	ldr	r2, [r7, #8]
 80062d6:	429a      	cmp	r2, r3
 80062d8:	d3c6      	bcc.n	8006268 <remove_chain+0x4a>
 80062da:	e000      	b.n	80062de <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80062dc:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80062de:	2300      	movs	r3, #0
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3720      	adds	r7, #32
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b088      	sub	sp, #32
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]
 80062f0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10d      	bne.n	800631a <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	691b      	ldr	r3, [r3, #16]
 8006302:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8006304:	69bb      	ldr	r3, [r7, #24]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d004      	beq.n	8006314 <create_chain+0x2c>
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	429a      	cmp	r2, r3
 8006312:	d31b      	bcc.n	800634c <create_chain+0x64>
 8006314:	2301      	movs	r3, #1
 8006316:	61bb      	str	r3, [r7, #24]
 8006318:	e018      	b.n	800634c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800631a:	6839      	ldr	r1, [r7, #0]
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f7ff fdea 	bl	8005ef6 <get_fat>
 8006322:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2b01      	cmp	r3, #1
 8006328:	d801      	bhi.n	800632e <create_chain+0x46>
 800632a:	2301      	movs	r3, #1
 800632c:	e070      	b.n	8006410 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006334:	d101      	bne.n	800633a <create_chain+0x52>
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	e06a      	b.n	8006410 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800633a:	693b      	ldr	r3, [r7, #16]
 800633c:	699b      	ldr	r3, [r3, #24]
 800633e:	68fa      	ldr	r2, [r7, #12]
 8006340:	429a      	cmp	r2, r3
 8006342:	d201      	bcs.n	8006348 <create_chain+0x60>
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	e063      	b.n	8006410 <create_chain+0x128>
		scl = clst;
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800634c:	69bb      	ldr	r3, [r7, #24]
 800634e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8006350:	69fb      	ldr	r3, [r7, #28]
 8006352:	3301      	adds	r3, #1
 8006354:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	699b      	ldr	r3, [r3, #24]
 800635a:	69fa      	ldr	r2, [r7, #28]
 800635c:	429a      	cmp	r2, r3
 800635e:	d307      	bcc.n	8006370 <create_chain+0x88>
				ncl = 2;
 8006360:	2302      	movs	r3, #2
 8006362:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8006364:	69fa      	ldr	r2, [r7, #28]
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	429a      	cmp	r2, r3
 800636a:	d901      	bls.n	8006370 <create_chain+0x88>
 800636c:	2300      	movs	r3, #0
 800636e:	e04f      	b.n	8006410 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8006370:	69f9      	ldr	r1, [r7, #28]
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f7ff fdbf 	bl	8005ef6 <get_fat>
 8006378:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00e      	beq.n	800639e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d003      	beq.n	800638e <create_chain+0xa6>
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800638c:	d101      	bne.n	8006392 <create_chain+0xaa>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	e03e      	b.n	8006410 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8006392:	69fa      	ldr	r2, [r7, #28]
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	429a      	cmp	r2, r3
 8006398:	d1da      	bne.n	8006350 <create_chain+0x68>
 800639a:	2300      	movs	r3, #0
 800639c:	e038      	b.n	8006410 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800639e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80063a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80063a4:	69f9      	ldr	r1, [r7, #28]
 80063a6:	6938      	ldr	r0, [r7, #16]
 80063a8:	f7ff fe4d 	bl	8006046 <put_fat>
 80063ac:	4603      	mov	r3, r0
 80063ae:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80063b0:	7dfb      	ldrb	r3, [r7, #23]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d109      	bne.n	80063ca <create_chain+0xe2>
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d006      	beq.n	80063ca <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80063bc:	69fa      	ldr	r2, [r7, #28]
 80063be:	6839      	ldr	r1, [r7, #0]
 80063c0:	6938      	ldr	r0, [r7, #16]
 80063c2:	f7ff fe40 	bl	8006046 <put_fat>
 80063c6:	4603      	mov	r3, r0
 80063c8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80063ca:	7dfb      	ldrb	r3, [r7, #23]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d116      	bne.n	80063fe <create_chain+0x116>
		fs->last_clst = ncl;
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	69fa      	ldr	r2, [r7, #28]
 80063d4:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80063d6:	693b      	ldr	r3, [r7, #16]
 80063d8:	695a      	ldr	r2, [r3, #20]
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	699b      	ldr	r3, [r3, #24]
 80063de:	3b02      	subs	r3, #2
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d804      	bhi.n	80063ee <create_chain+0x106>
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	695b      	ldr	r3, [r3, #20]
 80063e8:	1e5a      	subs	r2, r3, #1
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	791b      	ldrb	r3, [r3, #4]
 80063f2:	f043 0301 	orr.w	r3, r3, #1
 80063f6:	b2da      	uxtb	r2, r3
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	711a      	strb	r2, [r3, #4]
 80063fc:	e007      	b.n	800640e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80063fe:	7dfb      	ldrb	r3, [r7, #23]
 8006400:	2b01      	cmp	r3, #1
 8006402:	d102      	bne.n	800640a <create_chain+0x122>
 8006404:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006408:	e000      	b.n	800640c <create_chain+0x124>
 800640a:	2301      	movs	r3, #1
 800640c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800640e:	69fb      	ldr	r3, [r7, #28]
}
 8006410:	4618      	mov	r0, r3
 8006412:	3720      	adds	r7, #32
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}

08006418 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8006418:	b480      	push	{r7}
 800641a:	b087      	sub	sp, #28
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800642c:	3304      	adds	r3, #4
 800642e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	0a5b      	lsrs	r3, r3, #9
 8006434:	68fa      	ldr	r2, [r7, #12]
 8006436:	8952      	ldrh	r2, [r2, #10]
 8006438:	fbb3 f3f2 	udiv	r3, r3, r2
 800643c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	1d1a      	adds	r2, r3, #4
 8006442:	613a      	str	r2, [r7, #16]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <clmt_clust+0x3a>
 800644e:	2300      	movs	r3, #0
 8006450:	e010      	b.n	8006474 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8006452:	697a      	ldr	r2, [r7, #20]
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	429a      	cmp	r2, r3
 8006458:	d307      	bcc.n	800646a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	1ad3      	subs	r3, r2, r3
 8006460:	617b      	str	r3, [r7, #20]
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	3304      	adds	r3, #4
 8006466:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006468:	e7e9      	b.n	800643e <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800646a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	4413      	add	r3, r2
}
 8006474:	4618      	mov	r0, r3
 8006476:	371c      	adds	r7, #28
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr

08006480 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b086      	sub	sp, #24
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
 8006488:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006496:	d204      	bcs.n	80064a2 <dir_sdi+0x22>
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	f003 031f 	and.w	r3, r3, #31
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d001      	beq.n	80064a6 <dir_sdi+0x26>
		return FR_INT_ERR;
 80064a2:	2302      	movs	r3, #2
 80064a4:	e063      	b.n	800656e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	683a      	ldr	r2, [r7, #0]
 80064aa:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d106      	bne.n	80064c6 <dir_sdi+0x46>
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	781b      	ldrb	r3, [r3, #0]
 80064bc:	2b02      	cmp	r3, #2
 80064be:	d902      	bls.n	80064c6 <dir_sdi+0x46>
		clst = fs->dirbase;
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064c4:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d10c      	bne.n	80064e6 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	095b      	lsrs	r3, r3, #5
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	8912      	ldrh	r2, [r2, #8]
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d301      	bcc.n	80064dc <dir_sdi+0x5c>
 80064d8:	2302      	movs	r3, #2
 80064da:	e048      	b.n	800656e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	61da      	str	r2, [r3, #28]
 80064e4:	e029      	b.n	800653a <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	895b      	ldrh	r3, [r3, #10]
 80064ea:	025b      	lsls	r3, r3, #9
 80064ec:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80064ee:	e019      	b.n	8006524 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6979      	ldr	r1, [r7, #20]
 80064f4:	4618      	mov	r0, r3
 80064f6:	f7ff fcfe 	bl	8005ef6 <get_fat>
 80064fa:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006502:	d101      	bne.n	8006508 <dir_sdi+0x88>
 8006504:	2301      	movs	r3, #1
 8006506:	e032      	b.n	800656e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d904      	bls.n	8006518 <dir_sdi+0x98>
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	697a      	ldr	r2, [r7, #20]
 8006514:	429a      	cmp	r2, r3
 8006516:	d301      	bcc.n	800651c <dir_sdi+0x9c>
 8006518:	2302      	movs	r3, #2
 800651a:	e028      	b.n	800656e <dir_sdi+0xee>
			ofs -= csz;
 800651c:	683a      	ldr	r2, [r7, #0]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	1ad3      	subs	r3, r2, r3
 8006522:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006524:	683a      	ldr	r2, [r7, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	429a      	cmp	r2, r3
 800652a:	d2e1      	bcs.n	80064f0 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800652c:	6979      	ldr	r1, [r7, #20]
 800652e:	6938      	ldr	r0, [r7, #16]
 8006530:	f7ff fcc2 	bl	8005eb8 <clust2sect>
 8006534:	4602      	mov	r2, r0
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	697a      	ldr	r2, [r7, #20]
 800653e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	69db      	ldr	r3, [r3, #28]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d101      	bne.n	800654c <dir_sdi+0xcc>
 8006548:	2302      	movs	r3, #2
 800654a:	e010      	b.n	800656e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	69da      	ldr	r2, [r3, #28]
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	0a5b      	lsrs	r3, r3, #9
 8006554:	441a      	add	r2, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006566:	441a      	add	r2, r3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800656c:	2300      	movs	r3, #0
}
 800656e:	4618      	mov	r0, r3
 8006570:	3718      	adds	r7, #24
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}

08006576 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006576:	b580      	push	{r7, lr}
 8006578:	b086      	sub	sp, #24
 800657a:	af00      	add	r7, sp, #0
 800657c:	6078      	str	r0, [r7, #4]
 800657e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	695b      	ldr	r3, [r3, #20]
 800658a:	3320      	adds	r3, #32
 800658c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	69db      	ldr	r3, [r3, #28]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d003      	beq.n	800659e <dir_next+0x28>
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800659c:	d301      	bcc.n	80065a2 <dir_next+0x2c>
 800659e:	2304      	movs	r3, #4
 80065a0:	e0aa      	b.n	80066f8 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f040 8098 	bne.w	80066de <dir_next+0x168>
		dp->sect++;				/* Next sector */
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	69db      	ldr	r3, [r3, #28]
 80065b2:	1c5a      	adds	r2, r3, #1
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	699b      	ldr	r3, [r3, #24]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d10b      	bne.n	80065d8 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	095b      	lsrs	r3, r3, #5
 80065c4:	68fa      	ldr	r2, [r7, #12]
 80065c6:	8912      	ldrh	r2, [r2, #8]
 80065c8:	4293      	cmp	r3, r2
 80065ca:	f0c0 8088 	bcc.w	80066de <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	61da      	str	r2, [r3, #28]
 80065d4:	2304      	movs	r3, #4
 80065d6:	e08f      	b.n	80066f8 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	0a5b      	lsrs	r3, r3, #9
 80065dc:	68fa      	ldr	r2, [r7, #12]
 80065de:	8952      	ldrh	r2, [r2, #10]
 80065e0:	3a01      	subs	r2, #1
 80065e2:	4013      	ands	r3, r2
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d17a      	bne.n	80066de <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	4619      	mov	r1, r3
 80065f0:	4610      	mov	r0, r2
 80065f2:	f7ff fc80 	bl	8005ef6 <get_fat>
 80065f6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d801      	bhi.n	8006602 <dir_next+0x8c>
 80065fe:	2302      	movs	r3, #2
 8006600:	e07a      	b.n	80066f8 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006608:	d101      	bne.n	800660e <dir_next+0x98>
 800660a:	2301      	movs	r3, #1
 800660c:	e074      	b.n	80066f8 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	699b      	ldr	r3, [r3, #24]
 8006612:	697a      	ldr	r2, [r7, #20]
 8006614:	429a      	cmp	r2, r3
 8006616:	d358      	bcc.n	80066ca <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d104      	bne.n	8006628 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	61da      	str	r2, [r3, #28]
 8006624:	2304      	movs	r3, #4
 8006626:	e067      	b.n	80066f8 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	699b      	ldr	r3, [r3, #24]
 800662e:	4619      	mov	r1, r3
 8006630:	4610      	mov	r0, r2
 8006632:	f7ff fe59 	bl	80062e8 <create_chain>
 8006636:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d101      	bne.n	8006642 <dir_next+0xcc>
 800663e:	2307      	movs	r3, #7
 8006640:	e05a      	b.n	80066f8 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	2b01      	cmp	r3, #1
 8006646:	d101      	bne.n	800664c <dir_next+0xd6>
 8006648:	2302      	movs	r3, #2
 800664a:	e055      	b.n	80066f8 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006652:	d101      	bne.n	8006658 <dir_next+0xe2>
 8006654:	2301      	movs	r3, #1
 8006656:	e04f      	b.n	80066f8 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8006658:	68f8      	ldr	r0, [r7, #12]
 800665a:	f7ff fb4d 	bl	8005cf8 <sync_window>
 800665e:	4603      	mov	r3, r0
 8006660:	2b00      	cmp	r3, #0
 8006662:	d001      	beq.n	8006668 <dir_next+0xf2>
 8006664:	2301      	movs	r3, #1
 8006666:	e047      	b.n	80066f8 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	3334      	adds	r3, #52	; 0x34
 800666c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006670:	2100      	movs	r1, #0
 8006672:	4618      	mov	r0, r3
 8006674:	f7ff f945 	bl	8005902 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006678:	2300      	movs	r3, #0
 800667a:	613b      	str	r3, [r7, #16]
 800667c:	6979      	ldr	r1, [r7, #20]
 800667e:	68f8      	ldr	r0, [r7, #12]
 8006680:	f7ff fc1a 	bl	8005eb8 <clust2sect>
 8006684:	4602      	mov	r2, r0
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	631a      	str	r2, [r3, #48]	; 0x30
 800668a:	e012      	b.n	80066b2 <dir_next+0x13c>
						fs->wflag = 1;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2201      	movs	r2, #1
 8006690:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006692:	68f8      	ldr	r0, [r7, #12]
 8006694:	f7ff fb30 	bl	8005cf8 <sync_window>
 8006698:	4603      	mov	r3, r0
 800669a:	2b00      	cmp	r3, #0
 800669c:	d001      	beq.n	80066a2 <dir_next+0x12c>
 800669e:	2301      	movs	r3, #1
 80066a0:	e02a      	b.n	80066f8 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	3301      	adds	r3, #1
 80066a6:	613b      	str	r3, [r7, #16]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ac:	1c5a      	adds	r2, r3, #1
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	631a      	str	r2, [r3, #48]	; 0x30
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	895b      	ldrh	r3, [r3, #10]
 80066b6:	461a      	mov	r2, r3
 80066b8:	693b      	ldr	r3, [r7, #16]
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d3e6      	bcc.n	800668c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	1ad2      	subs	r2, r2, r3
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	697a      	ldr	r2, [r7, #20]
 80066ce:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80066d0:	6979      	ldr	r1, [r7, #20]
 80066d2:	68f8      	ldr	r0, [r7, #12]
 80066d4:	f7ff fbf0 	bl	8005eb8 <clust2sect>
 80066d8:	4602      	mov	r2, r0
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	68ba      	ldr	r2, [r7, #8]
 80066e2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80066ea:	68bb      	ldr	r3, [r7, #8]
 80066ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066f0:	441a      	add	r2, r3
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80066f6:	2300      	movs	r3, #0
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3718      	adds	r7, #24
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b086      	sub	sp, #24
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006710:	2100      	movs	r1, #0
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f7ff feb4 	bl	8006480 <dir_sdi>
 8006718:	4603      	mov	r3, r0
 800671a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800671c:	7dfb      	ldrb	r3, [r7, #23]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d12b      	bne.n	800677a <dir_alloc+0x7a>
		n = 0;
 8006722:	2300      	movs	r3, #0
 8006724:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	69db      	ldr	r3, [r3, #28]
 800672a:	4619      	mov	r1, r3
 800672c:	68f8      	ldr	r0, [r7, #12]
 800672e:	f7ff fb27 	bl	8005d80 <move_window>
 8006732:	4603      	mov	r3, r0
 8006734:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006736:	7dfb      	ldrb	r3, [r7, #23]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d11d      	bne.n	8006778 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6a1b      	ldr	r3, [r3, #32]
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	2be5      	cmp	r3, #229	; 0xe5
 8006744:	d004      	beq.n	8006750 <dir_alloc+0x50>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a1b      	ldr	r3, [r3, #32]
 800674a:	781b      	ldrb	r3, [r3, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d107      	bne.n	8006760 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	3301      	adds	r3, #1
 8006754:	613b      	str	r3, [r7, #16]
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	429a      	cmp	r2, r3
 800675c:	d102      	bne.n	8006764 <dir_alloc+0x64>
 800675e:	e00c      	b.n	800677a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006760:	2300      	movs	r3, #0
 8006762:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006764:	2101      	movs	r1, #1
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f7ff ff05 	bl	8006576 <dir_next>
 800676c:	4603      	mov	r3, r0
 800676e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8006770:	7dfb      	ldrb	r3, [r7, #23]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d0d7      	beq.n	8006726 <dir_alloc+0x26>
 8006776:	e000      	b.n	800677a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8006778:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800677a:	7dfb      	ldrb	r3, [r7, #23]
 800677c:	2b04      	cmp	r3, #4
 800677e:	d101      	bne.n	8006784 <dir_alloc+0x84>
 8006780:	2307      	movs	r3, #7
 8006782:	75fb      	strb	r3, [r7, #23]
	return res;
 8006784:	7dfb      	ldrb	r3, [r7, #23]
}
 8006786:	4618      	mov	r0, r3
 8006788:	3718      	adds	r7, #24
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}

0800678e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800678e:	b580      	push	{r7, lr}
 8006790:	b084      	sub	sp, #16
 8006792:	af00      	add	r7, sp, #0
 8006794:	6078      	str	r0, [r7, #4]
 8006796:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	331a      	adds	r3, #26
 800679c:	4618      	mov	r0, r3
 800679e:	f7ff f80d 	bl	80057bc <ld_word>
 80067a2:	4603      	mov	r3, r0
 80067a4:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	781b      	ldrb	r3, [r3, #0]
 80067aa:	2b03      	cmp	r3, #3
 80067ac:	d109      	bne.n	80067c2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	3314      	adds	r3, #20
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7ff f802 	bl	80057bc <ld_word>
 80067b8:	4603      	mov	r3, r0
 80067ba:	041b      	lsls	r3, r3, #16
 80067bc:	68fa      	ldr	r2, [r7, #12]
 80067be:	4313      	orrs	r3, r2
 80067c0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80067c2:	68fb      	ldr	r3, [r7, #12]
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3710      	adds	r7, #16
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	331a      	adds	r3, #26
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	b292      	uxth	r2, r2
 80067e0:	4611      	mov	r1, r2
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7ff f825 	bl	8005832 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	781b      	ldrb	r3, [r3, #0]
 80067ec:	2b03      	cmp	r3, #3
 80067ee:	d109      	bne.n	8006804 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	f103 0214 	add.w	r2, r3, #20
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	0c1b      	lsrs	r3, r3, #16
 80067fa:	b29b      	uxth	r3, r3
 80067fc:	4619      	mov	r1, r3
 80067fe:	4610      	mov	r0, r2
 8006800:	f7ff f817 	bl	8005832 <st_word>
	}
}
 8006804:	bf00      	nop
 8006806:	3710      	adds	r7, #16
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}

0800680c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b086      	sub	sp, #24
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800681a:	2100      	movs	r1, #0
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f7ff fe2f 	bl	8006480 <dir_sdi>
 8006822:	4603      	mov	r3, r0
 8006824:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8006826:	7dfb      	ldrb	r3, [r7, #23]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d001      	beq.n	8006830 <dir_find+0x24>
 800682c:	7dfb      	ldrb	r3, [r7, #23]
 800682e:	e03e      	b.n	80068ae <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	69db      	ldr	r3, [r3, #28]
 8006834:	4619      	mov	r1, r3
 8006836:	6938      	ldr	r0, [r7, #16]
 8006838:	f7ff faa2 	bl	8005d80 <move_window>
 800683c:	4603      	mov	r3, r0
 800683e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8006840:	7dfb      	ldrb	r3, [r7, #23]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d12f      	bne.n	80068a6 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800684e:	7bfb      	ldrb	r3, [r7, #15]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d102      	bne.n	800685a <dir_find+0x4e>
 8006854:	2304      	movs	r3, #4
 8006856:	75fb      	strb	r3, [r7, #23]
 8006858:	e028      	b.n	80068ac <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6a1b      	ldr	r3, [r3, #32]
 800685e:	330b      	adds	r3, #11
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006866:	b2da      	uxtb	r2, r3
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6a1b      	ldr	r3, [r3, #32]
 8006870:	330b      	adds	r3, #11
 8006872:	781b      	ldrb	r3, [r3, #0]
 8006874:	f003 0308 	and.w	r3, r3, #8
 8006878:	2b00      	cmp	r3, #0
 800687a:	d10a      	bne.n	8006892 <dir_find+0x86>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a18      	ldr	r0, [r3, #32]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	3324      	adds	r3, #36	; 0x24
 8006884:	220b      	movs	r2, #11
 8006886:	4619      	mov	r1, r3
 8006888:	f7ff f856 	bl	8005938 <mem_cmp>
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d00b      	beq.n	80068aa <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006892:	2100      	movs	r1, #0
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f7ff fe6e 	bl	8006576 <dir_next>
 800689a:	4603      	mov	r3, r0
 800689c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800689e:	7dfb      	ldrb	r3, [r7, #23]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d0c5      	beq.n	8006830 <dir_find+0x24>
 80068a4:	e002      	b.n	80068ac <dir_find+0xa0>
		if (res != FR_OK) break;
 80068a6:	bf00      	nop
 80068a8:	e000      	b.n	80068ac <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80068aa:	bf00      	nop

	return res;
 80068ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3718      	adds	r7, #24
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}

080068b6 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80068b6:	b580      	push	{r7, lr}
 80068b8:	b084      	sub	sp, #16
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80068c4:	2101      	movs	r1, #1
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f7ff ff1a 	bl	8006700 <dir_alloc>
 80068cc:	4603      	mov	r3, r0
 80068ce:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80068d0:	7bfb      	ldrb	r3, [r7, #15]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d11c      	bne.n	8006910 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	69db      	ldr	r3, [r3, #28]
 80068da:	4619      	mov	r1, r3
 80068dc:	68b8      	ldr	r0, [r7, #8]
 80068de:	f7ff fa4f 	bl	8005d80 <move_window>
 80068e2:	4603      	mov	r3, r0
 80068e4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80068e6:	7bfb      	ldrb	r3, [r7, #15]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d111      	bne.n	8006910 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6a1b      	ldr	r3, [r3, #32]
 80068f0:	2220      	movs	r2, #32
 80068f2:	2100      	movs	r1, #0
 80068f4:	4618      	mov	r0, r3
 80068f6:	f7ff f804 	bl	8005902 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6a18      	ldr	r0, [r3, #32]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	3324      	adds	r3, #36	; 0x24
 8006902:	220b      	movs	r2, #11
 8006904:	4619      	mov	r1, r3
 8006906:	f7fe ffdb 	bl	80058c0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	2201      	movs	r2, #1
 800690e:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8006910:	7bfb      	ldrb	r3, [r7, #15]
}
 8006912:	4618      	mov	r0, r3
 8006914:	3710      	adds	r7, #16
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}
	...

0800691c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b088      	sub	sp, #32
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	60fb      	str	r3, [r7, #12]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	3324      	adds	r3, #36	; 0x24
 8006930:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8006932:	220b      	movs	r2, #11
 8006934:	2120      	movs	r1, #32
 8006936:	68b8      	ldr	r0, [r7, #8]
 8006938:	f7fe ffe3 	bl	8005902 <mem_set>
	si = i = 0; ni = 8;
 800693c:	2300      	movs	r3, #0
 800693e:	613b      	str	r3, [r7, #16]
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	61fb      	str	r3, [r7, #28]
 8006944:	2308      	movs	r3, #8
 8006946:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	1c5a      	adds	r2, r3, #1
 800694c:	61fa      	str	r2, [r7, #28]
 800694e:	68fa      	ldr	r2, [r7, #12]
 8006950:	4413      	add	r3, r2
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006956:	7efb      	ldrb	r3, [r7, #27]
 8006958:	2b20      	cmp	r3, #32
 800695a:	d94e      	bls.n	80069fa <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800695c:	7efb      	ldrb	r3, [r7, #27]
 800695e:	2b2f      	cmp	r3, #47	; 0x2f
 8006960:	d006      	beq.n	8006970 <create_name+0x54>
 8006962:	7efb      	ldrb	r3, [r7, #27]
 8006964:	2b5c      	cmp	r3, #92	; 0x5c
 8006966:	d110      	bne.n	800698a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006968:	e002      	b.n	8006970 <create_name+0x54>
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	3301      	adds	r3, #1
 800696e:	61fb      	str	r3, [r7, #28]
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	4413      	add	r3, r2
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	2b2f      	cmp	r3, #47	; 0x2f
 800697a:	d0f6      	beq.n	800696a <create_name+0x4e>
 800697c:	68fa      	ldr	r2, [r7, #12]
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	4413      	add	r3, r2
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	2b5c      	cmp	r3, #92	; 0x5c
 8006986:	d0f0      	beq.n	800696a <create_name+0x4e>
			break;
 8006988:	e038      	b.n	80069fc <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800698a:	7efb      	ldrb	r3, [r7, #27]
 800698c:	2b2e      	cmp	r3, #46	; 0x2e
 800698e:	d003      	beq.n	8006998 <create_name+0x7c>
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	429a      	cmp	r2, r3
 8006996:	d30c      	bcc.n	80069b2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	2b0b      	cmp	r3, #11
 800699c:	d002      	beq.n	80069a4 <create_name+0x88>
 800699e:	7efb      	ldrb	r3, [r7, #27]
 80069a0:	2b2e      	cmp	r3, #46	; 0x2e
 80069a2:	d001      	beq.n	80069a8 <create_name+0x8c>
 80069a4:	2306      	movs	r3, #6
 80069a6:	e044      	b.n	8006a32 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80069a8:	2308      	movs	r3, #8
 80069aa:	613b      	str	r3, [r7, #16]
 80069ac:	230b      	movs	r3, #11
 80069ae:	617b      	str	r3, [r7, #20]
			continue;
 80069b0:	e022      	b.n	80069f8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80069b2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	da04      	bge.n	80069c4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80069ba:	7efb      	ldrb	r3, [r7, #27]
 80069bc:	3b80      	subs	r3, #128	; 0x80
 80069be:	4a1f      	ldr	r2, [pc, #124]	; (8006a3c <create_name+0x120>)
 80069c0:	5cd3      	ldrb	r3, [r2, r3]
 80069c2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80069c4:	7efb      	ldrb	r3, [r7, #27]
 80069c6:	4619      	mov	r1, r3
 80069c8:	481d      	ldr	r0, [pc, #116]	; (8006a40 <create_name+0x124>)
 80069ca:	f7fe ffdc 	bl	8005986 <chk_chr>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d001      	beq.n	80069d8 <create_name+0xbc>
 80069d4:	2306      	movs	r3, #6
 80069d6:	e02c      	b.n	8006a32 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80069d8:	7efb      	ldrb	r3, [r7, #27]
 80069da:	2b60      	cmp	r3, #96	; 0x60
 80069dc:	d905      	bls.n	80069ea <create_name+0xce>
 80069de:	7efb      	ldrb	r3, [r7, #27]
 80069e0:	2b7a      	cmp	r3, #122	; 0x7a
 80069e2:	d802      	bhi.n	80069ea <create_name+0xce>
 80069e4:	7efb      	ldrb	r3, [r7, #27]
 80069e6:	3b20      	subs	r3, #32
 80069e8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	1c5a      	adds	r2, r3, #1
 80069ee:	613a      	str	r2, [r7, #16]
 80069f0:	68ba      	ldr	r2, [r7, #8]
 80069f2:	4413      	add	r3, r2
 80069f4:	7efa      	ldrb	r2, [r7, #27]
 80069f6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80069f8:	e7a6      	b.n	8006948 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80069fa:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80069fc:	68fa      	ldr	r2, [r7, #12]
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	441a      	add	r2, r3
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d101      	bne.n	8006a10 <create_name+0xf4>
 8006a0c:	2306      	movs	r3, #6
 8006a0e:	e010      	b.n	8006a32 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	2be5      	cmp	r3, #229	; 0xe5
 8006a16:	d102      	bne.n	8006a1e <create_name+0x102>
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	2205      	movs	r2, #5
 8006a1c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8006a1e:	7efb      	ldrb	r3, [r7, #27]
 8006a20:	2b20      	cmp	r3, #32
 8006a22:	d801      	bhi.n	8006a28 <create_name+0x10c>
 8006a24:	2204      	movs	r2, #4
 8006a26:	e000      	b.n	8006a2a <create_name+0x10e>
 8006a28:	2200      	movs	r2, #0
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	330b      	adds	r3, #11
 8006a2e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8006a30:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3720      	adds	r7, #32
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	0800cb28 	.word	0x0800cb28
 8006a40:	0800c9ec 	.word	0x0800c9ec

08006a44 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b086      	sub	sp, #24
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006a58:	e002      	b.n	8006a60 <follow_path+0x1c>
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	3301      	adds	r3, #1
 8006a5e:	603b      	str	r3, [r7, #0]
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	781b      	ldrb	r3, [r3, #0]
 8006a64:	2b2f      	cmp	r3, #47	; 0x2f
 8006a66:	d0f8      	beq.n	8006a5a <follow_path+0x16>
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	2b5c      	cmp	r3, #92	; 0x5c
 8006a6e:	d0f4      	beq.n	8006a5a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	2200      	movs	r2, #0
 8006a74:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	2b1f      	cmp	r3, #31
 8006a7c:	d80a      	bhi.n	8006a94 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2280      	movs	r2, #128	; 0x80
 8006a82:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8006a86:	2100      	movs	r1, #0
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f7ff fcf9 	bl	8006480 <dir_sdi>
 8006a8e:	4603      	mov	r3, r0
 8006a90:	75fb      	strb	r3, [r7, #23]
 8006a92:	e043      	b.n	8006b1c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006a94:	463b      	mov	r3, r7
 8006a96:	4619      	mov	r1, r3
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f7ff ff3f 	bl	800691c <create_name>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006aa2:	7dfb      	ldrb	r3, [r7, #23]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d134      	bne.n	8006b12 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f7ff feaf 	bl	800680c <dir_find>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006ab8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006aba:	7dfb      	ldrb	r3, [r7, #23]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d00a      	beq.n	8006ad6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006ac0:	7dfb      	ldrb	r3, [r7, #23]
 8006ac2:	2b04      	cmp	r3, #4
 8006ac4:	d127      	bne.n	8006b16 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006ac6:	7afb      	ldrb	r3, [r7, #11]
 8006ac8:	f003 0304 	and.w	r3, r3, #4
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d122      	bne.n	8006b16 <follow_path+0xd2>
 8006ad0:	2305      	movs	r3, #5
 8006ad2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006ad4:	e01f      	b.n	8006b16 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006ad6:	7afb      	ldrb	r3, [r7, #11]
 8006ad8:	f003 0304 	and.w	r3, r3, #4
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d11c      	bne.n	8006b1a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	799b      	ldrb	r3, [r3, #6]
 8006ae4:	f003 0310 	and.w	r3, r3, #16
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d102      	bne.n	8006af2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006aec:	2305      	movs	r3, #5
 8006aee:	75fb      	strb	r3, [r7, #23]
 8006af0:	e014      	b.n	8006b1c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	695b      	ldr	r3, [r3, #20]
 8006afc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b00:	4413      	add	r3, r2
 8006b02:	4619      	mov	r1, r3
 8006b04:	68f8      	ldr	r0, [r7, #12]
 8006b06:	f7ff fe42 	bl	800678e <ld_clust>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006b10:	e7c0      	b.n	8006a94 <follow_path+0x50>
			if (res != FR_OK) break;
 8006b12:	bf00      	nop
 8006b14:	e002      	b.n	8006b1c <follow_path+0xd8>
				break;
 8006b16:	bf00      	nop
 8006b18:	e000      	b.n	8006b1c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006b1a:	bf00      	nop
			}
		}
	}

	return res;
 8006b1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3718      	adds	r7, #24
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}

08006b26 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006b26:	b480      	push	{r7}
 8006b28:	b087      	sub	sp, #28
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006b2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006b32:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d031      	beq.n	8006ba0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	617b      	str	r3, [r7, #20]
 8006b42:	e002      	b.n	8006b4a <get_ldnumber+0x24>
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	3301      	adds	r3, #1
 8006b48:	617b      	str	r3, [r7, #20]
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	781b      	ldrb	r3, [r3, #0]
 8006b4e:	2b20      	cmp	r3, #32
 8006b50:	d903      	bls.n	8006b5a <get_ldnumber+0x34>
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	2b3a      	cmp	r3, #58	; 0x3a
 8006b58:	d1f4      	bne.n	8006b44 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	781b      	ldrb	r3, [r3, #0]
 8006b5e:	2b3a      	cmp	r3, #58	; 0x3a
 8006b60:	d11c      	bne.n	8006b9c <get_ldnumber+0x76>
			tp = *path;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	1c5a      	adds	r2, r3, #1
 8006b6c:	60fa      	str	r2, [r7, #12]
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	3b30      	subs	r3, #48	; 0x30
 8006b72:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	2b09      	cmp	r3, #9
 8006b78:	d80e      	bhi.n	8006b98 <get_ldnumber+0x72>
 8006b7a:	68fa      	ldr	r2, [r7, #12]
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d10a      	bne.n	8006b98 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d107      	bne.n	8006b98 <get_ldnumber+0x72>
					vol = (int)i;
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	3301      	adds	r3, #1
 8006b90:	617b      	str	r3, [r7, #20]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006b98:	693b      	ldr	r3, [r7, #16]
 8006b9a:	e002      	b.n	8006ba2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006ba0:	693b      	ldr	r3, [r7, #16]
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	371c      	adds	r7, #28
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr
	...

08006bb0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	70da      	strb	r2, [r3, #3]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006bc6:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006bc8:	6839      	ldr	r1, [r7, #0]
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f7ff f8d8 	bl	8005d80 <move_window>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d001      	beq.n	8006bda <check_fs+0x2a>
 8006bd6:	2304      	movs	r3, #4
 8006bd8:	e038      	b.n	8006c4c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	3334      	adds	r3, #52	; 0x34
 8006bde:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006be2:	4618      	mov	r0, r3
 8006be4:	f7fe fdea 	bl	80057bc <ld_word>
 8006be8:	4603      	mov	r3, r0
 8006bea:	461a      	mov	r2, r3
 8006bec:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d001      	beq.n	8006bf8 <check_fs+0x48>
 8006bf4:	2303      	movs	r3, #3
 8006bf6:	e029      	b.n	8006c4c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006bfe:	2be9      	cmp	r3, #233	; 0xe9
 8006c00:	d009      	beq.n	8006c16 <check_fs+0x66>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006c08:	2beb      	cmp	r3, #235	; 0xeb
 8006c0a:	d11e      	bne.n	8006c4a <check_fs+0x9a>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006c12:	2b90      	cmp	r3, #144	; 0x90
 8006c14:	d119      	bne.n	8006c4a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	3334      	adds	r3, #52	; 0x34
 8006c1a:	3336      	adds	r3, #54	; 0x36
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7fe fde5 	bl	80057ec <ld_dword>
 8006c22:	4603      	mov	r3, r0
 8006c24:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006c28:	4a0a      	ldr	r2, [pc, #40]	; (8006c54 <check_fs+0xa4>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d101      	bne.n	8006c32 <check_fs+0x82>
 8006c2e:	2300      	movs	r3, #0
 8006c30:	e00c      	b.n	8006c4c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	3334      	adds	r3, #52	; 0x34
 8006c36:	3352      	adds	r3, #82	; 0x52
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f7fe fdd7 	bl	80057ec <ld_dword>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	4a05      	ldr	r2, [pc, #20]	; (8006c58 <check_fs+0xa8>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d101      	bne.n	8006c4a <check_fs+0x9a>
 8006c46:	2300      	movs	r3, #0
 8006c48:	e000      	b.n	8006c4c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006c4a:	2302      	movs	r3, #2
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3708      	adds	r7, #8
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}
 8006c54:	00544146 	.word	0x00544146
 8006c58:	33544146 	.word	0x33544146

08006c5c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b096      	sub	sp, #88	; 0x58
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	4613      	mov	r3, r2
 8006c68:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006c70:	68f8      	ldr	r0, [r7, #12]
 8006c72:	f7ff ff58 	bl	8006b26 <get_ldnumber>
 8006c76:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006c78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	da01      	bge.n	8006c82 <find_volume+0x26>
 8006c7e:	230b      	movs	r3, #11
 8006c80:	e236      	b.n	80070f0 <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006c82:	4aac      	ldr	r2, [pc, #688]	; (8006f34 <find_volume+0x2d8>)
 8006c84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c8a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d101      	bne.n	8006c96 <find_volume+0x3a>
 8006c92:	230c      	movs	r3, #12
 8006c94:	e22c      	b.n	80070f0 <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 8006c96:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006c98:	f7fe fe90 	bl	80059bc <lock_fs>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d101      	bne.n	8006ca6 <find_volume+0x4a>
 8006ca2:	230f      	movs	r3, #15
 8006ca4:	e224      	b.n	80070f0 <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006caa:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006cac:	79fb      	ldrb	r3, [r7, #7]
 8006cae:	f023 0301 	bic.w	r3, r3, #1
 8006cb2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d01a      	beq.n	8006cf2 <find_volume+0x96>
		stat = disk_status(fs->drv);
 8006cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cbe:	785b      	ldrb	r3, [r3, #1]
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7fe fcdd 	bl	8005680 <disk_status>
 8006cc6:	4603      	mov	r3, r0
 8006cc8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006ccc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006cd0:	f003 0301 	and.w	r3, r3, #1
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d10c      	bne.n	8006cf2 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006cd8:	79fb      	ldrb	r3, [r7, #7]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d007      	beq.n	8006cee <find_volume+0x92>
 8006cde:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006ce2:	f003 0304 	and.w	r3, r3, #4
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d001      	beq.n	8006cee <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8006cea:	230a      	movs	r3, #10
 8006cec:	e200      	b.n	80070f0 <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 8006cee:	2300      	movs	r3, #0
 8006cf0:	e1fe      	b.n	80070f0 <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006cf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cfa:	b2da      	uxtb	r2, r3
 8006cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cfe:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d02:	785b      	ldrb	r3, [r3, #1]
 8006d04:	4618      	mov	r0, r3
 8006d06:	f7fe fcd5 	bl	80056b4 <disk_initialize>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006d10:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006d14:	f003 0301 	and.w	r3, r3, #1
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d001      	beq.n	8006d20 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006d1c:	2303      	movs	r3, #3
 8006d1e:	e1e7      	b.n	80070f0 <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006d20:	79fb      	ldrb	r3, [r7, #7]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d007      	beq.n	8006d36 <find_volume+0xda>
 8006d26:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006d2a:	f003 0304 	and.w	r3, r3, #4
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d001      	beq.n	8006d36 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8006d32:	230a      	movs	r3, #10
 8006d34:	e1dc      	b.n	80070f0 <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006d36:	2300      	movs	r3, #0
 8006d38:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006d3a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006d3c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006d3e:	f7ff ff37 	bl	8006bb0 <check_fs>
 8006d42:	4603      	mov	r3, r0
 8006d44:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006d48:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006d4c:	2b02      	cmp	r3, #2
 8006d4e:	d14b      	bne.n	8006de8 <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006d50:	2300      	movs	r3, #0
 8006d52:	643b      	str	r3, [r7, #64]	; 0x40
 8006d54:	e01f      	b.n	8006d96 <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d58:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8006d5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d5e:	011b      	lsls	r3, r3, #4
 8006d60:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8006d64:	4413      	add	r3, r2
 8006d66:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d6a:	3304      	adds	r3, #4
 8006d6c:	781b      	ldrb	r3, [r3, #0]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d006      	beq.n	8006d80 <find_volume+0x124>
 8006d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d74:	3308      	adds	r3, #8
 8006d76:	4618      	mov	r0, r3
 8006d78:	f7fe fd38 	bl	80057ec <ld_dword>
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	e000      	b.n	8006d82 <find_volume+0x126>
 8006d80:	2200      	movs	r2, #0
 8006d82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d84:	009b      	lsls	r3, r3, #2
 8006d86:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8006d8a:	440b      	add	r3, r1
 8006d8c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006d90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d92:	3301      	adds	r3, #1
 8006d94:	643b      	str	r3, [r7, #64]	; 0x40
 8006d96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d98:	2b03      	cmp	r3, #3
 8006d9a:	d9dc      	bls.n	8006d56 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8006da0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d002      	beq.n	8006dac <find_volume+0x150>
 8006da6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006da8:	3b01      	subs	r3, #1
 8006daa:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006dac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dae:	009b      	lsls	r3, r3, #2
 8006db0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8006db4:	4413      	add	r3, r2
 8006db6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8006dba:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006dbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d005      	beq.n	8006dce <find_volume+0x172>
 8006dc2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006dc4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006dc6:	f7ff fef3 	bl	8006bb0 <check_fs>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	e000      	b.n	8006dd0 <find_volume+0x174>
 8006dce:	2303      	movs	r3, #3
 8006dd0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006dd4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d905      	bls.n	8006de8 <find_volume+0x18c>
 8006ddc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dde:	3301      	adds	r3, #1
 8006de0:	643b      	str	r3, [r7, #64]	; 0x40
 8006de2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006de4:	2b03      	cmp	r3, #3
 8006de6:	d9e1      	bls.n	8006dac <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006de8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006dec:	2b04      	cmp	r3, #4
 8006dee:	d101      	bne.n	8006df4 <find_volume+0x198>
 8006df0:	2301      	movs	r3, #1
 8006df2:	e17d      	b.n	80070f0 <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006df4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006df8:	2b01      	cmp	r3, #1
 8006dfa:	d901      	bls.n	8006e00 <find_volume+0x1a4>
 8006dfc:	230d      	movs	r3, #13
 8006dfe:	e177      	b.n	80070f0 <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e02:	3334      	adds	r3, #52	; 0x34
 8006e04:	330b      	adds	r3, #11
 8006e06:	4618      	mov	r0, r3
 8006e08:	f7fe fcd8 	bl	80057bc <ld_word>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e12:	d001      	beq.n	8006e18 <find_volume+0x1bc>
 8006e14:	230d      	movs	r3, #13
 8006e16:	e16b      	b.n	80070f0 <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006e18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e1a:	3334      	adds	r3, #52	; 0x34
 8006e1c:	3316      	adds	r3, #22
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f7fe fccc 	bl	80057bc <ld_word>
 8006e24:	4603      	mov	r3, r0
 8006e26:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006e28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d106      	bne.n	8006e3c <find_volume+0x1e0>
 8006e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e30:	3334      	adds	r3, #52	; 0x34
 8006e32:	3324      	adds	r3, #36	; 0x24
 8006e34:	4618      	mov	r0, r3
 8006e36:	f7fe fcd9 	bl	80057ec <ld_dword>
 8006e3a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8006e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e3e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006e40:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e44:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e4a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e4e:	789b      	ldrb	r3, [r3, #2]
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d005      	beq.n	8006e60 <find_volume+0x204>
 8006e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e56:	789b      	ldrb	r3, [r3, #2]
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	d001      	beq.n	8006e60 <find_volume+0x204>
 8006e5c:	230d      	movs	r3, #13
 8006e5e:	e147      	b.n	80070f0 <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e62:	789b      	ldrb	r3, [r3, #2]
 8006e64:	461a      	mov	r2, r3
 8006e66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e68:	fb02 f303 	mul.w	r3, r2, r3
 8006e6c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e74:	b29a      	uxth	r2, r3
 8006e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e78:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e7c:	895b      	ldrh	r3, [r3, #10]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d008      	beq.n	8006e94 <find_volume+0x238>
 8006e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e84:	895b      	ldrh	r3, [r3, #10]
 8006e86:	461a      	mov	r2, r3
 8006e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e8a:	895b      	ldrh	r3, [r3, #10]
 8006e8c:	3b01      	subs	r3, #1
 8006e8e:	4013      	ands	r3, r2
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d001      	beq.n	8006e98 <find_volume+0x23c>
 8006e94:	230d      	movs	r3, #13
 8006e96:	e12b      	b.n	80070f0 <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e9a:	3334      	adds	r3, #52	; 0x34
 8006e9c:	3311      	adds	r3, #17
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f7fe fc8c 	bl	80057bc <ld_word>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eaa:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eae:	891b      	ldrh	r3, [r3, #8]
 8006eb0:	f003 030f 	and.w	r3, r3, #15
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d001      	beq.n	8006ebe <find_volume+0x262>
 8006eba:	230d      	movs	r3, #13
 8006ebc:	e118      	b.n	80070f0 <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ec0:	3334      	adds	r3, #52	; 0x34
 8006ec2:	3313      	adds	r3, #19
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7fe fc79 	bl	80057bc <ld_word>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006ece:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d106      	bne.n	8006ee2 <find_volume+0x286>
 8006ed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed6:	3334      	adds	r3, #52	; 0x34
 8006ed8:	3320      	adds	r3, #32
 8006eda:	4618      	mov	r0, r3
 8006edc:	f7fe fc86 	bl	80057ec <ld_dword>
 8006ee0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ee4:	3334      	adds	r3, #52	; 0x34
 8006ee6:	330e      	adds	r3, #14
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f7fe fc67 	bl	80057bc <ld_word>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006ef2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d101      	bne.n	8006efc <find_volume+0x2a0>
 8006ef8:	230d      	movs	r3, #13
 8006efa:	e0f9      	b.n	80070f0 <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006efc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006efe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f00:	4413      	add	r3, r2
 8006f02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f04:	8912      	ldrh	r2, [r2, #8]
 8006f06:	0912      	lsrs	r2, r2, #4
 8006f08:	b292      	uxth	r2, r2
 8006f0a:	4413      	add	r3, r2
 8006f0c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006f0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d201      	bcs.n	8006f1a <find_volume+0x2be>
 8006f16:	230d      	movs	r3, #13
 8006f18:	e0ea      	b.n	80070f0 <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006f1a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f1e:	1ad3      	subs	r3, r2, r3
 8006f20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f22:	8952      	ldrh	r2, [r2, #10]
 8006f24:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f28:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d103      	bne.n	8006f38 <find_volume+0x2dc>
 8006f30:	230d      	movs	r3, #13
 8006f32:	e0dd      	b.n	80070f0 <find_volume+0x494>
 8006f34:	200001b0 	.word	0x200001b0
		fmt = FS_FAT32;
 8006f38:	2303      	movs	r3, #3
 8006f3a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f40:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d802      	bhi.n	8006f4e <find_volume+0x2f2>
 8006f48:	2302      	movs	r3, #2
 8006f4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8006f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f50:	f640 72f5 	movw	r2, #4085	; 0xff5
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d802      	bhi.n	8006f5e <find_volume+0x302>
 8006f58:	2301      	movs	r3, #1
 8006f5a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f60:	1c9a      	adds	r2, r3, #2
 8006f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f64:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8006f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f68:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006f6a:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006f6c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8006f6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f70:	441a      	add	r2, r3
 8006f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f74:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8006f76:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f7a:	441a      	add	r2, r3
 8006f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f7e:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8006f80:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006f84:	2b03      	cmp	r3, #3
 8006f86:	d11e      	bne.n	8006fc6 <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f8a:	3334      	adds	r3, #52	; 0x34
 8006f8c:	332a      	adds	r3, #42	; 0x2a
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f7fe fc14 	bl	80057bc <ld_word>
 8006f94:	4603      	mov	r3, r0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d001      	beq.n	8006f9e <find_volume+0x342>
 8006f9a:	230d      	movs	r3, #13
 8006f9c:	e0a8      	b.n	80070f0 <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fa0:	891b      	ldrh	r3, [r3, #8]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d001      	beq.n	8006faa <find_volume+0x34e>
 8006fa6:	230d      	movs	r3, #13
 8006fa8:	e0a2      	b.n	80070f0 <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fac:	3334      	adds	r3, #52	; 0x34
 8006fae:	332c      	adds	r3, #44	; 0x2c
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f7fe fc1b 	bl	80057ec <ld_dword>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fba:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006fbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fbe:	699b      	ldr	r3, [r3, #24]
 8006fc0:	009b      	lsls	r3, r3, #2
 8006fc2:	647b      	str	r3, [r7, #68]	; 0x44
 8006fc4:	e01f      	b.n	8007006 <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fc8:	891b      	ldrh	r3, [r3, #8]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d101      	bne.n	8006fd2 <find_volume+0x376>
 8006fce:	230d      	movs	r3, #13
 8006fd0:	e08e      	b.n	80070f0 <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006fd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fd8:	441a      	add	r2, r3
 8006fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fdc:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006fde:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d103      	bne.n	8006fee <find_volume+0x392>
 8006fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	005b      	lsls	r3, r3, #1
 8006fec:	e00a      	b.n	8007004 <find_volume+0x3a8>
 8006fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ff0:	699a      	ldr	r2, [r3, #24]
 8006ff2:	4613      	mov	r3, r2
 8006ff4:	005b      	lsls	r3, r3, #1
 8006ff6:	4413      	add	r3, r2
 8006ff8:	085a      	lsrs	r2, r3, #1
 8006ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ffc:	699b      	ldr	r3, [r3, #24]
 8006ffe:	f003 0301 	and.w	r3, r3, #1
 8007002:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007004:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007008:	69da      	ldr	r2, [r3, #28]
 800700a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800700c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007010:	0a5b      	lsrs	r3, r3, #9
 8007012:	429a      	cmp	r2, r3
 8007014:	d201      	bcs.n	800701a <find_volume+0x3be>
 8007016:	230d      	movs	r3, #13
 8007018:	e06a      	b.n	80070f0 <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800701a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800701c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007020:	615a      	str	r2, [r3, #20]
 8007022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007024:	695a      	ldr	r2, [r3, #20]
 8007026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007028:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800702a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800702c:	2280      	movs	r2, #128	; 0x80
 800702e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8007030:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007034:	2b03      	cmp	r3, #3
 8007036:	d149      	bne.n	80070cc <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8007038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800703a:	3334      	adds	r3, #52	; 0x34
 800703c:	3330      	adds	r3, #48	; 0x30
 800703e:	4618      	mov	r0, r3
 8007040:	f7fe fbbc 	bl	80057bc <ld_word>
 8007044:	4603      	mov	r3, r0
 8007046:	2b01      	cmp	r3, #1
 8007048:	d140      	bne.n	80070cc <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 800704a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800704c:	3301      	adds	r3, #1
 800704e:	4619      	mov	r1, r3
 8007050:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8007052:	f7fe fe95 	bl	8005d80 <move_window>
 8007056:	4603      	mov	r3, r0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d137      	bne.n	80070cc <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 800705c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800705e:	2200      	movs	r2, #0
 8007060:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8007062:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007064:	3334      	adds	r3, #52	; 0x34
 8007066:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800706a:	4618      	mov	r0, r3
 800706c:	f7fe fba6 	bl	80057bc <ld_word>
 8007070:	4603      	mov	r3, r0
 8007072:	461a      	mov	r2, r3
 8007074:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007078:	429a      	cmp	r2, r3
 800707a:	d127      	bne.n	80070cc <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800707c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800707e:	3334      	adds	r3, #52	; 0x34
 8007080:	4618      	mov	r0, r3
 8007082:	f7fe fbb3 	bl	80057ec <ld_dword>
 8007086:	4603      	mov	r3, r0
 8007088:	4a1b      	ldr	r2, [pc, #108]	; (80070f8 <find_volume+0x49c>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d11e      	bne.n	80070cc <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800708e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007090:	3334      	adds	r3, #52	; 0x34
 8007092:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007096:	4618      	mov	r0, r3
 8007098:	f7fe fba8 	bl	80057ec <ld_dword>
 800709c:	4603      	mov	r3, r0
 800709e:	4a17      	ldr	r2, [pc, #92]	; (80070fc <find_volume+0x4a0>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d113      	bne.n	80070cc <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80070a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070a6:	3334      	adds	r3, #52	; 0x34
 80070a8:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80070ac:	4618      	mov	r0, r3
 80070ae:	f7fe fb9d 	bl	80057ec <ld_dword>
 80070b2:	4602      	mov	r2, r0
 80070b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b6:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80070b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ba:	3334      	adds	r3, #52	; 0x34
 80070bc:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80070c0:	4618      	mov	r0, r3
 80070c2:	f7fe fb93 	bl	80057ec <ld_dword>
 80070c6:	4602      	mov	r2, r0
 80070c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ca:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80070cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ce:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80070d2:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80070d4:	4b0a      	ldr	r3, [pc, #40]	; (8007100 <find_volume+0x4a4>)
 80070d6:	881b      	ldrh	r3, [r3, #0]
 80070d8:	3301      	adds	r3, #1
 80070da:	b29a      	uxth	r2, r3
 80070dc:	4b08      	ldr	r3, [pc, #32]	; (8007100 <find_volume+0x4a4>)
 80070de:	801a      	strh	r2, [r3, #0]
 80070e0:	4b07      	ldr	r3, [pc, #28]	; (8007100 <find_volume+0x4a4>)
 80070e2:	881a      	ldrh	r2, [r3, #0]
 80070e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e6:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80070e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80070ea:	f7fe fde1 	bl	8005cb0 <clear_lock>
#endif
	return FR_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3758      	adds	r7, #88	; 0x58
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	41615252 	.word	0x41615252
 80070fc:	61417272 	.word	0x61417272
 8007100:	200001b4 	.word	0x200001b4

08007104 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b084      	sub	sp, #16
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800710e:	2309      	movs	r3, #9
 8007110:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d02e      	beq.n	8007176 <validate+0x72>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d02a      	beq.n	8007176 <validate+0x72>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d025      	beq.n	8007176 <validate+0x72>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	889a      	ldrh	r2, [r3, #4]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	88db      	ldrh	r3, [r3, #6]
 8007134:	429a      	cmp	r2, r3
 8007136:	d11e      	bne.n	8007176 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4618      	mov	r0, r3
 800713e:	f7fe fc3d 	bl	80059bc <lock_fs>
 8007142:	4603      	mov	r3, r0
 8007144:	2b00      	cmp	r3, #0
 8007146:	d014      	beq.n	8007172 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	785b      	ldrb	r3, [r3, #1]
 800714e:	4618      	mov	r0, r3
 8007150:	f7fe fa96 	bl	8005680 <disk_status>
 8007154:	4603      	mov	r3, r0
 8007156:	f003 0301 	and.w	r3, r3, #1
 800715a:	2b00      	cmp	r3, #0
 800715c:	d102      	bne.n	8007164 <validate+0x60>
				res = FR_OK;
 800715e:	2300      	movs	r3, #0
 8007160:	73fb      	strb	r3, [r7, #15]
 8007162:	e008      	b.n	8007176 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2100      	movs	r1, #0
 800716a:	4618      	mov	r0, r3
 800716c:	f7fe fc3c 	bl	80059e8 <unlock_fs>
 8007170:	e001      	b.n	8007176 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8007172:	230f      	movs	r3, #15
 8007174:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007176:	7bfb      	ldrb	r3, [r7, #15]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d102      	bne.n	8007182 <validate+0x7e>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	e000      	b.n	8007184 <validate+0x80>
 8007182:	2300      	movs	r3, #0
 8007184:	683a      	ldr	r2, [r7, #0]
 8007186:	6013      	str	r3, [r2, #0]
	return res;
 8007188:	7bfb      	ldrb	r3, [r7, #15]
}
 800718a:	4618      	mov	r0, r3
 800718c:	3710      	adds	r7, #16
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
	...

08007194 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b088      	sub	sp, #32
 8007198:	af00      	add	r7, sp, #0
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	60b9      	str	r1, [r7, #8]
 800719e:	4613      	mov	r3, r2
 80071a0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80071a6:	f107 0310 	add.w	r3, r7, #16
 80071aa:	4618      	mov	r0, r3
 80071ac:	f7ff fcbb 	bl	8006b26 <get_ldnumber>
 80071b0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80071b2:	69fb      	ldr	r3, [r7, #28]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	da01      	bge.n	80071bc <f_mount+0x28>
 80071b8:	230b      	movs	r3, #11
 80071ba:	e048      	b.n	800724e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80071bc:	4a26      	ldr	r2, [pc, #152]	; (8007258 <f_mount+0xc4>)
 80071be:	69fb      	ldr	r3, [r7, #28]
 80071c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071c4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d00f      	beq.n	80071ec <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80071cc:	69b8      	ldr	r0, [r7, #24]
 80071ce:	f7fe fd6f 	bl	8005cb0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 80071d2:	69bb      	ldr	r3, [r7, #24]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	4618      	mov	r0, r3
 80071d8:	f000 fcd8 	bl	8007b8c <ff_del_syncobj>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d101      	bne.n	80071e6 <f_mount+0x52>
 80071e2:	2302      	movs	r3, #2
 80071e4:	e033      	b.n	800724e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80071e6:	69bb      	ldr	r3, [r7, #24]
 80071e8:	2200      	movs	r2, #0
 80071ea:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00f      	beq.n	8007212 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2200      	movs	r2, #0
 80071f6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 80071f8:	69fb      	ldr	r3, [r7, #28]
 80071fa:	b2da      	uxtb	r2, r3
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	330c      	adds	r3, #12
 8007200:	4619      	mov	r1, r3
 8007202:	4610      	mov	r0, r2
 8007204:	f000 fca7 	bl	8007b56 <ff_cre_syncobj>
 8007208:	4603      	mov	r3, r0
 800720a:	2b00      	cmp	r3, #0
 800720c:	d101      	bne.n	8007212 <f_mount+0x7e>
 800720e:	2302      	movs	r3, #2
 8007210:	e01d      	b.n	800724e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	4910      	ldr	r1, [pc, #64]	; (8007258 <f_mount+0xc4>)
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d002      	beq.n	8007228 <f_mount+0x94>
 8007222:	79fb      	ldrb	r3, [r7, #7]
 8007224:	2b01      	cmp	r3, #1
 8007226:	d001      	beq.n	800722c <f_mount+0x98>
 8007228:	2300      	movs	r3, #0
 800722a:	e010      	b.n	800724e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800722c:	f107 010c 	add.w	r1, r7, #12
 8007230:	f107 0308 	add.w	r3, r7, #8
 8007234:	2200      	movs	r2, #0
 8007236:	4618      	mov	r0, r3
 8007238:	f7ff fd10 	bl	8006c5c <find_volume>
 800723c:	4603      	mov	r3, r0
 800723e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	7dfa      	ldrb	r2, [r7, #23]
 8007244:	4611      	mov	r1, r2
 8007246:	4618      	mov	r0, r3
 8007248:	f7fe fbce 	bl	80059e8 <unlock_fs>
 800724c:	7dfb      	ldrb	r3, [r7, #23]
}
 800724e:	4618      	mov	r0, r3
 8007250:	3720      	adds	r7, #32
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	200001b0 	.word	0x200001b0

0800725c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b098      	sub	sp, #96	; 0x60
 8007260:	af00      	add	r7, sp, #0
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	4613      	mov	r3, r2
 8007268:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d101      	bne.n	8007274 <f_open+0x18>
 8007270:	2309      	movs	r3, #9
 8007272:	e1b4      	b.n	80075de <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007274:	79fb      	ldrb	r3, [r7, #7]
 8007276:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800727a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800727c:	79fa      	ldrb	r2, [r7, #7]
 800727e:	f107 0110 	add.w	r1, r7, #16
 8007282:	f107 0308 	add.w	r3, r7, #8
 8007286:	4618      	mov	r0, r3
 8007288:	f7ff fce8 	bl	8006c5c <find_volume>
 800728c:	4603      	mov	r3, r0
 800728e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8007292:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007296:	2b00      	cmp	r3, #0
 8007298:	f040 8191 	bne.w	80075be <f_open+0x362>
		dj.obj.fs = fs;
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80072a0:	68ba      	ldr	r2, [r7, #8]
 80072a2:	f107 0314 	add.w	r3, r7, #20
 80072a6:	4611      	mov	r1, r2
 80072a8:	4618      	mov	r0, r3
 80072aa:	f7ff fbcb 	bl	8006a44 <follow_path>
 80072ae:	4603      	mov	r3, r0
 80072b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80072b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d11a      	bne.n	80072f2 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80072bc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80072c0:	b25b      	sxtb	r3, r3
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	da03      	bge.n	80072ce <f_open+0x72>
				res = FR_INVALID_NAME;
 80072c6:	2306      	movs	r3, #6
 80072c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80072cc:	e011      	b.n	80072f2 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80072ce:	79fb      	ldrb	r3, [r7, #7]
 80072d0:	f023 0301 	bic.w	r3, r3, #1
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	bf14      	ite	ne
 80072d8:	2301      	movne	r3, #1
 80072da:	2300      	moveq	r3, #0
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	461a      	mov	r2, r3
 80072e0:	f107 0314 	add.w	r3, r7, #20
 80072e4:	4611      	mov	r1, r2
 80072e6:	4618      	mov	r0, r3
 80072e8:	f7fe fb9a 	bl	8005a20 <chk_lock>
 80072ec:	4603      	mov	r3, r0
 80072ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80072f2:	79fb      	ldrb	r3, [r7, #7]
 80072f4:	f003 031c 	and.w	r3, r3, #28
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d07f      	beq.n	80073fc <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80072fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007300:	2b00      	cmp	r3, #0
 8007302:	d017      	beq.n	8007334 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8007304:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007308:	2b04      	cmp	r3, #4
 800730a:	d10e      	bne.n	800732a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800730c:	f7fe fbe4 	bl	8005ad8 <enq_lock>
 8007310:	4603      	mov	r3, r0
 8007312:	2b00      	cmp	r3, #0
 8007314:	d006      	beq.n	8007324 <f_open+0xc8>
 8007316:	f107 0314 	add.w	r3, r7, #20
 800731a:	4618      	mov	r0, r3
 800731c:	f7ff facb 	bl	80068b6 <dir_register>
 8007320:	4603      	mov	r3, r0
 8007322:	e000      	b.n	8007326 <f_open+0xca>
 8007324:	2312      	movs	r3, #18
 8007326:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800732a:	79fb      	ldrb	r3, [r7, #7]
 800732c:	f043 0308 	orr.w	r3, r3, #8
 8007330:	71fb      	strb	r3, [r7, #7]
 8007332:	e010      	b.n	8007356 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007334:	7ebb      	ldrb	r3, [r7, #26]
 8007336:	f003 0311 	and.w	r3, r3, #17
 800733a:	2b00      	cmp	r3, #0
 800733c:	d003      	beq.n	8007346 <f_open+0xea>
					res = FR_DENIED;
 800733e:	2307      	movs	r3, #7
 8007340:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007344:	e007      	b.n	8007356 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007346:	79fb      	ldrb	r3, [r7, #7]
 8007348:	f003 0304 	and.w	r3, r3, #4
 800734c:	2b00      	cmp	r3, #0
 800734e:	d002      	beq.n	8007356 <f_open+0xfa>
 8007350:	2308      	movs	r3, #8
 8007352:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007356:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800735a:	2b00      	cmp	r3, #0
 800735c:	d168      	bne.n	8007430 <f_open+0x1d4>
 800735e:	79fb      	ldrb	r3, [r7, #7]
 8007360:	f003 0308 	and.w	r3, r3, #8
 8007364:	2b00      	cmp	r3, #0
 8007366:	d063      	beq.n	8007430 <f_open+0x1d4>
				dw = GET_FATTIME();
 8007368:	f7fd fc4c 	bl	8004c04 <get_fattime>
 800736c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800736e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007370:	330e      	adds	r3, #14
 8007372:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007374:	4618      	mov	r0, r3
 8007376:	f7fe fa77 	bl	8005868 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800737a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800737c:	3316      	adds	r3, #22
 800737e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007380:	4618      	mov	r0, r3
 8007382:	f7fe fa71 	bl	8005868 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007388:	330b      	adds	r3, #11
 800738a:	2220      	movs	r2, #32
 800738c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007392:	4611      	mov	r1, r2
 8007394:	4618      	mov	r0, r3
 8007396:	f7ff f9fa 	bl	800678e <ld_clust>
 800739a:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80073a0:	2200      	movs	r2, #0
 80073a2:	4618      	mov	r0, r3
 80073a4:	f7ff fa12 	bl	80067cc <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80073a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073aa:	331c      	adds	r3, #28
 80073ac:	2100      	movs	r1, #0
 80073ae:	4618      	mov	r0, r3
 80073b0:	f7fe fa5a 	bl	8005868 <st_dword>
					fs->wflag = 1;
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	2201      	movs	r2, #1
 80073b8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80073ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d037      	beq.n	8007430 <f_open+0x1d4>
						dw = fs->winsect;
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073c4:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80073c6:	f107 0314 	add.w	r3, r7, #20
 80073ca:	2200      	movs	r2, #0
 80073cc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80073ce:	4618      	mov	r0, r3
 80073d0:	f7fe ff25 	bl	800621e <remove_chain>
 80073d4:	4603      	mov	r3, r0
 80073d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80073da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d126      	bne.n	8007430 <f_open+0x1d4>
							res = move_window(fs, dw);
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80073e6:	4618      	mov	r0, r3
 80073e8:	f7fe fcca 	bl	8005d80 <move_window>
 80073ec:	4603      	mov	r3, r0
 80073ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80073f6:	3a01      	subs	r2, #1
 80073f8:	611a      	str	r2, [r3, #16]
 80073fa:	e019      	b.n	8007430 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80073fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007400:	2b00      	cmp	r3, #0
 8007402:	d115      	bne.n	8007430 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007404:	7ebb      	ldrb	r3, [r7, #26]
 8007406:	f003 0310 	and.w	r3, r3, #16
 800740a:	2b00      	cmp	r3, #0
 800740c:	d003      	beq.n	8007416 <f_open+0x1ba>
					res = FR_NO_FILE;
 800740e:	2304      	movs	r3, #4
 8007410:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007414:	e00c      	b.n	8007430 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007416:	79fb      	ldrb	r3, [r7, #7]
 8007418:	f003 0302 	and.w	r3, r3, #2
 800741c:	2b00      	cmp	r3, #0
 800741e:	d007      	beq.n	8007430 <f_open+0x1d4>
 8007420:	7ebb      	ldrb	r3, [r7, #26]
 8007422:	f003 0301 	and.w	r3, r3, #1
 8007426:	2b00      	cmp	r3, #0
 8007428:	d002      	beq.n	8007430 <f_open+0x1d4>
						res = FR_DENIED;
 800742a:	2307      	movs	r3, #7
 800742c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8007430:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007434:	2b00      	cmp	r3, #0
 8007436:	d128      	bne.n	800748a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007438:	79fb      	ldrb	r3, [r7, #7]
 800743a:	f003 0308 	and.w	r3, r3, #8
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8007442:	79fb      	ldrb	r3, [r7, #7]
 8007444:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007448:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8007452:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007458:	79fb      	ldrb	r3, [r7, #7]
 800745a:	f023 0301 	bic.w	r3, r3, #1
 800745e:	2b00      	cmp	r3, #0
 8007460:	bf14      	ite	ne
 8007462:	2301      	movne	r3, #1
 8007464:	2300      	moveq	r3, #0
 8007466:	b2db      	uxtb	r3, r3
 8007468:	461a      	mov	r2, r3
 800746a:	f107 0314 	add.w	r3, r7, #20
 800746e:	4611      	mov	r1, r2
 8007470:	4618      	mov	r0, r3
 8007472:	f7fe fb53 	bl	8005b1c <inc_lock>
 8007476:	4602      	mov	r2, r0
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	691b      	ldr	r3, [r3, #16]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d102      	bne.n	800748a <f_open+0x22e>
 8007484:	2302      	movs	r3, #2
 8007486:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800748a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800748e:	2b00      	cmp	r3, #0
 8007490:	f040 8095 	bne.w	80075be <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007498:	4611      	mov	r1, r2
 800749a:	4618      	mov	r0, r3
 800749c:	f7ff f977 	bl	800678e <ld_clust>
 80074a0:	4602      	mov	r2, r0
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80074a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074a8:	331c      	adds	r3, #28
 80074aa:	4618      	mov	r0, r3
 80074ac:	f7fe f99e 	bl	80057ec <ld_dword>
 80074b0:	4602      	mov	r2, r0
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2200      	movs	r2, #0
 80074ba:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80074bc:	693a      	ldr	r2, [r7, #16]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	88da      	ldrh	r2, [r3, #6]
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	79fa      	ldrb	r2, [r7, #7]
 80074ce:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2200      	movs	r2, #0
 80074d4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2200      	movs	r2, #0
 80074da:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2200      	movs	r2, #0
 80074e0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	3330      	adds	r3, #48	; 0x30
 80074e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074ea:	2100      	movs	r1, #0
 80074ec:	4618      	mov	r0, r3
 80074ee:	f7fe fa08 	bl	8005902 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80074f2:	79fb      	ldrb	r3, [r7, #7]
 80074f4:	f003 0320 	and.w	r3, r3, #32
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d060      	beq.n	80075be <f_open+0x362>
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d05c      	beq.n	80075be <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	68da      	ldr	r2, [r3, #12]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800750c:	693b      	ldr	r3, [r7, #16]
 800750e:	895b      	ldrh	r3, [r3, #10]
 8007510:	025b      	lsls	r3, r3, #9
 8007512:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	689b      	ldr	r3, [r3, #8]
 8007518:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	68db      	ldr	r3, [r3, #12]
 800751e:	657b      	str	r3, [r7, #84]	; 0x54
 8007520:	e016      	b.n	8007550 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007526:	4618      	mov	r0, r3
 8007528:	f7fe fce5 	bl	8005ef6 <get_fat>
 800752c:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800752e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007530:	2b01      	cmp	r3, #1
 8007532:	d802      	bhi.n	800753a <f_open+0x2de>
 8007534:	2302      	movs	r3, #2
 8007536:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800753a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800753c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007540:	d102      	bne.n	8007548 <f_open+0x2ec>
 8007542:	2301      	movs	r3, #1
 8007544:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007548:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800754a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800754c:	1ad3      	subs	r3, r2, r3
 800754e:	657b      	str	r3, [r7, #84]	; 0x54
 8007550:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8007554:	2b00      	cmp	r3, #0
 8007556:	d103      	bne.n	8007560 <f_open+0x304>
 8007558:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800755a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800755c:	429a      	cmp	r2, r3
 800755e:	d8e0      	bhi.n	8007522 <f_open+0x2c6>
				}
				fp->clust = clst;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007564:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007566:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800756a:	2b00      	cmp	r3, #0
 800756c:	d127      	bne.n	80075be <f_open+0x362>
 800756e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007570:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007574:	2b00      	cmp	r3, #0
 8007576:	d022      	beq.n	80075be <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007578:	693b      	ldr	r3, [r7, #16]
 800757a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800757c:	4618      	mov	r0, r3
 800757e:	f7fe fc9b 	bl	8005eb8 <clust2sect>
 8007582:	6478      	str	r0, [r7, #68]	; 0x44
 8007584:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007586:	2b00      	cmp	r3, #0
 8007588:	d103      	bne.n	8007592 <f_open+0x336>
						res = FR_INT_ERR;
 800758a:	2302      	movs	r3, #2
 800758c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8007590:	e015      	b.n	80075be <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8007592:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007594:	0a5a      	lsrs	r2, r3, #9
 8007596:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007598:	441a      	add	r2, r3
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	7858      	ldrb	r0, [r3, #1]
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6a1a      	ldr	r2, [r3, #32]
 80075ac:	2301      	movs	r3, #1
 80075ae:	f7fe f8a7 	bl	8005700 <disk_read>
 80075b2:	4603      	mov	r3, r0
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d002      	beq.n	80075be <f_open+0x362>
 80075b8:	2301      	movs	r3, #1
 80075ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80075be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d002      	beq.n	80075cc <f_open+0x370>
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 80075d2:	4611      	mov	r1, r2
 80075d4:	4618      	mov	r0, r3
 80075d6:	f7fe fa07 	bl	80059e8 <unlock_fs>
 80075da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80075de:	4618      	mov	r0, r3
 80075e0:	3760      	adds	r7, #96	; 0x60
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}

080075e6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80075e6:	b580      	push	{r7, lr}
 80075e8:	b08c      	sub	sp, #48	; 0x30
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	60f8      	str	r0, [r7, #12]
 80075ee:	60b9      	str	r1, [r7, #8]
 80075f0:	607a      	str	r2, [r7, #4]
 80075f2:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	2200      	movs	r2, #0
 80075fc:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f107 0210 	add.w	r2, r7, #16
 8007604:	4611      	mov	r1, r2
 8007606:	4618      	mov	r0, r3
 8007608:	f7ff fd7c 	bl	8007104 <validate>
 800760c:	4603      	mov	r3, r0
 800760e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007612:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007616:	2b00      	cmp	r3, #0
 8007618:	d107      	bne.n	800762a <f_write+0x44>
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	7d5b      	ldrb	r3, [r3, #21]
 800761e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007622:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007626:	2b00      	cmp	r3, #0
 8007628:	d009      	beq.n	800763e <f_write+0x58>
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8007630:	4611      	mov	r1, r2
 8007632:	4618      	mov	r0, r3
 8007634:	f7fe f9d8 	bl	80059e8 <unlock_fs>
 8007638:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800763c:	e173      	b.n	8007926 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	7d1b      	ldrb	r3, [r3, #20]
 8007642:	f003 0302 	and.w	r3, r3, #2
 8007646:	2b00      	cmp	r3, #0
 8007648:	d106      	bne.n	8007658 <f_write+0x72>
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	2107      	movs	r1, #7
 800764e:	4618      	mov	r0, r3
 8007650:	f7fe f9ca 	bl	80059e8 <unlock_fs>
 8007654:	2307      	movs	r3, #7
 8007656:	e166      	b.n	8007926 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	699a      	ldr	r2, [r3, #24]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	441a      	add	r2, r3
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	699b      	ldr	r3, [r3, #24]
 8007664:	429a      	cmp	r2, r3
 8007666:	f080 814b 	bcs.w	8007900 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	699b      	ldr	r3, [r3, #24]
 800766e:	43db      	mvns	r3, r3
 8007670:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8007672:	e145      	b.n	8007900 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	699b      	ldr	r3, [r3, #24]
 8007678:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800767c:	2b00      	cmp	r3, #0
 800767e:	f040 8101 	bne.w	8007884 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	699b      	ldr	r3, [r3, #24]
 8007686:	0a5b      	lsrs	r3, r3, #9
 8007688:	693a      	ldr	r2, [r7, #16]
 800768a:	8952      	ldrh	r2, [r2, #10]
 800768c:	3a01      	subs	r2, #1
 800768e:	4013      	ands	r3, r2
 8007690:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d14d      	bne.n	8007734 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	699b      	ldr	r3, [r3, #24]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d10c      	bne.n	80076ba <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	689b      	ldr	r3, [r3, #8]
 80076a4:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80076a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d11a      	bne.n	80076e2 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2100      	movs	r1, #0
 80076b0:	4618      	mov	r0, r3
 80076b2:	f7fe fe19 	bl	80062e8 <create_chain>
 80076b6:	62b8      	str	r0, [r7, #40]	; 0x28
 80076b8:	e013      	b.n	80076e2 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d007      	beq.n	80076d2 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	699b      	ldr	r3, [r3, #24]
 80076c6:	4619      	mov	r1, r3
 80076c8:	68f8      	ldr	r0, [r7, #12]
 80076ca:	f7fe fea5 	bl	8006418 <clmt_clust>
 80076ce:	62b8      	str	r0, [r7, #40]	; 0x28
 80076d0:	e007      	b.n	80076e2 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80076d2:	68fa      	ldr	r2, [r7, #12]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	69db      	ldr	r3, [r3, #28]
 80076d8:	4619      	mov	r1, r3
 80076da:	4610      	mov	r0, r2
 80076dc:	f7fe fe04 	bl	80062e8 <create_chain>
 80076e0:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80076e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	f000 8110 	beq.w	800790a <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80076ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d109      	bne.n	8007704 <f_write+0x11e>
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2202      	movs	r2, #2
 80076f4:	755a      	strb	r2, [r3, #21]
 80076f6:	693b      	ldr	r3, [r7, #16]
 80076f8:	2102      	movs	r1, #2
 80076fa:	4618      	mov	r0, r3
 80076fc:	f7fe f974 	bl	80059e8 <unlock_fs>
 8007700:	2302      	movs	r3, #2
 8007702:	e110      	b.n	8007926 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007706:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800770a:	d109      	bne.n	8007720 <f_write+0x13a>
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2201      	movs	r2, #1
 8007710:	755a      	strb	r2, [r3, #21]
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	2101      	movs	r1, #1
 8007716:	4618      	mov	r0, r3
 8007718:	f7fe f966 	bl	80059e8 <unlock_fs>
 800771c:	2301      	movs	r3, #1
 800771e:	e102      	b.n	8007926 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007724:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d102      	bne.n	8007734 <f_write+0x14e>
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007732:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	7d1b      	ldrb	r3, [r3, #20]
 8007738:	b25b      	sxtb	r3, r3
 800773a:	2b00      	cmp	r3, #0
 800773c:	da1d      	bge.n	800777a <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	7858      	ldrb	r0, [r3, #1]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6a1a      	ldr	r2, [r3, #32]
 800774c:	2301      	movs	r3, #1
 800774e:	f7fd fff7 	bl	8005740 <disk_write>
 8007752:	4603      	mov	r3, r0
 8007754:	2b00      	cmp	r3, #0
 8007756:	d009      	beq.n	800776c <f_write+0x186>
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	2201      	movs	r2, #1
 800775c:	755a      	strb	r2, [r3, #21]
 800775e:	693b      	ldr	r3, [r7, #16]
 8007760:	2101      	movs	r1, #1
 8007762:	4618      	mov	r0, r3
 8007764:	f7fe f940 	bl	80059e8 <unlock_fs>
 8007768:	2301      	movs	r3, #1
 800776a:	e0dc      	b.n	8007926 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	7d1b      	ldrb	r3, [r3, #20]
 8007770:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007774:	b2da      	uxtb	r2, r3
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800777a:	693a      	ldr	r2, [r7, #16]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	69db      	ldr	r3, [r3, #28]
 8007780:	4619      	mov	r1, r3
 8007782:	4610      	mov	r0, r2
 8007784:	f7fe fb98 	bl	8005eb8 <clust2sect>
 8007788:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d109      	bne.n	80077a4 <f_write+0x1be>
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	2202      	movs	r2, #2
 8007794:	755a      	strb	r2, [r3, #21]
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	2102      	movs	r1, #2
 800779a:	4618      	mov	r0, r3
 800779c:	f7fe f924 	bl	80059e8 <unlock_fs>
 80077a0:	2302      	movs	r3, #2
 80077a2:	e0c0      	b.n	8007926 <f_write+0x340>
			sect += csect;
 80077a4:	697a      	ldr	r2, [r7, #20]
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	4413      	add	r3, r2
 80077aa:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	0a5b      	lsrs	r3, r3, #9
 80077b0:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80077b2:	6a3b      	ldr	r3, [r7, #32]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d041      	beq.n	800783c <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80077b8:	69ba      	ldr	r2, [r7, #24]
 80077ba:	6a3b      	ldr	r3, [r7, #32]
 80077bc:	4413      	add	r3, r2
 80077be:	693a      	ldr	r2, [r7, #16]
 80077c0:	8952      	ldrh	r2, [r2, #10]
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d905      	bls.n	80077d2 <f_write+0x1ec>
					cc = fs->csize - csect;
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	895b      	ldrh	r3, [r3, #10]
 80077ca:	461a      	mov	r2, r3
 80077cc:	69bb      	ldr	r3, [r7, #24]
 80077ce:	1ad3      	subs	r3, r2, r3
 80077d0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	7858      	ldrb	r0, [r3, #1]
 80077d6:	6a3b      	ldr	r3, [r7, #32]
 80077d8:	697a      	ldr	r2, [r7, #20]
 80077da:	69f9      	ldr	r1, [r7, #28]
 80077dc:	f7fd ffb0 	bl	8005740 <disk_write>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d009      	beq.n	80077fa <f_write+0x214>
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2201      	movs	r2, #1
 80077ea:	755a      	strb	r2, [r3, #21]
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	2101      	movs	r1, #1
 80077f0:	4618      	mov	r0, r3
 80077f2:	f7fe f8f9 	bl	80059e8 <unlock_fs>
 80077f6:	2301      	movs	r3, #1
 80077f8:	e095      	b.n	8007926 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6a1a      	ldr	r2, [r3, #32]
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	6a3a      	ldr	r2, [r7, #32]
 8007804:	429a      	cmp	r2, r3
 8007806:	d915      	bls.n	8007834 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	6a1a      	ldr	r2, [r3, #32]
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	1ad3      	subs	r3, r2, r3
 8007816:	025b      	lsls	r3, r3, #9
 8007818:	69fa      	ldr	r2, [r7, #28]
 800781a:	4413      	add	r3, r2
 800781c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007820:	4619      	mov	r1, r3
 8007822:	f7fe f84d 	bl	80058c0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	7d1b      	ldrb	r3, [r3, #20]
 800782a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800782e:	b2da      	uxtb	r2, r3
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007834:	6a3b      	ldr	r3, [r7, #32]
 8007836:	025b      	lsls	r3, r3, #9
 8007838:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800783a:	e044      	b.n	80078c6 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6a1b      	ldr	r3, [r3, #32]
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	429a      	cmp	r2, r3
 8007844:	d01b      	beq.n	800787e <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	699a      	ldr	r2, [r3, #24]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800784e:	429a      	cmp	r2, r3
 8007850:	d215      	bcs.n	800787e <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	7858      	ldrb	r0, [r3, #1]
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800785c:	2301      	movs	r3, #1
 800785e:	697a      	ldr	r2, [r7, #20]
 8007860:	f7fd ff4e 	bl	8005700 <disk_read>
 8007864:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007866:	2b00      	cmp	r3, #0
 8007868:	d009      	beq.n	800787e <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2201      	movs	r2, #1
 800786e:	755a      	strb	r2, [r3, #21]
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	2101      	movs	r1, #1
 8007874:	4618      	mov	r0, r3
 8007876:	f7fe f8b7 	bl	80059e8 <unlock_fs>
 800787a:	2301      	movs	r3, #1
 800787c:	e053      	b.n	8007926 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	697a      	ldr	r2, [r7, #20]
 8007882:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	699b      	ldr	r3, [r3, #24]
 8007888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800788c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8007890:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007892:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	429a      	cmp	r2, r3
 8007898:	d901      	bls.n	800789e <f_write+0x2b8>
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	699b      	ldr	r3, [r3, #24]
 80078a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078ac:	4413      	add	r3, r2
 80078ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078b0:	69f9      	ldr	r1, [r7, #28]
 80078b2:	4618      	mov	r0, r3
 80078b4:	f7fe f804 	bl	80058c0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	7d1b      	ldrb	r3, [r3, #20]
 80078bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80078c0:	b2da      	uxtb	r2, r3
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80078c6:	69fa      	ldr	r2, [r7, #28]
 80078c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ca:	4413      	add	r3, r2
 80078cc:	61fb      	str	r3, [r7, #28]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	699a      	ldr	r2, [r3, #24]
 80078d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d4:	441a      	add	r2, r3
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	619a      	str	r2, [r3, #24]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	68da      	ldr	r2, [r3, #12]
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	699b      	ldr	r3, [r3, #24]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	bf38      	it	cc
 80078e6:	461a      	movcc	r2, r3
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	60da      	str	r2, [r3, #12]
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f2:	441a      	add	r2, r3
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	601a      	str	r2, [r3, #0]
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078fc:	1ad3      	subs	r3, r2, r3
 80078fe:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2b00      	cmp	r3, #0
 8007904:	f47f aeb6 	bne.w	8007674 <f_write+0x8e>
 8007908:	e000      	b.n	800790c <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800790a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	7d1b      	ldrb	r3, [r3, #20]
 8007910:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007914:	b2da      	uxtb	r2, r3
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	2100      	movs	r1, #0
 800791e:	4618      	mov	r0, r3
 8007920:	f7fe f862 	bl	80059e8 <unlock_fs>
 8007924:	2300      	movs	r3, #0
}
 8007926:	4618      	mov	r0, r3
 8007928:	3730      	adds	r7, #48	; 0x30
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}

0800792e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800792e:	b580      	push	{r7, lr}
 8007930:	b086      	sub	sp, #24
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f107 0208 	add.w	r2, r7, #8
 800793c:	4611      	mov	r1, r2
 800793e:	4618      	mov	r0, r3
 8007940:	f7ff fbe0 	bl	8007104 <validate>
 8007944:	4603      	mov	r3, r0
 8007946:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007948:	7dfb      	ldrb	r3, [r7, #23]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d16d      	bne.n	8007a2a <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	7d1b      	ldrb	r3, [r3, #20]
 8007952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007956:	2b00      	cmp	r3, #0
 8007958:	d067      	beq.n	8007a2a <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	7d1b      	ldrb	r3, [r3, #20]
 800795e:	b25b      	sxtb	r3, r3
 8007960:	2b00      	cmp	r3, #0
 8007962:	da1a      	bge.n	800799a <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	7858      	ldrb	r0, [r3, #1]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a1a      	ldr	r2, [r3, #32]
 8007972:	2301      	movs	r3, #1
 8007974:	f7fd fee4 	bl	8005740 <disk_write>
 8007978:	4603      	mov	r3, r0
 800797a:	2b00      	cmp	r3, #0
 800797c:	d006      	beq.n	800798c <f_sync+0x5e>
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	2101      	movs	r1, #1
 8007982:	4618      	mov	r0, r3
 8007984:	f7fe f830 	bl	80059e8 <unlock_fs>
 8007988:	2301      	movs	r3, #1
 800798a:	e055      	b.n	8007a38 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	7d1b      	ldrb	r3, [r3, #20]
 8007990:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007994:	b2da      	uxtb	r2, r3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800799a:	f7fd f933 	bl	8004c04 <get_fattime>
 800799e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80079a0:	68ba      	ldr	r2, [r7, #8]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a6:	4619      	mov	r1, r3
 80079a8:	4610      	mov	r0, r2
 80079aa:	f7fe f9e9 	bl	8005d80 <move_window>
 80079ae:	4603      	mov	r3, r0
 80079b0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80079b2:	7dfb      	ldrb	r3, [r7, #23]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d138      	bne.n	8007a2a <f_sync+0xfc>
					dir = fp->dir_ptr;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079bc:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	330b      	adds	r3, #11
 80079c2:	781a      	ldrb	r2, [r3, #0]
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	330b      	adds	r3, #11
 80079c8:	f042 0220 	orr.w	r2, r2, #32
 80079cc:	b2d2      	uxtb	r2, r2
 80079ce:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6818      	ldr	r0, [r3, #0]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	461a      	mov	r2, r3
 80079da:	68f9      	ldr	r1, [r7, #12]
 80079dc:	f7fe fef6 	bl	80067cc <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f103 021c 	add.w	r2, r3, #28
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	68db      	ldr	r3, [r3, #12]
 80079ea:	4619      	mov	r1, r3
 80079ec:	4610      	mov	r0, r2
 80079ee:	f7fd ff3b 	bl	8005868 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	3316      	adds	r3, #22
 80079f6:	6939      	ldr	r1, [r7, #16]
 80079f8:	4618      	mov	r0, r3
 80079fa:	f7fd ff35 	bl	8005868 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	3312      	adds	r3, #18
 8007a02:	2100      	movs	r1, #0
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7fd ff14 	bl	8005832 <st_word>
					fs->wflag = 1;
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7fe f9e2 	bl	8005ddc <sync_fs>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	7d1b      	ldrb	r3, [r3, #20]
 8007a20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a24:	b2da      	uxtb	r2, r3
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	7dfa      	ldrb	r2, [r7, #23]
 8007a2e:	4611      	mov	r1, r2
 8007a30:	4618      	mov	r0, r3
 8007a32:	f7fd ffd9 	bl	80059e8 <unlock_fs>
 8007a36:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3718      	adds	r7, #24
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b084      	sub	sp, #16
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f7ff ff70 	bl	800792e <f_sync>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007a52:	7bfb      	ldrb	r3, [r7, #15]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d11d      	bne.n	8007a94 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	f107 0208 	add.w	r2, r7, #8
 8007a5e:	4611      	mov	r1, r2
 8007a60:	4618      	mov	r0, r3
 8007a62:	f7ff fb4f 	bl	8007104 <validate>
 8007a66:	4603      	mov	r3, r0
 8007a68:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007a6a:	7bfb      	ldrb	r3, [r7, #15]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d111      	bne.n	8007a94 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	691b      	ldr	r3, [r3, #16]
 8007a74:	4618      	mov	r0, r3
 8007a76:	f7fe f8df 	bl	8005c38 <dec_lock>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007a7e:	7bfb      	ldrb	r3, [r7, #15]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d102      	bne.n	8007a8a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2200      	movs	r2, #0
 8007a88:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	2100      	movs	r1, #0
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f7fd ffaa 	bl	80059e8 <unlock_fs>
#endif
		}
	}
	return res;
 8007a94:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3710      	adds	r7, #16
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
	...

08007aa0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b087      	sub	sp, #28
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	60f8      	str	r0, [r7, #12]
 8007aa8:	60b9      	str	r1, [r7, #8]
 8007aaa:	4613      	mov	r3, r2
 8007aac:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007ab6:	4b1f      	ldr	r3, [pc, #124]	; (8007b34 <FATFS_LinkDriverEx+0x94>)
 8007ab8:	7a5b      	ldrb	r3, [r3, #9]
 8007aba:	b2db      	uxtb	r3, r3
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d131      	bne.n	8007b24 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007ac0:	4b1c      	ldr	r3, [pc, #112]	; (8007b34 <FATFS_LinkDriverEx+0x94>)
 8007ac2:	7a5b      	ldrb	r3, [r3, #9]
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	461a      	mov	r2, r3
 8007ac8:	4b1a      	ldr	r3, [pc, #104]	; (8007b34 <FATFS_LinkDriverEx+0x94>)
 8007aca:	2100      	movs	r1, #0
 8007acc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007ace:	4b19      	ldr	r3, [pc, #100]	; (8007b34 <FATFS_LinkDriverEx+0x94>)
 8007ad0:	7a5b      	ldrb	r3, [r3, #9]
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	4a17      	ldr	r2, [pc, #92]	; (8007b34 <FATFS_LinkDriverEx+0x94>)
 8007ad6:	009b      	lsls	r3, r3, #2
 8007ad8:	4413      	add	r3, r2
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007ade:	4b15      	ldr	r3, [pc, #84]	; (8007b34 <FATFS_LinkDriverEx+0x94>)
 8007ae0:	7a5b      	ldrb	r3, [r3, #9]
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	4b13      	ldr	r3, [pc, #76]	; (8007b34 <FATFS_LinkDriverEx+0x94>)
 8007ae8:	4413      	add	r3, r2
 8007aea:	79fa      	ldrb	r2, [r7, #7]
 8007aec:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007aee:	4b11      	ldr	r3, [pc, #68]	; (8007b34 <FATFS_LinkDriverEx+0x94>)
 8007af0:	7a5b      	ldrb	r3, [r3, #9]
 8007af2:	b2db      	uxtb	r3, r3
 8007af4:	1c5a      	adds	r2, r3, #1
 8007af6:	b2d1      	uxtb	r1, r2
 8007af8:	4a0e      	ldr	r2, [pc, #56]	; (8007b34 <FATFS_LinkDriverEx+0x94>)
 8007afa:	7251      	strb	r1, [r2, #9]
 8007afc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007afe:	7dbb      	ldrb	r3, [r7, #22]
 8007b00:	3330      	adds	r3, #48	; 0x30
 8007b02:	b2da      	uxtb	r2, r3
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	3301      	adds	r3, #1
 8007b0c:	223a      	movs	r2, #58	; 0x3a
 8007b0e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	3302      	adds	r3, #2
 8007b14:	222f      	movs	r2, #47	; 0x2f
 8007b16:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	3303      	adds	r3, #3
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007b20:	2300      	movs	r3, #0
 8007b22:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007b24:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	371c      	adds	r7, #28
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr
 8007b32:	bf00      	nop
 8007b34:	200001d8 	.word	0x200001d8

08007b38 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b082      	sub	sp, #8
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007b42:	2200      	movs	r2, #0
 8007b44:	6839      	ldr	r1, [r7, #0]
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f7ff ffaa 	bl	8007aa0 <FATFS_LinkDriverEx>
 8007b4c:	4603      	mov	r3, r0
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3708      	adds	r7, #8
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}

08007b56 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b084      	sub	sp, #16
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	6039      	str	r1, [r7, #0]
 8007b60:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8007b62:	2200      	movs	r2, #0
 8007b64:	2101      	movs	r1, #1
 8007b66:	2001      	movs	r0, #1
 8007b68:	f000 fb06 	bl	8008178 <osSemaphoreNew>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	bf14      	ite	ne
 8007b7a:	2301      	movne	r3, #1
 8007b7c:	2300      	moveq	r3, #0
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	60fb      	str	r3, [r7, #12]

    return ret;
 8007b82:	68fb      	ldr	r3, [r7, #12]
}
 8007b84:	4618      	mov	r0, r3
 8007b86:	3710      	adds	r7, #16
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bd80      	pop	{r7, pc}

08007b8c <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b082      	sub	sp, #8
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 fc0f 	bl	80083b8 <osSemaphoreDelete>
#endif
    return 1;
 8007b9a:	2301      	movs	r3, #1
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3708      	adds	r7, #8
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b084      	sub	sp, #16
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8007bac:	2300      	movs	r3, #0
 8007bae:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8007bb0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f000 fb69 	bl	800828c <osSemaphoreAcquire>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d101      	bne.n	8007bc4 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3710      	adds	r7, #16
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}

08007bce <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8007bce:	b580      	push	{r7, lr}
 8007bd0:	b082      	sub	sp, #8
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f000 fbaa 	bl	8008330 <osSemaphoreRelease>
#endif
}
 8007bdc:	bf00      	nop
 8007bde:	3708      	adds	r7, #8
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <__NVIC_SetPriority>:
{
 8007be4:	b480      	push	{r7}
 8007be6:	b083      	sub	sp, #12
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	4603      	mov	r3, r0
 8007bec:	6039      	str	r1, [r7, #0]
 8007bee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	db0a      	blt.n	8007c0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	b2da      	uxtb	r2, r3
 8007bfc:	490c      	ldr	r1, [pc, #48]	; (8007c30 <__NVIC_SetPriority+0x4c>)
 8007bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007c02:	0112      	lsls	r2, r2, #4
 8007c04:	b2d2      	uxtb	r2, r2
 8007c06:	440b      	add	r3, r1
 8007c08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007c0c:	e00a      	b.n	8007c24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	b2da      	uxtb	r2, r3
 8007c12:	4908      	ldr	r1, [pc, #32]	; (8007c34 <__NVIC_SetPriority+0x50>)
 8007c14:	79fb      	ldrb	r3, [r7, #7]
 8007c16:	f003 030f 	and.w	r3, r3, #15
 8007c1a:	3b04      	subs	r3, #4
 8007c1c:	0112      	lsls	r2, r2, #4
 8007c1e:	b2d2      	uxtb	r2, r2
 8007c20:	440b      	add	r3, r1
 8007c22:	761a      	strb	r2, [r3, #24]
}
 8007c24:	bf00      	nop
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr
 8007c30:	e000e100 	.word	0xe000e100
 8007c34:	e000ed00 	.word	0xe000ed00

08007c38 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007c3c:	4b05      	ldr	r3, [pc, #20]	; (8007c54 <SysTick_Handler+0x1c>)
 8007c3e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007c40:	f002 fc4e 	bl	800a4e0 <xTaskGetSchedulerState>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b01      	cmp	r3, #1
 8007c48:	d001      	beq.n	8007c4e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007c4a:	f003 fded 	bl	800b828 <xPortSysTickHandler>
  }
}
 8007c4e:	bf00      	nop
 8007c50:	bd80      	pop	{r7, pc}
 8007c52:	bf00      	nop
 8007c54:	e000e010 	.word	0xe000e010

08007c58 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007c5c:	2100      	movs	r1, #0
 8007c5e:	f06f 0004 	mvn.w	r0, #4
 8007c62:	f7ff ffbf 	bl	8007be4 <__NVIC_SetPriority>
#endif
}
 8007c66:	bf00      	nop
 8007c68:	bd80      	pop	{r7, pc}
	...

08007c6c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007c6c:	b480      	push	{r7}
 8007c6e:	b083      	sub	sp, #12
 8007c70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c72:	f3ef 8305 	mrs	r3, IPSR
 8007c76:	603b      	str	r3, [r7, #0]
  return(result);
 8007c78:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d003      	beq.n	8007c86 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007c7e:	f06f 0305 	mvn.w	r3, #5
 8007c82:	607b      	str	r3, [r7, #4]
 8007c84:	e00c      	b.n	8007ca0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007c86:	4b0a      	ldr	r3, [pc, #40]	; (8007cb0 <osKernelInitialize+0x44>)
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d105      	bne.n	8007c9a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007c8e:	4b08      	ldr	r3, [pc, #32]	; (8007cb0 <osKernelInitialize+0x44>)
 8007c90:	2201      	movs	r2, #1
 8007c92:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007c94:	2300      	movs	r3, #0
 8007c96:	607b      	str	r3, [r7, #4]
 8007c98:	e002      	b.n	8007ca0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007c9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c9e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007ca0:	687b      	ldr	r3, [r7, #4]
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	370c      	adds	r7, #12
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
 8007cae:	bf00      	nop
 8007cb0:	200001e4 	.word	0x200001e4

08007cb4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b082      	sub	sp, #8
 8007cb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007cba:	f3ef 8305 	mrs	r3, IPSR
 8007cbe:	603b      	str	r3, [r7, #0]
  return(result);
 8007cc0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d003      	beq.n	8007cce <osKernelStart+0x1a>
    stat = osErrorISR;
 8007cc6:	f06f 0305 	mvn.w	r3, #5
 8007cca:	607b      	str	r3, [r7, #4]
 8007ccc:	e010      	b.n	8007cf0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007cce:	4b0b      	ldr	r3, [pc, #44]	; (8007cfc <osKernelStart+0x48>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d109      	bne.n	8007cea <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007cd6:	f7ff ffbf 	bl	8007c58 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007cda:	4b08      	ldr	r3, [pc, #32]	; (8007cfc <osKernelStart+0x48>)
 8007cdc:	2202      	movs	r2, #2
 8007cde:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007ce0:	f001 ffa2 	bl	8009c28 <vTaskStartScheduler>
      stat = osOK;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	607b      	str	r3, [r7, #4]
 8007ce8:	e002      	b.n	8007cf0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007cea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007cee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007cf0:	687b      	ldr	r3, [r7, #4]
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	3708      	adds	r7, #8
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}
 8007cfa:	bf00      	nop
 8007cfc:	200001e4 	.word	0x200001e4

08007d00 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b08e      	sub	sp, #56	; 0x38
 8007d04:	af04      	add	r7, sp, #16
 8007d06:	60f8      	str	r0, [r7, #12]
 8007d08:	60b9      	str	r1, [r7, #8]
 8007d0a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d10:	f3ef 8305 	mrs	r3, IPSR
 8007d14:	617b      	str	r3, [r7, #20]
  return(result);
 8007d16:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d17e      	bne.n	8007e1a <osThreadNew+0x11a>
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d07b      	beq.n	8007e1a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007d22:	2380      	movs	r3, #128	; 0x80
 8007d24:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007d26:	2318      	movs	r3, #24
 8007d28:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8007d2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007d32:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d045      	beq.n	8007dc6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d002      	beq.n	8007d48 <osThreadNew+0x48>
        name = attr->name;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	699b      	ldr	r3, [r3, #24]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d002      	beq.n	8007d56 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	699b      	ldr	r3, [r3, #24]
 8007d54:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007d56:	69fb      	ldr	r3, [r7, #28]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d008      	beq.n	8007d6e <osThreadNew+0x6e>
 8007d5c:	69fb      	ldr	r3, [r7, #28]
 8007d5e:	2b38      	cmp	r3, #56	; 0x38
 8007d60:	d805      	bhi.n	8007d6e <osThreadNew+0x6e>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	f003 0301 	and.w	r3, r3, #1
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d001      	beq.n	8007d72 <osThreadNew+0x72>
        return (NULL);
 8007d6e:	2300      	movs	r3, #0
 8007d70:	e054      	b.n	8007e1c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	695b      	ldr	r3, [r3, #20]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d003      	beq.n	8007d82 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	695b      	ldr	r3, [r3, #20]
 8007d7e:	089b      	lsrs	r3, r3, #2
 8007d80:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d00e      	beq.n	8007da8 <osThreadNew+0xa8>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	68db      	ldr	r3, [r3, #12]
 8007d8e:	2bbb      	cmp	r3, #187	; 0xbb
 8007d90:	d90a      	bls.n	8007da8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d006      	beq.n	8007da8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	695b      	ldr	r3, [r3, #20]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d002      	beq.n	8007da8 <osThreadNew+0xa8>
        mem = 1;
 8007da2:	2301      	movs	r3, #1
 8007da4:	61bb      	str	r3, [r7, #24]
 8007da6:	e010      	b.n	8007dca <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10c      	bne.n	8007dca <osThreadNew+0xca>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	68db      	ldr	r3, [r3, #12]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d108      	bne.n	8007dca <osThreadNew+0xca>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	691b      	ldr	r3, [r3, #16]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d104      	bne.n	8007dca <osThreadNew+0xca>
          mem = 0;
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	61bb      	str	r3, [r7, #24]
 8007dc4:	e001      	b.n	8007dca <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007dca:	69bb      	ldr	r3, [r7, #24]
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d110      	bne.n	8007df2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007dd4:	687a      	ldr	r2, [r7, #4]
 8007dd6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007dd8:	9202      	str	r2, [sp, #8]
 8007dda:	9301      	str	r3, [sp, #4]
 8007ddc:	69fb      	ldr	r3, [r7, #28]
 8007dde:	9300      	str	r3, [sp, #0]
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	6a3a      	ldr	r2, [r7, #32]
 8007de4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007de6:	68f8      	ldr	r0, [r7, #12]
 8007de8:	f001 fd32 	bl	8009850 <xTaskCreateStatic>
 8007dec:	4603      	mov	r3, r0
 8007dee:	613b      	str	r3, [r7, #16]
 8007df0:	e013      	b.n	8007e1a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007df2:	69bb      	ldr	r3, [r7, #24]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d110      	bne.n	8007e1a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007df8:	6a3b      	ldr	r3, [r7, #32]
 8007dfa:	b29a      	uxth	r2, r3
 8007dfc:	f107 0310 	add.w	r3, r7, #16
 8007e00:	9301      	str	r3, [sp, #4]
 8007e02:	69fb      	ldr	r3, [r7, #28]
 8007e04:	9300      	str	r3, [sp, #0]
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007e0a:	68f8      	ldr	r0, [r7, #12]
 8007e0c:	f001 fd7d 	bl	800990a <xTaskCreate>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	d001      	beq.n	8007e1a <osThreadNew+0x11a>
            hTask = NULL;
 8007e16:	2300      	movs	r3, #0
 8007e18:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007e1a:	693b      	ldr	r3, [r7, #16]
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3728      	adds	r7, #40	; 0x28
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b088      	sub	sp, #32
 8007e28:	af02      	add	r7, sp, #8
 8007e2a:	6078      	str	r0, [r7, #4]
 8007e2c:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d002      	beq.n	8007e3e <osThreadFlagsSet+0x1a>
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	da03      	bge.n	8007e46 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8007e3e:	f06f 0303 	mvn.w	r3, #3
 8007e42:	60fb      	str	r3, [r7, #12]
 8007e44:	e035      	b.n	8007eb2 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8007e46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007e4a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e4c:	f3ef 8305 	mrs	r3, IPSR
 8007e50:	613b      	str	r3, [r7, #16]
  return(result);
 8007e52:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d01f      	beq.n	8007e98 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8007e58:	2300      	movs	r3, #0
 8007e5a:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8007e5c:	f107 0308 	add.w	r3, r7, #8
 8007e60:	9300      	str	r3, [sp, #0]
 8007e62:	2300      	movs	r3, #0
 8007e64:	2201      	movs	r2, #1
 8007e66:	6839      	ldr	r1, [r7, #0]
 8007e68:	6978      	ldr	r0, [r7, #20]
 8007e6a:	f002 fde1 	bl	800aa30 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8007e6e:	f107 030c 	add.w	r3, r7, #12
 8007e72:	2200      	movs	r2, #0
 8007e74:	9200      	str	r2, [sp, #0]
 8007e76:	2200      	movs	r2, #0
 8007e78:	2100      	movs	r1, #0
 8007e7a:	6978      	ldr	r0, [r7, #20]
 8007e7c:	f002 fdd8 	bl	800aa30 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d015      	beq.n	8007eb2 <osThreadFlagsSet+0x8e>
 8007e86:	4b0d      	ldr	r3, [pc, #52]	; (8007ebc <osThreadFlagsSet+0x98>)
 8007e88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e8c:	601a      	str	r2, [r3, #0]
 8007e8e:	f3bf 8f4f 	dsb	sy
 8007e92:	f3bf 8f6f 	isb	sy
 8007e96:	e00c      	b.n	8007eb2 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8007e98:	2300      	movs	r3, #0
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	6839      	ldr	r1, [r7, #0]
 8007e9e:	6978      	ldr	r0, [r7, #20]
 8007ea0:	f002 fd08 	bl	800a8b4 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8007ea4:	f107 030c 	add.w	r3, r7, #12
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	2100      	movs	r1, #0
 8007eac:	6978      	ldr	r0, [r7, #20]
 8007eae:	f002 fd01 	bl	800a8b4 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3718      	adds	r7, #24
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}
 8007ebc:	e000ed04 	.word	0xe000ed04

08007ec0 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b08c      	sub	sp, #48	; 0x30
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ecc:	f3ef 8305 	mrs	r3, IPSR
 8007ed0:	617b      	str	r3, [r7, #20]
  return(result);
 8007ed2:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d003      	beq.n	8007ee0 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8007ed8:	f06f 0305 	mvn.w	r3, #5
 8007edc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ede:	e06b      	b.n	8007fb8 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	da03      	bge.n	8007eee <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8007ee6:	f06f 0303 	mvn.w	r3, #3
 8007eea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007eec:	e064      	b.n	8007fb8 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	f003 0302 	and.w	r3, r3, #2
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d002      	beq.n	8007efe <osThreadFlagsWait+0x3e>
      clear = 0U;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	62bb      	str	r3, [r7, #40]	; 0x28
 8007efc:	e001      	b.n	8007f02 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 8007f02:	2300      	movs	r3, #0
 8007f04:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 8007f0a:	f001 ffa9 	bl	8009e60 <xTaskGetTickCount>
 8007f0e:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8007f10:	f107 0210 	add.w	r2, r7, #16
 8007f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f18:	2000      	movs	r0, #0
 8007f1a:	f002 fc6b 	bl	800a7f4 <xTaskNotifyWait>
 8007f1e:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d137      	bne.n	8007f96 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8007f26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	4013      	ands	r3, r2
 8007f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f32:	4313      	orrs	r3, r2
 8007f34:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	f003 0301 	and.w	r3, r3, #1
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d00c      	beq.n	8007f5a <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8007f40:	68fa      	ldr	r2, [r7, #12]
 8007f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f44:	4013      	ands	r3, r2
 8007f46:	68fa      	ldr	r2, [r7, #12]
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d032      	beq.n	8007fb2 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d10f      	bne.n	8007f72 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8007f52:	f06f 0302 	mvn.w	r3, #2
 8007f56:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8007f58:	e02e      	b.n	8007fb8 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8007f5a:	68fa      	ldr	r2, [r7, #12]
 8007f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f5e:	4013      	ands	r3, r2
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d128      	bne.n	8007fb6 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d103      	bne.n	8007f72 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8007f6a:	f06f 0302 	mvn.w	r3, #2
 8007f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 8007f70:	e022      	b.n	8007fb8 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8007f72:	f001 ff75 	bl	8009e60 <xTaskGetTickCount>
 8007f76:	4602      	mov	r2, r0
 8007f78:	6a3b      	ldr	r3, [r7, #32]
 8007f7a:	1ad3      	subs	r3, r2, r3
 8007f7c:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8007f7e:	69ba      	ldr	r2, [r7, #24]
 8007f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d902      	bls.n	8007f8c <osThreadFlagsWait+0xcc>
          tout  = 0;
 8007f86:	2300      	movs	r3, #0
 8007f88:	627b      	str	r3, [r7, #36]	; 0x24
 8007f8a:	e00e      	b.n	8007faa <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8007f8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f8e:	69bb      	ldr	r3, [r7, #24]
 8007f90:	1ad3      	subs	r3, r2, r3
 8007f92:	627b      	str	r3, [r7, #36]	; 0x24
 8007f94:	e009      	b.n	8007faa <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d103      	bne.n	8007fa4 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8007f9c:	f06f 0302 	mvn.w	r3, #2
 8007fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007fa2:	e002      	b.n	8007faa <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8007fa4:	f06f 0301 	mvn.w	r3, #1
 8007fa8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8007faa:	69fb      	ldr	r3, [r7, #28]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1af      	bne.n	8007f10 <osThreadFlagsWait+0x50>
 8007fb0:	e002      	b.n	8007fb8 <osThreadFlagsWait+0xf8>
            break;
 8007fb2:	bf00      	nop
 8007fb4:	e000      	b.n	8007fb8 <osThreadFlagsWait+0xf8>
            break;
 8007fb6:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8007fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3730      	adds	r7, #48	; 0x30
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}

08007fc2 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007fc2:	b580      	push	{r7, lr}
 8007fc4:	b084      	sub	sp, #16
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fca:	f3ef 8305 	mrs	r3, IPSR
 8007fce:	60bb      	str	r3, [r7, #8]
  return(result);
 8007fd0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d003      	beq.n	8007fde <osDelay+0x1c>
    stat = osErrorISR;
 8007fd6:	f06f 0305 	mvn.w	r3, #5
 8007fda:	60fb      	str	r3, [r7, #12]
 8007fdc:	e007      	b.n	8007fee <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d002      	beq.n	8007fee <osDelay+0x2c>
      vTaskDelay(ticks);
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f001 fde9 	bl	8009bc0 <vTaskDelay>
    }
  }

  return (stat);
 8007fee:	68fb      	ldr	r3, [r7, #12]
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3710      	adds	r7, #16
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}

08007ff8 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f003 fa35 	bl	800b470 <pvTimerGetTimerID>
 8008006:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d005      	beq.n	800801a <TimerCallback+0x22>
    callb->func (callb->arg);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68fa      	ldr	r2, [r7, #12]
 8008014:	6852      	ldr	r2, [r2, #4]
 8008016:	4610      	mov	r0, r2
 8008018:	4798      	blx	r3
  }
}
 800801a:	bf00      	nop
 800801c:	3710      	adds	r7, #16
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}
	...

08008024 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8008024:	b580      	push	{r7, lr}
 8008026:	b08c      	sub	sp, #48	; 0x30
 8008028:	af02      	add	r7, sp, #8
 800802a:	60f8      	str	r0, [r7, #12]
 800802c:	607a      	str	r2, [r7, #4]
 800802e:	603b      	str	r3, [r7, #0]
 8008030:	460b      	mov	r3, r1
 8008032:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8008034:	2300      	movs	r3, #0
 8008036:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008038:	f3ef 8305 	mrs	r3, IPSR
 800803c:	613b      	str	r3, [r7, #16]
  return(result);
 800803e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8008040:	2b00      	cmp	r3, #0
 8008042:	d163      	bne.n	800810c <osTimerNew+0xe8>
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d060      	beq.n	800810c <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800804a:	2008      	movs	r0, #8
 800804c:	f003 fc7c 	bl	800b948 <pvPortMalloc>
 8008050:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d059      	beq.n	800810c <osTimerNew+0xe8>
      callb->func = func;
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	68fa      	ldr	r2, [r7, #12]
 800805c:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8008064:	7afb      	ldrb	r3, [r7, #11]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d102      	bne.n	8008070 <osTimerNew+0x4c>
        reload = pdFALSE;
 800806a:	2300      	movs	r3, #0
 800806c:	61fb      	str	r3, [r7, #28]
 800806e:	e001      	b.n	8008074 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8008070:	2301      	movs	r3, #1
 8008072:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8008074:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008078:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800807a:	2300      	movs	r3, #0
 800807c:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	2b00      	cmp	r3, #0
 8008082:	d01c      	beq.n	80080be <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d002      	beq.n	8008092 <osTimerNew+0x6e>
          name = attr->name;
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	689b      	ldr	r3, [r3, #8]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d006      	beq.n	80080a8 <osTimerNew+0x84>
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	2b2b      	cmp	r3, #43	; 0x2b
 80080a0:	d902      	bls.n	80080a8 <osTimerNew+0x84>
          mem = 1;
 80080a2:	2301      	movs	r3, #1
 80080a4:	61bb      	str	r3, [r7, #24]
 80080a6:	e00c      	b.n	80080c2 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d108      	bne.n	80080c2 <osTimerNew+0x9e>
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	68db      	ldr	r3, [r3, #12]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d104      	bne.n	80080c2 <osTimerNew+0x9e>
            mem = 0;
 80080b8:	2300      	movs	r3, #0
 80080ba:	61bb      	str	r3, [r7, #24]
 80080bc:	e001      	b.n	80080c2 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 80080be:	2300      	movs	r3, #0
 80080c0:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80080c2:	69bb      	ldr	r3, [r7, #24]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d10c      	bne.n	80080e2 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	9301      	str	r3, [sp, #4]
 80080ce:	4b12      	ldr	r3, [pc, #72]	; (8008118 <osTimerNew+0xf4>)
 80080d0:	9300      	str	r3, [sp, #0]
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	69fa      	ldr	r2, [r7, #28]
 80080d6:	2101      	movs	r1, #1
 80080d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80080da:	f002 fe4a 	bl	800ad72 <xTimerCreateStatic>
 80080de:	6238      	str	r0, [r7, #32]
 80080e0:	e00b      	b.n	80080fa <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d108      	bne.n	80080fa <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80080e8:	4b0b      	ldr	r3, [pc, #44]	; (8008118 <osTimerNew+0xf4>)
 80080ea:	9300      	str	r3, [sp, #0]
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	69fa      	ldr	r2, [r7, #28]
 80080f0:	2101      	movs	r1, #1
 80080f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80080f4:	f002 fe1c 	bl	800ad30 <xTimerCreate>
 80080f8:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 80080fa:	6a3b      	ldr	r3, [r7, #32]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d105      	bne.n	800810c <osTimerNew+0xe8>
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d002      	beq.n	800810c <osTimerNew+0xe8>
        vPortFree (callb);
 8008106:	6978      	ldr	r0, [r7, #20]
 8008108:	f003 fcea 	bl	800bae0 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800810c:	6a3b      	ldr	r3, [r7, #32]
}
 800810e:	4618      	mov	r0, r3
 8008110:	3728      	adds	r7, #40	; 0x28
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}
 8008116:	bf00      	nop
 8008118:	08007ff9 	.word	0x08007ff9

0800811c <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800811c:	b580      	push	{r7, lr}
 800811e:	b088      	sub	sp, #32
 8008120:	af02      	add	r7, sp, #8
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800812a:	f3ef 8305 	mrs	r3, IPSR
 800812e:	60fb      	str	r3, [r7, #12]
  return(result);
 8008130:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008132:	2b00      	cmp	r3, #0
 8008134:	d003      	beq.n	800813e <osTimerStart+0x22>
    stat = osErrorISR;
 8008136:	f06f 0305 	mvn.w	r3, #5
 800813a:	617b      	str	r3, [r7, #20]
 800813c:	e017      	b.n	800816e <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d103      	bne.n	800814c <osTimerStart+0x30>
    stat = osErrorParameter;
 8008144:	f06f 0303 	mvn.w	r3, #3
 8008148:	617b      	str	r3, [r7, #20]
 800814a:	e010      	b.n	800816e <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800814c:	2300      	movs	r3, #0
 800814e:	9300      	str	r3, [sp, #0]
 8008150:	2300      	movs	r3, #0
 8008152:	683a      	ldr	r2, [r7, #0]
 8008154:	2104      	movs	r1, #4
 8008156:	6938      	ldr	r0, [r7, #16]
 8008158:	f002 fe84 	bl	800ae64 <xTimerGenericCommand>
 800815c:	4603      	mov	r3, r0
 800815e:	2b01      	cmp	r3, #1
 8008160:	d102      	bne.n	8008168 <osTimerStart+0x4c>
      stat = osOK;
 8008162:	2300      	movs	r3, #0
 8008164:	617b      	str	r3, [r7, #20]
 8008166:	e002      	b.n	800816e <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8008168:	f06f 0302 	mvn.w	r3, #2
 800816c:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800816e:	697b      	ldr	r3, [r7, #20]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3718      	adds	r7, #24
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008178:	b580      	push	{r7, lr}
 800817a:	b08a      	sub	sp, #40	; 0x28
 800817c:	af02      	add	r7, sp, #8
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	60b9      	str	r1, [r7, #8]
 8008182:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008184:	2300      	movs	r3, #0
 8008186:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008188:	f3ef 8305 	mrs	r3, IPSR
 800818c:	613b      	str	r3, [r7, #16]
  return(result);
 800818e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008190:	2b00      	cmp	r3, #0
 8008192:	d175      	bne.n	8008280 <osSemaphoreNew+0x108>
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d072      	beq.n	8008280 <osSemaphoreNew+0x108>
 800819a:	68ba      	ldr	r2, [r7, #8]
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	429a      	cmp	r2, r3
 80081a0:	d86e      	bhi.n	8008280 <osSemaphoreNew+0x108>
    mem = -1;
 80081a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80081a6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d015      	beq.n	80081da <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d006      	beq.n	80081c4 <osSemaphoreNew+0x4c>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	68db      	ldr	r3, [r3, #12]
 80081ba:	2b4f      	cmp	r3, #79	; 0x4f
 80081bc:	d902      	bls.n	80081c4 <osSemaphoreNew+0x4c>
        mem = 1;
 80081be:	2301      	movs	r3, #1
 80081c0:	61bb      	str	r3, [r7, #24]
 80081c2:	e00c      	b.n	80081de <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d108      	bne.n	80081de <osSemaphoreNew+0x66>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d104      	bne.n	80081de <osSemaphoreNew+0x66>
          mem = 0;
 80081d4:	2300      	movs	r3, #0
 80081d6:	61bb      	str	r3, [r7, #24]
 80081d8:	e001      	b.n	80081de <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80081da:	2300      	movs	r3, #0
 80081dc:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80081e4:	d04c      	beq.n	8008280 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d128      	bne.n	800823e <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	2b01      	cmp	r3, #1
 80081f0:	d10a      	bne.n	8008208 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	689b      	ldr	r3, [r3, #8]
 80081f6:	2203      	movs	r2, #3
 80081f8:	9200      	str	r2, [sp, #0]
 80081fa:	2200      	movs	r2, #0
 80081fc:	2100      	movs	r1, #0
 80081fe:	2001      	movs	r0, #1
 8008200:	f000 fb80 	bl	8008904 <xQueueGenericCreateStatic>
 8008204:	61f8      	str	r0, [r7, #28]
 8008206:	e005      	b.n	8008214 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008208:	2203      	movs	r2, #3
 800820a:	2100      	movs	r1, #0
 800820c:	2001      	movs	r0, #1
 800820e:	f000 fbf1 	bl	80089f4 <xQueueGenericCreate>
 8008212:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008214:	69fb      	ldr	r3, [r7, #28]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d022      	beq.n	8008260 <osSemaphoreNew+0xe8>
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d01f      	beq.n	8008260 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008220:	2300      	movs	r3, #0
 8008222:	2200      	movs	r2, #0
 8008224:	2100      	movs	r1, #0
 8008226:	69f8      	ldr	r0, [r7, #28]
 8008228:	f000 fcac 	bl	8008b84 <xQueueGenericSend>
 800822c:	4603      	mov	r3, r0
 800822e:	2b01      	cmp	r3, #1
 8008230:	d016      	beq.n	8008260 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008232:	69f8      	ldr	r0, [r7, #28]
 8008234:	f001 f938 	bl	80094a8 <vQueueDelete>
            hSemaphore = NULL;
 8008238:	2300      	movs	r3, #0
 800823a:	61fb      	str	r3, [r7, #28]
 800823c:	e010      	b.n	8008260 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800823e:	69bb      	ldr	r3, [r7, #24]
 8008240:	2b01      	cmp	r3, #1
 8008242:	d108      	bne.n	8008256 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	461a      	mov	r2, r3
 800824a:	68b9      	ldr	r1, [r7, #8]
 800824c:	68f8      	ldr	r0, [r7, #12]
 800824e:	f000 fc2e 	bl	8008aae <xQueueCreateCountingSemaphoreStatic>
 8008252:	61f8      	str	r0, [r7, #28]
 8008254:	e004      	b.n	8008260 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008256:	68b9      	ldr	r1, [r7, #8]
 8008258:	68f8      	ldr	r0, [r7, #12]
 800825a:	f000 fc5f 	bl	8008b1c <xQueueCreateCountingSemaphore>
 800825e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d00c      	beq.n	8008280 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d003      	beq.n	8008274 <osSemaphoreNew+0xfc>
          name = attr->name;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	617b      	str	r3, [r7, #20]
 8008272:	e001      	b.n	8008278 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008274:	2300      	movs	r3, #0
 8008276:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008278:	6979      	ldr	r1, [r7, #20]
 800827a:	69f8      	ldr	r0, [r7, #28]
 800827c:	f001 fa60 	bl	8009740 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008280:	69fb      	ldr	r3, [r7, #28]
}
 8008282:	4618      	mov	r0, r3
 8008284:	3720      	adds	r7, #32
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
	...

0800828c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800828c:	b580      	push	{r7, lr}
 800828e:	b086      	sub	sp, #24
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800829a:	2300      	movs	r3, #0
 800829c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d103      	bne.n	80082ac <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80082a4:	f06f 0303 	mvn.w	r3, #3
 80082a8:	617b      	str	r3, [r7, #20]
 80082aa:	e039      	b.n	8008320 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80082ac:	f3ef 8305 	mrs	r3, IPSR
 80082b0:	60fb      	str	r3, [r7, #12]
  return(result);
 80082b2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d022      	beq.n	80082fe <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d003      	beq.n	80082c6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80082be:	f06f 0303 	mvn.w	r3, #3
 80082c2:	617b      	str	r3, [r7, #20]
 80082c4:	e02c      	b.n	8008320 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80082c6:	2300      	movs	r3, #0
 80082c8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80082ca:	f107 0308 	add.w	r3, r7, #8
 80082ce:	461a      	mov	r2, r3
 80082d0:	2100      	movs	r1, #0
 80082d2:	6938      	ldr	r0, [r7, #16]
 80082d4:	f001 f868 	bl	80093a8 <xQueueReceiveFromISR>
 80082d8:	4603      	mov	r3, r0
 80082da:	2b01      	cmp	r3, #1
 80082dc:	d003      	beq.n	80082e6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80082de:	f06f 0302 	mvn.w	r3, #2
 80082e2:	617b      	str	r3, [r7, #20]
 80082e4:	e01c      	b.n	8008320 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d019      	beq.n	8008320 <osSemaphoreAcquire+0x94>
 80082ec:	4b0f      	ldr	r3, [pc, #60]	; (800832c <osSemaphoreAcquire+0xa0>)
 80082ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082f2:	601a      	str	r2, [r3, #0]
 80082f4:	f3bf 8f4f 	dsb	sy
 80082f8:	f3bf 8f6f 	isb	sy
 80082fc:	e010      	b.n	8008320 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80082fe:	6839      	ldr	r1, [r7, #0]
 8008300:	6938      	ldr	r0, [r7, #16]
 8008302:	f000 ff45 	bl	8009190 <xQueueSemaphoreTake>
 8008306:	4603      	mov	r3, r0
 8008308:	2b01      	cmp	r3, #1
 800830a:	d009      	beq.n	8008320 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d003      	beq.n	800831a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8008312:	f06f 0301 	mvn.w	r3, #1
 8008316:	617b      	str	r3, [r7, #20]
 8008318:	e002      	b.n	8008320 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800831a:	f06f 0302 	mvn.w	r3, #2
 800831e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008320:	697b      	ldr	r3, [r7, #20]
}
 8008322:	4618      	mov	r0, r3
 8008324:	3718      	adds	r7, #24
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop
 800832c:	e000ed04 	.word	0xe000ed04

08008330 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008330:	b580      	push	{r7, lr}
 8008332:	b086      	sub	sp, #24
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800833c:	2300      	movs	r3, #0
 800833e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d103      	bne.n	800834e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008346:	f06f 0303 	mvn.w	r3, #3
 800834a:	617b      	str	r3, [r7, #20]
 800834c:	e02c      	b.n	80083a8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800834e:	f3ef 8305 	mrs	r3, IPSR
 8008352:	60fb      	str	r3, [r7, #12]
  return(result);
 8008354:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008356:	2b00      	cmp	r3, #0
 8008358:	d01a      	beq.n	8008390 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800835a:	2300      	movs	r3, #0
 800835c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800835e:	f107 0308 	add.w	r3, r7, #8
 8008362:	4619      	mov	r1, r3
 8008364:	6938      	ldr	r0, [r7, #16]
 8008366:	f000 fda6 	bl	8008eb6 <xQueueGiveFromISR>
 800836a:	4603      	mov	r3, r0
 800836c:	2b01      	cmp	r3, #1
 800836e:	d003      	beq.n	8008378 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8008370:	f06f 0302 	mvn.w	r3, #2
 8008374:	617b      	str	r3, [r7, #20]
 8008376:	e017      	b.n	80083a8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d014      	beq.n	80083a8 <osSemaphoreRelease+0x78>
 800837e:	4b0d      	ldr	r3, [pc, #52]	; (80083b4 <osSemaphoreRelease+0x84>)
 8008380:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008384:	601a      	str	r2, [r3, #0]
 8008386:	f3bf 8f4f 	dsb	sy
 800838a:	f3bf 8f6f 	isb	sy
 800838e:	e00b      	b.n	80083a8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008390:	2300      	movs	r3, #0
 8008392:	2200      	movs	r2, #0
 8008394:	2100      	movs	r1, #0
 8008396:	6938      	ldr	r0, [r7, #16]
 8008398:	f000 fbf4 	bl	8008b84 <xQueueGenericSend>
 800839c:	4603      	mov	r3, r0
 800839e:	2b01      	cmp	r3, #1
 80083a0:	d002      	beq.n	80083a8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80083a2:	f06f 0302 	mvn.w	r3, #2
 80083a6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80083a8:	697b      	ldr	r3, [r7, #20]
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3718      	adds	r7, #24
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	e000ed04 	.word	0xe000ed04

080083b8 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083c4:	f3ef 8305 	mrs	r3, IPSR
 80083c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80083ca:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d003      	beq.n	80083d8 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 80083d0:	f06f 0305 	mvn.w	r3, #5
 80083d4:	617b      	str	r3, [r7, #20]
 80083d6:	e00e      	b.n	80083f6 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d103      	bne.n	80083e6 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 80083de:	f06f 0303 	mvn.w	r3, #3
 80083e2:	617b      	str	r3, [r7, #20]
 80083e4:	e007      	b.n	80083f6 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 80083e6:	6938      	ldr	r0, [r7, #16]
 80083e8:	f001 f9d4 	bl	8009794 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 80083ec:	2300      	movs	r3, #0
 80083ee:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 80083f0:	6938      	ldr	r0, [r7, #16]
 80083f2:	f001 f859 	bl	80094a8 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 80083f6:	697b      	ldr	r3, [r7, #20]
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3718      	adds	r7, #24
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008400:	b580      	push	{r7, lr}
 8008402:	b08a      	sub	sp, #40	; 0x28
 8008404:	af02      	add	r7, sp, #8
 8008406:	60f8      	str	r0, [r7, #12]
 8008408:	60b9      	str	r1, [r7, #8]
 800840a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800840c:	2300      	movs	r3, #0
 800840e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008410:	f3ef 8305 	mrs	r3, IPSR
 8008414:	613b      	str	r3, [r7, #16]
  return(result);
 8008416:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008418:	2b00      	cmp	r3, #0
 800841a:	d15f      	bne.n	80084dc <osMessageQueueNew+0xdc>
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d05c      	beq.n	80084dc <osMessageQueueNew+0xdc>
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d059      	beq.n	80084dc <osMessageQueueNew+0xdc>
    mem = -1;
 8008428:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800842c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d029      	beq.n	8008488 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d012      	beq.n	8008462 <osMessageQueueNew+0x62>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	2b4f      	cmp	r3, #79	; 0x4f
 8008442:	d90e      	bls.n	8008462 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008448:	2b00      	cmp	r3, #0
 800844a:	d00a      	beq.n	8008462 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	695a      	ldr	r2, [r3, #20]
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	68b9      	ldr	r1, [r7, #8]
 8008454:	fb01 f303 	mul.w	r3, r1, r3
 8008458:	429a      	cmp	r2, r3
 800845a:	d302      	bcc.n	8008462 <osMessageQueueNew+0x62>
        mem = 1;
 800845c:	2301      	movs	r3, #1
 800845e:	61bb      	str	r3, [r7, #24]
 8008460:	e014      	b.n	800848c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d110      	bne.n	800848c <osMessageQueueNew+0x8c>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	68db      	ldr	r3, [r3, #12]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d10c      	bne.n	800848c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008476:	2b00      	cmp	r3, #0
 8008478:	d108      	bne.n	800848c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	695b      	ldr	r3, [r3, #20]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d104      	bne.n	800848c <osMessageQueueNew+0x8c>
          mem = 0;
 8008482:	2300      	movs	r3, #0
 8008484:	61bb      	str	r3, [r7, #24]
 8008486:	e001      	b.n	800848c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8008488:	2300      	movs	r3, #0
 800848a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800848c:	69bb      	ldr	r3, [r7, #24]
 800848e:	2b01      	cmp	r3, #1
 8008490:	d10b      	bne.n	80084aa <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	691a      	ldr	r2, [r3, #16]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	2100      	movs	r1, #0
 800849c:	9100      	str	r1, [sp, #0]
 800849e:	68b9      	ldr	r1, [r7, #8]
 80084a0:	68f8      	ldr	r0, [r7, #12]
 80084a2:	f000 fa2f 	bl	8008904 <xQueueGenericCreateStatic>
 80084a6:	61f8      	str	r0, [r7, #28]
 80084a8:	e008      	b.n	80084bc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80084aa:	69bb      	ldr	r3, [r7, #24]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d105      	bne.n	80084bc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80084b0:	2200      	movs	r2, #0
 80084b2:	68b9      	ldr	r1, [r7, #8]
 80084b4:	68f8      	ldr	r0, [r7, #12]
 80084b6:	f000 fa9d 	bl	80089f4 <xQueueGenericCreate>
 80084ba:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80084bc:	69fb      	ldr	r3, [r7, #28]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d00c      	beq.n	80084dc <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d003      	beq.n	80084d0 <osMessageQueueNew+0xd0>
        name = attr->name;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	617b      	str	r3, [r7, #20]
 80084ce:	e001      	b.n	80084d4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80084d0:	2300      	movs	r3, #0
 80084d2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80084d4:	6979      	ldr	r1, [r7, #20]
 80084d6:	69f8      	ldr	r0, [r7, #28]
 80084d8:	f001 f932 	bl	8009740 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80084dc:	69fb      	ldr	r3, [r7, #28]
}
 80084de:	4618      	mov	r0, r3
 80084e0:	3720      	adds	r7, #32
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}
	...

080084e8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b088      	sub	sp, #32
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	60b9      	str	r1, [r7, #8]
 80084f2:	603b      	str	r3, [r7, #0]
 80084f4:	4613      	mov	r3, r2
 80084f6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80084fc:	2300      	movs	r3, #0
 80084fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008500:	f3ef 8305 	mrs	r3, IPSR
 8008504:	617b      	str	r3, [r7, #20]
  return(result);
 8008506:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008508:	2b00      	cmp	r3, #0
 800850a:	d028      	beq.n	800855e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800850c:	69bb      	ldr	r3, [r7, #24]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d005      	beq.n	800851e <osMessageQueuePut+0x36>
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d002      	beq.n	800851e <osMessageQueuePut+0x36>
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d003      	beq.n	8008526 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800851e:	f06f 0303 	mvn.w	r3, #3
 8008522:	61fb      	str	r3, [r7, #28]
 8008524:	e038      	b.n	8008598 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8008526:	2300      	movs	r3, #0
 8008528:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800852a:	f107 0210 	add.w	r2, r7, #16
 800852e:	2300      	movs	r3, #0
 8008530:	68b9      	ldr	r1, [r7, #8]
 8008532:	69b8      	ldr	r0, [r7, #24]
 8008534:	f000 fc24 	bl	8008d80 <xQueueGenericSendFromISR>
 8008538:	4603      	mov	r3, r0
 800853a:	2b01      	cmp	r3, #1
 800853c:	d003      	beq.n	8008546 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800853e:	f06f 0302 	mvn.w	r3, #2
 8008542:	61fb      	str	r3, [r7, #28]
 8008544:	e028      	b.n	8008598 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d025      	beq.n	8008598 <osMessageQueuePut+0xb0>
 800854c:	4b15      	ldr	r3, [pc, #84]	; (80085a4 <osMessageQueuePut+0xbc>)
 800854e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008552:	601a      	str	r2, [r3, #0]
 8008554:	f3bf 8f4f 	dsb	sy
 8008558:	f3bf 8f6f 	isb	sy
 800855c:	e01c      	b.n	8008598 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800855e:	69bb      	ldr	r3, [r7, #24]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d002      	beq.n	800856a <osMessageQueuePut+0x82>
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d103      	bne.n	8008572 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800856a:	f06f 0303 	mvn.w	r3, #3
 800856e:	61fb      	str	r3, [r7, #28]
 8008570:	e012      	b.n	8008598 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008572:	2300      	movs	r3, #0
 8008574:	683a      	ldr	r2, [r7, #0]
 8008576:	68b9      	ldr	r1, [r7, #8]
 8008578:	69b8      	ldr	r0, [r7, #24]
 800857a:	f000 fb03 	bl	8008b84 <xQueueGenericSend>
 800857e:	4603      	mov	r3, r0
 8008580:	2b01      	cmp	r3, #1
 8008582:	d009      	beq.n	8008598 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d003      	beq.n	8008592 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800858a:	f06f 0301 	mvn.w	r3, #1
 800858e:	61fb      	str	r3, [r7, #28]
 8008590:	e002      	b.n	8008598 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8008592:	f06f 0302 	mvn.w	r3, #2
 8008596:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008598:	69fb      	ldr	r3, [r7, #28]
}
 800859a:	4618      	mov	r0, r3
 800859c:	3720      	adds	r7, #32
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}
 80085a2:	bf00      	nop
 80085a4:	e000ed04 	.word	0xe000ed04

080085a8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b088      	sub	sp, #32
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	607a      	str	r2, [r7, #4]
 80085b4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80085ba:	2300      	movs	r3, #0
 80085bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80085be:	f3ef 8305 	mrs	r3, IPSR
 80085c2:	617b      	str	r3, [r7, #20]
  return(result);
 80085c4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d028      	beq.n	800861c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80085ca:	69bb      	ldr	r3, [r7, #24]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d005      	beq.n	80085dc <osMessageQueueGet+0x34>
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d002      	beq.n	80085dc <osMessageQueueGet+0x34>
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d003      	beq.n	80085e4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80085dc:	f06f 0303 	mvn.w	r3, #3
 80085e0:	61fb      	str	r3, [r7, #28]
 80085e2:	e037      	b.n	8008654 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80085e4:	2300      	movs	r3, #0
 80085e6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80085e8:	f107 0310 	add.w	r3, r7, #16
 80085ec:	461a      	mov	r2, r3
 80085ee:	68b9      	ldr	r1, [r7, #8]
 80085f0:	69b8      	ldr	r0, [r7, #24]
 80085f2:	f000 fed9 	bl	80093a8 <xQueueReceiveFromISR>
 80085f6:	4603      	mov	r3, r0
 80085f8:	2b01      	cmp	r3, #1
 80085fa:	d003      	beq.n	8008604 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80085fc:	f06f 0302 	mvn.w	r3, #2
 8008600:	61fb      	str	r3, [r7, #28]
 8008602:	e027      	b.n	8008654 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d024      	beq.n	8008654 <osMessageQueueGet+0xac>
 800860a:	4b15      	ldr	r3, [pc, #84]	; (8008660 <osMessageQueueGet+0xb8>)
 800860c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008610:	601a      	str	r2, [r3, #0]
 8008612:	f3bf 8f4f 	dsb	sy
 8008616:	f3bf 8f6f 	isb	sy
 800861a:	e01b      	b.n	8008654 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800861c:	69bb      	ldr	r3, [r7, #24]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d002      	beq.n	8008628 <osMessageQueueGet+0x80>
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d103      	bne.n	8008630 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8008628:	f06f 0303 	mvn.w	r3, #3
 800862c:	61fb      	str	r3, [r7, #28]
 800862e:	e011      	b.n	8008654 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008630:	683a      	ldr	r2, [r7, #0]
 8008632:	68b9      	ldr	r1, [r7, #8]
 8008634:	69b8      	ldr	r0, [r7, #24]
 8008636:	f000 fccb 	bl	8008fd0 <xQueueReceive>
 800863a:	4603      	mov	r3, r0
 800863c:	2b01      	cmp	r3, #1
 800863e:	d009      	beq.n	8008654 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d003      	beq.n	800864e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8008646:	f06f 0301 	mvn.w	r3, #1
 800864a:	61fb      	str	r3, [r7, #28]
 800864c:	e002      	b.n	8008654 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800864e:	f06f 0302 	mvn.w	r3, #2
 8008652:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008654:	69fb      	ldr	r3, [r7, #28]
}
 8008656:	4618      	mov	r0, r3
 8008658:	3720      	adds	r7, #32
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop
 8008660:	e000ed04 	.word	0xe000ed04

08008664 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	60f8      	str	r0, [r7, #12]
 800866c:	60b9      	str	r1, [r7, #8]
 800866e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	4a07      	ldr	r2, [pc, #28]	; (8008690 <vApplicationGetIdleTaskMemory+0x2c>)
 8008674:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	4a06      	ldr	r2, [pc, #24]	; (8008694 <vApplicationGetIdleTaskMemory+0x30>)
 800867a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2280      	movs	r2, #128	; 0x80
 8008680:	601a      	str	r2, [r3, #0]
}
 8008682:	bf00      	nop
 8008684:	3714      	adds	r7, #20
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr
 800868e:	bf00      	nop
 8008690:	200001e8 	.word	0x200001e8
 8008694:	200002a4 	.word	0x200002a4

08008698 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008698:	b480      	push	{r7}
 800869a:	b085      	sub	sp, #20
 800869c:	af00      	add	r7, sp, #0
 800869e:	60f8      	str	r0, [r7, #12]
 80086a0:	60b9      	str	r1, [r7, #8]
 80086a2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	4a07      	ldr	r2, [pc, #28]	; (80086c4 <vApplicationGetTimerTaskMemory+0x2c>)
 80086a8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	4a06      	ldr	r2, [pc, #24]	; (80086c8 <vApplicationGetTimerTaskMemory+0x30>)
 80086ae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80086b6:	601a      	str	r2, [r3, #0]
}
 80086b8:	bf00      	nop
 80086ba:	3714      	adds	r7, #20
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr
 80086c4:	200004a4 	.word	0x200004a4
 80086c8:	20000560 	.word	0x20000560

080086cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80086cc:	b480      	push	{r7}
 80086ce:	b083      	sub	sp, #12
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f103 0208 	add.w	r2, r3, #8
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80086e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f103 0208 	add.w	r2, r3, #8
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f103 0208 	add.w	r2, r3, #8
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008700:	bf00      	nop
 8008702:	370c      	adds	r7, #12
 8008704:	46bd      	mov	sp, r7
 8008706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870a:	4770      	bx	lr

0800870c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800870c:	b480      	push	{r7}
 800870e:	b083      	sub	sp, #12
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2200      	movs	r2, #0
 8008718:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800871a:	bf00      	nop
 800871c:	370c      	adds	r7, #12
 800871e:	46bd      	mov	sp, r7
 8008720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008724:	4770      	bx	lr

08008726 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008726:	b480      	push	{r7}
 8008728:	b085      	sub	sp, #20
 800872a:	af00      	add	r7, sp, #0
 800872c:	6078      	str	r0, [r7, #4]
 800872e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	68fa      	ldr	r2, [r7, #12]
 800873a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	689a      	ldr	r2, [r3, #8]
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	683a      	ldr	r2, [r7, #0]
 800874a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	683a      	ldr	r2, [r7, #0]
 8008750:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	687a      	ldr	r2, [r7, #4]
 8008756:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	1c5a      	adds	r2, r3, #1
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	601a      	str	r2, [r3, #0]
}
 8008762:	bf00      	nop
 8008764:	3714      	adds	r7, #20
 8008766:	46bd      	mov	sp, r7
 8008768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876c:	4770      	bx	lr

0800876e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800876e:	b480      	push	{r7}
 8008770:	b085      	sub	sp, #20
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
 8008776:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800877e:	68bb      	ldr	r3, [r7, #8]
 8008780:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008784:	d103      	bne.n	800878e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	691b      	ldr	r3, [r3, #16]
 800878a:	60fb      	str	r3, [r7, #12]
 800878c:	e00c      	b.n	80087a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	3308      	adds	r3, #8
 8008792:	60fb      	str	r3, [r7, #12]
 8008794:	e002      	b.n	800879c <vListInsert+0x2e>
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	60fb      	str	r3, [r7, #12]
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	68ba      	ldr	r2, [r7, #8]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d2f6      	bcs.n	8008796 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	685a      	ldr	r2, [r3, #4]
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	683a      	ldr	r2, [r7, #0]
 80087b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	68fa      	ldr	r2, [r7, #12]
 80087bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	683a      	ldr	r2, [r7, #0]
 80087c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	1c5a      	adds	r2, r3, #1
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	601a      	str	r2, [r3, #0]
}
 80087d4:	bf00      	nop
 80087d6:	3714      	adds	r7, #20
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr

080087e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80087e0:	b480      	push	{r7}
 80087e2:	b085      	sub	sp, #20
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	691b      	ldr	r3, [r3, #16]
 80087ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	687a      	ldr	r2, [r7, #4]
 80087f4:	6892      	ldr	r2, [r2, #8]
 80087f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	689b      	ldr	r3, [r3, #8]
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	6852      	ldr	r2, [r2, #4]
 8008800:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	687a      	ldr	r2, [r7, #4]
 8008808:	429a      	cmp	r2, r3
 800880a:	d103      	bne.n	8008814 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	689a      	ldr	r2, [r3, #8]
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2200      	movs	r2, #0
 8008818:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	1e5a      	subs	r2, r3, #1
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
}
 8008828:	4618      	mov	r0, r3
 800882a:	3714      	adds	r7, #20
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr

08008834 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b084      	sub	sp, #16
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d10a      	bne.n	800885e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800884c:	f383 8811 	msr	BASEPRI, r3
 8008850:	f3bf 8f6f 	isb	sy
 8008854:	f3bf 8f4f 	dsb	sy
 8008858:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800885a:	bf00      	nop
 800885c:	e7fe      	b.n	800885c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800885e:	f002 ff51 	bl	800b704 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681a      	ldr	r2, [r3, #0]
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800886a:	68f9      	ldr	r1, [r7, #12]
 800886c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800886e:	fb01 f303 	mul.w	r3, r1, r3
 8008872:	441a      	add	r2, r3
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	2200      	movs	r2, #0
 800887c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800888e:	3b01      	subs	r3, #1
 8008890:	68f9      	ldr	r1, [r7, #12]
 8008892:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008894:	fb01 f303 	mul.w	r3, r1, r3
 8008898:	441a      	add	r2, r3
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	22ff      	movs	r2, #255	; 0xff
 80088a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	22ff      	movs	r2, #255	; 0xff
 80088aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d114      	bne.n	80088de <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	691b      	ldr	r3, [r3, #16]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d01a      	beq.n	80088f2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	3310      	adds	r3, #16
 80088c0:	4618      	mov	r0, r3
 80088c2:	f001 fc4b 	bl	800a15c <xTaskRemoveFromEventList>
 80088c6:	4603      	mov	r3, r0
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d012      	beq.n	80088f2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80088cc:	4b0c      	ldr	r3, [pc, #48]	; (8008900 <xQueueGenericReset+0xcc>)
 80088ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088d2:	601a      	str	r2, [r3, #0]
 80088d4:	f3bf 8f4f 	dsb	sy
 80088d8:	f3bf 8f6f 	isb	sy
 80088dc:	e009      	b.n	80088f2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	3310      	adds	r3, #16
 80088e2:	4618      	mov	r0, r3
 80088e4:	f7ff fef2 	bl	80086cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	3324      	adds	r3, #36	; 0x24
 80088ec:	4618      	mov	r0, r3
 80088ee:	f7ff feed 	bl	80086cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80088f2:	f002 ff37 	bl	800b764 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80088f6:	2301      	movs	r3, #1
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3710      	adds	r7, #16
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}
 8008900:	e000ed04 	.word	0xe000ed04

08008904 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008904:	b580      	push	{r7, lr}
 8008906:	b08e      	sub	sp, #56	; 0x38
 8008908:	af02      	add	r7, sp, #8
 800890a:	60f8      	str	r0, [r7, #12]
 800890c:	60b9      	str	r1, [r7, #8]
 800890e:	607a      	str	r2, [r7, #4]
 8008910:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d10a      	bne.n	800892e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800891c:	f383 8811 	msr	BASEPRI, r3
 8008920:	f3bf 8f6f 	isb	sy
 8008924:	f3bf 8f4f 	dsb	sy
 8008928:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800892a:	bf00      	nop
 800892c:	e7fe      	b.n	800892c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d10a      	bne.n	800894a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008938:	f383 8811 	msr	BASEPRI, r3
 800893c:	f3bf 8f6f 	isb	sy
 8008940:	f3bf 8f4f 	dsb	sy
 8008944:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008946:	bf00      	nop
 8008948:	e7fe      	b.n	8008948 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d002      	beq.n	8008956 <xQueueGenericCreateStatic+0x52>
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d001      	beq.n	800895a <xQueueGenericCreateStatic+0x56>
 8008956:	2301      	movs	r3, #1
 8008958:	e000      	b.n	800895c <xQueueGenericCreateStatic+0x58>
 800895a:	2300      	movs	r3, #0
 800895c:	2b00      	cmp	r3, #0
 800895e:	d10a      	bne.n	8008976 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008964:	f383 8811 	msr	BASEPRI, r3
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	f3bf 8f4f 	dsb	sy
 8008970:	623b      	str	r3, [r7, #32]
}
 8008972:	bf00      	nop
 8008974:	e7fe      	b.n	8008974 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d102      	bne.n	8008982 <xQueueGenericCreateStatic+0x7e>
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d101      	bne.n	8008986 <xQueueGenericCreateStatic+0x82>
 8008982:	2301      	movs	r3, #1
 8008984:	e000      	b.n	8008988 <xQueueGenericCreateStatic+0x84>
 8008986:	2300      	movs	r3, #0
 8008988:	2b00      	cmp	r3, #0
 800898a:	d10a      	bne.n	80089a2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800898c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008990:	f383 8811 	msr	BASEPRI, r3
 8008994:	f3bf 8f6f 	isb	sy
 8008998:	f3bf 8f4f 	dsb	sy
 800899c:	61fb      	str	r3, [r7, #28]
}
 800899e:	bf00      	nop
 80089a0:	e7fe      	b.n	80089a0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80089a2:	2350      	movs	r3, #80	; 0x50
 80089a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	2b50      	cmp	r3, #80	; 0x50
 80089aa:	d00a      	beq.n	80089c2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80089ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b0:	f383 8811 	msr	BASEPRI, r3
 80089b4:	f3bf 8f6f 	isb	sy
 80089b8:	f3bf 8f4f 	dsb	sy
 80089bc:	61bb      	str	r3, [r7, #24]
}
 80089be:	bf00      	nop
 80089c0:	e7fe      	b.n	80089c0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80089c2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80089c4:	683b      	ldr	r3, [r7, #0]
 80089c6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80089c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d00d      	beq.n	80089ea <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80089ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089d0:	2201      	movs	r2, #1
 80089d2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80089d6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80089da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089dc:	9300      	str	r3, [sp, #0]
 80089de:	4613      	mov	r3, r2
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	68b9      	ldr	r1, [r7, #8]
 80089e4:	68f8      	ldr	r0, [r7, #12]
 80089e6:	f000 f83f 	bl	8008a68 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80089ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80089ec:	4618      	mov	r0, r3
 80089ee:	3730      	adds	r7, #48	; 0x30
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bd80      	pop	{r7, pc}

080089f4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b08a      	sub	sp, #40	; 0x28
 80089f8:	af02      	add	r7, sp, #8
 80089fa:	60f8      	str	r0, [r7, #12]
 80089fc:	60b9      	str	r1, [r7, #8]
 80089fe:	4613      	mov	r3, r2
 8008a00:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d10a      	bne.n	8008a1e <xQueueGenericCreate+0x2a>
	__asm volatile
 8008a08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a0c:	f383 8811 	msr	BASEPRI, r3
 8008a10:	f3bf 8f6f 	isb	sy
 8008a14:	f3bf 8f4f 	dsb	sy
 8008a18:	613b      	str	r3, [r7, #16]
}
 8008a1a:	bf00      	nop
 8008a1c:	e7fe      	b.n	8008a1c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	68ba      	ldr	r2, [r7, #8]
 8008a22:	fb02 f303 	mul.w	r3, r2, r3
 8008a26:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008a28:	69fb      	ldr	r3, [r7, #28]
 8008a2a:	3350      	adds	r3, #80	; 0x50
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	f002 ff8b 	bl	800b948 <pvPortMalloc>
 8008a32:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008a34:	69bb      	ldr	r3, [r7, #24]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d011      	beq.n	8008a5e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008a3a:	69bb      	ldr	r3, [r7, #24]
 8008a3c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	3350      	adds	r3, #80	; 0x50
 8008a42:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008a44:	69bb      	ldr	r3, [r7, #24]
 8008a46:	2200      	movs	r2, #0
 8008a48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008a4c:	79fa      	ldrb	r2, [r7, #7]
 8008a4e:	69bb      	ldr	r3, [r7, #24]
 8008a50:	9300      	str	r3, [sp, #0]
 8008a52:	4613      	mov	r3, r2
 8008a54:	697a      	ldr	r2, [r7, #20]
 8008a56:	68b9      	ldr	r1, [r7, #8]
 8008a58:	68f8      	ldr	r0, [r7, #12]
 8008a5a:	f000 f805 	bl	8008a68 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008a5e:	69bb      	ldr	r3, [r7, #24]
	}
 8008a60:	4618      	mov	r0, r3
 8008a62:	3720      	adds	r7, #32
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bd80      	pop	{r7, pc}

08008a68 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	60f8      	str	r0, [r7, #12]
 8008a70:	60b9      	str	r1, [r7, #8]
 8008a72:	607a      	str	r2, [r7, #4]
 8008a74:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d103      	bne.n	8008a84 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008a7c:	69bb      	ldr	r3, [r7, #24]
 8008a7e:	69ba      	ldr	r2, [r7, #24]
 8008a80:	601a      	str	r2, [r3, #0]
 8008a82:	e002      	b.n	8008a8a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008a84:	69bb      	ldr	r3, [r7, #24]
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008a8a:	69bb      	ldr	r3, [r7, #24]
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008a90:	69bb      	ldr	r3, [r7, #24]
 8008a92:	68ba      	ldr	r2, [r7, #8]
 8008a94:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008a96:	2101      	movs	r1, #1
 8008a98:	69b8      	ldr	r0, [r7, #24]
 8008a9a:	f7ff fecb 	bl	8008834 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008a9e:	69bb      	ldr	r3, [r7, #24]
 8008aa0:	78fa      	ldrb	r2, [r7, #3]
 8008aa2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008aa6:	bf00      	nop
 8008aa8:	3710      	adds	r7, #16
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}

08008aae <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008aae:	b580      	push	{r7, lr}
 8008ab0:	b08a      	sub	sp, #40	; 0x28
 8008ab2:	af02      	add	r7, sp, #8
 8008ab4:	60f8      	str	r0, [r7, #12]
 8008ab6:	60b9      	str	r1, [r7, #8]
 8008ab8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d10a      	bne.n	8008ad6 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8008ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ac4:	f383 8811 	msr	BASEPRI, r3
 8008ac8:	f3bf 8f6f 	isb	sy
 8008acc:	f3bf 8f4f 	dsb	sy
 8008ad0:	61bb      	str	r3, [r7, #24]
}
 8008ad2:	bf00      	nop
 8008ad4:	e7fe      	b.n	8008ad4 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008ad6:	68ba      	ldr	r2, [r7, #8]
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d90a      	bls.n	8008af4 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8008ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ae2:	f383 8811 	msr	BASEPRI, r3
 8008ae6:	f3bf 8f6f 	isb	sy
 8008aea:	f3bf 8f4f 	dsb	sy
 8008aee:	617b      	str	r3, [r7, #20]
}
 8008af0:	bf00      	nop
 8008af2:	e7fe      	b.n	8008af2 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008af4:	2302      	movs	r3, #2
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2200      	movs	r2, #0
 8008afc:	2100      	movs	r1, #0
 8008afe:	68f8      	ldr	r0, [r7, #12]
 8008b00:	f7ff ff00 	bl	8008904 <xQueueGenericCreateStatic>
 8008b04:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008b06:	69fb      	ldr	r3, [r7, #28]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d002      	beq.n	8008b12 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008b0c:	69fb      	ldr	r3, [r7, #28]
 8008b0e:	68ba      	ldr	r2, [r7, #8]
 8008b10:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008b12:	69fb      	ldr	r3, [r7, #28]
	}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3720      	adds	r7, #32
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b086      	sub	sp, #24
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	6078      	str	r0, [r7, #4]
 8008b24:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d10a      	bne.n	8008b42 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8008b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b30:	f383 8811 	msr	BASEPRI, r3
 8008b34:	f3bf 8f6f 	isb	sy
 8008b38:	f3bf 8f4f 	dsb	sy
 8008b3c:	613b      	str	r3, [r7, #16]
}
 8008b3e:	bf00      	nop
 8008b40:	e7fe      	b.n	8008b40 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008b42:	683a      	ldr	r2, [r7, #0]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d90a      	bls.n	8008b60 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8008b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b4e:	f383 8811 	msr	BASEPRI, r3
 8008b52:	f3bf 8f6f 	isb	sy
 8008b56:	f3bf 8f4f 	dsb	sy
 8008b5a:	60fb      	str	r3, [r7, #12]
}
 8008b5c:	bf00      	nop
 8008b5e:	e7fe      	b.n	8008b5e <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008b60:	2202      	movs	r2, #2
 8008b62:	2100      	movs	r1, #0
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f7ff ff45 	bl	80089f4 <xQueueGenericCreate>
 8008b6a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d002      	beq.n	8008b78 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008b72:	697b      	ldr	r3, [r7, #20]
 8008b74:	683a      	ldr	r2, [r7, #0]
 8008b76:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008b78:	697b      	ldr	r3, [r7, #20]
	}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3718      	adds	r7, #24
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}
	...

08008b84 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b08e      	sub	sp, #56	; 0x38
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	60b9      	str	r1, [r7, #8]
 8008b8e:	607a      	str	r2, [r7, #4]
 8008b90:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008b92:	2300      	movs	r3, #0
 8008b94:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008b9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d10a      	bne.n	8008bb6 <xQueueGenericSend+0x32>
	__asm volatile
 8008ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ba4:	f383 8811 	msr	BASEPRI, r3
 8008ba8:	f3bf 8f6f 	isb	sy
 8008bac:	f3bf 8f4f 	dsb	sy
 8008bb0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008bb2:	bf00      	nop
 8008bb4:	e7fe      	b.n	8008bb4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d103      	bne.n	8008bc4 <xQueueGenericSend+0x40>
 8008bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d101      	bne.n	8008bc8 <xQueueGenericSend+0x44>
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	e000      	b.n	8008bca <xQueueGenericSend+0x46>
 8008bc8:	2300      	movs	r3, #0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d10a      	bne.n	8008be4 <xQueueGenericSend+0x60>
	__asm volatile
 8008bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd2:	f383 8811 	msr	BASEPRI, r3
 8008bd6:	f3bf 8f6f 	isb	sy
 8008bda:	f3bf 8f4f 	dsb	sy
 8008bde:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008be0:	bf00      	nop
 8008be2:	e7fe      	b.n	8008be2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	2b02      	cmp	r3, #2
 8008be8:	d103      	bne.n	8008bf2 <xQueueGenericSend+0x6e>
 8008bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bee:	2b01      	cmp	r3, #1
 8008bf0:	d101      	bne.n	8008bf6 <xQueueGenericSend+0x72>
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	e000      	b.n	8008bf8 <xQueueGenericSend+0x74>
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d10a      	bne.n	8008c12 <xQueueGenericSend+0x8e>
	__asm volatile
 8008bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c00:	f383 8811 	msr	BASEPRI, r3
 8008c04:	f3bf 8f6f 	isb	sy
 8008c08:	f3bf 8f4f 	dsb	sy
 8008c0c:	623b      	str	r3, [r7, #32]
}
 8008c0e:	bf00      	nop
 8008c10:	e7fe      	b.n	8008c10 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c12:	f001 fc65 	bl	800a4e0 <xTaskGetSchedulerState>
 8008c16:	4603      	mov	r3, r0
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d102      	bne.n	8008c22 <xQueueGenericSend+0x9e>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d101      	bne.n	8008c26 <xQueueGenericSend+0xa2>
 8008c22:	2301      	movs	r3, #1
 8008c24:	e000      	b.n	8008c28 <xQueueGenericSend+0xa4>
 8008c26:	2300      	movs	r3, #0
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d10a      	bne.n	8008c42 <xQueueGenericSend+0xbe>
	__asm volatile
 8008c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c30:	f383 8811 	msr	BASEPRI, r3
 8008c34:	f3bf 8f6f 	isb	sy
 8008c38:	f3bf 8f4f 	dsb	sy
 8008c3c:	61fb      	str	r3, [r7, #28]
}
 8008c3e:	bf00      	nop
 8008c40:	e7fe      	b.n	8008c40 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008c42:	f002 fd5f 	bl	800b704 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	d302      	bcc.n	8008c58 <xQueueGenericSend+0xd4>
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	2b02      	cmp	r3, #2
 8008c56:	d129      	bne.n	8008cac <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008c58:	683a      	ldr	r2, [r7, #0]
 8008c5a:	68b9      	ldr	r1, [r7, #8]
 8008c5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008c5e:	f000 fc5e 	bl	800951e <prvCopyDataToQueue>
 8008c62:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d010      	beq.n	8008c8e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c6e:	3324      	adds	r3, #36	; 0x24
 8008c70:	4618      	mov	r0, r3
 8008c72:	f001 fa73 	bl	800a15c <xTaskRemoveFromEventList>
 8008c76:	4603      	mov	r3, r0
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d013      	beq.n	8008ca4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008c7c:	4b3f      	ldr	r3, [pc, #252]	; (8008d7c <xQueueGenericSend+0x1f8>)
 8008c7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c82:	601a      	str	r2, [r3, #0]
 8008c84:	f3bf 8f4f 	dsb	sy
 8008c88:	f3bf 8f6f 	isb	sy
 8008c8c:	e00a      	b.n	8008ca4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d007      	beq.n	8008ca4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008c94:	4b39      	ldr	r3, [pc, #228]	; (8008d7c <xQueueGenericSend+0x1f8>)
 8008c96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c9a:	601a      	str	r2, [r3, #0]
 8008c9c:	f3bf 8f4f 	dsb	sy
 8008ca0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008ca4:	f002 fd5e 	bl	800b764 <vPortExitCritical>
				return pdPASS;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	e063      	b.n	8008d74 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d103      	bne.n	8008cba <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008cb2:	f002 fd57 	bl	800b764 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	e05c      	b.n	8008d74 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d106      	bne.n	8008cce <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008cc0:	f107 0314 	add.w	r3, r7, #20
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f001 faad 	bl	800a224 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008cce:	f002 fd49 	bl	800b764 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008cd2:	f001 f819 	bl	8009d08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008cd6:	f002 fd15 	bl	800b704 <vPortEnterCritical>
 8008cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cdc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008ce0:	b25b      	sxtb	r3, r3
 8008ce2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ce6:	d103      	bne.n	8008cf0 <xQueueGenericSend+0x16c>
 8008ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cea:	2200      	movs	r2, #0
 8008cec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cf2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008cf6:	b25b      	sxtb	r3, r3
 8008cf8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008cfc:	d103      	bne.n	8008d06 <xQueueGenericSend+0x182>
 8008cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d00:	2200      	movs	r2, #0
 8008d02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008d06:	f002 fd2d 	bl	800b764 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d0a:	1d3a      	adds	r2, r7, #4
 8008d0c:	f107 0314 	add.w	r3, r7, #20
 8008d10:	4611      	mov	r1, r2
 8008d12:	4618      	mov	r0, r3
 8008d14:	f001 fa9c 	bl	800a250 <xTaskCheckForTimeOut>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d124      	bne.n	8008d68 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008d1e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d20:	f000 fcf5 	bl	800970e <prvIsQueueFull>
 8008d24:	4603      	mov	r3, r0
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d018      	beq.n	8008d5c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d2c:	3310      	adds	r3, #16
 8008d2e:	687a      	ldr	r2, [r7, #4]
 8008d30:	4611      	mov	r1, r2
 8008d32:	4618      	mov	r0, r3
 8008d34:	f001 f9c2 	bl	800a0bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008d38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d3a:	f000 fc80 	bl	800963e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008d3e:	f000 fff1 	bl	8009d24 <xTaskResumeAll>
 8008d42:	4603      	mov	r3, r0
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	f47f af7c 	bne.w	8008c42 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008d4a:	4b0c      	ldr	r3, [pc, #48]	; (8008d7c <xQueueGenericSend+0x1f8>)
 8008d4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d50:	601a      	str	r2, [r3, #0]
 8008d52:	f3bf 8f4f 	dsb	sy
 8008d56:	f3bf 8f6f 	isb	sy
 8008d5a:	e772      	b.n	8008c42 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008d5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d5e:	f000 fc6e 	bl	800963e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008d62:	f000 ffdf 	bl	8009d24 <xTaskResumeAll>
 8008d66:	e76c      	b.n	8008c42 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008d68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d6a:	f000 fc68 	bl	800963e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008d6e:	f000 ffd9 	bl	8009d24 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008d72:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3738      	adds	r7, #56	; 0x38
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}
 8008d7c:	e000ed04 	.word	0xe000ed04

08008d80 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b090      	sub	sp, #64	; 0x40
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	60f8      	str	r0, [r7, #12]
 8008d88:	60b9      	str	r1, [r7, #8]
 8008d8a:	607a      	str	r2, [r7, #4]
 8008d8c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d10a      	bne.n	8008dae <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d9c:	f383 8811 	msr	BASEPRI, r3
 8008da0:	f3bf 8f6f 	isb	sy
 8008da4:	f3bf 8f4f 	dsb	sy
 8008da8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008daa:	bf00      	nop
 8008dac:	e7fe      	b.n	8008dac <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d103      	bne.n	8008dbc <xQueueGenericSendFromISR+0x3c>
 8008db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008db6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d101      	bne.n	8008dc0 <xQueueGenericSendFromISR+0x40>
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	e000      	b.n	8008dc2 <xQueueGenericSendFromISR+0x42>
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d10a      	bne.n	8008ddc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dca:	f383 8811 	msr	BASEPRI, r3
 8008dce:	f3bf 8f6f 	isb	sy
 8008dd2:	f3bf 8f4f 	dsb	sy
 8008dd6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008dd8:	bf00      	nop
 8008dda:	e7fe      	b.n	8008dda <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d103      	bne.n	8008dea <xQueueGenericSendFromISR+0x6a>
 8008de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d101      	bne.n	8008dee <xQueueGenericSendFromISR+0x6e>
 8008dea:	2301      	movs	r3, #1
 8008dec:	e000      	b.n	8008df0 <xQueueGenericSendFromISR+0x70>
 8008dee:	2300      	movs	r3, #0
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d10a      	bne.n	8008e0a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df8:	f383 8811 	msr	BASEPRI, r3
 8008dfc:	f3bf 8f6f 	isb	sy
 8008e00:	f3bf 8f4f 	dsb	sy
 8008e04:	623b      	str	r3, [r7, #32]
}
 8008e06:	bf00      	nop
 8008e08:	e7fe      	b.n	8008e08 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e0a:	f002 fd5d 	bl	800b8c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008e0e:	f3ef 8211 	mrs	r2, BASEPRI
 8008e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e16:	f383 8811 	msr	BASEPRI, r3
 8008e1a:	f3bf 8f6f 	isb	sy
 8008e1e:	f3bf 8f4f 	dsb	sy
 8008e22:	61fa      	str	r2, [r7, #28]
 8008e24:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008e26:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008e28:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e32:	429a      	cmp	r2, r3
 8008e34:	d302      	bcc.n	8008e3c <xQueueGenericSendFromISR+0xbc>
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	2b02      	cmp	r3, #2
 8008e3a:	d12f      	bne.n	8008e9c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008e4c:	683a      	ldr	r2, [r7, #0]
 8008e4e:	68b9      	ldr	r1, [r7, #8]
 8008e50:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008e52:	f000 fb64 	bl	800951e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008e56:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8008e5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008e5e:	d112      	bne.n	8008e86 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d016      	beq.n	8008e96 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e6a:	3324      	adds	r3, #36	; 0x24
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f001 f975 	bl	800a15c <xTaskRemoveFromEventList>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d00e      	beq.n	8008e96 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d00b      	beq.n	8008e96 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2201      	movs	r2, #1
 8008e82:	601a      	str	r2, [r3, #0]
 8008e84:	e007      	b.n	8008e96 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008e86:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	b2db      	uxtb	r3, r3
 8008e8e:	b25a      	sxtb	r2, r3
 8008e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008e96:	2301      	movs	r3, #1
 8008e98:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8008e9a:	e001      	b.n	8008ea0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ea0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ea2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008eaa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3740      	adds	r7, #64	; 0x40
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}

08008eb6 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008eb6:	b580      	push	{r7, lr}
 8008eb8:	b08e      	sub	sp, #56	; 0x38
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	6078      	str	r0, [r7, #4]
 8008ebe:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d10a      	bne.n	8008ee0 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8008eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ece:	f383 8811 	msr	BASEPRI, r3
 8008ed2:	f3bf 8f6f 	isb	sy
 8008ed6:	f3bf 8f4f 	dsb	sy
 8008eda:	623b      	str	r3, [r7, #32]
}
 8008edc:	bf00      	nop
 8008ede:	e7fe      	b.n	8008ede <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d00a      	beq.n	8008efe <xQueueGiveFromISR+0x48>
	__asm volatile
 8008ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eec:	f383 8811 	msr	BASEPRI, r3
 8008ef0:	f3bf 8f6f 	isb	sy
 8008ef4:	f3bf 8f4f 	dsb	sy
 8008ef8:	61fb      	str	r3, [r7, #28]
}
 8008efa:	bf00      	nop
 8008efc:	e7fe      	b.n	8008efc <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d103      	bne.n	8008f0e <xQueueGiveFromISR+0x58>
 8008f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f08:	689b      	ldr	r3, [r3, #8]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d101      	bne.n	8008f12 <xQueueGiveFromISR+0x5c>
 8008f0e:	2301      	movs	r3, #1
 8008f10:	e000      	b.n	8008f14 <xQueueGiveFromISR+0x5e>
 8008f12:	2300      	movs	r3, #0
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d10a      	bne.n	8008f2e <xQueueGiveFromISR+0x78>
	__asm volatile
 8008f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f1c:	f383 8811 	msr	BASEPRI, r3
 8008f20:	f3bf 8f6f 	isb	sy
 8008f24:	f3bf 8f4f 	dsb	sy
 8008f28:	61bb      	str	r3, [r7, #24]
}
 8008f2a:	bf00      	nop
 8008f2c:	e7fe      	b.n	8008f2c <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008f2e:	f002 fccb 	bl	800b8c8 <vPortValidateInterruptPriority>
	__asm volatile
 8008f32:	f3ef 8211 	mrs	r2, BASEPRI
 8008f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f3a:	f383 8811 	msr	BASEPRI, r3
 8008f3e:	f3bf 8f6f 	isb	sy
 8008f42:	f3bf 8f4f 	dsb	sy
 8008f46:	617a      	str	r2, [r7, #20]
 8008f48:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008f4a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f52:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008f58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d22b      	bcs.n	8008fb6 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008f64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f6a:	1c5a      	adds	r2, r3, #1
 8008f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f6e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008f70:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008f74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008f78:	d112      	bne.n	8008fa0 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d016      	beq.n	8008fb0 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f84:	3324      	adds	r3, #36	; 0x24
 8008f86:	4618      	mov	r0, r3
 8008f88:	f001 f8e8 	bl	800a15c <xTaskRemoveFromEventList>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d00e      	beq.n	8008fb0 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d00b      	beq.n	8008fb0 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	601a      	str	r2, [r3, #0]
 8008f9e:	e007      	b.n	8008fb0 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008fa0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008fa4:	3301      	adds	r3, #1
 8008fa6:	b2db      	uxtb	r3, r3
 8008fa8:	b25a      	sxtb	r2, r3
 8008faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	637b      	str	r3, [r7, #52]	; 0x34
 8008fb4:	e001      	b.n	8008fba <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	637b      	str	r3, [r7, #52]	; 0x34
 8008fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fbc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	f383 8811 	msr	BASEPRI, r3
}
 8008fc4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008fc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3738      	adds	r7, #56	; 0x38
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b08c      	sub	sp, #48	; 0x30
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	60f8      	str	r0, [r7, #12]
 8008fd8:	60b9      	str	r1, [r7, #8]
 8008fda:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d10a      	bne.n	8009000 <xQueueReceive+0x30>
	__asm volatile
 8008fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fee:	f383 8811 	msr	BASEPRI, r3
 8008ff2:	f3bf 8f6f 	isb	sy
 8008ff6:	f3bf 8f4f 	dsb	sy
 8008ffa:	623b      	str	r3, [r7, #32]
}
 8008ffc:	bf00      	nop
 8008ffe:	e7fe      	b.n	8008ffe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d103      	bne.n	800900e <xQueueReceive+0x3e>
 8009006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800900a:	2b00      	cmp	r3, #0
 800900c:	d101      	bne.n	8009012 <xQueueReceive+0x42>
 800900e:	2301      	movs	r3, #1
 8009010:	e000      	b.n	8009014 <xQueueReceive+0x44>
 8009012:	2300      	movs	r3, #0
 8009014:	2b00      	cmp	r3, #0
 8009016:	d10a      	bne.n	800902e <xQueueReceive+0x5e>
	__asm volatile
 8009018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800901c:	f383 8811 	msr	BASEPRI, r3
 8009020:	f3bf 8f6f 	isb	sy
 8009024:	f3bf 8f4f 	dsb	sy
 8009028:	61fb      	str	r3, [r7, #28]
}
 800902a:	bf00      	nop
 800902c:	e7fe      	b.n	800902c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800902e:	f001 fa57 	bl	800a4e0 <xTaskGetSchedulerState>
 8009032:	4603      	mov	r3, r0
 8009034:	2b00      	cmp	r3, #0
 8009036:	d102      	bne.n	800903e <xQueueReceive+0x6e>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d101      	bne.n	8009042 <xQueueReceive+0x72>
 800903e:	2301      	movs	r3, #1
 8009040:	e000      	b.n	8009044 <xQueueReceive+0x74>
 8009042:	2300      	movs	r3, #0
 8009044:	2b00      	cmp	r3, #0
 8009046:	d10a      	bne.n	800905e <xQueueReceive+0x8e>
	__asm volatile
 8009048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800904c:	f383 8811 	msr	BASEPRI, r3
 8009050:	f3bf 8f6f 	isb	sy
 8009054:	f3bf 8f4f 	dsb	sy
 8009058:	61bb      	str	r3, [r7, #24]
}
 800905a:	bf00      	nop
 800905c:	e7fe      	b.n	800905c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800905e:	f002 fb51 	bl	800b704 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009066:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800906a:	2b00      	cmp	r3, #0
 800906c:	d01f      	beq.n	80090ae <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800906e:	68b9      	ldr	r1, [r7, #8]
 8009070:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009072:	f000 fabe 	bl	80095f2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009078:	1e5a      	subs	r2, r3, #1
 800907a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800907c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800907e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009080:	691b      	ldr	r3, [r3, #16]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d00f      	beq.n	80090a6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009088:	3310      	adds	r3, #16
 800908a:	4618      	mov	r0, r3
 800908c:	f001 f866 	bl	800a15c <xTaskRemoveFromEventList>
 8009090:	4603      	mov	r3, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	d007      	beq.n	80090a6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009096:	4b3d      	ldr	r3, [pc, #244]	; (800918c <xQueueReceive+0x1bc>)
 8009098:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800909c:	601a      	str	r2, [r3, #0]
 800909e:	f3bf 8f4f 	dsb	sy
 80090a2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80090a6:	f002 fb5d 	bl	800b764 <vPortExitCritical>
				return pdPASS;
 80090aa:	2301      	movs	r3, #1
 80090ac:	e069      	b.n	8009182 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d103      	bne.n	80090bc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80090b4:	f002 fb56 	bl	800b764 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80090b8:	2300      	movs	r3, #0
 80090ba:	e062      	b.n	8009182 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80090bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d106      	bne.n	80090d0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80090c2:	f107 0310 	add.w	r3, r7, #16
 80090c6:	4618      	mov	r0, r3
 80090c8:	f001 f8ac 	bl	800a224 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80090cc:	2301      	movs	r3, #1
 80090ce:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80090d0:	f002 fb48 	bl	800b764 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80090d4:	f000 fe18 	bl	8009d08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80090d8:	f002 fb14 	bl	800b704 <vPortEnterCritical>
 80090dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80090e2:	b25b      	sxtb	r3, r3
 80090e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090e8:	d103      	bne.n	80090f2 <xQueueReceive+0x122>
 80090ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ec:	2200      	movs	r2, #0
 80090ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80090f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80090f8:	b25b      	sxtb	r3, r3
 80090fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090fe:	d103      	bne.n	8009108 <xQueueReceive+0x138>
 8009100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009102:	2200      	movs	r2, #0
 8009104:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009108:	f002 fb2c 	bl	800b764 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800910c:	1d3a      	adds	r2, r7, #4
 800910e:	f107 0310 	add.w	r3, r7, #16
 8009112:	4611      	mov	r1, r2
 8009114:	4618      	mov	r0, r3
 8009116:	f001 f89b 	bl	800a250 <xTaskCheckForTimeOut>
 800911a:	4603      	mov	r3, r0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d123      	bne.n	8009168 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009120:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009122:	f000 fade 	bl	80096e2 <prvIsQueueEmpty>
 8009126:	4603      	mov	r3, r0
 8009128:	2b00      	cmp	r3, #0
 800912a:	d017      	beq.n	800915c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800912c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800912e:	3324      	adds	r3, #36	; 0x24
 8009130:	687a      	ldr	r2, [r7, #4]
 8009132:	4611      	mov	r1, r2
 8009134:	4618      	mov	r0, r3
 8009136:	f000 ffc1 	bl	800a0bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800913a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800913c:	f000 fa7f 	bl	800963e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009140:	f000 fdf0 	bl	8009d24 <xTaskResumeAll>
 8009144:	4603      	mov	r3, r0
 8009146:	2b00      	cmp	r3, #0
 8009148:	d189      	bne.n	800905e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800914a:	4b10      	ldr	r3, [pc, #64]	; (800918c <xQueueReceive+0x1bc>)
 800914c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009150:	601a      	str	r2, [r3, #0]
 8009152:	f3bf 8f4f 	dsb	sy
 8009156:	f3bf 8f6f 	isb	sy
 800915a:	e780      	b.n	800905e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800915c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800915e:	f000 fa6e 	bl	800963e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009162:	f000 fddf 	bl	8009d24 <xTaskResumeAll>
 8009166:	e77a      	b.n	800905e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009168:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800916a:	f000 fa68 	bl	800963e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800916e:	f000 fdd9 	bl	8009d24 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009172:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009174:	f000 fab5 	bl	80096e2 <prvIsQueueEmpty>
 8009178:	4603      	mov	r3, r0
 800917a:	2b00      	cmp	r3, #0
 800917c:	f43f af6f 	beq.w	800905e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009180:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009182:	4618      	mov	r0, r3
 8009184:	3730      	adds	r7, #48	; 0x30
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}
 800918a:	bf00      	nop
 800918c:	e000ed04 	.word	0xe000ed04

08009190 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b08e      	sub	sp, #56	; 0x38
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
 8009198:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800919a:	2300      	movs	r3, #0
 800919c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80091a2:	2300      	movs	r3, #0
 80091a4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80091a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d10a      	bne.n	80091c2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80091ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b0:	f383 8811 	msr	BASEPRI, r3
 80091b4:	f3bf 8f6f 	isb	sy
 80091b8:	f3bf 8f4f 	dsb	sy
 80091bc:	623b      	str	r3, [r7, #32]
}
 80091be:	bf00      	nop
 80091c0:	e7fe      	b.n	80091c0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80091c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d00a      	beq.n	80091e0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80091ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091ce:	f383 8811 	msr	BASEPRI, r3
 80091d2:	f3bf 8f6f 	isb	sy
 80091d6:	f3bf 8f4f 	dsb	sy
 80091da:	61fb      	str	r3, [r7, #28]
}
 80091dc:	bf00      	nop
 80091de:	e7fe      	b.n	80091de <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091e0:	f001 f97e 	bl	800a4e0 <xTaskGetSchedulerState>
 80091e4:	4603      	mov	r3, r0
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d102      	bne.n	80091f0 <xQueueSemaphoreTake+0x60>
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d101      	bne.n	80091f4 <xQueueSemaphoreTake+0x64>
 80091f0:	2301      	movs	r3, #1
 80091f2:	e000      	b.n	80091f6 <xQueueSemaphoreTake+0x66>
 80091f4:	2300      	movs	r3, #0
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d10a      	bne.n	8009210 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80091fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091fe:	f383 8811 	msr	BASEPRI, r3
 8009202:	f3bf 8f6f 	isb	sy
 8009206:	f3bf 8f4f 	dsb	sy
 800920a:	61bb      	str	r3, [r7, #24]
}
 800920c:	bf00      	nop
 800920e:	e7fe      	b.n	800920e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009210:	f002 fa78 	bl	800b704 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009218:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800921a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800921c:	2b00      	cmp	r3, #0
 800921e:	d024      	beq.n	800926a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009222:	1e5a      	subs	r2, r3, #1
 8009224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009226:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d104      	bne.n	800923a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009230:	f001 facc 	bl	800a7cc <pvTaskIncrementMutexHeldCount>
 8009234:	4602      	mov	r2, r0
 8009236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009238:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800923a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800923c:	691b      	ldr	r3, [r3, #16]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d00f      	beq.n	8009262 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009242:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009244:	3310      	adds	r3, #16
 8009246:	4618      	mov	r0, r3
 8009248:	f000 ff88 	bl	800a15c <xTaskRemoveFromEventList>
 800924c:	4603      	mov	r3, r0
 800924e:	2b00      	cmp	r3, #0
 8009250:	d007      	beq.n	8009262 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009252:	4b54      	ldr	r3, [pc, #336]	; (80093a4 <xQueueSemaphoreTake+0x214>)
 8009254:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009258:	601a      	str	r2, [r3, #0]
 800925a:	f3bf 8f4f 	dsb	sy
 800925e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009262:	f002 fa7f 	bl	800b764 <vPortExitCritical>
				return pdPASS;
 8009266:	2301      	movs	r3, #1
 8009268:	e097      	b.n	800939a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d111      	bne.n	8009294 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009272:	2b00      	cmp	r3, #0
 8009274:	d00a      	beq.n	800928c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8009276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800927a:	f383 8811 	msr	BASEPRI, r3
 800927e:	f3bf 8f6f 	isb	sy
 8009282:	f3bf 8f4f 	dsb	sy
 8009286:	617b      	str	r3, [r7, #20]
}
 8009288:	bf00      	nop
 800928a:	e7fe      	b.n	800928a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800928c:	f002 fa6a 	bl	800b764 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009290:	2300      	movs	r3, #0
 8009292:	e082      	b.n	800939a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009294:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009296:	2b00      	cmp	r3, #0
 8009298:	d106      	bne.n	80092a8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800929a:	f107 030c 	add.w	r3, r7, #12
 800929e:	4618      	mov	r0, r3
 80092a0:	f000 ffc0 	bl	800a224 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80092a4:	2301      	movs	r3, #1
 80092a6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80092a8:	f002 fa5c 	bl	800b764 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80092ac:	f000 fd2c 	bl	8009d08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80092b0:	f002 fa28 	bl	800b704 <vPortEnterCritical>
 80092b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80092ba:	b25b      	sxtb	r3, r3
 80092bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092c0:	d103      	bne.n	80092ca <xQueueSemaphoreTake+0x13a>
 80092c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092c4:	2200      	movs	r2, #0
 80092c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80092ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80092d0:	b25b      	sxtb	r3, r3
 80092d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092d6:	d103      	bne.n	80092e0 <xQueueSemaphoreTake+0x150>
 80092d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092da:	2200      	movs	r2, #0
 80092dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80092e0:	f002 fa40 	bl	800b764 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80092e4:	463a      	mov	r2, r7
 80092e6:	f107 030c 	add.w	r3, r7, #12
 80092ea:	4611      	mov	r1, r2
 80092ec:	4618      	mov	r0, r3
 80092ee:	f000 ffaf 	bl	800a250 <xTaskCheckForTimeOut>
 80092f2:	4603      	mov	r3, r0
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d132      	bne.n	800935e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80092f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80092fa:	f000 f9f2 	bl	80096e2 <prvIsQueueEmpty>
 80092fe:	4603      	mov	r3, r0
 8009300:	2b00      	cmp	r3, #0
 8009302:	d026      	beq.n	8009352 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d109      	bne.n	8009320 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800930c:	f002 f9fa 	bl	800b704 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	4618      	mov	r0, r3
 8009316:	f001 f901 	bl	800a51c <xTaskPriorityInherit>
 800931a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800931c:	f002 fa22 	bl	800b764 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009322:	3324      	adds	r3, #36	; 0x24
 8009324:	683a      	ldr	r2, [r7, #0]
 8009326:	4611      	mov	r1, r2
 8009328:	4618      	mov	r0, r3
 800932a:	f000 fec7 	bl	800a0bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800932e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009330:	f000 f985 	bl	800963e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009334:	f000 fcf6 	bl	8009d24 <xTaskResumeAll>
 8009338:	4603      	mov	r3, r0
 800933a:	2b00      	cmp	r3, #0
 800933c:	f47f af68 	bne.w	8009210 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8009340:	4b18      	ldr	r3, [pc, #96]	; (80093a4 <xQueueSemaphoreTake+0x214>)
 8009342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009346:	601a      	str	r2, [r3, #0]
 8009348:	f3bf 8f4f 	dsb	sy
 800934c:	f3bf 8f6f 	isb	sy
 8009350:	e75e      	b.n	8009210 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009352:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009354:	f000 f973 	bl	800963e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009358:	f000 fce4 	bl	8009d24 <xTaskResumeAll>
 800935c:	e758      	b.n	8009210 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800935e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009360:	f000 f96d 	bl	800963e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009364:	f000 fcde 	bl	8009d24 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009368:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800936a:	f000 f9ba 	bl	80096e2 <prvIsQueueEmpty>
 800936e:	4603      	mov	r3, r0
 8009370:	2b00      	cmp	r3, #0
 8009372:	f43f af4d 	beq.w	8009210 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009378:	2b00      	cmp	r3, #0
 800937a:	d00d      	beq.n	8009398 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800937c:	f002 f9c2 	bl	800b704 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009380:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009382:	f000 f8b4 	bl	80094ee <prvGetDisinheritPriorityAfterTimeout>
 8009386:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800938a:	689b      	ldr	r3, [r3, #8]
 800938c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800938e:	4618      	mov	r0, r3
 8009390:	f001 f99a 	bl	800a6c8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009394:	f002 f9e6 	bl	800b764 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009398:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800939a:	4618      	mov	r0, r3
 800939c:	3738      	adds	r7, #56	; 0x38
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
 80093a2:	bf00      	nop
 80093a4:	e000ed04 	.word	0xe000ed04

080093a8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b08e      	sub	sp, #56	; 0x38
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	60f8      	str	r0, [r7, #12]
 80093b0:	60b9      	str	r1, [r7, #8]
 80093b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80093b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d10a      	bne.n	80093d4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80093be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093c2:	f383 8811 	msr	BASEPRI, r3
 80093c6:	f3bf 8f6f 	isb	sy
 80093ca:	f3bf 8f4f 	dsb	sy
 80093ce:	623b      	str	r3, [r7, #32]
}
 80093d0:	bf00      	nop
 80093d2:	e7fe      	b.n	80093d2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d103      	bne.n	80093e2 <xQueueReceiveFromISR+0x3a>
 80093da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d101      	bne.n	80093e6 <xQueueReceiveFromISR+0x3e>
 80093e2:	2301      	movs	r3, #1
 80093e4:	e000      	b.n	80093e8 <xQueueReceiveFromISR+0x40>
 80093e6:	2300      	movs	r3, #0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d10a      	bne.n	8009402 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80093ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093f0:	f383 8811 	msr	BASEPRI, r3
 80093f4:	f3bf 8f6f 	isb	sy
 80093f8:	f3bf 8f4f 	dsb	sy
 80093fc:	61fb      	str	r3, [r7, #28]
}
 80093fe:	bf00      	nop
 8009400:	e7fe      	b.n	8009400 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009402:	f002 fa61 	bl	800b8c8 <vPortValidateInterruptPriority>
	__asm volatile
 8009406:	f3ef 8211 	mrs	r2, BASEPRI
 800940a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800940e:	f383 8811 	msr	BASEPRI, r3
 8009412:	f3bf 8f6f 	isb	sy
 8009416:	f3bf 8f4f 	dsb	sy
 800941a:	61ba      	str	r2, [r7, #24]
 800941c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800941e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009420:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009426:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800942a:	2b00      	cmp	r3, #0
 800942c:	d02f      	beq.n	800948e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800942e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009430:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009434:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009438:	68b9      	ldr	r1, [r7, #8]
 800943a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800943c:	f000 f8d9 	bl	80095f2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009442:	1e5a      	subs	r2, r3, #1
 8009444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009446:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009448:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800944c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009450:	d112      	bne.n	8009478 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009454:	691b      	ldr	r3, [r3, #16]
 8009456:	2b00      	cmp	r3, #0
 8009458:	d016      	beq.n	8009488 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800945a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800945c:	3310      	adds	r3, #16
 800945e:	4618      	mov	r0, r3
 8009460:	f000 fe7c 	bl	800a15c <xTaskRemoveFromEventList>
 8009464:	4603      	mov	r3, r0
 8009466:	2b00      	cmp	r3, #0
 8009468:	d00e      	beq.n	8009488 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d00b      	beq.n	8009488 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2201      	movs	r2, #1
 8009474:	601a      	str	r2, [r3, #0]
 8009476:	e007      	b.n	8009488 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009478:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800947c:	3301      	adds	r3, #1
 800947e:	b2db      	uxtb	r3, r3
 8009480:	b25a      	sxtb	r2, r3
 8009482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009484:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8009488:	2301      	movs	r3, #1
 800948a:	637b      	str	r3, [r7, #52]	; 0x34
 800948c:	e001      	b.n	8009492 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800948e:	2300      	movs	r3, #0
 8009490:	637b      	str	r3, [r7, #52]	; 0x34
 8009492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009494:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	f383 8811 	msr	BASEPRI, r3
}
 800949c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800949e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3738      	adds	r7, #56	; 0x38
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}

080094a8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b084      	sub	sp, #16
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d10a      	bne.n	80094d0 <vQueueDelete+0x28>
	__asm volatile
 80094ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094be:	f383 8811 	msr	BASEPRI, r3
 80094c2:	f3bf 8f6f 	isb	sy
 80094c6:	f3bf 8f4f 	dsb	sy
 80094ca:	60bb      	str	r3, [r7, #8]
}
 80094cc:	bf00      	nop
 80094ce:	e7fe      	b.n	80094ce <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80094d0:	68f8      	ldr	r0, [r7, #12]
 80094d2:	f000 f95f 	bl	8009794 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d102      	bne.n	80094e6 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 80094e0:	68f8      	ldr	r0, [r7, #12]
 80094e2:	f002 fafd 	bl	800bae0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80094e6:	bf00      	nop
 80094e8:	3710      	adds	r7, #16
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}

080094ee <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80094ee:	b480      	push	{r7}
 80094f0:	b085      	sub	sp, #20
 80094f2:	af00      	add	r7, sp, #0
 80094f4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d006      	beq.n	800950c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8009508:	60fb      	str	r3, [r7, #12]
 800950a:	e001      	b.n	8009510 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800950c:	2300      	movs	r3, #0
 800950e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009510:	68fb      	ldr	r3, [r7, #12]
	}
 8009512:	4618      	mov	r0, r3
 8009514:	3714      	adds	r7, #20
 8009516:	46bd      	mov	sp, r7
 8009518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951c:	4770      	bx	lr

0800951e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800951e:	b580      	push	{r7, lr}
 8009520:	b086      	sub	sp, #24
 8009522:	af00      	add	r7, sp, #0
 8009524:	60f8      	str	r0, [r7, #12]
 8009526:	60b9      	str	r1, [r7, #8]
 8009528:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800952a:	2300      	movs	r3, #0
 800952c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009532:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009538:	2b00      	cmp	r3, #0
 800953a:	d10d      	bne.n	8009558 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d14d      	bne.n	80095e0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	689b      	ldr	r3, [r3, #8]
 8009548:	4618      	mov	r0, r3
 800954a:	f001 f84f 	bl	800a5ec <xTaskPriorityDisinherit>
 800954e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	2200      	movs	r2, #0
 8009554:	609a      	str	r2, [r3, #8]
 8009556:	e043      	b.n	80095e0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d119      	bne.n	8009592 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	6858      	ldr	r0, [r3, #4]
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009566:	461a      	mov	r2, r3
 8009568:	68b9      	ldr	r1, [r7, #8]
 800956a:	f002 fc03 	bl	800bd74 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	685a      	ldr	r2, [r3, #4]
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009576:	441a      	add	r2, r3
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	685a      	ldr	r2, [r3, #4]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	429a      	cmp	r2, r3
 8009586:	d32b      	bcc.n	80095e0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681a      	ldr	r2, [r3, #0]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	605a      	str	r2, [r3, #4]
 8009590:	e026      	b.n	80095e0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	68d8      	ldr	r0, [r3, #12]
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800959a:	461a      	mov	r2, r3
 800959c:	68b9      	ldr	r1, [r7, #8]
 800959e:	f002 fbe9 	bl	800bd74 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	68da      	ldr	r2, [r3, #12]
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095aa:	425b      	negs	r3, r3
 80095ac:	441a      	add	r2, r3
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	68da      	ldr	r2, [r3, #12]
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	429a      	cmp	r2, r3
 80095bc:	d207      	bcs.n	80095ce <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	689a      	ldr	r2, [r3, #8]
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095c6:	425b      	negs	r3, r3
 80095c8:	441a      	add	r2, r3
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2b02      	cmp	r3, #2
 80095d2:	d105      	bne.n	80095e0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d002      	beq.n	80095e0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	3b01      	subs	r3, #1
 80095de:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80095e0:	693b      	ldr	r3, [r7, #16]
 80095e2:	1c5a      	adds	r2, r3, #1
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80095e8:	697b      	ldr	r3, [r7, #20]
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	3718      	adds	r7, #24
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}

080095f2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80095f2:	b580      	push	{r7, lr}
 80095f4:	b082      	sub	sp, #8
 80095f6:	af00      	add	r7, sp, #0
 80095f8:	6078      	str	r0, [r7, #4]
 80095fa:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009600:	2b00      	cmp	r3, #0
 8009602:	d018      	beq.n	8009636 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	68da      	ldr	r2, [r3, #12]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800960c:	441a      	add	r2, r3
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	68da      	ldr	r2, [r3, #12]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	689b      	ldr	r3, [r3, #8]
 800961a:	429a      	cmp	r2, r3
 800961c:	d303      	bcc.n	8009626 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681a      	ldr	r2, [r3, #0]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	68d9      	ldr	r1, [r3, #12]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800962e:	461a      	mov	r2, r3
 8009630:	6838      	ldr	r0, [r7, #0]
 8009632:	f002 fb9f 	bl	800bd74 <memcpy>
	}
}
 8009636:	bf00      	nop
 8009638:	3708      	adds	r7, #8
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}

0800963e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800963e:	b580      	push	{r7, lr}
 8009640:	b084      	sub	sp, #16
 8009642:	af00      	add	r7, sp, #0
 8009644:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009646:	f002 f85d 	bl	800b704 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009650:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009652:	e011      	b.n	8009678 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009658:	2b00      	cmp	r3, #0
 800965a:	d012      	beq.n	8009682 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	3324      	adds	r3, #36	; 0x24
 8009660:	4618      	mov	r0, r3
 8009662:	f000 fd7b 	bl	800a15c <xTaskRemoveFromEventList>
 8009666:	4603      	mov	r3, r0
 8009668:	2b00      	cmp	r3, #0
 800966a:	d001      	beq.n	8009670 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800966c:	f000 fe52 	bl	800a314 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009670:	7bfb      	ldrb	r3, [r7, #15]
 8009672:	3b01      	subs	r3, #1
 8009674:	b2db      	uxtb	r3, r3
 8009676:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009678:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800967c:	2b00      	cmp	r3, #0
 800967e:	dce9      	bgt.n	8009654 <prvUnlockQueue+0x16>
 8009680:	e000      	b.n	8009684 <prvUnlockQueue+0x46>
					break;
 8009682:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	22ff      	movs	r2, #255	; 0xff
 8009688:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800968c:	f002 f86a 	bl	800b764 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009690:	f002 f838 	bl	800b704 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800969a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800969c:	e011      	b.n	80096c2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d012      	beq.n	80096cc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	3310      	adds	r3, #16
 80096aa:	4618      	mov	r0, r3
 80096ac:	f000 fd56 	bl	800a15c <xTaskRemoveFromEventList>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d001      	beq.n	80096ba <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80096b6:	f000 fe2d 	bl	800a314 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80096ba:	7bbb      	ldrb	r3, [r7, #14]
 80096bc:	3b01      	subs	r3, #1
 80096be:	b2db      	uxtb	r3, r3
 80096c0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80096c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	dce9      	bgt.n	800969e <prvUnlockQueue+0x60>
 80096ca:	e000      	b.n	80096ce <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80096cc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	22ff      	movs	r2, #255	; 0xff
 80096d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80096d6:	f002 f845 	bl	800b764 <vPortExitCritical>
}
 80096da:	bf00      	nop
 80096dc:	3710      	adds	r7, #16
 80096de:	46bd      	mov	sp, r7
 80096e0:	bd80      	pop	{r7, pc}

080096e2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80096e2:	b580      	push	{r7, lr}
 80096e4:	b084      	sub	sp, #16
 80096e6:	af00      	add	r7, sp, #0
 80096e8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80096ea:	f002 f80b 	bl	800b704 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d102      	bne.n	80096fc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80096f6:	2301      	movs	r3, #1
 80096f8:	60fb      	str	r3, [r7, #12]
 80096fa:	e001      	b.n	8009700 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80096fc:	2300      	movs	r3, #0
 80096fe:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009700:	f002 f830 	bl	800b764 <vPortExitCritical>

	return xReturn;
 8009704:	68fb      	ldr	r3, [r7, #12]
}
 8009706:	4618      	mov	r0, r3
 8009708:	3710      	adds	r7, #16
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}

0800970e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800970e:	b580      	push	{r7, lr}
 8009710:	b084      	sub	sp, #16
 8009712:	af00      	add	r7, sp, #0
 8009714:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009716:	f001 fff5 	bl	800b704 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009722:	429a      	cmp	r2, r3
 8009724:	d102      	bne.n	800972c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009726:	2301      	movs	r3, #1
 8009728:	60fb      	str	r3, [r7, #12]
 800972a:	e001      	b.n	8009730 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800972c:	2300      	movs	r3, #0
 800972e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009730:	f002 f818 	bl	800b764 <vPortExitCritical>

	return xReturn;
 8009734:	68fb      	ldr	r3, [r7, #12]
}
 8009736:	4618      	mov	r0, r3
 8009738:	3710      	adds	r7, #16
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
	...

08009740 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009740:	b480      	push	{r7}
 8009742:	b085      	sub	sp, #20
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800974a:	2300      	movs	r3, #0
 800974c:	60fb      	str	r3, [r7, #12]
 800974e:	e014      	b.n	800977a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009750:	4a0f      	ldr	r2, [pc, #60]	; (8009790 <vQueueAddToRegistry+0x50>)
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d10b      	bne.n	8009774 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800975c:	490c      	ldr	r1, [pc, #48]	; (8009790 <vQueueAddToRegistry+0x50>)
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	683a      	ldr	r2, [r7, #0]
 8009762:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009766:	4a0a      	ldr	r2, [pc, #40]	; (8009790 <vQueueAddToRegistry+0x50>)
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	00db      	lsls	r3, r3, #3
 800976c:	4413      	add	r3, r2
 800976e:	687a      	ldr	r2, [r7, #4]
 8009770:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009772:	e006      	b.n	8009782 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	3301      	adds	r3, #1
 8009778:	60fb      	str	r3, [r7, #12]
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2b07      	cmp	r3, #7
 800977e:	d9e7      	bls.n	8009750 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009780:	bf00      	nop
 8009782:	bf00      	nop
 8009784:	3714      	adds	r7, #20
 8009786:	46bd      	mov	sp, r7
 8009788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978c:	4770      	bx	lr
 800978e:	bf00      	nop
 8009790:	200055fc 	.word	0x200055fc

08009794 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009794:	b480      	push	{r7}
 8009796:	b085      	sub	sp, #20
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800979c:	2300      	movs	r3, #0
 800979e:	60fb      	str	r3, [r7, #12]
 80097a0:	e016      	b.n	80097d0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80097a2:	4a10      	ldr	r2, [pc, #64]	; (80097e4 <vQueueUnregisterQueue+0x50>)
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	00db      	lsls	r3, r3, #3
 80097a8:	4413      	add	r3, r2
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	687a      	ldr	r2, [r7, #4]
 80097ae:	429a      	cmp	r2, r3
 80097b0:	d10b      	bne.n	80097ca <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80097b2:	4a0c      	ldr	r2, [pc, #48]	; (80097e4 <vQueueUnregisterQueue+0x50>)
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	2100      	movs	r1, #0
 80097b8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80097bc:	4a09      	ldr	r2, [pc, #36]	; (80097e4 <vQueueUnregisterQueue+0x50>)
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	00db      	lsls	r3, r3, #3
 80097c2:	4413      	add	r3, r2
 80097c4:	2200      	movs	r2, #0
 80097c6:	605a      	str	r2, [r3, #4]
				break;
 80097c8:	e006      	b.n	80097d8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	3301      	adds	r3, #1
 80097ce:	60fb      	str	r3, [r7, #12]
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2b07      	cmp	r3, #7
 80097d4:	d9e5      	bls.n	80097a2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80097d6:	bf00      	nop
 80097d8:	bf00      	nop
 80097da:	3714      	adds	r7, #20
 80097dc:	46bd      	mov	sp, r7
 80097de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e2:	4770      	bx	lr
 80097e4:	200055fc 	.word	0x200055fc

080097e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b086      	sub	sp, #24
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	60f8      	str	r0, [r7, #12]
 80097f0:	60b9      	str	r1, [r7, #8]
 80097f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80097f8:	f001 ff84 	bl	800b704 <vPortEnterCritical>
 80097fc:	697b      	ldr	r3, [r7, #20]
 80097fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009802:	b25b      	sxtb	r3, r3
 8009804:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009808:	d103      	bne.n	8009812 <vQueueWaitForMessageRestricted+0x2a>
 800980a:	697b      	ldr	r3, [r7, #20]
 800980c:	2200      	movs	r2, #0
 800980e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009818:	b25b      	sxtb	r3, r3
 800981a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800981e:	d103      	bne.n	8009828 <vQueueWaitForMessageRestricted+0x40>
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	2200      	movs	r2, #0
 8009824:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009828:	f001 ff9c 	bl	800b764 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800982c:	697b      	ldr	r3, [r7, #20]
 800982e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009830:	2b00      	cmp	r3, #0
 8009832:	d106      	bne.n	8009842 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009834:	697b      	ldr	r3, [r7, #20]
 8009836:	3324      	adds	r3, #36	; 0x24
 8009838:	687a      	ldr	r2, [r7, #4]
 800983a:	68b9      	ldr	r1, [r7, #8]
 800983c:	4618      	mov	r0, r3
 800983e:	f000 fc61 	bl	800a104 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009842:	6978      	ldr	r0, [r7, #20]
 8009844:	f7ff fefb 	bl	800963e <prvUnlockQueue>
	}
 8009848:	bf00      	nop
 800984a:	3718      	adds	r7, #24
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009850:	b580      	push	{r7, lr}
 8009852:	b08e      	sub	sp, #56	; 0x38
 8009854:	af04      	add	r7, sp, #16
 8009856:	60f8      	str	r0, [r7, #12]
 8009858:	60b9      	str	r1, [r7, #8]
 800985a:	607a      	str	r2, [r7, #4]
 800985c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800985e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009860:	2b00      	cmp	r3, #0
 8009862:	d10a      	bne.n	800987a <xTaskCreateStatic+0x2a>
	__asm volatile
 8009864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009868:	f383 8811 	msr	BASEPRI, r3
 800986c:	f3bf 8f6f 	isb	sy
 8009870:	f3bf 8f4f 	dsb	sy
 8009874:	623b      	str	r3, [r7, #32]
}
 8009876:	bf00      	nop
 8009878:	e7fe      	b.n	8009878 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800987a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800987c:	2b00      	cmp	r3, #0
 800987e:	d10a      	bne.n	8009896 <xTaskCreateStatic+0x46>
	__asm volatile
 8009880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009884:	f383 8811 	msr	BASEPRI, r3
 8009888:	f3bf 8f6f 	isb	sy
 800988c:	f3bf 8f4f 	dsb	sy
 8009890:	61fb      	str	r3, [r7, #28]
}
 8009892:	bf00      	nop
 8009894:	e7fe      	b.n	8009894 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009896:	23bc      	movs	r3, #188	; 0xbc
 8009898:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800989a:	693b      	ldr	r3, [r7, #16]
 800989c:	2bbc      	cmp	r3, #188	; 0xbc
 800989e:	d00a      	beq.n	80098b6 <xTaskCreateStatic+0x66>
	__asm volatile
 80098a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098a4:	f383 8811 	msr	BASEPRI, r3
 80098a8:	f3bf 8f6f 	isb	sy
 80098ac:	f3bf 8f4f 	dsb	sy
 80098b0:	61bb      	str	r3, [r7, #24]
}
 80098b2:	bf00      	nop
 80098b4:	e7fe      	b.n	80098b4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80098b6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80098b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d01e      	beq.n	80098fc <xTaskCreateStatic+0xac>
 80098be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d01b      	beq.n	80098fc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80098c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098c6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80098c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80098cc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80098ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098d0:	2202      	movs	r2, #2
 80098d2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80098d6:	2300      	movs	r3, #0
 80098d8:	9303      	str	r3, [sp, #12]
 80098da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098dc:	9302      	str	r3, [sp, #8]
 80098de:	f107 0314 	add.w	r3, r7, #20
 80098e2:	9301      	str	r3, [sp, #4]
 80098e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098e6:	9300      	str	r3, [sp, #0]
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	687a      	ldr	r2, [r7, #4]
 80098ec:	68b9      	ldr	r1, [r7, #8]
 80098ee:	68f8      	ldr	r0, [r7, #12]
 80098f0:	f000 f850 	bl	8009994 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80098f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80098f6:	f000 f8f3 	bl	8009ae0 <prvAddNewTaskToReadyList>
 80098fa:	e001      	b.n	8009900 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80098fc:	2300      	movs	r3, #0
 80098fe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009900:	697b      	ldr	r3, [r7, #20]
	}
 8009902:	4618      	mov	r0, r3
 8009904:	3728      	adds	r7, #40	; 0x28
 8009906:	46bd      	mov	sp, r7
 8009908:	bd80      	pop	{r7, pc}

0800990a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800990a:	b580      	push	{r7, lr}
 800990c:	b08c      	sub	sp, #48	; 0x30
 800990e:	af04      	add	r7, sp, #16
 8009910:	60f8      	str	r0, [r7, #12]
 8009912:	60b9      	str	r1, [r7, #8]
 8009914:	603b      	str	r3, [r7, #0]
 8009916:	4613      	mov	r3, r2
 8009918:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800991a:	88fb      	ldrh	r3, [r7, #6]
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	4618      	mov	r0, r3
 8009920:	f002 f812 	bl	800b948 <pvPortMalloc>
 8009924:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	2b00      	cmp	r3, #0
 800992a:	d00e      	beq.n	800994a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800992c:	20bc      	movs	r0, #188	; 0xbc
 800992e:	f002 f80b 	bl	800b948 <pvPortMalloc>
 8009932:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009934:	69fb      	ldr	r3, [r7, #28]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d003      	beq.n	8009942 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800993a:	69fb      	ldr	r3, [r7, #28]
 800993c:	697a      	ldr	r2, [r7, #20]
 800993e:	631a      	str	r2, [r3, #48]	; 0x30
 8009940:	e005      	b.n	800994e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009942:	6978      	ldr	r0, [r7, #20]
 8009944:	f002 f8cc 	bl	800bae0 <vPortFree>
 8009948:	e001      	b.n	800994e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800994a:	2300      	movs	r3, #0
 800994c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800994e:	69fb      	ldr	r3, [r7, #28]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d017      	beq.n	8009984 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009954:	69fb      	ldr	r3, [r7, #28]
 8009956:	2200      	movs	r2, #0
 8009958:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800995c:	88fa      	ldrh	r2, [r7, #6]
 800995e:	2300      	movs	r3, #0
 8009960:	9303      	str	r3, [sp, #12]
 8009962:	69fb      	ldr	r3, [r7, #28]
 8009964:	9302      	str	r3, [sp, #8]
 8009966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009968:	9301      	str	r3, [sp, #4]
 800996a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800996c:	9300      	str	r3, [sp, #0]
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	68b9      	ldr	r1, [r7, #8]
 8009972:	68f8      	ldr	r0, [r7, #12]
 8009974:	f000 f80e 	bl	8009994 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009978:	69f8      	ldr	r0, [r7, #28]
 800997a:	f000 f8b1 	bl	8009ae0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800997e:	2301      	movs	r3, #1
 8009980:	61bb      	str	r3, [r7, #24]
 8009982:	e002      	b.n	800998a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009984:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009988:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800998a:	69bb      	ldr	r3, [r7, #24]
	}
 800998c:	4618      	mov	r0, r3
 800998e:	3720      	adds	r7, #32
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}

08009994 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b088      	sub	sp, #32
 8009998:	af00      	add	r7, sp, #0
 800999a:	60f8      	str	r0, [r7, #12]
 800999c:	60b9      	str	r1, [r7, #8]
 800999e:	607a      	str	r2, [r7, #4]
 80099a0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80099a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099a4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	009b      	lsls	r3, r3, #2
 80099aa:	461a      	mov	r2, r3
 80099ac:	21a5      	movs	r1, #165	; 0xa5
 80099ae:	f002 f9ef 	bl	800bd90 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80099b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80099bc:	3b01      	subs	r3, #1
 80099be:	009b      	lsls	r3, r3, #2
 80099c0:	4413      	add	r3, r2
 80099c2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80099c4:	69bb      	ldr	r3, [r7, #24]
 80099c6:	f023 0307 	bic.w	r3, r3, #7
 80099ca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80099cc:	69bb      	ldr	r3, [r7, #24]
 80099ce:	f003 0307 	and.w	r3, r3, #7
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d00a      	beq.n	80099ec <prvInitialiseNewTask+0x58>
	__asm volatile
 80099d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099da:	f383 8811 	msr	BASEPRI, r3
 80099de:	f3bf 8f6f 	isb	sy
 80099e2:	f3bf 8f4f 	dsb	sy
 80099e6:	617b      	str	r3, [r7, #20]
}
 80099e8:	bf00      	nop
 80099ea:	e7fe      	b.n	80099ea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d01f      	beq.n	8009a32 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80099f2:	2300      	movs	r3, #0
 80099f4:	61fb      	str	r3, [r7, #28]
 80099f6:	e012      	b.n	8009a1e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80099f8:	68ba      	ldr	r2, [r7, #8]
 80099fa:	69fb      	ldr	r3, [r7, #28]
 80099fc:	4413      	add	r3, r2
 80099fe:	7819      	ldrb	r1, [r3, #0]
 8009a00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a02:	69fb      	ldr	r3, [r7, #28]
 8009a04:	4413      	add	r3, r2
 8009a06:	3334      	adds	r3, #52	; 0x34
 8009a08:	460a      	mov	r2, r1
 8009a0a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009a0c:	68ba      	ldr	r2, [r7, #8]
 8009a0e:	69fb      	ldr	r3, [r7, #28]
 8009a10:	4413      	add	r3, r2
 8009a12:	781b      	ldrb	r3, [r3, #0]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d006      	beq.n	8009a26 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a18:	69fb      	ldr	r3, [r7, #28]
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	61fb      	str	r3, [r7, #28]
 8009a1e:	69fb      	ldr	r3, [r7, #28]
 8009a20:	2b0f      	cmp	r3, #15
 8009a22:	d9e9      	bls.n	80099f8 <prvInitialiseNewTask+0x64>
 8009a24:	e000      	b.n	8009a28 <prvInitialiseNewTask+0x94>
			{
				break;
 8009a26:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009a30:	e003      	b.n	8009a3a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a34:	2200      	movs	r2, #0
 8009a36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a3c:	2b37      	cmp	r3, #55	; 0x37
 8009a3e:	d901      	bls.n	8009a44 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009a40:	2337      	movs	r3, #55	; 0x37
 8009a42:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a48:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a4e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a52:	2200      	movs	r2, #0
 8009a54:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a58:	3304      	adds	r3, #4
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7fe fe56 	bl	800870c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a62:	3318      	adds	r3, #24
 8009a64:	4618      	mov	r0, r3
 8009a66:	f7fe fe51 	bl	800870c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a6e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a72:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a78:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a7e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a82:	2200      	movs	r2, #0
 8009a84:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a92:	3354      	adds	r3, #84	; 0x54
 8009a94:	2260      	movs	r2, #96	; 0x60
 8009a96:	2100      	movs	r1, #0
 8009a98:	4618      	mov	r0, r3
 8009a9a:	f002 f979 	bl	800bd90 <memset>
 8009a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009aa0:	4a0c      	ldr	r2, [pc, #48]	; (8009ad4 <prvInitialiseNewTask+0x140>)
 8009aa2:	659a      	str	r2, [r3, #88]	; 0x58
 8009aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009aa6:	4a0c      	ldr	r2, [pc, #48]	; (8009ad8 <prvInitialiseNewTask+0x144>)
 8009aa8:	65da      	str	r2, [r3, #92]	; 0x5c
 8009aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009aac:	4a0b      	ldr	r2, [pc, #44]	; (8009adc <prvInitialiseNewTask+0x148>)
 8009aae:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009ab0:	683a      	ldr	r2, [r7, #0]
 8009ab2:	68f9      	ldr	r1, [r7, #12]
 8009ab4:	69b8      	ldr	r0, [r7, #24]
 8009ab6:	f001 fcfb 	bl	800b4b0 <pxPortInitialiseStack>
 8009aba:	4602      	mov	r2, r0
 8009abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009abe:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d002      	beq.n	8009acc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ac8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009aca:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009acc:	bf00      	nop
 8009ace:	3720      	adds	r7, #32
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}
 8009ad4:	0800cbc8 	.word	0x0800cbc8
 8009ad8:	0800cbe8 	.word	0x0800cbe8
 8009adc:	0800cba8 	.word	0x0800cba8

08009ae0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b082      	sub	sp, #8
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009ae8:	f001 fe0c 	bl	800b704 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009aec:	4b2d      	ldr	r3, [pc, #180]	; (8009ba4 <prvAddNewTaskToReadyList+0xc4>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	3301      	adds	r3, #1
 8009af2:	4a2c      	ldr	r2, [pc, #176]	; (8009ba4 <prvAddNewTaskToReadyList+0xc4>)
 8009af4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009af6:	4b2c      	ldr	r3, [pc, #176]	; (8009ba8 <prvAddNewTaskToReadyList+0xc8>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d109      	bne.n	8009b12 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009afe:	4a2a      	ldr	r2, [pc, #168]	; (8009ba8 <prvAddNewTaskToReadyList+0xc8>)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009b04:	4b27      	ldr	r3, [pc, #156]	; (8009ba4 <prvAddNewTaskToReadyList+0xc4>)
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	2b01      	cmp	r3, #1
 8009b0a:	d110      	bne.n	8009b2e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009b0c:	f000 fc26 	bl	800a35c <prvInitialiseTaskLists>
 8009b10:	e00d      	b.n	8009b2e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009b12:	4b26      	ldr	r3, [pc, #152]	; (8009bac <prvAddNewTaskToReadyList+0xcc>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d109      	bne.n	8009b2e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009b1a:	4b23      	ldr	r3, [pc, #140]	; (8009ba8 <prvAddNewTaskToReadyList+0xc8>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d802      	bhi.n	8009b2e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009b28:	4a1f      	ldr	r2, [pc, #124]	; (8009ba8 <prvAddNewTaskToReadyList+0xc8>)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009b2e:	4b20      	ldr	r3, [pc, #128]	; (8009bb0 <prvAddNewTaskToReadyList+0xd0>)
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	3301      	adds	r3, #1
 8009b34:	4a1e      	ldr	r2, [pc, #120]	; (8009bb0 <prvAddNewTaskToReadyList+0xd0>)
 8009b36:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009b38:	4b1d      	ldr	r3, [pc, #116]	; (8009bb0 <prvAddNewTaskToReadyList+0xd0>)
 8009b3a:	681a      	ldr	r2, [r3, #0]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b44:	4b1b      	ldr	r3, [pc, #108]	; (8009bb4 <prvAddNewTaskToReadyList+0xd4>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	429a      	cmp	r2, r3
 8009b4a:	d903      	bls.n	8009b54 <prvAddNewTaskToReadyList+0x74>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b50:	4a18      	ldr	r2, [pc, #96]	; (8009bb4 <prvAddNewTaskToReadyList+0xd4>)
 8009b52:	6013      	str	r3, [r2, #0]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b58:	4613      	mov	r3, r2
 8009b5a:	009b      	lsls	r3, r3, #2
 8009b5c:	4413      	add	r3, r2
 8009b5e:	009b      	lsls	r3, r3, #2
 8009b60:	4a15      	ldr	r2, [pc, #84]	; (8009bb8 <prvAddNewTaskToReadyList+0xd8>)
 8009b62:	441a      	add	r2, r3
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	3304      	adds	r3, #4
 8009b68:	4619      	mov	r1, r3
 8009b6a:	4610      	mov	r0, r2
 8009b6c:	f7fe fddb 	bl	8008726 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009b70:	f001 fdf8 	bl	800b764 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009b74:	4b0d      	ldr	r3, [pc, #52]	; (8009bac <prvAddNewTaskToReadyList+0xcc>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d00e      	beq.n	8009b9a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009b7c:	4b0a      	ldr	r3, [pc, #40]	; (8009ba8 <prvAddNewTaskToReadyList+0xc8>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b86:	429a      	cmp	r2, r3
 8009b88:	d207      	bcs.n	8009b9a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009b8a:	4b0c      	ldr	r3, [pc, #48]	; (8009bbc <prvAddNewTaskToReadyList+0xdc>)
 8009b8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009b90:	601a      	str	r2, [r3, #0]
 8009b92:	f3bf 8f4f 	dsb	sy
 8009b96:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b9a:	bf00      	nop
 8009b9c:	3708      	adds	r7, #8
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}
 8009ba2:	bf00      	nop
 8009ba4:	20000e34 	.word	0x20000e34
 8009ba8:	20000960 	.word	0x20000960
 8009bac:	20000e40 	.word	0x20000e40
 8009bb0:	20000e50 	.word	0x20000e50
 8009bb4:	20000e3c 	.word	0x20000e3c
 8009bb8:	20000964 	.word	0x20000964
 8009bbc:	e000ed04 	.word	0xe000ed04

08009bc0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009bc8:	2300      	movs	r3, #0
 8009bca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d017      	beq.n	8009c02 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009bd2:	4b13      	ldr	r3, [pc, #76]	; (8009c20 <vTaskDelay+0x60>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d00a      	beq.n	8009bf0 <vTaskDelay+0x30>
	__asm volatile
 8009bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bde:	f383 8811 	msr	BASEPRI, r3
 8009be2:	f3bf 8f6f 	isb	sy
 8009be6:	f3bf 8f4f 	dsb	sy
 8009bea:	60bb      	str	r3, [r7, #8]
}
 8009bec:	bf00      	nop
 8009bee:	e7fe      	b.n	8009bee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009bf0:	f000 f88a 	bl	8009d08 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009bf4:	2100      	movs	r1, #0
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f000 fffe 	bl	800abf8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009bfc:	f000 f892 	bl	8009d24 <xTaskResumeAll>
 8009c00:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d107      	bne.n	8009c18 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009c08:	4b06      	ldr	r3, [pc, #24]	; (8009c24 <vTaskDelay+0x64>)
 8009c0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c0e:	601a      	str	r2, [r3, #0]
 8009c10:	f3bf 8f4f 	dsb	sy
 8009c14:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009c18:	bf00      	nop
 8009c1a:	3710      	adds	r7, #16
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd80      	pop	{r7, pc}
 8009c20:	20000e5c 	.word	0x20000e5c
 8009c24:	e000ed04 	.word	0xe000ed04

08009c28 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b08a      	sub	sp, #40	; 0x28
 8009c2c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009c32:	2300      	movs	r3, #0
 8009c34:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009c36:	463a      	mov	r2, r7
 8009c38:	1d39      	adds	r1, r7, #4
 8009c3a:	f107 0308 	add.w	r3, r7, #8
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f7fe fd10 	bl	8008664 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009c44:	6839      	ldr	r1, [r7, #0]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	68ba      	ldr	r2, [r7, #8]
 8009c4a:	9202      	str	r2, [sp, #8]
 8009c4c:	9301      	str	r3, [sp, #4]
 8009c4e:	2300      	movs	r3, #0
 8009c50:	9300      	str	r3, [sp, #0]
 8009c52:	2300      	movs	r3, #0
 8009c54:	460a      	mov	r2, r1
 8009c56:	4924      	ldr	r1, [pc, #144]	; (8009ce8 <vTaskStartScheduler+0xc0>)
 8009c58:	4824      	ldr	r0, [pc, #144]	; (8009cec <vTaskStartScheduler+0xc4>)
 8009c5a:	f7ff fdf9 	bl	8009850 <xTaskCreateStatic>
 8009c5e:	4603      	mov	r3, r0
 8009c60:	4a23      	ldr	r2, [pc, #140]	; (8009cf0 <vTaskStartScheduler+0xc8>)
 8009c62:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009c64:	4b22      	ldr	r3, [pc, #136]	; (8009cf0 <vTaskStartScheduler+0xc8>)
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d002      	beq.n	8009c72 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	617b      	str	r3, [r7, #20]
 8009c70:	e001      	b.n	8009c76 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009c72:	2300      	movs	r3, #0
 8009c74:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	d102      	bne.n	8009c82 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009c7c:	f001 f810 	bl	800aca0 <xTimerCreateTimerTask>
 8009c80:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	2b01      	cmp	r3, #1
 8009c86:	d11b      	bne.n	8009cc0 <vTaskStartScheduler+0x98>
	__asm volatile
 8009c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c8c:	f383 8811 	msr	BASEPRI, r3
 8009c90:	f3bf 8f6f 	isb	sy
 8009c94:	f3bf 8f4f 	dsb	sy
 8009c98:	613b      	str	r3, [r7, #16]
}
 8009c9a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009c9c:	4b15      	ldr	r3, [pc, #84]	; (8009cf4 <vTaskStartScheduler+0xcc>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	3354      	adds	r3, #84	; 0x54
 8009ca2:	4a15      	ldr	r2, [pc, #84]	; (8009cf8 <vTaskStartScheduler+0xd0>)
 8009ca4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009ca6:	4b15      	ldr	r3, [pc, #84]	; (8009cfc <vTaskStartScheduler+0xd4>)
 8009ca8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009cac:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009cae:	4b14      	ldr	r3, [pc, #80]	; (8009d00 <vTaskStartScheduler+0xd8>)
 8009cb0:	2201      	movs	r2, #1
 8009cb2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009cb4:	4b13      	ldr	r3, [pc, #76]	; (8009d04 <vTaskStartScheduler+0xdc>)
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009cba:	f001 fc81 	bl	800b5c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009cbe:	e00e      	b.n	8009cde <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009cc0:	697b      	ldr	r3, [r7, #20]
 8009cc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009cc6:	d10a      	bne.n	8009cde <vTaskStartScheduler+0xb6>
	__asm volatile
 8009cc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ccc:	f383 8811 	msr	BASEPRI, r3
 8009cd0:	f3bf 8f6f 	isb	sy
 8009cd4:	f3bf 8f4f 	dsb	sy
 8009cd8:	60fb      	str	r3, [r7, #12]
}
 8009cda:	bf00      	nop
 8009cdc:	e7fe      	b.n	8009cdc <vTaskStartScheduler+0xb4>
}
 8009cde:	bf00      	nop
 8009ce0:	3718      	adds	r7, #24
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	bf00      	nop
 8009ce8:	0800ca30 	.word	0x0800ca30
 8009cec:	0800a32d 	.word	0x0800a32d
 8009cf0:	20000e58 	.word	0x20000e58
 8009cf4:	20000960 	.word	0x20000960
 8009cf8:	20000028 	.word	0x20000028
 8009cfc:	20000e54 	.word	0x20000e54
 8009d00:	20000e40 	.word	0x20000e40
 8009d04:	20000e38 	.word	0x20000e38

08009d08 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009d08:	b480      	push	{r7}
 8009d0a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009d0c:	4b04      	ldr	r3, [pc, #16]	; (8009d20 <vTaskSuspendAll+0x18>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	3301      	adds	r3, #1
 8009d12:	4a03      	ldr	r2, [pc, #12]	; (8009d20 <vTaskSuspendAll+0x18>)
 8009d14:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009d16:	bf00      	nop
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr
 8009d20:	20000e5c 	.word	0x20000e5c

08009d24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009d2e:	2300      	movs	r3, #0
 8009d30:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009d32:	4b42      	ldr	r3, [pc, #264]	; (8009e3c <xTaskResumeAll+0x118>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d10a      	bne.n	8009d50 <xTaskResumeAll+0x2c>
	__asm volatile
 8009d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d3e:	f383 8811 	msr	BASEPRI, r3
 8009d42:	f3bf 8f6f 	isb	sy
 8009d46:	f3bf 8f4f 	dsb	sy
 8009d4a:	603b      	str	r3, [r7, #0]
}
 8009d4c:	bf00      	nop
 8009d4e:	e7fe      	b.n	8009d4e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009d50:	f001 fcd8 	bl	800b704 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009d54:	4b39      	ldr	r3, [pc, #228]	; (8009e3c <xTaskResumeAll+0x118>)
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	3b01      	subs	r3, #1
 8009d5a:	4a38      	ldr	r2, [pc, #224]	; (8009e3c <xTaskResumeAll+0x118>)
 8009d5c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d5e:	4b37      	ldr	r3, [pc, #220]	; (8009e3c <xTaskResumeAll+0x118>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d162      	bne.n	8009e2c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009d66:	4b36      	ldr	r3, [pc, #216]	; (8009e40 <xTaskResumeAll+0x11c>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d05e      	beq.n	8009e2c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009d6e:	e02f      	b.n	8009dd0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d70:	4b34      	ldr	r3, [pc, #208]	; (8009e44 <xTaskResumeAll+0x120>)
 8009d72:	68db      	ldr	r3, [r3, #12]
 8009d74:	68db      	ldr	r3, [r3, #12]
 8009d76:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	3318      	adds	r3, #24
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f7fe fd2f 	bl	80087e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	3304      	adds	r3, #4
 8009d86:	4618      	mov	r0, r3
 8009d88:	f7fe fd2a 	bl	80087e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d90:	4b2d      	ldr	r3, [pc, #180]	; (8009e48 <xTaskResumeAll+0x124>)
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d903      	bls.n	8009da0 <xTaskResumeAll+0x7c>
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d9c:	4a2a      	ldr	r2, [pc, #168]	; (8009e48 <xTaskResumeAll+0x124>)
 8009d9e:	6013      	str	r3, [r2, #0]
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009da4:	4613      	mov	r3, r2
 8009da6:	009b      	lsls	r3, r3, #2
 8009da8:	4413      	add	r3, r2
 8009daa:	009b      	lsls	r3, r3, #2
 8009dac:	4a27      	ldr	r2, [pc, #156]	; (8009e4c <xTaskResumeAll+0x128>)
 8009dae:	441a      	add	r2, r3
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	3304      	adds	r3, #4
 8009db4:	4619      	mov	r1, r3
 8009db6:	4610      	mov	r0, r2
 8009db8:	f7fe fcb5 	bl	8008726 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dc0:	4b23      	ldr	r3, [pc, #140]	; (8009e50 <xTaskResumeAll+0x12c>)
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dc6:	429a      	cmp	r2, r3
 8009dc8:	d302      	bcc.n	8009dd0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009dca:	4b22      	ldr	r3, [pc, #136]	; (8009e54 <xTaskResumeAll+0x130>)
 8009dcc:	2201      	movs	r2, #1
 8009dce:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009dd0:	4b1c      	ldr	r3, [pc, #112]	; (8009e44 <xTaskResumeAll+0x120>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d1cb      	bne.n	8009d70 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d001      	beq.n	8009de2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009dde:	f000 fb5f 	bl	800a4a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009de2:	4b1d      	ldr	r3, [pc, #116]	; (8009e58 <xTaskResumeAll+0x134>)
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d010      	beq.n	8009e10 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009dee:	f000 f847 	bl	8009e80 <xTaskIncrementTick>
 8009df2:	4603      	mov	r3, r0
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d002      	beq.n	8009dfe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009df8:	4b16      	ldr	r3, [pc, #88]	; (8009e54 <xTaskResumeAll+0x130>)
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	3b01      	subs	r3, #1
 8009e02:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d1f1      	bne.n	8009dee <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009e0a:	4b13      	ldr	r3, [pc, #76]	; (8009e58 <xTaskResumeAll+0x134>)
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009e10:	4b10      	ldr	r3, [pc, #64]	; (8009e54 <xTaskResumeAll+0x130>)
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d009      	beq.n	8009e2c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009e18:	2301      	movs	r3, #1
 8009e1a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009e1c:	4b0f      	ldr	r3, [pc, #60]	; (8009e5c <xTaskResumeAll+0x138>)
 8009e1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e22:	601a      	str	r2, [r3, #0]
 8009e24:	f3bf 8f4f 	dsb	sy
 8009e28:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e2c:	f001 fc9a 	bl	800b764 <vPortExitCritical>

	return xAlreadyYielded;
 8009e30:	68bb      	ldr	r3, [r7, #8]
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3710      	adds	r7, #16
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}
 8009e3a:	bf00      	nop
 8009e3c:	20000e5c 	.word	0x20000e5c
 8009e40:	20000e34 	.word	0x20000e34
 8009e44:	20000df4 	.word	0x20000df4
 8009e48:	20000e3c 	.word	0x20000e3c
 8009e4c:	20000964 	.word	0x20000964
 8009e50:	20000960 	.word	0x20000960
 8009e54:	20000e48 	.word	0x20000e48
 8009e58:	20000e44 	.word	0x20000e44
 8009e5c:	e000ed04 	.word	0xe000ed04

08009e60 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009e60:	b480      	push	{r7}
 8009e62:	b083      	sub	sp, #12
 8009e64:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009e66:	4b05      	ldr	r3, [pc, #20]	; (8009e7c <xTaskGetTickCount+0x1c>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009e6c:	687b      	ldr	r3, [r7, #4]
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	370c      	adds	r7, #12
 8009e72:	46bd      	mov	sp, r7
 8009e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e78:	4770      	bx	lr
 8009e7a:	bf00      	nop
 8009e7c:	20000e38 	.word	0x20000e38

08009e80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b086      	sub	sp, #24
 8009e84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009e86:	2300      	movs	r3, #0
 8009e88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e8a:	4b4f      	ldr	r3, [pc, #316]	; (8009fc8 <xTaskIncrementTick+0x148>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	f040 808f 	bne.w	8009fb2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009e94:	4b4d      	ldr	r3, [pc, #308]	; (8009fcc <xTaskIncrementTick+0x14c>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	3301      	adds	r3, #1
 8009e9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009e9c:	4a4b      	ldr	r2, [pc, #300]	; (8009fcc <xTaskIncrementTick+0x14c>)
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d120      	bne.n	8009eea <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009ea8:	4b49      	ldr	r3, [pc, #292]	; (8009fd0 <xTaskIncrementTick+0x150>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d00a      	beq.n	8009ec8 <xTaskIncrementTick+0x48>
	__asm volatile
 8009eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eb6:	f383 8811 	msr	BASEPRI, r3
 8009eba:	f3bf 8f6f 	isb	sy
 8009ebe:	f3bf 8f4f 	dsb	sy
 8009ec2:	603b      	str	r3, [r7, #0]
}
 8009ec4:	bf00      	nop
 8009ec6:	e7fe      	b.n	8009ec6 <xTaskIncrementTick+0x46>
 8009ec8:	4b41      	ldr	r3, [pc, #260]	; (8009fd0 <xTaskIncrementTick+0x150>)
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	60fb      	str	r3, [r7, #12]
 8009ece:	4b41      	ldr	r3, [pc, #260]	; (8009fd4 <xTaskIncrementTick+0x154>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	4a3f      	ldr	r2, [pc, #252]	; (8009fd0 <xTaskIncrementTick+0x150>)
 8009ed4:	6013      	str	r3, [r2, #0]
 8009ed6:	4a3f      	ldr	r2, [pc, #252]	; (8009fd4 <xTaskIncrementTick+0x154>)
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	6013      	str	r3, [r2, #0]
 8009edc:	4b3e      	ldr	r3, [pc, #248]	; (8009fd8 <xTaskIncrementTick+0x158>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	3301      	adds	r3, #1
 8009ee2:	4a3d      	ldr	r2, [pc, #244]	; (8009fd8 <xTaskIncrementTick+0x158>)
 8009ee4:	6013      	str	r3, [r2, #0]
 8009ee6:	f000 fadb 	bl	800a4a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009eea:	4b3c      	ldr	r3, [pc, #240]	; (8009fdc <xTaskIncrementTick+0x15c>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	693a      	ldr	r2, [r7, #16]
 8009ef0:	429a      	cmp	r2, r3
 8009ef2:	d349      	bcc.n	8009f88 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ef4:	4b36      	ldr	r3, [pc, #216]	; (8009fd0 <xTaskIncrementTick+0x150>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d104      	bne.n	8009f08 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009efe:	4b37      	ldr	r3, [pc, #220]	; (8009fdc <xTaskIncrementTick+0x15c>)
 8009f00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009f04:	601a      	str	r2, [r3, #0]
					break;
 8009f06:	e03f      	b.n	8009f88 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f08:	4b31      	ldr	r3, [pc, #196]	; (8009fd0 <xTaskIncrementTick+0x150>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	68db      	ldr	r3, [r3, #12]
 8009f0e:	68db      	ldr	r3, [r3, #12]
 8009f10:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	685b      	ldr	r3, [r3, #4]
 8009f16:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009f18:	693a      	ldr	r2, [r7, #16]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	429a      	cmp	r2, r3
 8009f1e:	d203      	bcs.n	8009f28 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009f20:	4a2e      	ldr	r2, [pc, #184]	; (8009fdc <xTaskIncrementTick+0x15c>)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009f26:	e02f      	b.n	8009f88 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	3304      	adds	r3, #4
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f7fe fc57 	bl	80087e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009f32:	68bb      	ldr	r3, [r7, #8]
 8009f34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d004      	beq.n	8009f44 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	3318      	adds	r3, #24
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f7fe fc4e 	bl	80087e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f48:	4b25      	ldr	r3, [pc, #148]	; (8009fe0 <xTaskIncrementTick+0x160>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	429a      	cmp	r2, r3
 8009f4e:	d903      	bls.n	8009f58 <xTaskIncrementTick+0xd8>
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f54:	4a22      	ldr	r2, [pc, #136]	; (8009fe0 <xTaskIncrementTick+0x160>)
 8009f56:	6013      	str	r3, [r2, #0]
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f5c:	4613      	mov	r3, r2
 8009f5e:	009b      	lsls	r3, r3, #2
 8009f60:	4413      	add	r3, r2
 8009f62:	009b      	lsls	r3, r3, #2
 8009f64:	4a1f      	ldr	r2, [pc, #124]	; (8009fe4 <xTaskIncrementTick+0x164>)
 8009f66:	441a      	add	r2, r3
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	3304      	adds	r3, #4
 8009f6c:	4619      	mov	r1, r3
 8009f6e:	4610      	mov	r0, r2
 8009f70:	f7fe fbd9 	bl	8008726 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f78:	4b1b      	ldr	r3, [pc, #108]	; (8009fe8 <xTaskIncrementTick+0x168>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f7e:	429a      	cmp	r2, r3
 8009f80:	d3b8      	bcc.n	8009ef4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009f82:	2301      	movs	r3, #1
 8009f84:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f86:	e7b5      	b.n	8009ef4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009f88:	4b17      	ldr	r3, [pc, #92]	; (8009fe8 <xTaskIncrementTick+0x168>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f8e:	4915      	ldr	r1, [pc, #84]	; (8009fe4 <xTaskIncrementTick+0x164>)
 8009f90:	4613      	mov	r3, r2
 8009f92:	009b      	lsls	r3, r3, #2
 8009f94:	4413      	add	r3, r2
 8009f96:	009b      	lsls	r3, r3, #2
 8009f98:	440b      	add	r3, r1
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	d901      	bls.n	8009fa4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009fa4:	4b11      	ldr	r3, [pc, #68]	; (8009fec <xTaskIncrementTick+0x16c>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d007      	beq.n	8009fbc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009fac:	2301      	movs	r3, #1
 8009fae:	617b      	str	r3, [r7, #20]
 8009fb0:	e004      	b.n	8009fbc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009fb2:	4b0f      	ldr	r3, [pc, #60]	; (8009ff0 <xTaskIncrementTick+0x170>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	3301      	adds	r3, #1
 8009fb8:	4a0d      	ldr	r2, [pc, #52]	; (8009ff0 <xTaskIncrementTick+0x170>)
 8009fba:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009fbc:	697b      	ldr	r3, [r7, #20]
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3718      	adds	r7, #24
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
 8009fc6:	bf00      	nop
 8009fc8:	20000e5c 	.word	0x20000e5c
 8009fcc:	20000e38 	.word	0x20000e38
 8009fd0:	20000dec 	.word	0x20000dec
 8009fd4:	20000df0 	.word	0x20000df0
 8009fd8:	20000e4c 	.word	0x20000e4c
 8009fdc:	20000e54 	.word	0x20000e54
 8009fe0:	20000e3c 	.word	0x20000e3c
 8009fe4:	20000964 	.word	0x20000964
 8009fe8:	20000960 	.word	0x20000960
 8009fec:	20000e48 	.word	0x20000e48
 8009ff0:	20000e44 	.word	0x20000e44

08009ff4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b085      	sub	sp, #20
 8009ff8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009ffa:	4b2a      	ldr	r3, [pc, #168]	; (800a0a4 <vTaskSwitchContext+0xb0>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d003      	beq.n	800a00a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a002:	4b29      	ldr	r3, [pc, #164]	; (800a0a8 <vTaskSwitchContext+0xb4>)
 800a004:	2201      	movs	r2, #1
 800a006:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a008:	e046      	b.n	800a098 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800a00a:	4b27      	ldr	r3, [pc, #156]	; (800a0a8 <vTaskSwitchContext+0xb4>)
 800a00c:	2200      	movs	r2, #0
 800a00e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a010:	4b26      	ldr	r3, [pc, #152]	; (800a0ac <vTaskSwitchContext+0xb8>)
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	60fb      	str	r3, [r7, #12]
 800a016:	e010      	b.n	800a03a <vTaskSwitchContext+0x46>
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d10a      	bne.n	800a034 <vTaskSwitchContext+0x40>
	__asm volatile
 800a01e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a022:	f383 8811 	msr	BASEPRI, r3
 800a026:	f3bf 8f6f 	isb	sy
 800a02a:	f3bf 8f4f 	dsb	sy
 800a02e:	607b      	str	r3, [r7, #4]
}
 800a030:	bf00      	nop
 800a032:	e7fe      	b.n	800a032 <vTaskSwitchContext+0x3e>
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	3b01      	subs	r3, #1
 800a038:	60fb      	str	r3, [r7, #12]
 800a03a:	491d      	ldr	r1, [pc, #116]	; (800a0b0 <vTaskSwitchContext+0xbc>)
 800a03c:	68fa      	ldr	r2, [r7, #12]
 800a03e:	4613      	mov	r3, r2
 800a040:	009b      	lsls	r3, r3, #2
 800a042:	4413      	add	r3, r2
 800a044:	009b      	lsls	r3, r3, #2
 800a046:	440b      	add	r3, r1
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d0e4      	beq.n	800a018 <vTaskSwitchContext+0x24>
 800a04e:	68fa      	ldr	r2, [r7, #12]
 800a050:	4613      	mov	r3, r2
 800a052:	009b      	lsls	r3, r3, #2
 800a054:	4413      	add	r3, r2
 800a056:	009b      	lsls	r3, r3, #2
 800a058:	4a15      	ldr	r2, [pc, #84]	; (800a0b0 <vTaskSwitchContext+0xbc>)
 800a05a:	4413      	add	r3, r2
 800a05c:	60bb      	str	r3, [r7, #8]
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	685a      	ldr	r2, [r3, #4]
 800a064:	68bb      	ldr	r3, [r7, #8]
 800a066:	605a      	str	r2, [r3, #4]
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	685a      	ldr	r2, [r3, #4]
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	3308      	adds	r3, #8
 800a070:	429a      	cmp	r2, r3
 800a072:	d104      	bne.n	800a07e <vTaskSwitchContext+0x8a>
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	685a      	ldr	r2, [r3, #4]
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	605a      	str	r2, [r3, #4]
 800a07e:	68bb      	ldr	r3, [r7, #8]
 800a080:	685b      	ldr	r3, [r3, #4]
 800a082:	68db      	ldr	r3, [r3, #12]
 800a084:	4a0b      	ldr	r2, [pc, #44]	; (800a0b4 <vTaskSwitchContext+0xc0>)
 800a086:	6013      	str	r3, [r2, #0]
 800a088:	4a08      	ldr	r2, [pc, #32]	; (800a0ac <vTaskSwitchContext+0xb8>)
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a08e:	4b09      	ldr	r3, [pc, #36]	; (800a0b4 <vTaskSwitchContext+0xc0>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	3354      	adds	r3, #84	; 0x54
 800a094:	4a08      	ldr	r2, [pc, #32]	; (800a0b8 <vTaskSwitchContext+0xc4>)
 800a096:	6013      	str	r3, [r2, #0]
}
 800a098:	bf00      	nop
 800a09a:	3714      	adds	r7, #20
 800a09c:	46bd      	mov	sp, r7
 800a09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a2:	4770      	bx	lr
 800a0a4:	20000e5c 	.word	0x20000e5c
 800a0a8:	20000e48 	.word	0x20000e48
 800a0ac:	20000e3c 	.word	0x20000e3c
 800a0b0:	20000964 	.word	0x20000964
 800a0b4:	20000960 	.word	0x20000960
 800a0b8:	20000028 	.word	0x20000028

0800a0bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b084      	sub	sp, #16
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d10a      	bne.n	800a0e2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a0cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0d0:	f383 8811 	msr	BASEPRI, r3
 800a0d4:	f3bf 8f6f 	isb	sy
 800a0d8:	f3bf 8f4f 	dsb	sy
 800a0dc:	60fb      	str	r3, [r7, #12]
}
 800a0de:	bf00      	nop
 800a0e0:	e7fe      	b.n	800a0e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a0e2:	4b07      	ldr	r3, [pc, #28]	; (800a100 <vTaskPlaceOnEventList+0x44>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	3318      	adds	r3, #24
 800a0e8:	4619      	mov	r1, r3
 800a0ea:	6878      	ldr	r0, [r7, #4]
 800a0ec:	f7fe fb3f 	bl	800876e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a0f0:	2101      	movs	r1, #1
 800a0f2:	6838      	ldr	r0, [r7, #0]
 800a0f4:	f000 fd80 	bl	800abf8 <prvAddCurrentTaskToDelayedList>
}
 800a0f8:	bf00      	nop
 800a0fa:	3710      	adds	r7, #16
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}
 800a100:	20000960 	.word	0x20000960

0800a104 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a104:	b580      	push	{r7, lr}
 800a106:	b086      	sub	sp, #24
 800a108:	af00      	add	r7, sp, #0
 800a10a:	60f8      	str	r0, [r7, #12]
 800a10c:	60b9      	str	r1, [r7, #8]
 800a10e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d10a      	bne.n	800a12c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a11a:	f383 8811 	msr	BASEPRI, r3
 800a11e:	f3bf 8f6f 	isb	sy
 800a122:	f3bf 8f4f 	dsb	sy
 800a126:	617b      	str	r3, [r7, #20]
}
 800a128:	bf00      	nop
 800a12a:	e7fe      	b.n	800a12a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a12c:	4b0a      	ldr	r3, [pc, #40]	; (800a158 <vTaskPlaceOnEventListRestricted+0x54>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	3318      	adds	r3, #24
 800a132:	4619      	mov	r1, r3
 800a134:	68f8      	ldr	r0, [r7, #12]
 800a136:	f7fe faf6 	bl	8008726 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d002      	beq.n	800a146 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a140:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a144:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a146:	6879      	ldr	r1, [r7, #4]
 800a148:	68b8      	ldr	r0, [r7, #8]
 800a14a:	f000 fd55 	bl	800abf8 <prvAddCurrentTaskToDelayedList>
	}
 800a14e:	bf00      	nop
 800a150:	3718      	adds	r7, #24
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}
 800a156:	bf00      	nop
 800a158:	20000960 	.word	0x20000960

0800a15c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b086      	sub	sp, #24
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	68db      	ldr	r3, [r3, #12]
 800a168:	68db      	ldr	r3, [r3, #12]
 800a16a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d10a      	bne.n	800a188 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a172:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a176:	f383 8811 	msr	BASEPRI, r3
 800a17a:	f3bf 8f6f 	isb	sy
 800a17e:	f3bf 8f4f 	dsb	sy
 800a182:	60fb      	str	r3, [r7, #12]
}
 800a184:	bf00      	nop
 800a186:	e7fe      	b.n	800a186 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	3318      	adds	r3, #24
 800a18c:	4618      	mov	r0, r3
 800a18e:	f7fe fb27 	bl	80087e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a192:	4b1e      	ldr	r3, [pc, #120]	; (800a20c <xTaskRemoveFromEventList+0xb0>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d11d      	bne.n	800a1d6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	3304      	adds	r3, #4
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f7fe fb1e 	bl	80087e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1a8:	4b19      	ldr	r3, [pc, #100]	; (800a210 <xTaskRemoveFromEventList+0xb4>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	d903      	bls.n	800a1b8 <xTaskRemoveFromEventList+0x5c>
 800a1b0:	693b      	ldr	r3, [r7, #16]
 800a1b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1b4:	4a16      	ldr	r2, [pc, #88]	; (800a210 <xTaskRemoveFromEventList+0xb4>)
 800a1b6:	6013      	str	r3, [r2, #0]
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1bc:	4613      	mov	r3, r2
 800a1be:	009b      	lsls	r3, r3, #2
 800a1c0:	4413      	add	r3, r2
 800a1c2:	009b      	lsls	r3, r3, #2
 800a1c4:	4a13      	ldr	r2, [pc, #76]	; (800a214 <xTaskRemoveFromEventList+0xb8>)
 800a1c6:	441a      	add	r2, r3
 800a1c8:	693b      	ldr	r3, [r7, #16]
 800a1ca:	3304      	adds	r3, #4
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	4610      	mov	r0, r2
 800a1d0:	f7fe faa9 	bl	8008726 <vListInsertEnd>
 800a1d4:	e005      	b.n	800a1e2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a1d6:	693b      	ldr	r3, [r7, #16]
 800a1d8:	3318      	adds	r3, #24
 800a1da:	4619      	mov	r1, r3
 800a1dc:	480e      	ldr	r0, [pc, #56]	; (800a218 <xTaskRemoveFromEventList+0xbc>)
 800a1de:	f7fe faa2 	bl	8008726 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1e6:	4b0d      	ldr	r3, [pc, #52]	; (800a21c <xTaskRemoveFromEventList+0xc0>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1ec:	429a      	cmp	r2, r3
 800a1ee:	d905      	bls.n	800a1fc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a1f4:	4b0a      	ldr	r3, [pc, #40]	; (800a220 <xTaskRemoveFromEventList+0xc4>)
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	601a      	str	r2, [r3, #0]
 800a1fa:	e001      	b.n	800a200 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a200:	697b      	ldr	r3, [r7, #20]
}
 800a202:	4618      	mov	r0, r3
 800a204:	3718      	adds	r7, #24
 800a206:	46bd      	mov	sp, r7
 800a208:	bd80      	pop	{r7, pc}
 800a20a:	bf00      	nop
 800a20c:	20000e5c 	.word	0x20000e5c
 800a210:	20000e3c 	.word	0x20000e3c
 800a214:	20000964 	.word	0x20000964
 800a218:	20000df4 	.word	0x20000df4
 800a21c:	20000960 	.word	0x20000960
 800a220:	20000e48 	.word	0x20000e48

0800a224 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a224:	b480      	push	{r7}
 800a226:	b083      	sub	sp, #12
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a22c:	4b06      	ldr	r3, [pc, #24]	; (800a248 <vTaskInternalSetTimeOutState+0x24>)
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a234:	4b05      	ldr	r3, [pc, #20]	; (800a24c <vTaskInternalSetTimeOutState+0x28>)
 800a236:	681a      	ldr	r2, [r3, #0]
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	605a      	str	r2, [r3, #4]
}
 800a23c:	bf00      	nop
 800a23e:	370c      	adds	r7, #12
 800a240:	46bd      	mov	sp, r7
 800a242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a246:	4770      	bx	lr
 800a248:	20000e4c 	.word	0x20000e4c
 800a24c:	20000e38 	.word	0x20000e38

0800a250 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b088      	sub	sp, #32
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
 800a258:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d10a      	bne.n	800a276 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a260:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a264:	f383 8811 	msr	BASEPRI, r3
 800a268:	f3bf 8f6f 	isb	sy
 800a26c:	f3bf 8f4f 	dsb	sy
 800a270:	613b      	str	r3, [r7, #16]
}
 800a272:	bf00      	nop
 800a274:	e7fe      	b.n	800a274 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d10a      	bne.n	800a292 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a27c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a280:	f383 8811 	msr	BASEPRI, r3
 800a284:	f3bf 8f6f 	isb	sy
 800a288:	f3bf 8f4f 	dsb	sy
 800a28c:	60fb      	str	r3, [r7, #12]
}
 800a28e:	bf00      	nop
 800a290:	e7fe      	b.n	800a290 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a292:	f001 fa37 	bl	800b704 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a296:	4b1d      	ldr	r3, [pc, #116]	; (800a30c <xTaskCheckForTimeOut+0xbc>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	685b      	ldr	r3, [r3, #4]
 800a2a0:	69ba      	ldr	r2, [r7, #24]
 800a2a2:	1ad3      	subs	r3, r2, r3
 800a2a4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a2ae:	d102      	bne.n	800a2b6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	61fb      	str	r3, [r7, #28]
 800a2b4:	e023      	b.n	800a2fe <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681a      	ldr	r2, [r3, #0]
 800a2ba:	4b15      	ldr	r3, [pc, #84]	; (800a310 <xTaskCheckForTimeOut+0xc0>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d007      	beq.n	800a2d2 <xTaskCheckForTimeOut+0x82>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	685b      	ldr	r3, [r3, #4]
 800a2c6:	69ba      	ldr	r2, [r7, #24]
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d302      	bcc.n	800a2d2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	61fb      	str	r3, [r7, #28]
 800a2d0:	e015      	b.n	800a2fe <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	697a      	ldr	r2, [r7, #20]
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	d20b      	bcs.n	800a2f4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	681a      	ldr	r2, [r3, #0]
 800a2e0:	697b      	ldr	r3, [r7, #20]
 800a2e2:	1ad2      	subs	r2, r2, r3
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	f7ff ff9b 	bl	800a224 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	61fb      	str	r3, [r7, #28]
 800a2f2:	e004      	b.n	800a2fe <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a2fe:	f001 fa31 	bl	800b764 <vPortExitCritical>

	return xReturn;
 800a302:	69fb      	ldr	r3, [r7, #28]
}
 800a304:	4618      	mov	r0, r3
 800a306:	3720      	adds	r7, #32
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	20000e38 	.word	0x20000e38
 800a310:	20000e4c 	.word	0x20000e4c

0800a314 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a314:	b480      	push	{r7}
 800a316:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a318:	4b03      	ldr	r3, [pc, #12]	; (800a328 <vTaskMissedYield+0x14>)
 800a31a:	2201      	movs	r2, #1
 800a31c:	601a      	str	r2, [r3, #0]
}
 800a31e:	bf00      	nop
 800a320:	46bd      	mov	sp, r7
 800a322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a326:	4770      	bx	lr
 800a328:	20000e48 	.word	0x20000e48

0800a32c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b082      	sub	sp, #8
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a334:	f000 f852 	bl	800a3dc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a338:	4b06      	ldr	r3, [pc, #24]	; (800a354 <prvIdleTask+0x28>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	2b01      	cmp	r3, #1
 800a33e:	d9f9      	bls.n	800a334 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a340:	4b05      	ldr	r3, [pc, #20]	; (800a358 <prvIdleTask+0x2c>)
 800a342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a346:	601a      	str	r2, [r3, #0]
 800a348:	f3bf 8f4f 	dsb	sy
 800a34c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a350:	e7f0      	b.n	800a334 <prvIdleTask+0x8>
 800a352:	bf00      	nop
 800a354:	20000964 	.word	0x20000964
 800a358:	e000ed04 	.word	0xe000ed04

0800a35c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b082      	sub	sp, #8
 800a360:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a362:	2300      	movs	r3, #0
 800a364:	607b      	str	r3, [r7, #4]
 800a366:	e00c      	b.n	800a382 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a368:	687a      	ldr	r2, [r7, #4]
 800a36a:	4613      	mov	r3, r2
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	4413      	add	r3, r2
 800a370:	009b      	lsls	r3, r3, #2
 800a372:	4a12      	ldr	r2, [pc, #72]	; (800a3bc <prvInitialiseTaskLists+0x60>)
 800a374:	4413      	add	r3, r2
 800a376:	4618      	mov	r0, r3
 800a378:	f7fe f9a8 	bl	80086cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	3301      	adds	r3, #1
 800a380:	607b      	str	r3, [r7, #4]
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2b37      	cmp	r3, #55	; 0x37
 800a386:	d9ef      	bls.n	800a368 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a388:	480d      	ldr	r0, [pc, #52]	; (800a3c0 <prvInitialiseTaskLists+0x64>)
 800a38a:	f7fe f99f 	bl	80086cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a38e:	480d      	ldr	r0, [pc, #52]	; (800a3c4 <prvInitialiseTaskLists+0x68>)
 800a390:	f7fe f99c 	bl	80086cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a394:	480c      	ldr	r0, [pc, #48]	; (800a3c8 <prvInitialiseTaskLists+0x6c>)
 800a396:	f7fe f999 	bl	80086cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a39a:	480c      	ldr	r0, [pc, #48]	; (800a3cc <prvInitialiseTaskLists+0x70>)
 800a39c:	f7fe f996 	bl	80086cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a3a0:	480b      	ldr	r0, [pc, #44]	; (800a3d0 <prvInitialiseTaskLists+0x74>)
 800a3a2:	f7fe f993 	bl	80086cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a3a6:	4b0b      	ldr	r3, [pc, #44]	; (800a3d4 <prvInitialiseTaskLists+0x78>)
 800a3a8:	4a05      	ldr	r2, [pc, #20]	; (800a3c0 <prvInitialiseTaskLists+0x64>)
 800a3aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a3ac:	4b0a      	ldr	r3, [pc, #40]	; (800a3d8 <prvInitialiseTaskLists+0x7c>)
 800a3ae:	4a05      	ldr	r2, [pc, #20]	; (800a3c4 <prvInitialiseTaskLists+0x68>)
 800a3b0:	601a      	str	r2, [r3, #0]
}
 800a3b2:	bf00      	nop
 800a3b4:	3708      	adds	r7, #8
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	bf00      	nop
 800a3bc:	20000964 	.word	0x20000964
 800a3c0:	20000dc4 	.word	0x20000dc4
 800a3c4:	20000dd8 	.word	0x20000dd8
 800a3c8:	20000df4 	.word	0x20000df4
 800a3cc:	20000e08 	.word	0x20000e08
 800a3d0:	20000e20 	.word	0x20000e20
 800a3d4:	20000dec 	.word	0x20000dec
 800a3d8:	20000df0 	.word	0x20000df0

0800a3dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b082      	sub	sp, #8
 800a3e0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a3e2:	e019      	b.n	800a418 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a3e4:	f001 f98e 	bl	800b704 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3e8:	4b10      	ldr	r3, [pc, #64]	; (800a42c <prvCheckTasksWaitingTermination+0x50>)
 800a3ea:	68db      	ldr	r3, [r3, #12]
 800a3ec:	68db      	ldr	r3, [r3, #12]
 800a3ee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	3304      	adds	r3, #4
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	f7fe f9f3 	bl	80087e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a3fa:	4b0d      	ldr	r3, [pc, #52]	; (800a430 <prvCheckTasksWaitingTermination+0x54>)
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	3b01      	subs	r3, #1
 800a400:	4a0b      	ldr	r2, [pc, #44]	; (800a430 <prvCheckTasksWaitingTermination+0x54>)
 800a402:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a404:	4b0b      	ldr	r3, [pc, #44]	; (800a434 <prvCheckTasksWaitingTermination+0x58>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	3b01      	subs	r3, #1
 800a40a:	4a0a      	ldr	r2, [pc, #40]	; (800a434 <prvCheckTasksWaitingTermination+0x58>)
 800a40c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a40e:	f001 f9a9 	bl	800b764 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 f810 	bl	800a438 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a418:	4b06      	ldr	r3, [pc, #24]	; (800a434 <prvCheckTasksWaitingTermination+0x58>)
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d1e1      	bne.n	800a3e4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a420:	bf00      	nop
 800a422:	bf00      	nop
 800a424:	3708      	adds	r7, #8
 800a426:	46bd      	mov	sp, r7
 800a428:	bd80      	pop	{r7, pc}
 800a42a:	bf00      	nop
 800a42c:	20000e08 	.word	0x20000e08
 800a430:	20000e34 	.word	0x20000e34
 800a434:	20000e1c 	.word	0x20000e1c

0800a438 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b084      	sub	sp, #16
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	3354      	adds	r3, #84	; 0x54
 800a444:	4618      	mov	r0, r3
 800a446:	f001 fd13 	bl	800be70 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a450:	2b00      	cmp	r3, #0
 800a452:	d108      	bne.n	800a466 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a458:	4618      	mov	r0, r3
 800a45a:	f001 fb41 	bl	800bae0 <vPortFree>
				vPortFree( pxTCB );
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f001 fb3e 	bl	800bae0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a464:	e018      	b.n	800a498 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a46c:	2b01      	cmp	r3, #1
 800a46e:	d103      	bne.n	800a478 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a470:	6878      	ldr	r0, [r7, #4]
 800a472:	f001 fb35 	bl	800bae0 <vPortFree>
	}
 800a476:	e00f      	b.n	800a498 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800a47e:	2b02      	cmp	r3, #2
 800a480:	d00a      	beq.n	800a498 <prvDeleteTCB+0x60>
	__asm volatile
 800a482:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a486:	f383 8811 	msr	BASEPRI, r3
 800a48a:	f3bf 8f6f 	isb	sy
 800a48e:	f3bf 8f4f 	dsb	sy
 800a492:	60fb      	str	r3, [r7, #12]
}
 800a494:	bf00      	nop
 800a496:	e7fe      	b.n	800a496 <prvDeleteTCB+0x5e>
	}
 800a498:	bf00      	nop
 800a49a:	3710      	adds	r7, #16
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}

0800a4a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b083      	sub	sp, #12
 800a4a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a4a6:	4b0c      	ldr	r3, [pc, #48]	; (800a4d8 <prvResetNextTaskUnblockTime+0x38>)
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d104      	bne.n	800a4ba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a4b0:	4b0a      	ldr	r3, [pc, #40]	; (800a4dc <prvResetNextTaskUnblockTime+0x3c>)
 800a4b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a4b6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a4b8:	e008      	b.n	800a4cc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4ba:	4b07      	ldr	r3, [pc, #28]	; (800a4d8 <prvResetNextTaskUnblockTime+0x38>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	68db      	ldr	r3, [r3, #12]
 800a4c0:	68db      	ldr	r3, [r3, #12]
 800a4c2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	685b      	ldr	r3, [r3, #4]
 800a4c8:	4a04      	ldr	r2, [pc, #16]	; (800a4dc <prvResetNextTaskUnblockTime+0x3c>)
 800a4ca:	6013      	str	r3, [r2, #0]
}
 800a4cc:	bf00      	nop
 800a4ce:	370c      	adds	r7, #12
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d6:	4770      	bx	lr
 800a4d8:	20000dec 	.word	0x20000dec
 800a4dc:	20000e54 	.word	0x20000e54

0800a4e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b083      	sub	sp, #12
 800a4e4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a4e6:	4b0b      	ldr	r3, [pc, #44]	; (800a514 <xTaskGetSchedulerState+0x34>)
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d102      	bne.n	800a4f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a4ee:	2301      	movs	r3, #1
 800a4f0:	607b      	str	r3, [r7, #4]
 800a4f2:	e008      	b.n	800a506 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4f4:	4b08      	ldr	r3, [pc, #32]	; (800a518 <xTaskGetSchedulerState+0x38>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d102      	bne.n	800a502 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a4fc:	2302      	movs	r3, #2
 800a4fe:	607b      	str	r3, [r7, #4]
 800a500:	e001      	b.n	800a506 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a502:	2300      	movs	r3, #0
 800a504:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a506:	687b      	ldr	r3, [r7, #4]
	}
 800a508:	4618      	mov	r0, r3
 800a50a:	370c      	adds	r7, #12
 800a50c:	46bd      	mov	sp, r7
 800a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a512:	4770      	bx	lr
 800a514:	20000e40 	.word	0x20000e40
 800a518:	20000e5c 	.word	0x20000e5c

0800a51c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b084      	sub	sp, #16
 800a520:	af00      	add	r7, sp, #0
 800a522:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a528:	2300      	movs	r3, #0
 800a52a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d051      	beq.n	800a5d6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a536:	4b2a      	ldr	r3, [pc, #168]	; (800a5e0 <xTaskPriorityInherit+0xc4>)
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d241      	bcs.n	800a5c4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	699b      	ldr	r3, [r3, #24]
 800a544:	2b00      	cmp	r3, #0
 800a546:	db06      	blt.n	800a556 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a548:	4b25      	ldr	r3, [pc, #148]	; (800a5e0 <xTaskPriorityInherit+0xc4>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a54e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a552:	68bb      	ldr	r3, [r7, #8]
 800a554:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a556:	68bb      	ldr	r3, [r7, #8]
 800a558:	6959      	ldr	r1, [r3, #20]
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a55e:	4613      	mov	r3, r2
 800a560:	009b      	lsls	r3, r3, #2
 800a562:	4413      	add	r3, r2
 800a564:	009b      	lsls	r3, r3, #2
 800a566:	4a1f      	ldr	r2, [pc, #124]	; (800a5e4 <xTaskPriorityInherit+0xc8>)
 800a568:	4413      	add	r3, r2
 800a56a:	4299      	cmp	r1, r3
 800a56c:	d122      	bne.n	800a5b4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	3304      	adds	r3, #4
 800a572:	4618      	mov	r0, r3
 800a574:	f7fe f934 	bl	80087e0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a578:	4b19      	ldr	r3, [pc, #100]	; (800a5e0 <xTaskPriorityInherit+0xc4>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a586:	4b18      	ldr	r3, [pc, #96]	; (800a5e8 <xTaskPriorityInherit+0xcc>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	429a      	cmp	r2, r3
 800a58c:	d903      	bls.n	800a596 <xTaskPriorityInherit+0x7a>
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a592:	4a15      	ldr	r2, [pc, #84]	; (800a5e8 <xTaskPriorityInherit+0xcc>)
 800a594:	6013      	str	r3, [r2, #0]
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a59a:	4613      	mov	r3, r2
 800a59c:	009b      	lsls	r3, r3, #2
 800a59e:	4413      	add	r3, r2
 800a5a0:	009b      	lsls	r3, r3, #2
 800a5a2:	4a10      	ldr	r2, [pc, #64]	; (800a5e4 <xTaskPriorityInherit+0xc8>)
 800a5a4:	441a      	add	r2, r3
 800a5a6:	68bb      	ldr	r3, [r7, #8]
 800a5a8:	3304      	adds	r3, #4
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	4610      	mov	r0, r2
 800a5ae:	f7fe f8ba 	bl	8008726 <vListInsertEnd>
 800a5b2:	e004      	b.n	800a5be <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a5b4:	4b0a      	ldr	r3, [pc, #40]	; (800a5e0 <xTaskPriorityInherit+0xc4>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5ba:	68bb      	ldr	r3, [r7, #8]
 800a5bc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a5be:	2301      	movs	r3, #1
 800a5c0:	60fb      	str	r3, [r7, #12]
 800a5c2:	e008      	b.n	800a5d6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a5c8:	4b05      	ldr	r3, [pc, #20]	; (800a5e0 <xTaskPriorityInherit+0xc4>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ce:	429a      	cmp	r2, r3
 800a5d0:	d201      	bcs.n	800a5d6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
	}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	3710      	adds	r7, #16
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}
 800a5e0:	20000960 	.word	0x20000960
 800a5e4:	20000964 	.word	0x20000964
 800a5e8:	20000e3c 	.word	0x20000e3c

0800a5ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b086      	sub	sp, #24
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d056      	beq.n	800a6b0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a602:	4b2e      	ldr	r3, [pc, #184]	; (800a6bc <xTaskPriorityDisinherit+0xd0>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	693a      	ldr	r2, [r7, #16]
 800a608:	429a      	cmp	r2, r3
 800a60a:	d00a      	beq.n	800a622 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a60c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a610:	f383 8811 	msr	BASEPRI, r3
 800a614:	f3bf 8f6f 	isb	sy
 800a618:	f3bf 8f4f 	dsb	sy
 800a61c:	60fb      	str	r3, [r7, #12]
}
 800a61e:	bf00      	nop
 800a620:	e7fe      	b.n	800a620 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a622:	693b      	ldr	r3, [r7, #16]
 800a624:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a626:	2b00      	cmp	r3, #0
 800a628:	d10a      	bne.n	800a640 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a62a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a62e:	f383 8811 	msr	BASEPRI, r3
 800a632:	f3bf 8f6f 	isb	sy
 800a636:	f3bf 8f4f 	dsb	sy
 800a63a:	60bb      	str	r3, [r7, #8]
}
 800a63c:	bf00      	nop
 800a63e:	e7fe      	b.n	800a63e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a640:	693b      	ldr	r3, [r7, #16]
 800a642:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a644:	1e5a      	subs	r2, r3, #1
 800a646:	693b      	ldr	r3, [r7, #16]
 800a648:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a64a:	693b      	ldr	r3, [r7, #16]
 800a64c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a652:	429a      	cmp	r2, r3
 800a654:	d02c      	beq.n	800a6b0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a656:	693b      	ldr	r3, [r7, #16]
 800a658:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d128      	bne.n	800a6b0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	3304      	adds	r3, #4
 800a662:	4618      	mov	r0, r3
 800a664:	f7fe f8bc 	bl	80087e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a66c:	693b      	ldr	r3, [r7, #16]
 800a66e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a670:	693b      	ldr	r3, [r7, #16]
 800a672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a674:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a67c:	693b      	ldr	r3, [r7, #16]
 800a67e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a680:	4b0f      	ldr	r3, [pc, #60]	; (800a6c0 <xTaskPriorityDisinherit+0xd4>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	429a      	cmp	r2, r3
 800a686:	d903      	bls.n	800a690 <xTaskPriorityDisinherit+0xa4>
 800a688:	693b      	ldr	r3, [r7, #16]
 800a68a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a68c:	4a0c      	ldr	r2, [pc, #48]	; (800a6c0 <xTaskPriorityDisinherit+0xd4>)
 800a68e:	6013      	str	r3, [r2, #0]
 800a690:	693b      	ldr	r3, [r7, #16]
 800a692:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a694:	4613      	mov	r3, r2
 800a696:	009b      	lsls	r3, r3, #2
 800a698:	4413      	add	r3, r2
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	4a09      	ldr	r2, [pc, #36]	; (800a6c4 <xTaskPriorityDisinherit+0xd8>)
 800a69e:	441a      	add	r2, r3
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	3304      	adds	r3, #4
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	4610      	mov	r0, r2
 800a6a8:	f7fe f83d 	bl	8008726 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a6b0:	697b      	ldr	r3, [r7, #20]
	}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	3718      	adds	r7, #24
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}
 800a6ba:	bf00      	nop
 800a6bc:	20000960 	.word	0x20000960
 800a6c0:	20000e3c 	.word	0x20000e3c
 800a6c4:	20000964 	.word	0x20000964

0800a6c8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b088      	sub	sp, #32
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
 800a6d0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d06a      	beq.n	800a7b6 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a6e0:	69bb      	ldr	r3, [r7, #24]
 800a6e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d10a      	bne.n	800a6fe <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800a6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ec:	f383 8811 	msr	BASEPRI, r3
 800a6f0:	f3bf 8f6f 	isb	sy
 800a6f4:	f3bf 8f4f 	dsb	sy
 800a6f8:	60fb      	str	r3, [r7, #12]
}
 800a6fa:	bf00      	nop
 800a6fc:	e7fe      	b.n	800a6fc <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a6fe:	69bb      	ldr	r3, [r7, #24]
 800a700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a702:	683a      	ldr	r2, [r7, #0]
 800a704:	429a      	cmp	r2, r3
 800a706:	d902      	bls.n	800a70e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	61fb      	str	r3, [r7, #28]
 800a70c:	e002      	b.n	800a714 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a70e:	69bb      	ldr	r3, [r7, #24]
 800a710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a712:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a714:	69bb      	ldr	r3, [r7, #24]
 800a716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a718:	69fa      	ldr	r2, [r7, #28]
 800a71a:	429a      	cmp	r2, r3
 800a71c:	d04b      	beq.n	800a7b6 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a71e:	69bb      	ldr	r3, [r7, #24]
 800a720:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a722:	697a      	ldr	r2, [r7, #20]
 800a724:	429a      	cmp	r2, r3
 800a726:	d146      	bne.n	800a7b6 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a728:	4b25      	ldr	r3, [pc, #148]	; (800a7c0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	69ba      	ldr	r2, [r7, #24]
 800a72e:	429a      	cmp	r2, r3
 800a730:	d10a      	bne.n	800a748 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800a732:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a736:	f383 8811 	msr	BASEPRI, r3
 800a73a:	f3bf 8f6f 	isb	sy
 800a73e:	f3bf 8f4f 	dsb	sy
 800a742:	60bb      	str	r3, [r7, #8]
}
 800a744:	bf00      	nop
 800a746:	e7fe      	b.n	800a746 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a748:	69bb      	ldr	r3, [r7, #24]
 800a74a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a74c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a74e:	69bb      	ldr	r3, [r7, #24]
 800a750:	69fa      	ldr	r2, [r7, #28]
 800a752:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a754:	69bb      	ldr	r3, [r7, #24]
 800a756:	699b      	ldr	r3, [r3, #24]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	db04      	blt.n	800a766 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a75c:	69fb      	ldr	r3, [r7, #28]
 800a75e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a762:	69bb      	ldr	r3, [r7, #24]
 800a764:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a766:	69bb      	ldr	r3, [r7, #24]
 800a768:	6959      	ldr	r1, [r3, #20]
 800a76a:	693a      	ldr	r2, [r7, #16]
 800a76c:	4613      	mov	r3, r2
 800a76e:	009b      	lsls	r3, r3, #2
 800a770:	4413      	add	r3, r2
 800a772:	009b      	lsls	r3, r3, #2
 800a774:	4a13      	ldr	r2, [pc, #76]	; (800a7c4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a776:	4413      	add	r3, r2
 800a778:	4299      	cmp	r1, r3
 800a77a:	d11c      	bne.n	800a7b6 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a77c:	69bb      	ldr	r3, [r7, #24]
 800a77e:	3304      	adds	r3, #4
 800a780:	4618      	mov	r0, r3
 800a782:	f7fe f82d 	bl	80087e0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a786:	69bb      	ldr	r3, [r7, #24]
 800a788:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a78a:	4b0f      	ldr	r3, [pc, #60]	; (800a7c8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	429a      	cmp	r2, r3
 800a790:	d903      	bls.n	800a79a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800a792:	69bb      	ldr	r3, [r7, #24]
 800a794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a796:	4a0c      	ldr	r2, [pc, #48]	; (800a7c8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a798:	6013      	str	r3, [r2, #0]
 800a79a:	69bb      	ldr	r3, [r7, #24]
 800a79c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a79e:	4613      	mov	r3, r2
 800a7a0:	009b      	lsls	r3, r3, #2
 800a7a2:	4413      	add	r3, r2
 800a7a4:	009b      	lsls	r3, r3, #2
 800a7a6:	4a07      	ldr	r2, [pc, #28]	; (800a7c4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a7a8:	441a      	add	r2, r3
 800a7aa:	69bb      	ldr	r3, [r7, #24]
 800a7ac:	3304      	adds	r3, #4
 800a7ae:	4619      	mov	r1, r3
 800a7b0:	4610      	mov	r0, r2
 800a7b2:	f7fd ffb8 	bl	8008726 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a7b6:	bf00      	nop
 800a7b8:	3720      	adds	r7, #32
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}
 800a7be:	bf00      	nop
 800a7c0:	20000960 	.word	0x20000960
 800a7c4:	20000964 	.word	0x20000964
 800a7c8:	20000e3c 	.word	0x20000e3c

0800a7cc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a7cc:	b480      	push	{r7}
 800a7ce:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a7d0:	4b07      	ldr	r3, [pc, #28]	; (800a7f0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d004      	beq.n	800a7e2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a7d8:	4b05      	ldr	r3, [pc, #20]	; (800a7f0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a7de:	3201      	adds	r2, #1
 800a7e0:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800a7e2:	4b03      	ldr	r3, [pc, #12]	; (800a7f0 <pvTaskIncrementMutexHeldCount+0x24>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
	}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr
 800a7f0:	20000960 	.word	0x20000960

0800a7f4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b086      	sub	sp, #24
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	60f8      	str	r0, [r7, #12]
 800a7fc:	60b9      	str	r1, [r7, #8]
 800a7fe:	607a      	str	r2, [r7, #4]
 800a800:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800a802:	f000 ff7f 	bl	800b704 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a806:	4b29      	ldr	r3, [pc, #164]	; (800a8ac <xTaskNotifyWait+0xb8>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800a80e:	b2db      	uxtb	r3, r3
 800a810:	2b02      	cmp	r3, #2
 800a812:	d01c      	beq.n	800a84e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800a814:	4b25      	ldr	r3, [pc, #148]	; (800a8ac <xTaskNotifyWait+0xb8>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800a81c:	68fa      	ldr	r2, [r7, #12]
 800a81e:	43d2      	mvns	r2, r2
 800a820:	400a      	ands	r2, r1
 800a822:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a826:	4b21      	ldr	r3, [pc, #132]	; (800a8ac <xTaskNotifyWait+0xb8>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	2201      	movs	r2, #1
 800a82c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

				if( xTicksToWait > ( TickType_t ) 0 )
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d00b      	beq.n	800a84e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a836:	2101      	movs	r1, #1
 800a838:	6838      	ldr	r0, [r7, #0]
 800a83a:	f000 f9dd 	bl	800abf8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800a83e:	4b1c      	ldr	r3, [pc, #112]	; (800a8b0 <xTaskNotifyWait+0xbc>)
 800a840:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a844:	601a      	str	r2, [r3, #0]
 800a846:	f3bf 8f4f 	dsb	sy
 800a84a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a84e:	f000 ff89 	bl	800b764 <vPortExitCritical>

		taskENTER_CRITICAL();
 800a852:	f000 ff57 	bl	800b704 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d005      	beq.n	800a868 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800a85c:	4b13      	ldr	r3, [pc, #76]	; (800a8ac <xTaskNotifyWait+0xb8>)
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a868:	4b10      	ldr	r3, [pc, #64]	; (800a8ac <xTaskNotifyWait+0xb8>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800a870:	b2db      	uxtb	r3, r3
 800a872:	2b02      	cmp	r3, #2
 800a874:	d002      	beq.n	800a87c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800a876:	2300      	movs	r3, #0
 800a878:	617b      	str	r3, [r7, #20]
 800a87a:	e00a      	b.n	800a892 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800a87c:	4b0b      	ldr	r3, [pc, #44]	; (800a8ac <xTaskNotifyWait+0xb8>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f8d3 10b4 	ldr.w	r1, [r3, #180]	; 0xb4
 800a884:	68ba      	ldr	r2, [r7, #8]
 800a886:	43d2      	mvns	r2, r2
 800a888:	400a      	ands	r2, r1
 800a88a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
				xReturn = pdTRUE;
 800a88e:	2301      	movs	r3, #1
 800a890:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a892:	4b06      	ldr	r3, [pc, #24]	; (800a8ac <xTaskNotifyWait+0xb8>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	2200      	movs	r2, #0
 800a898:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
		}
		taskEXIT_CRITICAL();
 800a89c:	f000 ff62 	bl	800b764 <vPortExitCritical>

		return xReturn;
 800a8a0:	697b      	ldr	r3, [r7, #20]
	}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	3718      	adds	r7, #24
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bd80      	pop	{r7, pc}
 800a8aa:	bf00      	nop
 800a8ac:	20000960 	.word	0x20000960
 800a8b0:	e000ed04 	.word	0xe000ed04

0800a8b4 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b08a      	sub	sp, #40	; 0x28
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	60b9      	str	r1, [r7, #8]
 800a8be:	603b      	str	r3, [r7, #0]
 800a8c0:	4613      	mov	r3, r2
 800a8c2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800a8c4:	2301      	movs	r3, #1
 800a8c6:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d10a      	bne.n	800a8e4 <xTaskGenericNotify+0x30>
	__asm volatile
 800a8ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8d2:	f383 8811 	msr	BASEPRI, r3
 800a8d6:	f3bf 8f6f 	isb	sy
 800a8da:	f3bf 8f4f 	dsb	sy
 800a8de:	61bb      	str	r3, [r7, #24]
}
 800a8e0:	bf00      	nop
 800a8e2:	e7fe      	b.n	800a8e2 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800a8e8:	f000 ff0c 	bl	800b704 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d004      	beq.n	800a8fc <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a8f2:	6a3b      	ldr	r3, [r7, #32]
 800a8f4:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800a8f8:	683b      	ldr	r3, [r7, #0]
 800a8fa:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a8fc:	6a3b      	ldr	r3, [r7, #32]
 800a8fe:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800a902:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a904:	6a3b      	ldr	r3, [r7, #32]
 800a906:	2202      	movs	r2, #2
 800a908:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800a90c:	79fb      	ldrb	r3, [r7, #7]
 800a90e:	2b04      	cmp	r3, #4
 800a910:	d82d      	bhi.n	800a96e <xTaskGenericNotify+0xba>
 800a912:	a201      	add	r2, pc, #4	; (adr r2, 800a918 <xTaskGenericNotify+0x64>)
 800a914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a918:	0800a991 	.word	0x0800a991
 800a91c:	0800a92d 	.word	0x0800a92d
 800a920:	0800a93f 	.word	0x0800a93f
 800a924:	0800a94f 	.word	0x0800a94f
 800a928:	0800a959 	.word	0x0800a959
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a92c:	6a3b      	ldr	r3, [r7, #32]
 800a92e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	431a      	orrs	r2, r3
 800a936:	6a3b      	ldr	r3, [r7, #32]
 800a938:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800a93c:	e02b      	b.n	800a996 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a93e:	6a3b      	ldr	r3, [r7, #32]
 800a940:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a944:	1c5a      	adds	r2, r3, #1
 800a946:	6a3b      	ldr	r3, [r7, #32]
 800a948:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800a94c:	e023      	b.n	800a996 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a94e:	6a3b      	ldr	r3, [r7, #32]
 800a950:	68ba      	ldr	r2, [r7, #8]
 800a952:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800a956:	e01e      	b.n	800a996 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a958:	7ffb      	ldrb	r3, [r7, #31]
 800a95a:	2b02      	cmp	r3, #2
 800a95c:	d004      	beq.n	800a968 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a95e:	6a3b      	ldr	r3, [r7, #32]
 800a960:	68ba      	ldr	r2, [r7, #8]
 800a962:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a966:	e016      	b.n	800a996 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 800a968:	2300      	movs	r3, #0
 800a96a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800a96c:	e013      	b.n	800a996 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a96e:	6a3b      	ldr	r3, [r7, #32]
 800a970:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a974:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a978:	d00c      	beq.n	800a994 <xTaskGenericNotify+0xe0>
	__asm volatile
 800a97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a97e:	f383 8811 	msr	BASEPRI, r3
 800a982:	f3bf 8f6f 	isb	sy
 800a986:	f3bf 8f4f 	dsb	sy
 800a98a:	617b      	str	r3, [r7, #20]
}
 800a98c:	bf00      	nop
 800a98e:	e7fe      	b.n	800a98e <xTaskGenericNotify+0xda>
					break;
 800a990:	bf00      	nop
 800a992:	e000      	b.n	800a996 <xTaskGenericNotify+0xe2>

					break;
 800a994:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a996:	7ffb      	ldrb	r3, [r7, #31]
 800a998:	2b01      	cmp	r3, #1
 800a99a:	d13a      	bne.n	800aa12 <xTaskGenericNotify+0x15e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a99c:	6a3b      	ldr	r3, [r7, #32]
 800a99e:	3304      	adds	r3, #4
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	f7fd ff1d 	bl	80087e0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800a9a6:	6a3b      	ldr	r3, [r7, #32]
 800a9a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9aa:	4b1d      	ldr	r3, [pc, #116]	; (800aa20 <xTaskGenericNotify+0x16c>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	429a      	cmp	r2, r3
 800a9b0:	d903      	bls.n	800a9ba <xTaskGenericNotify+0x106>
 800a9b2:	6a3b      	ldr	r3, [r7, #32]
 800a9b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9b6:	4a1a      	ldr	r2, [pc, #104]	; (800aa20 <xTaskGenericNotify+0x16c>)
 800a9b8:	6013      	str	r3, [r2, #0]
 800a9ba:	6a3b      	ldr	r3, [r7, #32]
 800a9bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9be:	4613      	mov	r3, r2
 800a9c0:	009b      	lsls	r3, r3, #2
 800a9c2:	4413      	add	r3, r2
 800a9c4:	009b      	lsls	r3, r3, #2
 800a9c6:	4a17      	ldr	r2, [pc, #92]	; (800aa24 <xTaskGenericNotify+0x170>)
 800a9c8:	441a      	add	r2, r3
 800a9ca:	6a3b      	ldr	r3, [r7, #32]
 800a9cc:	3304      	adds	r3, #4
 800a9ce:	4619      	mov	r1, r3
 800a9d0:	4610      	mov	r0, r2
 800a9d2:	f7fd fea8 	bl	8008726 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a9d6:	6a3b      	ldr	r3, [r7, #32]
 800a9d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d00a      	beq.n	800a9f4 <xTaskGenericNotify+0x140>
	__asm volatile
 800a9de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9e2:	f383 8811 	msr	BASEPRI, r3
 800a9e6:	f3bf 8f6f 	isb	sy
 800a9ea:	f3bf 8f4f 	dsb	sy
 800a9ee:	613b      	str	r3, [r7, #16]
}
 800a9f0:	bf00      	nop
 800a9f2:	e7fe      	b.n	800a9f2 <xTaskGenericNotify+0x13e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a9f4:	6a3b      	ldr	r3, [r7, #32]
 800a9f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9f8:	4b0b      	ldr	r3, [pc, #44]	; (800aa28 <xTaskGenericNotify+0x174>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	d907      	bls.n	800aa12 <xTaskGenericNotify+0x15e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800aa02:	4b0a      	ldr	r3, [pc, #40]	; (800aa2c <xTaskGenericNotify+0x178>)
 800aa04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa08:	601a      	str	r2, [r3, #0]
 800aa0a:	f3bf 8f4f 	dsb	sy
 800aa0e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800aa12:	f000 fea7 	bl	800b764 <vPortExitCritical>

		return xReturn;
 800aa16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800aa18:	4618      	mov	r0, r3
 800aa1a:	3728      	adds	r7, #40	; 0x28
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	bd80      	pop	{r7, pc}
 800aa20:	20000e3c 	.word	0x20000e3c
 800aa24:	20000964 	.word	0x20000964
 800aa28:	20000960 	.word	0x20000960
 800aa2c:	e000ed04 	.word	0xe000ed04

0800aa30 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b08e      	sub	sp, #56	; 0x38
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	60f8      	str	r0, [r7, #12]
 800aa38:	60b9      	str	r1, [r7, #8]
 800aa3a:	603b      	str	r3, [r7, #0]
 800aa3c:	4613      	mov	r3, r2
 800aa3e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800aa40:	2301      	movs	r3, #1
 800aa42:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d10a      	bne.n	800aa60 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800aa4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa4e:	f383 8811 	msr	BASEPRI, r3
 800aa52:	f3bf 8f6f 	isb	sy
 800aa56:	f3bf 8f4f 	dsb	sy
 800aa5a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800aa5c:	bf00      	nop
 800aa5e:	e7fe      	b.n	800aa5e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aa60:	f000 ff32 	bl	800b8c8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800aa68:	f3ef 8211 	mrs	r2, BASEPRI
 800aa6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa70:	f383 8811 	msr	BASEPRI, r3
 800aa74:	f3bf 8f6f 	isb	sy
 800aa78:	f3bf 8f4f 	dsb	sy
 800aa7c:	623a      	str	r2, [r7, #32]
 800aa7e:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800aa80:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aa82:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d004      	beq.n	800aa94 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800aa8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa8c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800aa94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa96:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800aa9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800aa9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaa0:	2202      	movs	r2, #2
 800aaa2:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

			switch( eAction )
 800aaa6:	79fb      	ldrb	r3, [r7, #7]
 800aaa8:	2b04      	cmp	r3, #4
 800aaaa:	d82f      	bhi.n	800ab0c <xTaskGenericNotifyFromISR+0xdc>
 800aaac:	a201      	add	r2, pc, #4	; (adr r2, 800aab4 <xTaskGenericNotifyFromISR+0x84>)
 800aaae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aab2:	bf00      	nop
 800aab4:	0800ab2f 	.word	0x0800ab2f
 800aab8:	0800aac9 	.word	0x0800aac9
 800aabc:	0800aadb 	.word	0x0800aadb
 800aac0:	0800aaeb 	.word	0x0800aaeb
 800aac4:	0800aaf5 	.word	0x0800aaf5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800aac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaca:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	431a      	orrs	r2, r3
 800aad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800aad8:	e02c      	b.n	800ab34 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800aada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aadc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800aae0:	1c5a      	adds	r2, r3, #1
 800aae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aae4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800aae8:	e024      	b.n	800ab34 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800aaea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaec:	68ba      	ldr	r2, [r7, #8]
 800aaee:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					break;
 800aaf2:	e01f      	b.n	800ab34 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800aaf4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800aaf8:	2b02      	cmp	r3, #2
 800aafa:	d004      	beq.n	800ab06 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800aafc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aafe:	68ba      	ldr	r2, [r7, #8]
 800ab00:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800ab04:	e016      	b.n	800ab34 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 800ab06:	2300      	movs	r3, #0
 800ab08:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800ab0a:	e013      	b.n	800ab34 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800ab0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab0e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ab12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab16:	d00c      	beq.n	800ab32 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 800ab18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab1c:	f383 8811 	msr	BASEPRI, r3
 800ab20:	f3bf 8f6f 	isb	sy
 800ab24:	f3bf 8f4f 	dsb	sy
 800ab28:	61bb      	str	r3, [r7, #24]
}
 800ab2a:	bf00      	nop
 800ab2c:	e7fe      	b.n	800ab2c <xTaskGenericNotifyFromISR+0xfc>
					break;
 800ab2e:	bf00      	nop
 800ab30:	e000      	b.n	800ab34 <xTaskGenericNotifyFromISR+0x104>
					break;
 800ab32:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800ab34:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ab38:	2b01      	cmp	r3, #1
 800ab3a:	d146      	bne.n	800abca <xTaskGenericNotifyFromISR+0x19a>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800ab3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d00a      	beq.n	800ab5a <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 800ab44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab48:	f383 8811 	msr	BASEPRI, r3
 800ab4c:	f3bf 8f6f 	isb	sy
 800ab50:	f3bf 8f4f 	dsb	sy
 800ab54:	617b      	str	r3, [r7, #20]
}
 800ab56:	bf00      	nop
 800ab58:	e7fe      	b.n	800ab58 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab5a:	4b21      	ldr	r3, [pc, #132]	; (800abe0 <xTaskGenericNotifyFromISR+0x1b0>)
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d11d      	bne.n	800ab9e <xTaskGenericNotifyFromISR+0x16e>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab64:	3304      	adds	r3, #4
 800ab66:	4618      	mov	r0, r3
 800ab68:	f7fd fe3a 	bl	80087e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ab6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab70:	4b1c      	ldr	r3, [pc, #112]	; (800abe4 <xTaskGenericNotifyFromISR+0x1b4>)
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d903      	bls.n	800ab80 <xTaskGenericNotifyFromISR+0x150>
 800ab78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab7c:	4a19      	ldr	r2, [pc, #100]	; (800abe4 <xTaskGenericNotifyFromISR+0x1b4>)
 800ab7e:	6013      	str	r3, [r2, #0]
 800ab80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab84:	4613      	mov	r3, r2
 800ab86:	009b      	lsls	r3, r3, #2
 800ab88:	4413      	add	r3, r2
 800ab8a:	009b      	lsls	r3, r3, #2
 800ab8c:	4a16      	ldr	r2, [pc, #88]	; (800abe8 <xTaskGenericNotifyFromISR+0x1b8>)
 800ab8e:	441a      	add	r2, r3
 800ab90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab92:	3304      	adds	r3, #4
 800ab94:	4619      	mov	r1, r3
 800ab96:	4610      	mov	r0, r2
 800ab98:	f7fd fdc5 	bl	8008726 <vListInsertEnd>
 800ab9c:	e005      	b.n	800abaa <xTaskGenericNotifyFromISR+0x17a>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800ab9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aba0:	3318      	adds	r3, #24
 800aba2:	4619      	mov	r1, r3
 800aba4:	4811      	ldr	r0, [pc, #68]	; (800abec <xTaskGenericNotifyFromISR+0x1bc>)
 800aba6:	f7fd fdbe 	bl	8008726 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800abaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abae:	4b10      	ldr	r3, [pc, #64]	; (800abf0 <xTaskGenericNotifyFromISR+0x1c0>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abb4:	429a      	cmp	r2, r3
 800abb6:	d908      	bls.n	800abca <xTaskGenericNotifyFromISR+0x19a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800abb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d002      	beq.n	800abc4 <xTaskGenericNotifyFromISR+0x194>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800abbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abc0:	2201      	movs	r2, #1
 800abc2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800abc4:	4b0b      	ldr	r3, [pc, #44]	; (800abf4 <xTaskGenericNotifyFromISR+0x1c4>)
 800abc6:	2201      	movs	r2, #1
 800abc8:	601a      	str	r2, [r3, #0]
 800abca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abcc:	613b      	str	r3, [r7, #16]
	__asm volatile
 800abce:	693b      	ldr	r3, [r7, #16]
 800abd0:	f383 8811 	msr	BASEPRI, r3
}
 800abd4:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800abd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800abd8:	4618      	mov	r0, r3
 800abda:	3738      	adds	r7, #56	; 0x38
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}
 800abe0:	20000e5c 	.word	0x20000e5c
 800abe4:	20000e3c 	.word	0x20000e3c
 800abe8:	20000964 	.word	0x20000964
 800abec:	20000df4 	.word	0x20000df4
 800abf0:	20000960 	.word	0x20000960
 800abf4:	20000e48 	.word	0x20000e48

0800abf8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b084      	sub	sp, #16
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ac02:	4b21      	ldr	r3, [pc, #132]	; (800ac88 <prvAddCurrentTaskToDelayedList+0x90>)
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ac08:	4b20      	ldr	r3, [pc, #128]	; (800ac8c <prvAddCurrentTaskToDelayedList+0x94>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	3304      	adds	r3, #4
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f7fd fde6 	bl	80087e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac1a:	d10a      	bne.n	800ac32 <prvAddCurrentTaskToDelayedList+0x3a>
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d007      	beq.n	800ac32 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac22:	4b1a      	ldr	r3, [pc, #104]	; (800ac8c <prvAddCurrentTaskToDelayedList+0x94>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	3304      	adds	r3, #4
 800ac28:	4619      	mov	r1, r3
 800ac2a:	4819      	ldr	r0, [pc, #100]	; (800ac90 <prvAddCurrentTaskToDelayedList+0x98>)
 800ac2c:	f7fd fd7b 	bl	8008726 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ac30:	e026      	b.n	800ac80 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ac32:	68fa      	ldr	r2, [r7, #12]
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	4413      	add	r3, r2
 800ac38:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ac3a:	4b14      	ldr	r3, [pc, #80]	; (800ac8c <prvAddCurrentTaskToDelayedList+0x94>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	68ba      	ldr	r2, [r7, #8]
 800ac40:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ac42:	68ba      	ldr	r2, [r7, #8]
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	429a      	cmp	r2, r3
 800ac48:	d209      	bcs.n	800ac5e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac4a:	4b12      	ldr	r3, [pc, #72]	; (800ac94 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ac4c:	681a      	ldr	r2, [r3, #0]
 800ac4e:	4b0f      	ldr	r3, [pc, #60]	; (800ac8c <prvAddCurrentTaskToDelayedList+0x94>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	3304      	adds	r3, #4
 800ac54:	4619      	mov	r1, r3
 800ac56:	4610      	mov	r0, r2
 800ac58:	f7fd fd89 	bl	800876e <vListInsert>
}
 800ac5c:	e010      	b.n	800ac80 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ac5e:	4b0e      	ldr	r3, [pc, #56]	; (800ac98 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ac60:	681a      	ldr	r2, [r3, #0]
 800ac62:	4b0a      	ldr	r3, [pc, #40]	; (800ac8c <prvAddCurrentTaskToDelayedList+0x94>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	3304      	adds	r3, #4
 800ac68:	4619      	mov	r1, r3
 800ac6a:	4610      	mov	r0, r2
 800ac6c:	f7fd fd7f 	bl	800876e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ac70:	4b0a      	ldr	r3, [pc, #40]	; (800ac9c <prvAddCurrentTaskToDelayedList+0xa4>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	68ba      	ldr	r2, [r7, #8]
 800ac76:	429a      	cmp	r2, r3
 800ac78:	d202      	bcs.n	800ac80 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ac7a:	4a08      	ldr	r2, [pc, #32]	; (800ac9c <prvAddCurrentTaskToDelayedList+0xa4>)
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	6013      	str	r3, [r2, #0]
}
 800ac80:	bf00      	nop
 800ac82:	3710      	adds	r7, #16
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bd80      	pop	{r7, pc}
 800ac88:	20000e38 	.word	0x20000e38
 800ac8c:	20000960 	.word	0x20000960
 800ac90:	20000e20 	.word	0x20000e20
 800ac94:	20000df0 	.word	0x20000df0
 800ac98:	20000dec 	.word	0x20000dec
 800ac9c:	20000e54 	.word	0x20000e54

0800aca0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b08a      	sub	sp, #40	; 0x28
 800aca4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800aca6:	2300      	movs	r3, #0
 800aca8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800acaa:	f000 fba1 	bl	800b3f0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800acae:	4b1c      	ldr	r3, [pc, #112]	; (800ad20 <xTimerCreateTimerTask+0x80>)
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d021      	beq.n	800acfa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800acb6:	2300      	movs	r3, #0
 800acb8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800acba:	2300      	movs	r3, #0
 800acbc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800acbe:	1d3a      	adds	r2, r7, #4
 800acc0:	f107 0108 	add.w	r1, r7, #8
 800acc4:	f107 030c 	add.w	r3, r7, #12
 800acc8:	4618      	mov	r0, r3
 800acca:	f7fd fce5 	bl	8008698 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800acce:	6879      	ldr	r1, [r7, #4]
 800acd0:	68bb      	ldr	r3, [r7, #8]
 800acd2:	68fa      	ldr	r2, [r7, #12]
 800acd4:	9202      	str	r2, [sp, #8]
 800acd6:	9301      	str	r3, [sp, #4]
 800acd8:	2302      	movs	r3, #2
 800acda:	9300      	str	r3, [sp, #0]
 800acdc:	2300      	movs	r3, #0
 800acde:	460a      	mov	r2, r1
 800ace0:	4910      	ldr	r1, [pc, #64]	; (800ad24 <xTimerCreateTimerTask+0x84>)
 800ace2:	4811      	ldr	r0, [pc, #68]	; (800ad28 <xTimerCreateTimerTask+0x88>)
 800ace4:	f7fe fdb4 	bl	8009850 <xTaskCreateStatic>
 800ace8:	4603      	mov	r3, r0
 800acea:	4a10      	ldr	r2, [pc, #64]	; (800ad2c <xTimerCreateTimerTask+0x8c>)
 800acec:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800acee:	4b0f      	ldr	r3, [pc, #60]	; (800ad2c <xTimerCreateTimerTask+0x8c>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d001      	beq.n	800acfa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800acf6:	2301      	movs	r3, #1
 800acf8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800acfa:	697b      	ldr	r3, [r7, #20]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d10a      	bne.n	800ad16 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ad00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad04:	f383 8811 	msr	BASEPRI, r3
 800ad08:	f3bf 8f6f 	isb	sy
 800ad0c:	f3bf 8f4f 	dsb	sy
 800ad10:	613b      	str	r3, [r7, #16]
}
 800ad12:	bf00      	nop
 800ad14:	e7fe      	b.n	800ad14 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ad16:	697b      	ldr	r3, [r7, #20]
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	3718      	adds	r7, #24
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	bd80      	pop	{r7, pc}
 800ad20:	20000e90 	.word	0x20000e90
 800ad24:	0800ca38 	.word	0x0800ca38
 800ad28:	0800af99 	.word	0x0800af99
 800ad2c:	20000e94 	.word	0x20000e94

0800ad30 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b088      	sub	sp, #32
 800ad34:	af02      	add	r7, sp, #8
 800ad36:	60f8      	str	r0, [r7, #12]
 800ad38:	60b9      	str	r1, [r7, #8]
 800ad3a:	607a      	str	r2, [r7, #4]
 800ad3c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800ad3e:	202c      	movs	r0, #44	; 0x2c
 800ad40:	f000 fe02 	bl	800b948 <pvPortMalloc>
 800ad44:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800ad46:	697b      	ldr	r3, [r7, #20]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d00d      	beq.n	800ad68 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800ad4c:	697b      	ldr	r3, [r7, #20]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	9301      	str	r3, [sp, #4]
 800ad58:	6a3b      	ldr	r3, [r7, #32]
 800ad5a:	9300      	str	r3, [sp, #0]
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	68b9      	ldr	r1, [r7, #8]
 800ad62:	68f8      	ldr	r0, [r7, #12]
 800ad64:	f000 f843 	bl	800adee <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ad68:	697b      	ldr	r3, [r7, #20]
	}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3718      	adds	r7, #24
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}

0800ad72 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800ad72:	b580      	push	{r7, lr}
 800ad74:	b08a      	sub	sp, #40	; 0x28
 800ad76:	af02      	add	r7, sp, #8
 800ad78:	60f8      	str	r0, [r7, #12]
 800ad7a:	60b9      	str	r1, [r7, #8]
 800ad7c:	607a      	str	r2, [r7, #4]
 800ad7e:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800ad80:	232c      	movs	r3, #44	; 0x2c
 800ad82:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800ad84:	693b      	ldr	r3, [r7, #16]
 800ad86:	2b2c      	cmp	r3, #44	; 0x2c
 800ad88:	d00a      	beq.n	800ada0 <xTimerCreateStatic+0x2e>
	__asm volatile
 800ad8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad8e:	f383 8811 	msr	BASEPRI, r3
 800ad92:	f3bf 8f6f 	isb	sy
 800ad96:	f3bf 8f4f 	dsb	sy
 800ad9a:	61bb      	str	r3, [r7, #24]
}
 800ad9c:	bf00      	nop
 800ad9e:	e7fe      	b.n	800ad9e <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ada0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800ada2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d10a      	bne.n	800adbe <xTimerCreateStatic+0x4c>
	__asm volatile
 800ada8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adac:	f383 8811 	msr	BASEPRI, r3
 800adb0:	f3bf 8f6f 	isb	sy
 800adb4:	f3bf 8f4f 	dsb	sy
 800adb8:	617b      	str	r3, [r7, #20]
}
 800adba:	bf00      	nop
 800adbc:	e7fe      	b.n	800adbc <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800adbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800adc0:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800adc2:	69fb      	ldr	r3, [r7, #28]
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d00d      	beq.n	800ade4 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800adc8:	69fb      	ldr	r3, [r7, #28]
 800adca:	2202      	movs	r2, #2
 800adcc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800add0:	69fb      	ldr	r3, [r7, #28]
 800add2:	9301      	str	r3, [sp, #4]
 800add4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800add6:	9300      	str	r3, [sp, #0]
 800add8:	683b      	ldr	r3, [r7, #0]
 800adda:	687a      	ldr	r2, [r7, #4]
 800addc:	68b9      	ldr	r1, [r7, #8]
 800adde:	68f8      	ldr	r0, [r7, #12]
 800ade0:	f000 f805 	bl	800adee <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ade4:	69fb      	ldr	r3, [r7, #28]
	}
 800ade6:	4618      	mov	r0, r3
 800ade8:	3720      	adds	r7, #32
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}

0800adee <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800adee:	b580      	push	{r7, lr}
 800adf0:	b086      	sub	sp, #24
 800adf2:	af00      	add	r7, sp, #0
 800adf4:	60f8      	str	r0, [r7, #12]
 800adf6:	60b9      	str	r1, [r7, #8]
 800adf8:	607a      	str	r2, [r7, #4]
 800adfa:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d10a      	bne.n	800ae18 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800ae02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae06:	f383 8811 	msr	BASEPRI, r3
 800ae0a:	f3bf 8f6f 	isb	sy
 800ae0e:	f3bf 8f4f 	dsb	sy
 800ae12:	617b      	str	r3, [r7, #20]
}
 800ae14:	bf00      	nop
 800ae16:	e7fe      	b.n	800ae16 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800ae18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d01e      	beq.n	800ae5c <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800ae1e:	f000 fae7 	bl	800b3f0 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800ae22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae24:	68fa      	ldr	r2, [r7, #12]
 800ae26:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800ae28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae2a:	68ba      	ldr	r2, [r7, #8]
 800ae2c:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800ae2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae30:	683a      	ldr	r2, [r7, #0]
 800ae32:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800ae34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae36:	6a3a      	ldr	r2, [r7, #32]
 800ae38:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800ae3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae3c:	3304      	adds	r3, #4
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f7fd fc64 	bl	800870c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d008      	beq.n	800ae5c <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800ae4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ae50:	f043 0304 	orr.w	r3, r3, #4
 800ae54:	b2da      	uxtb	r2, r3
 800ae56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae58:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800ae5c:	bf00      	nop
 800ae5e:	3718      	adds	r7, #24
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}

0800ae64 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b08a      	sub	sp, #40	; 0x28
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	60f8      	str	r0, [r7, #12]
 800ae6c:	60b9      	str	r1, [r7, #8]
 800ae6e:	607a      	str	r2, [r7, #4]
 800ae70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ae72:	2300      	movs	r3, #0
 800ae74:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d10a      	bne.n	800ae92 <xTimerGenericCommand+0x2e>
	__asm volatile
 800ae7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae80:	f383 8811 	msr	BASEPRI, r3
 800ae84:	f3bf 8f6f 	isb	sy
 800ae88:	f3bf 8f4f 	dsb	sy
 800ae8c:	623b      	str	r3, [r7, #32]
}
 800ae8e:	bf00      	nop
 800ae90:	e7fe      	b.n	800ae90 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ae92:	4b1a      	ldr	r3, [pc, #104]	; (800aefc <xTimerGenericCommand+0x98>)
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d02a      	beq.n	800aef0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	2b05      	cmp	r3, #5
 800aeaa:	dc18      	bgt.n	800aede <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800aeac:	f7ff fb18 	bl	800a4e0 <xTaskGetSchedulerState>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	2b02      	cmp	r3, #2
 800aeb4:	d109      	bne.n	800aeca <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800aeb6:	4b11      	ldr	r3, [pc, #68]	; (800aefc <xTimerGenericCommand+0x98>)
 800aeb8:	6818      	ldr	r0, [r3, #0]
 800aeba:	f107 0110 	add.w	r1, r7, #16
 800aebe:	2300      	movs	r3, #0
 800aec0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aec2:	f7fd fe5f 	bl	8008b84 <xQueueGenericSend>
 800aec6:	6278      	str	r0, [r7, #36]	; 0x24
 800aec8:	e012      	b.n	800aef0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800aeca:	4b0c      	ldr	r3, [pc, #48]	; (800aefc <xTimerGenericCommand+0x98>)
 800aecc:	6818      	ldr	r0, [r3, #0]
 800aece:	f107 0110 	add.w	r1, r7, #16
 800aed2:	2300      	movs	r3, #0
 800aed4:	2200      	movs	r2, #0
 800aed6:	f7fd fe55 	bl	8008b84 <xQueueGenericSend>
 800aeda:	6278      	str	r0, [r7, #36]	; 0x24
 800aedc:	e008      	b.n	800aef0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800aede:	4b07      	ldr	r3, [pc, #28]	; (800aefc <xTimerGenericCommand+0x98>)
 800aee0:	6818      	ldr	r0, [r3, #0]
 800aee2:	f107 0110 	add.w	r1, r7, #16
 800aee6:	2300      	movs	r3, #0
 800aee8:	683a      	ldr	r2, [r7, #0]
 800aeea:	f7fd ff49 	bl	8008d80 <xQueueGenericSendFromISR>
 800aeee:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800aef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3728      	adds	r7, #40	; 0x28
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}
 800aefa:	bf00      	nop
 800aefc:	20000e90 	.word	0x20000e90

0800af00 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b088      	sub	sp, #32
 800af04:	af02      	add	r7, sp, #8
 800af06:	6078      	str	r0, [r7, #4]
 800af08:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af0a:	4b22      	ldr	r3, [pc, #136]	; (800af94 <prvProcessExpiredTimer+0x94>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	68db      	ldr	r3, [r3, #12]
 800af10:	68db      	ldr	r3, [r3, #12]
 800af12:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800af14:	697b      	ldr	r3, [r7, #20]
 800af16:	3304      	adds	r3, #4
 800af18:	4618      	mov	r0, r3
 800af1a:	f7fd fc61 	bl	80087e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af24:	f003 0304 	and.w	r3, r3, #4
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d022      	beq.n	800af72 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	699a      	ldr	r2, [r3, #24]
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	18d1      	adds	r1, r2, r3
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	683a      	ldr	r2, [r7, #0]
 800af38:	6978      	ldr	r0, [r7, #20]
 800af3a:	f000 f8d1 	bl	800b0e0 <prvInsertTimerInActiveList>
 800af3e:	4603      	mov	r3, r0
 800af40:	2b00      	cmp	r3, #0
 800af42:	d01f      	beq.n	800af84 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800af44:	2300      	movs	r3, #0
 800af46:	9300      	str	r3, [sp, #0]
 800af48:	2300      	movs	r3, #0
 800af4a:	687a      	ldr	r2, [r7, #4]
 800af4c:	2100      	movs	r1, #0
 800af4e:	6978      	ldr	r0, [r7, #20]
 800af50:	f7ff ff88 	bl	800ae64 <xTimerGenericCommand>
 800af54:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800af56:	693b      	ldr	r3, [r7, #16]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d113      	bne.n	800af84 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800af5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af60:	f383 8811 	msr	BASEPRI, r3
 800af64:	f3bf 8f6f 	isb	sy
 800af68:	f3bf 8f4f 	dsb	sy
 800af6c:	60fb      	str	r3, [r7, #12]
}
 800af6e:	bf00      	nop
 800af70:	e7fe      	b.n	800af70 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800af72:	697b      	ldr	r3, [r7, #20]
 800af74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800af78:	f023 0301 	bic.w	r3, r3, #1
 800af7c:	b2da      	uxtb	r2, r3
 800af7e:	697b      	ldr	r3, [r7, #20]
 800af80:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	6a1b      	ldr	r3, [r3, #32]
 800af88:	6978      	ldr	r0, [r7, #20]
 800af8a:	4798      	blx	r3
}
 800af8c:	bf00      	nop
 800af8e:	3718      	adds	r7, #24
 800af90:	46bd      	mov	sp, r7
 800af92:	bd80      	pop	{r7, pc}
 800af94:	20000e88 	.word	0x20000e88

0800af98 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b084      	sub	sp, #16
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800afa0:	f107 0308 	add.w	r3, r7, #8
 800afa4:	4618      	mov	r0, r3
 800afa6:	f000 f857 	bl	800b058 <prvGetNextExpireTime>
 800afaa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	4619      	mov	r1, r3
 800afb0:	68f8      	ldr	r0, [r7, #12]
 800afb2:	f000 f803 	bl	800afbc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800afb6:	f000 f8d5 	bl	800b164 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800afba:	e7f1      	b.n	800afa0 <prvTimerTask+0x8>

0800afbc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b084      	sub	sp, #16
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800afc6:	f7fe fe9f 	bl	8009d08 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800afca:	f107 0308 	add.w	r3, r7, #8
 800afce:	4618      	mov	r0, r3
 800afd0:	f000 f866 	bl	800b0a0 <prvSampleTimeNow>
 800afd4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d130      	bne.n	800b03e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d10a      	bne.n	800aff8 <prvProcessTimerOrBlockTask+0x3c>
 800afe2:	687a      	ldr	r2, [r7, #4]
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	429a      	cmp	r2, r3
 800afe8:	d806      	bhi.n	800aff8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800afea:	f7fe fe9b 	bl	8009d24 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800afee:	68f9      	ldr	r1, [r7, #12]
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f7ff ff85 	bl	800af00 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800aff6:	e024      	b.n	800b042 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d008      	beq.n	800b010 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800affe:	4b13      	ldr	r3, [pc, #76]	; (800b04c <prvProcessTimerOrBlockTask+0x90>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d101      	bne.n	800b00c <prvProcessTimerOrBlockTask+0x50>
 800b008:	2301      	movs	r3, #1
 800b00a:	e000      	b.n	800b00e <prvProcessTimerOrBlockTask+0x52>
 800b00c:	2300      	movs	r3, #0
 800b00e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b010:	4b0f      	ldr	r3, [pc, #60]	; (800b050 <prvProcessTimerOrBlockTask+0x94>)
 800b012:	6818      	ldr	r0, [r3, #0]
 800b014:	687a      	ldr	r2, [r7, #4]
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	1ad3      	subs	r3, r2, r3
 800b01a:	683a      	ldr	r2, [r7, #0]
 800b01c:	4619      	mov	r1, r3
 800b01e:	f7fe fbe3 	bl	80097e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b022:	f7fe fe7f 	bl	8009d24 <xTaskResumeAll>
 800b026:	4603      	mov	r3, r0
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d10a      	bne.n	800b042 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b02c:	4b09      	ldr	r3, [pc, #36]	; (800b054 <prvProcessTimerOrBlockTask+0x98>)
 800b02e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b032:	601a      	str	r2, [r3, #0]
 800b034:	f3bf 8f4f 	dsb	sy
 800b038:	f3bf 8f6f 	isb	sy
}
 800b03c:	e001      	b.n	800b042 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b03e:	f7fe fe71 	bl	8009d24 <xTaskResumeAll>
}
 800b042:	bf00      	nop
 800b044:	3710      	adds	r7, #16
 800b046:	46bd      	mov	sp, r7
 800b048:	bd80      	pop	{r7, pc}
 800b04a:	bf00      	nop
 800b04c:	20000e8c 	.word	0x20000e8c
 800b050:	20000e90 	.word	0x20000e90
 800b054:	e000ed04 	.word	0xe000ed04

0800b058 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b058:	b480      	push	{r7}
 800b05a:	b085      	sub	sp, #20
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b060:	4b0e      	ldr	r3, [pc, #56]	; (800b09c <prvGetNextExpireTime+0x44>)
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d101      	bne.n	800b06e <prvGetNextExpireTime+0x16>
 800b06a:	2201      	movs	r2, #1
 800b06c:	e000      	b.n	800b070 <prvGetNextExpireTime+0x18>
 800b06e:	2200      	movs	r2, #0
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d105      	bne.n	800b088 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b07c:	4b07      	ldr	r3, [pc, #28]	; (800b09c <prvGetNextExpireTime+0x44>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	68db      	ldr	r3, [r3, #12]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	60fb      	str	r3, [r7, #12]
 800b086:	e001      	b.n	800b08c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b088:	2300      	movs	r3, #0
 800b08a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b08c:	68fb      	ldr	r3, [r7, #12]
}
 800b08e:	4618      	mov	r0, r3
 800b090:	3714      	adds	r7, #20
 800b092:	46bd      	mov	sp, r7
 800b094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b098:	4770      	bx	lr
 800b09a:	bf00      	nop
 800b09c:	20000e88 	.word	0x20000e88

0800b0a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b084      	sub	sp, #16
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b0a8:	f7fe feda 	bl	8009e60 <xTaskGetTickCount>
 800b0ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b0ae:	4b0b      	ldr	r3, [pc, #44]	; (800b0dc <prvSampleTimeNow+0x3c>)
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	68fa      	ldr	r2, [r7, #12]
 800b0b4:	429a      	cmp	r2, r3
 800b0b6:	d205      	bcs.n	800b0c4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b0b8:	f000 f936 	bl	800b328 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2201      	movs	r2, #1
 800b0c0:	601a      	str	r2, [r3, #0]
 800b0c2:	e002      	b.n	800b0ca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b0ca:	4a04      	ldr	r2, [pc, #16]	; (800b0dc <prvSampleTimeNow+0x3c>)
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	3710      	adds	r7, #16
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}
 800b0da:	bf00      	nop
 800b0dc:	20000e98 	.word	0x20000e98

0800b0e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b086      	sub	sp, #24
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	60f8      	str	r0, [r7, #12]
 800b0e8:	60b9      	str	r1, [r7, #8]
 800b0ea:	607a      	str	r2, [r7, #4]
 800b0ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	68ba      	ldr	r2, [r7, #8]
 800b0f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	68fa      	ldr	r2, [r7, #12]
 800b0fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b0fe:	68ba      	ldr	r2, [r7, #8]
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	429a      	cmp	r2, r3
 800b104:	d812      	bhi.n	800b12c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b106:	687a      	ldr	r2, [r7, #4]
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	1ad2      	subs	r2, r2, r3
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	699b      	ldr	r3, [r3, #24]
 800b110:	429a      	cmp	r2, r3
 800b112:	d302      	bcc.n	800b11a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b114:	2301      	movs	r3, #1
 800b116:	617b      	str	r3, [r7, #20]
 800b118:	e01b      	b.n	800b152 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b11a:	4b10      	ldr	r3, [pc, #64]	; (800b15c <prvInsertTimerInActiveList+0x7c>)
 800b11c:	681a      	ldr	r2, [r3, #0]
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	3304      	adds	r3, #4
 800b122:	4619      	mov	r1, r3
 800b124:	4610      	mov	r0, r2
 800b126:	f7fd fb22 	bl	800876e <vListInsert>
 800b12a:	e012      	b.n	800b152 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b12c:	687a      	ldr	r2, [r7, #4]
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	429a      	cmp	r2, r3
 800b132:	d206      	bcs.n	800b142 <prvInsertTimerInActiveList+0x62>
 800b134:	68ba      	ldr	r2, [r7, #8]
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	429a      	cmp	r2, r3
 800b13a:	d302      	bcc.n	800b142 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b13c:	2301      	movs	r3, #1
 800b13e:	617b      	str	r3, [r7, #20]
 800b140:	e007      	b.n	800b152 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b142:	4b07      	ldr	r3, [pc, #28]	; (800b160 <prvInsertTimerInActiveList+0x80>)
 800b144:	681a      	ldr	r2, [r3, #0]
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	3304      	adds	r3, #4
 800b14a:	4619      	mov	r1, r3
 800b14c:	4610      	mov	r0, r2
 800b14e:	f7fd fb0e 	bl	800876e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b152:	697b      	ldr	r3, [r7, #20]
}
 800b154:	4618      	mov	r0, r3
 800b156:	3718      	adds	r7, #24
 800b158:	46bd      	mov	sp, r7
 800b15a:	bd80      	pop	{r7, pc}
 800b15c:	20000e8c 	.word	0x20000e8c
 800b160:	20000e88 	.word	0x20000e88

0800b164 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b08e      	sub	sp, #56	; 0x38
 800b168:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b16a:	e0ca      	b.n	800b302 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	da18      	bge.n	800b1a4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b172:	1d3b      	adds	r3, r7, #4
 800b174:	3304      	adds	r3, #4
 800b176:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d10a      	bne.n	800b194 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b17e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b182:	f383 8811 	msr	BASEPRI, r3
 800b186:	f3bf 8f6f 	isb	sy
 800b18a:	f3bf 8f4f 	dsb	sy
 800b18e:	61fb      	str	r3, [r7, #28]
}
 800b190:	bf00      	nop
 800b192:	e7fe      	b.n	800b192 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b19a:	6850      	ldr	r0, [r2, #4]
 800b19c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b19e:	6892      	ldr	r2, [r2, #8]
 800b1a0:	4611      	mov	r1, r2
 800b1a2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	f2c0 80aa 	blt.w	800b300 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b1b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1b2:	695b      	ldr	r3, [r3, #20]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d004      	beq.n	800b1c2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b1b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1ba:	3304      	adds	r3, #4
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f7fd fb0f 	bl	80087e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b1c2:	463b      	mov	r3, r7
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	f7ff ff6b 	bl	800b0a0 <prvSampleTimeNow>
 800b1ca:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2b09      	cmp	r3, #9
 800b1d0:	f200 8097 	bhi.w	800b302 <prvProcessReceivedCommands+0x19e>
 800b1d4:	a201      	add	r2, pc, #4	; (adr r2, 800b1dc <prvProcessReceivedCommands+0x78>)
 800b1d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1da:	bf00      	nop
 800b1dc:	0800b205 	.word	0x0800b205
 800b1e0:	0800b205 	.word	0x0800b205
 800b1e4:	0800b205 	.word	0x0800b205
 800b1e8:	0800b279 	.word	0x0800b279
 800b1ec:	0800b28d 	.word	0x0800b28d
 800b1f0:	0800b2d7 	.word	0x0800b2d7
 800b1f4:	0800b205 	.word	0x0800b205
 800b1f8:	0800b205 	.word	0x0800b205
 800b1fc:	0800b279 	.word	0x0800b279
 800b200:	0800b28d 	.word	0x0800b28d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b206:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b20a:	f043 0301 	orr.w	r3, r3, #1
 800b20e:	b2da      	uxtb	r2, r3
 800b210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b212:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b216:	68ba      	ldr	r2, [r7, #8]
 800b218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b21a:	699b      	ldr	r3, [r3, #24]
 800b21c:	18d1      	adds	r1, r2, r3
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b222:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b224:	f7ff ff5c 	bl	800b0e0 <prvInsertTimerInActiveList>
 800b228:	4603      	mov	r3, r0
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d069      	beq.n	800b302 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b22e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b230:	6a1b      	ldr	r3, [r3, #32]
 800b232:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b234:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b238:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b23c:	f003 0304 	and.w	r3, r3, #4
 800b240:	2b00      	cmp	r3, #0
 800b242:	d05e      	beq.n	800b302 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b244:	68ba      	ldr	r2, [r7, #8]
 800b246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b248:	699b      	ldr	r3, [r3, #24]
 800b24a:	441a      	add	r2, r3
 800b24c:	2300      	movs	r3, #0
 800b24e:	9300      	str	r3, [sp, #0]
 800b250:	2300      	movs	r3, #0
 800b252:	2100      	movs	r1, #0
 800b254:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b256:	f7ff fe05 	bl	800ae64 <xTimerGenericCommand>
 800b25a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b25c:	6a3b      	ldr	r3, [r7, #32]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d14f      	bne.n	800b302 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b262:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b266:	f383 8811 	msr	BASEPRI, r3
 800b26a:	f3bf 8f6f 	isb	sy
 800b26e:	f3bf 8f4f 	dsb	sy
 800b272:	61bb      	str	r3, [r7, #24]
}
 800b274:	bf00      	nop
 800b276:	e7fe      	b.n	800b276 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b27a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b27e:	f023 0301 	bic.w	r3, r3, #1
 800b282:	b2da      	uxtb	r2, r3
 800b284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b286:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b28a:	e03a      	b.n	800b302 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b28c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b28e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b292:	f043 0301 	orr.w	r3, r3, #1
 800b296:	b2da      	uxtb	r2, r3
 800b298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b29a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b29e:	68ba      	ldr	r2, [r7, #8]
 800b2a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2a2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b2a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2a6:	699b      	ldr	r3, [r3, #24]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d10a      	bne.n	800b2c2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b2ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2b0:	f383 8811 	msr	BASEPRI, r3
 800b2b4:	f3bf 8f6f 	isb	sy
 800b2b8:	f3bf 8f4f 	dsb	sy
 800b2bc:	617b      	str	r3, [r7, #20]
}
 800b2be:	bf00      	nop
 800b2c0:	e7fe      	b.n	800b2c0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b2c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2c4:	699a      	ldr	r2, [r3, #24]
 800b2c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2c8:	18d1      	adds	r1, r2, r3
 800b2ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b2ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2d0:	f7ff ff06 	bl	800b0e0 <prvInsertTimerInActiveList>
					break;
 800b2d4:	e015      	b.n	800b302 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b2d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b2dc:	f003 0302 	and.w	r3, r3, #2
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d103      	bne.n	800b2ec <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b2e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2e6:	f000 fbfb 	bl	800bae0 <vPortFree>
 800b2ea:	e00a      	b.n	800b302 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b2ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b2f2:	f023 0301 	bic.w	r3, r3, #1
 800b2f6:	b2da      	uxtb	r2, r3
 800b2f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b2fe:	e000      	b.n	800b302 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b300:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b302:	4b08      	ldr	r3, [pc, #32]	; (800b324 <prvProcessReceivedCommands+0x1c0>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	1d39      	adds	r1, r7, #4
 800b308:	2200      	movs	r2, #0
 800b30a:	4618      	mov	r0, r3
 800b30c:	f7fd fe60 	bl	8008fd0 <xQueueReceive>
 800b310:	4603      	mov	r3, r0
 800b312:	2b00      	cmp	r3, #0
 800b314:	f47f af2a 	bne.w	800b16c <prvProcessReceivedCommands+0x8>
	}
}
 800b318:	bf00      	nop
 800b31a:	bf00      	nop
 800b31c:	3730      	adds	r7, #48	; 0x30
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}
 800b322:	bf00      	nop
 800b324:	20000e90 	.word	0x20000e90

0800b328 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b088      	sub	sp, #32
 800b32c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b32e:	e048      	b.n	800b3c2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b330:	4b2d      	ldr	r3, [pc, #180]	; (800b3e8 <prvSwitchTimerLists+0xc0>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	68db      	ldr	r3, [r3, #12]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b33a:	4b2b      	ldr	r3, [pc, #172]	; (800b3e8 <prvSwitchTimerLists+0xc0>)
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	68db      	ldr	r3, [r3, #12]
 800b340:	68db      	ldr	r3, [r3, #12]
 800b342:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	3304      	adds	r3, #4
 800b348:	4618      	mov	r0, r3
 800b34a:	f7fd fa49 	bl	80087e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	6a1b      	ldr	r3, [r3, #32]
 800b352:	68f8      	ldr	r0, [r7, #12]
 800b354:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b35c:	f003 0304 	and.w	r3, r3, #4
 800b360:	2b00      	cmp	r3, #0
 800b362:	d02e      	beq.n	800b3c2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	699b      	ldr	r3, [r3, #24]
 800b368:	693a      	ldr	r2, [r7, #16]
 800b36a:	4413      	add	r3, r2
 800b36c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b36e:	68ba      	ldr	r2, [r7, #8]
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	429a      	cmp	r2, r3
 800b374:	d90e      	bls.n	800b394 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	68ba      	ldr	r2, [r7, #8]
 800b37a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	68fa      	ldr	r2, [r7, #12]
 800b380:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b382:	4b19      	ldr	r3, [pc, #100]	; (800b3e8 <prvSwitchTimerLists+0xc0>)
 800b384:	681a      	ldr	r2, [r3, #0]
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	3304      	adds	r3, #4
 800b38a:	4619      	mov	r1, r3
 800b38c:	4610      	mov	r0, r2
 800b38e:	f7fd f9ee 	bl	800876e <vListInsert>
 800b392:	e016      	b.n	800b3c2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b394:	2300      	movs	r3, #0
 800b396:	9300      	str	r3, [sp, #0]
 800b398:	2300      	movs	r3, #0
 800b39a:	693a      	ldr	r2, [r7, #16]
 800b39c:	2100      	movs	r1, #0
 800b39e:	68f8      	ldr	r0, [r7, #12]
 800b3a0:	f7ff fd60 	bl	800ae64 <xTimerGenericCommand>
 800b3a4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d10a      	bne.n	800b3c2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b3ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3b0:	f383 8811 	msr	BASEPRI, r3
 800b3b4:	f3bf 8f6f 	isb	sy
 800b3b8:	f3bf 8f4f 	dsb	sy
 800b3bc:	603b      	str	r3, [r7, #0]
}
 800b3be:	bf00      	nop
 800b3c0:	e7fe      	b.n	800b3c0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b3c2:	4b09      	ldr	r3, [pc, #36]	; (800b3e8 <prvSwitchTimerLists+0xc0>)
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d1b1      	bne.n	800b330 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b3cc:	4b06      	ldr	r3, [pc, #24]	; (800b3e8 <prvSwitchTimerLists+0xc0>)
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b3d2:	4b06      	ldr	r3, [pc, #24]	; (800b3ec <prvSwitchTimerLists+0xc4>)
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	4a04      	ldr	r2, [pc, #16]	; (800b3e8 <prvSwitchTimerLists+0xc0>)
 800b3d8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b3da:	4a04      	ldr	r2, [pc, #16]	; (800b3ec <prvSwitchTimerLists+0xc4>)
 800b3dc:	697b      	ldr	r3, [r7, #20]
 800b3de:	6013      	str	r3, [r2, #0]
}
 800b3e0:	bf00      	nop
 800b3e2:	3718      	adds	r7, #24
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	bd80      	pop	{r7, pc}
 800b3e8:	20000e88 	.word	0x20000e88
 800b3ec:	20000e8c 	.word	0x20000e8c

0800b3f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b082      	sub	sp, #8
 800b3f4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b3f6:	f000 f985 	bl	800b704 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b3fa:	4b15      	ldr	r3, [pc, #84]	; (800b450 <prvCheckForValidListAndQueue+0x60>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d120      	bne.n	800b444 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b402:	4814      	ldr	r0, [pc, #80]	; (800b454 <prvCheckForValidListAndQueue+0x64>)
 800b404:	f7fd f962 	bl	80086cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b408:	4813      	ldr	r0, [pc, #76]	; (800b458 <prvCheckForValidListAndQueue+0x68>)
 800b40a:	f7fd f95f 	bl	80086cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b40e:	4b13      	ldr	r3, [pc, #76]	; (800b45c <prvCheckForValidListAndQueue+0x6c>)
 800b410:	4a10      	ldr	r2, [pc, #64]	; (800b454 <prvCheckForValidListAndQueue+0x64>)
 800b412:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b414:	4b12      	ldr	r3, [pc, #72]	; (800b460 <prvCheckForValidListAndQueue+0x70>)
 800b416:	4a10      	ldr	r2, [pc, #64]	; (800b458 <prvCheckForValidListAndQueue+0x68>)
 800b418:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b41a:	2300      	movs	r3, #0
 800b41c:	9300      	str	r3, [sp, #0]
 800b41e:	4b11      	ldr	r3, [pc, #68]	; (800b464 <prvCheckForValidListAndQueue+0x74>)
 800b420:	4a11      	ldr	r2, [pc, #68]	; (800b468 <prvCheckForValidListAndQueue+0x78>)
 800b422:	2110      	movs	r1, #16
 800b424:	200a      	movs	r0, #10
 800b426:	f7fd fa6d 	bl	8008904 <xQueueGenericCreateStatic>
 800b42a:	4603      	mov	r3, r0
 800b42c:	4a08      	ldr	r2, [pc, #32]	; (800b450 <prvCheckForValidListAndQueue+0x60>)
 800b42e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b430:	4b07      	ldr	r3, [pc, #28]	; (800b450 <prvCheckForValidListAndQueue+0x60>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d005      	beq.n	800b444 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b438:	4b05      	ldr	r3, [pc, #20]	; (800b450 <prvCheckForValidListAndQueue+0x60>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	490b      	ldr	r1, [pc, #44]	; (800b46c <prvCheckForValidListAndQueue+0x7c>)
 800b43e:	4618      	mov	r0, r3
 800b440:	f7fe f97e 	bl	8009740 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b444:	f000 f98e 	bl	800b764 <vPortExitCritical>
}
 800b448:	bf00      	nop
 800b44a:	46bd      	mov	sp, r7
 800b44c:	bd80      	pop	{r7, pc}
 800b44e:	bf00      	nop
 800b450:	20000e90 	.word	0x20000e90
 800b454:	20000e60 	.word	0x20000e60
 800b458:	20000e74 	.word	0x20000e74
 800b45c:	20000e88 	.word	0x20000e88
 800b460:	20000e8c 	.word	0x20000e8c
 800b464:	20000f3c 	.word	0x20000f3c
 800b468:	20000e9c 	.word	0x20000e9c
 800b46c:	0800ca40 	.word	0x0800ca40

0800b470 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b086      	sub	sp, #24
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d10a      	bne.n	800b498 <pvTimerGetTimerID+0x28>
	__asm volatile
 800b482:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b486:	f383 8811 	msr	BASEPRI, r3
 800b48a:	f3bf 8f6f 	isb	sy
 800b48e:	f3bf 8f4f 	dsb	sy
 800b492:	60fb      	str	r3, [r7, #12]
}
 800b494:	bf00      	nop
 800b496:	e7fe      	b.n	800b496 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800b498:	f000 f934 	bl	800b704 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800b49c:	697b      	ldr	r3, [r7, #20]
 800b49e:	69db      	ldr	r3, [r3, #28]
 800b4a0:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800b4a2:	f000 f95f 	bl	800b764 <vPortExitCritical>

	return pvReturn;
 800b4a6:	693b      	ldr	r3, [r7, #16]
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3718      	adds	r7, #24
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b085      	sub	sp, #20
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	60f8      	str	r0, [r7, #12]
 800b4b8:	60b9      	str	r1, [r7, #8]
 800b4ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	3b04      	subs	r3, #4
 800b4c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b4c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	3b04      	subs	r3, #4
 800b4ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	f023 0201 	bic.w	r2, r3, #1
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	3b04      	subs	r3, #4
 800b4de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b4e0:	4a0c      	ldr	r2, [pc, #48]	; (800b514 <pxPortInitialiseStack+0x64>)
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	3b14      	subs	r3, #20
 800b4ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b4ec:	687a      	ldr	r2, [r7, #4]
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	3b04      	subs	r3, #4
 800b4f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	f06f 0202 	mvn.w	r2, #2
 800b4fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	3b20      	subs	r3, #32
 800b504:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b506:	68fb      	ldr	r3, [r7, #12]
}
 800b508:	4618      	mov	r0, r3
 800b50a:	3714      	adds	r7, #20
 800b50c:	46bd      	mov	sp, r7
 800b50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b512:	4770      	bx	lr
 800b514:	0800b519 	.word	0x0800b519

0800b518 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b518:	b480      	push	{r7}
 800b51a:	b085      	sub	sp, #20
 800b51c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b51e:	2300      	movs	r3, #0
 800b520:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b522:	4b12      	ldr	r3, [pc, #72]	; (800b56c <prvTaskExitError+0x54>)
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b52a:	d00a      	beq.n	800b542 <prvTaskExitError+0x2a>
	__asm volatile
 800b52c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b530:	f383 8811 	msr	BASEPRI, r3
 800b534:	f3bf 8f6f 	isb	sy
 800b538:	f3bf 8f4f 	dsb	sy
 800b53c:	60fb      	str	r3, [r7, #12]
}
 800b53e:	bf00      	nop
 800b540:	e7fe      	b.n	800b540 <prvTaskExitError+0x28>
	__asm volatile
 800b542:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b546:	f383 8811 	msr	BASEPRI, r3
 800b54a:	f3bf 8f6f 	isb	sy
 800b54e:	f3bf 8f4f 	dsb	sy
 800b552:	60bb      	str	r3, [r7, #8]
}
 800b554:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b556:	bf00      	nop
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d0fc      	beq.n	800b558 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b55e:	bf00      	nop
 800b560:	bf00      	nop
 800b562:	3714      	adds	r7, #20
 800b564:	46bd      	mov	sp, r7
 800b566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56a:	4770      	bx	lr
 800b56c:	20000024 	.word	0x20000024

0800b570 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b570:	4b07      	ldr	r3, [pc, #28]	; (800b590 <pxCurrentTCBConst2>)
 800b572:	6819      	ldr	r1, [r3, #0]
 800b574:	6808      	ldr	r0, [r1, #0]
 800b576:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b57a:	f380 8809 	msr	PSP, r0
 800b57e:	f3bf 8f6f 	isb	sy
 800b582:	f04f 0000 	mov.w	r0, #0
 800b586:	f380 8811 	msr	BASEPRI, r0
 800b58a:	4770      	bx	lr
 800b58c:	f3af 8000 	nop.w

0800b590 <pxCurrentTCBConst2>:
 800b590:	20000960 	.word	0x20000960
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b594:	bf00      	nop
 800b596:	bf00      	nop

0800b598 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b598:	4808      	ldr	r0, [pc, #32]	; (800b5bc <prvPortStartFirstTask+0x24>)
 800b59a:	6800      	ldr	r0, [r0, #0]
 800b59c:	6800      	ldr	r0, [r0, #0]
 800b59e:	f380 8808 	msr	MSP, r0
 800b5a2:	f04f 0000 	mov.w	r0, #0
 800b5a6:	f380 8814 	msr	CONTROL, r0
 800b5aa:	b662      	cpsie	i
 800b5ac:	b661      	cpsie	f
 800b5ae:	f3bf 8f4f 	dsb	sy
 800b5b2:	f3bf 8f6f 	isb	sy
 800b5b6:	df00      	svc	0
 800b5b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b5ba:	bf00      	nop
 800b5bc:	e000ed08 	.word	0xe000ed08

0800b5c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b5c0:	b580      	push	{r7, lr}
 800b5c2:	b086      	sub	sp, #24
 800b5c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b5c6:	4b46      	ldr	r3, [pc, #280]	; (800b6e0 <xPortStartScheduler+0x120>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	4a46      	ldr	r2, [pc, #280]	; (800b6e4 <xPortStartScheduler+0x124>)
 800b5cc:	4293      	cmp	r3, r2
 800b5ce:	d10a      	bne.n	800b5e6 <xPortStartScheduler+0x26>
	__asm volatile
 800b5d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5d4:	f383 8811 	msr	BASEPRI, r3
 800b5d8:	f3bf 8f6f 	isb	sy
 800b5dc:	f3bf 8f4f 	dsb	sy
 800b5e0:	613b      	str	r3, [r7, #16]
}
 800b5e2:	bf00      	nop
 800b5e4:	e7fe      	b.n	800b5e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b5e6:	4b3e      	ldr	r3, [pc, #248]	; (800b6e0 <xPortStartScheduler+0x120>)
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	4a3f      	ldr	r2, [pc, #252]	; (800b6e8 <xPortStartScheduler+0x128>)
 800b5ec:	4293      	cmp	r3, r2
 800b5ee:	d10a      	bne.n	800b606 <xPortStartScheduler+0x46>
	__asm volatile
 800b5f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5f4:	f383 8811 	msr	BASEPRI, r3
 800b5f8:	f3bf 8f6f 	isb	sy
 800b5fc:	f3bf 8f4f 	dsb	sy
 800b600:	60fb      	str	r3, [r7, #12]
}
 800b602:	bf00      	nop
 800b604:	e7fe      	b.n	800b604 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b606:	4b39      	ldr	r3, [pc, #228]	; (800b6ec <xPortStartScheduler+0x12c>)
 800b608:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	781b      	ldrb	r3, [r3, #0]
 800b60e:	b2db      	uxtb	r3, r3
 800b610:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b612:	697b      	ldr	r3, [r7, #20]
 800b614:	22ff      	movs	r2, #255	; 0xff
 800b616:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b618:	697b      	ldr	r3, [r7, #20]
 800b61a:	781b      	ldrb	r3, [r3, #0]
 800b61c:	b2db      	uxtb	r3, r3
 800b61e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b620:	78fb      	ldrb	r3, [r7, #3]
 800b622:	b2db      	uxtb	r3, r3
 800b624:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b628:	b2da      	uxtb	r2, r3
 800b62a:	4b31      	ldr	r3, [pc, #196]	; (800b6f0 <xPortStartScheduler+0x130>)
 800b62c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b62e:	4b31      	ldr	r3, [pc, #196]	; (800b6f4 <xPortStartScheduler+0x134>)
 800b630:	2207      	movs	r2, #7
 800b632:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b634:	e009      	b.n	800b64a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b636:	4b2f      	ldr	r3, [pc, #188]	; (800b6f4 <xPortStartScheduler+0x134>)
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	3b01      	subs	r3, #1
 800b63c:	4a2d      	ldr	r2, [pc, #180]	; (800b6f4 <xPortStartScheduler+0x134>)
 800b63e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b640:	78fb      	ldrb	r3, [r7, #3]
 800b642:	b2db      	uxtb	r3, r3
 800b644:	005b      	lsls	r3, r3, #1
 800b646:	b2db      	uxtb	r3, r3
 800b648:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b64a:	78fb      	ldrb	r3, [r7, #3]
 800b64c:	b2db      	uxtb	r3, r3
 800b64e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b652:	2b80      	cmp	r3, #128	; 0x80
 800b654:	d0ef      	beq.n	800b636 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b656:	4b27      	ldr	r3, [pc, #156]	; (800b6f4 <xPortStartScheduler+0x134>)
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	f1c3 0307 	rsb	r3, r3, #7
 800b65e:	2b04      	cmp	r3, #4
 800b660:	d00a      	beq.n	800b678 <xPortStartScheduler+0xb8>
	__asm volatile
 800b662:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b666:	f383 8811 	msr	BASEPRI, r3
 800b66a:	f3bf 8f6f 	isb	sy
 800b66e:	f3bf 8f4f 	dsb	sy
 800b672:	60bb      	str	r3, [r7, #8]
}
 800b674:	bf00      	nop
 800b676:	e7fe      	b.n	800b676 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b678:	4b1e      	ldr	r3, [pc, #120]	; (800b6f4 <xPortStartScheduler+0x134>)
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	021b      	lsls	r3, r3, #8
 800b67e:	4a1d      	ldr	r2, [pc, #116]	; (800b6f4 <xPortStartScheduler+0x134>)
 800b680:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b682:	4b1c      	ldr	r3, [pc, #112]	; (800b6f4 <xPortStartScheduler+0x134>)
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b68a:	4a1a      	ldr	r2, [pc, #104]	; (800b6f4 <xPortStartScheduler+0x134>)
 800b68c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	b2da      	uxtb	r2, r3
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b696:	4b18      	ldr	r3, [pc, #96]	; (800b6f8 <xPortStartScheduler+0x138>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	4a17      	ldr	r2, [pc, #92]	; (800b6f8 <xPortStartScheduler+0x138>)
 800b69c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b6a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b6a2:	4b15      	ldr	r3, [pc, #84]	; (800b6f8 <xPortStartScheduler+0x138>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	4a14      	ldr	r2, [pc, #80]	; (800b6f8 <xPortStartScheduler+0x138>)
 800b6a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b6ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b6ae:	f000 f8dd 	bl	800b86c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b6b2:	4b12      	ldr	r3, [pc, #72]	; (800b6fc <xPortStartScheduler+0x13c>)
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b6b8:	f000 f8fc 	bl	800b8b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b6bc:	4b10      	ldr	r3, [pc, #64]	; (800b700 <xPortStartScheduler+0x140>)
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	4a0f      	ldr	r2, [pc, #60]	; (800b700 <xPortStartScheduler+0x140>)
 800b6c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b6c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b6c8:	f7ff ff66 	bl	800b598 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b6cc:	f7fe fc92 	bl	8009ff4 <vTaskSwitchContext>
	prvTaskExitError();
 800b6d0:	f7ff ff22 	bl	800b518 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b6d4:	2300      	movs	r3, #0
}
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	3718      	adds	r7, #24
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	bd80      	pop	{r7, pc}
 800b6de:	bf00      	nop
 800b6e0:	e000ed00 	.word	0xe000ed00
 800b6e4:	410fc271 	.word	0x410fc271
 800b6e8:	410fc270 	.word	0x410fc270
 800b6ec:	e000e400 	.word	0xe000e400
 800b6f0:	20000f8c 	.word	0x20000f8c
 800b6f4:	20000f90 	.word	0x20000f90
 800b6f8:	e000ed20 	.word	0xe000ed20
 800b6fc:	20000024 	.word	0x20000024
 800b700:	e000ef34 	.word	0xe000ef34

0800b704 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b704:	b480      	push	{r7}
 800b706:	b083      	sub	sp, #12
 800b708:	af00      	add	r7, sp, #0
	__asm volatile
 800b70a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b70e:	f383 8811 	msr	BASEPRI, r3
 800b712:	f3bf 8f6f 	isb	sy
 800b716:	f3bf 8f4f 	dsb	sy
 800b71a:	607b      	str	r3, [r7, #4]
}
 800b71c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b71e:	4b0f      	ldr	r3, [pc, #60]	; (800b75c <vPortEnterCritical+0x58>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	3301      	adds	r3, #1
 800b724:	4a0d      	ldr	r2, [pc, #52]	; (800b75c <vPortEnterCritical+0x58>)
 800b726:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b728:	4b0c      	ldr	r3, [pc, #48]	; (800b75c <vPortEnterCritical+0x58>)
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	2b01      	cmp	r3, #1
 800b72e:	d10f      	bne.n	800b750 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b730:	4b0b      	ldr	r3, [pc, #44]	; (800b760 <vPortEnterCritical+0x5c>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	b2db      	uxtb	r3, r3
 800b736:	2b00      	cmp	r3, #0
 800b738:	d00a      	beq.n	800b750 <vPortEnterCritical+0x4c>
	__asm volatile
 800b73a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b73e:	f383 8811 	msr	BASEPRI, r3
 800b742:	f3bf 8f6f 	isb	sy
 800b746:	f3bf 8f4f 	dsb	sy
 800b74a:	603b      	str	r3, [r7, #0]
}
 800b74c:	bf00      	nop
 800b74e:	e7fe      	b.n	800b74e <vPortEnterCritical+0x4a>
	}
}
 800b750:	bf00      	nop
 800b752:	370c      	adds	r7, #12
 800b754:	46bd      	mov	sp, r7
 800b756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75a:	4770      	bx	lr
 800b75c:	20000024 	.word	0x20000024
 800b760:	e000ed04 	.word	0xe000ed04

0800b764 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b764:	b480      	push	{r7}
 800b766:	b083      	sub	sp, #12
 800b768:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b76a:	4b12      	ldr	r3, [pc, #72]	; (800b7b4 <vPortExitCritical+0x50>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d10a      	bne.n	800b788 <vPortExitCritical+0x24>
	__asm volatile
 800b772:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b776:	f383 8811 	msr	BASEPRI, r3
 800b77a:	f3bf 8f6f 	isb	sy
 800b77e:	f3bf 8f4f 	dsb	sy
 800b782:	607b      	str	r3, [r7, #4]
}
 800b784:	bf00      	nop
 800b786:	e7fe      	b.n	800b786 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b788:	4b0a      	ldr	r3, [pc, #40]	; (800b7b4 <vPortExitCritical+0x50>)
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	3b01      	subs	r3, #1
 800b78e:	4a09      	ldr	r2, [pc, #36]	; (800b7b4 <vPortExitCritical+0x50>)
 800b790:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b792:	4b08      	ldr	r3, [pc, #32]	; (800b7b4 <vPortExitCritical+0x50>)
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d105      	bne.n	800b7a6 <vPortExitCritical+0x42>
 800b79a:	2300      	movs	r3, #0
 800b79c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b79e:	683b      	ldr	r3, [r7, #0]
 800b7a0:	f383 8811 	msr	BASEPRI, r3
}
 800b7a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b7a6:	bf00      	nop
 800b7a8:	370c      	adds	r7, #12
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b0:	4770      	bx	lr
 800b7b2:	bf00      	nop
 800b7b4:	20000024 	.word	0x20000024
	...

0800b7c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b7c0:	f3ef 8009 	mrs	r0, PSP
 800b7c4:	f3bf 8f6f 	isb	sy
 800b7c8:	4b15      	ldr	r3, [pc, #84]	; (800b820 <pxCurrentTCBConst>)
 800b7ca:	681a      	ldr	r2, [r3, #0]
 800b7cc:	f01e 0f10 	tst.w	lr, #16
 800b7d0:	bf08      	it	eq
 800b7d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b7d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7da:	6010      	str	r0, [r2, #0]
 800b7dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b7e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b7e4:	f380 8811 	msr	BASEPRI, r0
 800b7e8:	f3bf 8f4f 	dsb	sy
 800b7ec:	f3bf 8f6f 	isb	sy
 800b7f0:	f7fe fc00 	bl	8009ff4 <vTaskSwitchContext>
 800b7f4:	f04f 0000 	mov.w	r0, #0
 800b7f8:	f380 8811 	msr	BASEPRI, r0
 800b7fc:	bc09      	pop	{r0, r3}
 800b7fe:	6819      	ldr	r1, [r3, #0]
 800b800:	6808      	ldr	r0, [r1, #0]
 800b802:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b806:	f01e 0f10 	tst.w	lr, #16
 800b80a:	bf08      	it	eq
 800b80c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b810:	f380 8809 	msr	PSP, r0
 800b814:	f3bf 8f6f 	isb	sy
 800b818:	4770      	bx	lr
 800b81a:	bf00      	nop
 800b81c:	f3af 8000 	nop.w

0800b820 <pxCurrentTCBConst>:
 800b820:	20000960 	.word	0x20000960
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b824:	bf00      	nop
 800b826:	bf00      	nop

0800b828 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b082      	sub	sp, #8
 800b82c:	af00      	add	r7, sp, #0
	__asm volatile
 800b82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b832:	f383 8811 	msr	BASEPRI, r3
 800b836:	f3bf 8f6f 	isb	sy
 800b83a:	f3bf 8f4f 	dsb	sy
 800b83e:	607b      	str	r3, [r7, #4]
}
 800b840:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b842:	f7fe fb1d 	bl	8009e80 <xTaskIncrementTick>
 800b846:	4603      	mov	r3, r0
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d003      	beq.n	800b854 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b84c:	4b06      	ldr	r3, [pc, #24]	; (800b868 <xPortSysTickHandler+0x40>)
 800b84e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b852:	601a      	str	r2, [r3, #0]
 800b854:	2300      	movs	r3, #0
 800b856:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	f383 8811 	msr	BASEPRI, r3
}
 800b85e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b860:	bf00      	nop
 800b862:	3708      	adds	r7, #8
 800b864:	46bd      	mov	sp, r7
 800b866:	bd80      	pop	{r7, pc}
 800b868:	e000ed04 	.word	0xe000ed04

0800b86c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b86c:	b480      	push	{r7}
 800b86e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b870:	4b0b      	ldr	r3, [pc, #44]	; (800b8a0 <vPortSetupTimerInterrupt+0x34>)
 800b872:	2200      	movs	r2, #0
 800b874:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b876:	4b0b      	ldr	r3, [pc, #44]	; (800b8a4 <vPortSetupTimerInterrupt+0x38>)
 800b878:	2200      	movs	r2, #0
 800b87a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b87c:	4b0a      	ldr	r3, [pc, #40]	; (800b8a8 <vPortSetupTimerInterrupt+0x3c>)
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	4a0a      	ldr	r2, [pc, #40]	; (800b8ac <vPortSetupTimerInterrupt+0x40>)
 800b882:	fba2 2303 	umull	r2, r3, r2, r3
 800b886:	099b      	lsrs	r3, r3, #6
 800b888:	4a09      	ldr	r2, [pc, #36]	; (800b8b0 <vPortSetupTimerInterrupt+0x44>)
 800b88a:	3b01      	subs	r3, #1
 800b88c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b88e:	4b04      	ldr	r3, [pc, #16]	; (800b8a0 <vPortSetupTimerInterrupt+0x34>)
 800b890:	2207      	movs	r2, #7
 800b892:	601a      	str	r2, [r3, #0]
}
 800b894:	bf00      	nop
 800b896:	46bd      	mov	sp, r7
 800b898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89c:	4770      	bx	lr
 800b89e:	bf00      	nop
 800b8a0:	e000e010 	.word	0xe000e010
 800b8a4:	e000e018 	.word	0xe000e018
 800b8a8:	20000000 	.word	0x20000000
 800b8ac:	10624dd3 	.word	0x10624dd3
 800b8b0:	e000e014 	.word	0xe000e014

0800b8b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b8b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b8c4 <vPortEnableVFP+0x10>
 800b8b8:	6801      	ldr	r1, [r0, #0]
 800b8ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b8be:	6001      	str	r1, [r0, #0]
 800b8c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b8c2:	bf00      	nop
 800b8c4:	e000ed88 	.word	0xe000ed88

0800b8c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b085      	sub	sp, #20
 800b8cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b8ce:	f3ef 8305 	mrs	r3, IPSR
 800b8d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	2b0f      	cmp	r3, #15
 800b8d8:	d914      	bls.n	800b904 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b8da:	4a17      	ldr	r2, [pc, #92]	; (800b938 <vPortValidateInterruptPriority+0x70>)
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	4413      	add	r3, r2
 800b8e0:	781b      	ldrb	r3, [r3, #0]
 800b8e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b8e4:	4b15      	ldr	r3, [pc, #84]	; (800b93c <vPortValidateInterruptPriority+0x74>)
 800b8e6:	781b      	ldrb	r3, [r3, #0]
 800b8e8:	7afa      	ldrb	r2, [r7, #11]
 800b8ea:	429a      	cmp	r2, r3
 800b8ec:	d20a      	bcs.n	800b904 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b8ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8f2:	f383 8811 	msr	BASEPRI, r3
 800b8f6:	f3bf 8f6f 	isb	sy
 800b8fa:	f3bf 8f4f 	dsb	sy
 800b8fe:	607b      	str	r3, [r7, #4]
}
 800b900:	bf00      	nop
 800b902:	e7fe      	b.n	800b902 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b904:	4b0e      	ldr	r3, [pc, #56]	; (800b940 <vPortValidateInterruptPriority+0x78>)
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b90c:	4b0d      	ldr	r3, [pc, #52]	; (800b944 <vPortValidateInterruptPriority+0x7c>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	429a      	cmp	r2, r3
 800b912:	d90a      	bls.n	800b92a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b914:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b918:	f383 8811 	msr	BASEPRI, r3
 800b91c:	f3bf 8f6f 	isb	sy
 800b920:	f3bf 8f4f 	dsb	sy
 800b924:	603b      	str	r3, [r7, #0]
}
 800b926:	bf00      	nop
 800b928:	e7fe      	b.n	800b928 <vPortValidateInterruptPriority+0x60>
	}
 800b92a:	bf00      	nop
 800b92c:	3714      	adds	r7, #20
 800b92e:	46bd      	mov	sp, r7
 800b930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b934:	4770      	bx	lr
 800b936:	bf00      	nop
 800b938:	e000e3f0 	.word	0xe000e3f0
 800b93c:	20000f8c 	.word	0x20000f8c
 800b940:	e000ed0c 	.word	0xe000ed0c
 800b944:	20000f90 	.word	0x20000f90

0800b948 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b08a      	sub	sp, #40	; 0x28
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b950:	2300      	movs	r3, #0
 800b952:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b954:	f7fe f9d8 	bl	8009d08 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b958:	4b5b      	ldr	r3, [pc, #364]	; (800bac8 <pvPortMalloc+0x180>)
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d101      	bne.n	800b964 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b960:	f000 f920 	bl	800bba4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b964:	4b59      	ldr	r3, [pc, #356]	; (800bacc <pvPortMalloc+0x184>)
 800b966:	681a      	ldr	r2, [r3, #0]
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	4013      	ands	r3, r2
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	f040 8093 	bne.w	800ba98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d01d      	beq.n	800b9b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b978:	2208      	movs	r2, #8
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	4413      	add	r3, r2
 800b97e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f003 0307 	and.w	r3, r3, #7
 800b986:	2b00      	cmp	r3, #0
 800b988:	d014      	beq.n	800b9b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	f023 0307 	bic.w	r3, r3, #7
 800b990:	3308      	adds	r3, #8
 800b992:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f003 0307 	and.w	r3, r3, #7
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d00a      	beq.n	800b9b4 <pvPortMalloc+0x6c>
	__asm volatile
 800b99e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9a2:	f383 8811 	msr	BASEPRI, r3
 800b9a6:	f3bf 8f6f 	isb	sy
 800b9aa:	f3bf 8f4f 	dsb	sy
 800b9ae:	617b      	str	r3, [r7, #20]
}
 800b9b0:	bf00      	nop
 800b9b2:	e7fe      	b.n	800b9b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d06e      	beq.n	800ba98 <pvPortMalloc+0x150>
 800b9ba:	4b45      	ldr	r3, [pc, #276]	; (800bad0 <pvPortMalloc+0x188>)
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	687a      	ldr	r2, [r7, #4]
 800b9c0:	429a      	cmp	r2, r3
 800b9c2:	d869      	bhi.n	800ba98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b9c4:	4b43      	ldr	r3, [pc, #268]	; (800bad4 <pvPortMalloc+0x18c>)
 800b9c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b9c8:	4b42      	ldr	r3, [pc, #264]	; (800bad4 <pvPortMalloc+0x18c>)
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b9ce:	e004      	b.n	800b9da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b9d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b9d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b9da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9dc:	685b      	ldr	r3, [r3, #4]
 800b9de:	687a      	ldr	r2, [r7, #4]
 800b9e0:	429a      	cmp	r2, r3
 800b9e2:	d903      	bls.n	800b9ec <pvPortMalloc+0xa4>
 800b9e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d1f1      	bne.n	800b9d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b9ec:	4b36      	ldr	r3, [pc, #216]	; (800bac8 <pvPortMalloc+0x180>)
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b9f2:	429a      	cmp	r2, r3
 800b9f4:	d050      	beq.n	800ba98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b9f6:	6a3b      	ldr	r3, [r7, #32]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	2208      	movs	r2, #8
 800b9fc:	4413      	add	r3, r2
 800b9fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ba00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba02:	681a      	ldr	r2, [r3, #0]
 800ba04:	6a3b      	ldr	r3, [r7, #32]
 800ba06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ba08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba0a:	685a      	ldr	r2, [r3, #4]
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	1ad2      	subs	r2, r2, r3
 800ba10:	2308      	movs	r3, #8
 800ba12:	005b      	lsls	r3, r3, #1
 800ba14:	429a      	cmp	r2, r3
 800ba16:	d91f      	bls.n	800ba58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ba18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	4413      	add	r3, r2
 800ba1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ba20:	69bb      	ldr	r3, [r7, #24]
 800ba22:	f003 0307 	and.w	r3, r3, #7
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d00a      	beq.n	800ba40 <pvPortMalloc+0xf8>
	__asm volatile
 800ba2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba2e:	f383 8811 	msr	BASEPRI, r3
 800ba32:	f3bf 8f6f 	isb	sy
 800ba36:	f3bf 8f4f 	dsb	sy
 800ba3a:	613b      	str	r3, [r7, #16]
}
 800ba3c:	bf00      	nop
 800ba3e:	e7fe      	b.n	800ba3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ba40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba42:	685a      	ldr	r2, [r3, #4]
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	1ad2      	subs	r2, r2, r3
 800ba48:	69bb      	ldr	r3, [r7, #24]
 800ba4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ba4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba4e:	687a      	ldr	r2, [r7, #4]
 800ba50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ba52:	69b8      	ldr	r0, [r7, #24]
 800ba54:	f000 f908 	bl	800bc68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ba58:	4b1d      	ldr	r3, [pc, #116]	; (800bad0 <pvPortMalloc+0x188>)
 800ba5a:	681a      	ldr	r2, [r3, #0]
 800ba5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba5e:	685b      	ldr	r3, [r3, #4]
 800ba60:	1ad3      	subs	r3, r2, r3
 800ba62:	4a1b      	ldr	r2, [pc, #108]	; (800bad0 <pvPortMalloc+0x188>)
 800ba64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ba66:	4b1a      	ldr	r3, [pc, #104]	; (800bad0 <pvPortMalloc+0x188>)
 800ba68:	681a      	ldr	r2, [r3, #0]
 800ba6a:	4b1b      	ldr	r3, [pc, #108]	; (800bad8 <pvPortMalloc+0x190>)
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	429a      	cmp	r2, r3
 800ba70:	d203      	bcs.n	800ba7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ba72:	4b17      	ldr	r3, [pc, #92]	; (800bad0 <pvPortMalloc+0x188>)
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	4a18      	ldr	r2, [pc, #96]	; (800bad8 <pvPortMalloc+0x190>)
 800ba78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ba7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba7c:	685a      	ldr	r2, [r3, #4]
 800ba7e:	4b13      	ldr	r3, [pc, #76]	; (800bacc <pvPortMalloc+0x184>)
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	431a      	orrs	r2, r3
 800ba84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ba88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ba8e:	4b13      	ldr	r3, [pc, #76]	; (800badc <pvPortMalloc+0x194>)
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	3301      	adds	r3, #1
 800ba94:	4a11      	ldr	r2, [pc, #68]	; (800badc <pvPortMalloc+0x194>)
 800ba96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ba98:	f7fe f944 	bl	8009d24 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ba9c:	69fb      	ldr	r3, [r7, #28]
 800ba9e:	f003 0307 	and.w	r3, r3, #7
 800baa2:	2b00      	cmp	r3, #0
 800baa4:	d00a      	beq.n	800babc <pvPortMalloc+0x174>
	__asm volatile
 800baa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baaa:	f383 8811 	msr	BASEPRI, r3
 800baae:	f3bf 8f6f 	isb	sy
 800bab2:	f3bf 8f4f 	dsb	sy
 800bab6:	60fb      	str	r3, [r7, #12]
}
 800bab8:	bf00      	nop
 800baba:	e7fe      	b.n	800baba <pvPortMalloc+0x172>
	return pvReturn;
 800babc:	69fb      	ldr	r3, [r7, #28]
}
 800babe:	4618      	mov	r0, r3
 800bac0:	3728      	adds	r7, #40	; 0x28
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bd80      	pop	{r7, pc}
 800bac6:	bf00      	nop
 800bac8:	20004b9c 	.word	0x20004b9c
 800bacc:	20004bb0 	.word	0x20004bb0
 800bad0:	20004ba0 	.word	0x20004ba0
 800bad4:	20004b94 	.word	0x20004b94
 800bad8:	20004ba4 	.word	0x20004ba4
 800badc:	20004ba8 	.word	0x20004ba8

0800bae0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bae0:	b580      	push	{r7, lr}
 800bae2:	b086      	sub	sp, #24
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d04d      	beq.n	800bb8e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800baf2:	2308      	movs	r3, #8
 800baf4:	425b      	negs	r3, r3
 800baf6:	697a      	ldr	r2, [r7, #20]
 800baf8:	4413      	add	r3, r2
 800bafa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bafc:	697b      	ldr	r3, [r7, #20]
 800bafe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bb00:	693b      	ldr	r3, [r7, #16]
 800bb02:	685a      	ldr	r2, [r3, #4]
 800bb04:	4b24      	ldr	r3, [pc, #144]	; (800bb98 <vPortFree+0xb8>)
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	4013      	ands	r3, r2
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d10a      	bne.n	800bb24 <vPortFree+0x44>
	__asm volatile
 800bb0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb12:	f383 8811 	msr	BASEPRI, r3
 800bb16:	f3bf 8f6f 	isb	sy
 800bb1a:	f3bf 8f4f 	dsb	sy
 800bb1e:	60fb      	str	r3, [r7, #12]
}
 800bb20:	bf00      	nop
 800bb22:	e7fe      	b.n	800bb22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bb24:	693b      	ldr	r3, [r7, #16]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d00a      	beq.n	800bb42 <vPortFree+0x62>
	__asm volatile
 800bb2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb30:	f383 8811 	msr	BASEPRI, r3
 800bb34:	f3bf 8f6f 	isb	sy
 800bb38:	f3bf 8f4f 	dsb	sy
 800bb3c:	60bb      	str	r3, [r7, #8]
}
 800bb3e:	bf00      	nop
 800bb40:	e7fe      	b.n	800bb40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bb42:	693b      	ldr	r3, [r7, #16]
 800bb44:	685a      	ldr	r2, [r3, #4]
 800bb46:	4b14      	ldr	r3, [pc, #80]	; (800bb98 <vPortFree+0xb8>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	4013      	ands	r3, r2
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d01e      	beq.n	800bb8e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bb50:	693b      	ldr	r3, [r7, #16]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d11a      	bne.n	800bb8e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bb58:	693b      	ldr	r3, [r7, #16]
 800bb5a:	685a      	ldr	r2, [r3, #4]
 800bb5c:	4b0e      	ldr	r3, [pc, #56]	; (800bb98 <vPortFree+0xb8>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	43db      	mvns	r3, r3
 800bb62:	401a      	ands	r2, r3
 800bb64:	693b      	ldr	r3, [r7, #16]
 800bb66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bb68:	f7fe f8ce 	bl	8009d08 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bb6c:	693b      	ldr	r3, [r7, #16]
 800bb6e:	685a      	ldr	r2, [r3, #4]
 800bb70:	4b0a      	ldr	r3, [pc, #40]	; (800bb9c <vPortFree+0xbc>)
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	4413      	add	r3, r2
 800bb76:	4a09      	ldr	r2, [pc, #36]	; (800bb9c <vPortFree+0xbc>)
 800bb78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bb7a:	6938      	ldr	r0, [r7, #16]
 800bb7c:	f000 f874 	bl	800bc68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bb80:	4b07      	ldr	r3, [pc, #28]	; (800bba0 <vPortFree+0xc0>)
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	3301      	adds	r3, #1
 800bb86:	4a06      	ldr	r2, [pc, #24]	; (800bba0 <vPortFree+0xc0>)
 800bb88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bb8a:	f7fe f8cb 	bl	8009d24 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bb8e:	bf00      	nop
 800bb90:	3718      	adds	r7, #24
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}
 800bb96:	bf00      	nop
 800bb98:	20004bb0 	.word	0x20004bb0
 800bb9c:	20004ba0 	.word	0x20004ba0
 800bba0:	20004bac 	.word	0x20004bac

0800bba4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bba4:	b480      	push	{r7}
 800bba6:	b085      	sub	sp, #20
 800bba8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bbaa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800bbae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bbb0:	4b27      	ldr	r3, [pc, #156]	; (800bc50 <prvHeapInit+0xac>)
 800bbb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	f003 0307 	and.w	r3, r3, #7
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d00c      	beq.n	800bbd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	3307      	adds	r3, #7
 800bbc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	f023 0307 	bic.w	r3, r3, #7
 800bbca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bbcc:	68ba      	ldr	r2, [r7, #8]
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	1ad3      	subs	r3, r2, r3
 800bbd2:	4a1f      	ldr	r2, [pc, #124]	; (800bc50 <prvHeapInit+0xac>)
 800bbd4:	4413      	add	r3, r2
 800bbd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bbdc:	4a1d      	ldr	r2, [pc, #116]	; (800bc54 <prvHeapInit+0xb0>)
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bbe2:	4b1c      	ldr	r3, [pc, #112]	; (800bc54 <prvHeapInit+0xb0>)
 800bbe4:	2200      	movs	r2, #0
 800bbe6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	68ba      	ldr	r2, [r7, #8]
 800bbec:	4413      	add	r3, r2
 800bbee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bbf0:	2208      	movs	r2, #8
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	1a9b      	subs	r3, r3, r2
 800bbf6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	f023 0307 	bic.w	r3, r3, #7
 800bbfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	4a15      	ldr	r2, [pc, #84]	; (800bc58 <prvHeapInit+0xb4>)
 800bc04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bc06:	4b14      	ldr	r3, [pc, #80]	; (800bc58 <prvHeapInit+0xb4>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bc0e:	4b12      	ldr	r3, [pc, #72]	; (800bc58 <prvHeapInit+0xb4>)
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	2200      	movs	r2, #0
 800bc14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	68fa      	ldr	r2, [r7, #12]
 800bc1e:	1ad2      	subs	r2, r2, r3
 800bc20:	683b      	ldr	r3, [r7, #0]
 800bc22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bc24:	4b0c      	ldr	r3, [pc, #48]	; (800bc58 <prvHeapInit+0xb4>)
 800bc26:	681a      	ldr	r2, [r3, #0]
 800bc28:	683b      	ldr	r3, [r7, #0]
 800bc2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bc2c:	683b      	ldr	r3, [r7, #0]
 800bc2e:	685b      	ldr	r3, [r3, #4]
 800bc30:	4a0a      	ldr	r2, [pc, #40]	; (800bc5c <prvHeapInit+0xb8>)
 800bc32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bc34:	683b      	ldr	r3, [r7, #0]
 800bc36:	685b      	ldr	r3, [r3, #4]
 800bc38:	4a09      	ldr	r2, [pc, #36]	; (800bc60 <prvHeapInit+0xbc>)
 800bc3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bc3c:	4b09      	ldr	r3, [pc, #36]	; (800bc64 <prvHeapInit+0xc0>)
 800bc3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bc42:	601a      	str	r2, [r3, #0]
}
 800bc44:	bf00      	nop
 800bc46:	3714      	adds	r7, #20
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4e:	4770      	bx	lr
 800bc50:	20000f94 	.word	0x20000f94
 800bc54:	20004b94 	.word	0x20004b94
 800bc58:	20004b9c 	.word	0x20004b9c
 800bc5c:	20004ba4 	.word	0x20004ba4
 800bc60:	20004ba0 	.word	0x20004ba0
 800bc64:	20004bb0 	.word	0x20004bb0

0800bc68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bc68:	b480      	push	{r7}
 800bc6a:	b085      	sub	sp, #20
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bc70:	4b28      	ldr	r3, [pc, #160]	; (800bd14 <prvInsertBlockIntoFreeList+0xac>)
 800bc72:	60fb      	str	r3, [r7, #12]
 800bc74:	e002      	b.n	800bc7c <prvInsertBlockIntoFreeList+0x14>
 800bc76:	68fb      	ldr	r3, [r7, #12]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	60fb      	str	r3, [r7, #12]
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	687a      	ldr	r2, [r7, #4]
 800bc82:	429a      	cmp	r2, r3
 800bc84:	d8f7      	bhi.n	800bc76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	685b      	ldr	r3, [r3, #4]
 800bc8e:	68ba      	ldr	r2, [r7, #8]
 800bc90:	4413      	add	r3, r2
 800bc92:	687a      	ldr	r2, [r7, #4]
 800bc94:	429a      	cmp	r2, r3
 800bc96:	d108      	bne.n	800bcaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	685a      	ldr	r2, [r3, #4]
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	685b      	ldr	r3, [r3, #4]
 800bca0:	441a      	add	r2, r3
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	685b      	ldr	r3, [r3, #4]
 800bcb2:	68ba      	ldr	r2, [r7, #8]
 800bcb4:	441a      	add	r2, r3
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	429a      	cmp	r2, r3
 800bcbc:	d118      	bne.n	800bcf0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	681a      	ldr	r2, [r3, #0]
 800bcc2:	4b15      	ldr	r3, [pc, #84]	; (800bd18 <prvInsertBlockIntoFreeList+0xb0>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	429a      	cmp	r2, r3
 800bcc8:	d00d      	beq.n	800bce6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	685a      	ldr	r2, [r3, #4]
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	685b      	ldr	r3, [r3, #4]
 800bcd4:	441a      	add	r2, r3
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	681a      	ldr	r2, [r3, #0]
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	601a      	str	r2, [r3, #0]
 800bce4:	e008      	b.n	800bcf8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bce6:	4b0c      	ldr	r3, [pc, #48]	; (800bd18 <prvInsertBlockIntoFreeList+0xb0>)
 800bce8:	681a      	ldr	r2, [r3, #0]
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	601a      	str	r2, [r3, #0]
 800bcee:	e003      	b.n	800bcf8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	681a      	ldr	r2, [r3, #0]
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bcf8:	68fa      	ldr	r2, [r7, #12]
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	429a      	cmp	r2, r3
 800bcfe:	d002      	beq.n	800bd06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	687a      	ldr	r2, [r7, #4]
 800bd04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bd06:	bf00      	nop
 800bd08:	3714      	adds	r7, #20
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd10:	4770      	bx	lr
 800bd12:	bf00      	nop
 800bd14:	20004b94 	.word	0x20004b94
 800bd18:	20004b9c 	.word	0x20004b9c

0800bd1c <__errno>:
 800bd1c:	4b01      	ldr	r3, [pc, #4]	; (800bd24 <__errno+0x8>)
 800bd1e:	6818      	ldr	r0, [r3, #0]
 800bd20:	4770      	bx	lr
 800bd22:	bf00      	nop
 800bd24:	20000028 	.word	0x20000028

0800bd28 <__libc_init_array>:
 800bd28:	b570      	push	{r4, r5, r6, lr}
 800bd2a:	4d0d      	ldr	r5, [pc, #52]	; (800bd60 <__libc_init_array+0x38>)
 800bd2c:	4c0d      	ldr	r4, [pc, #52]	; (800bd64 <__libc_init_array+0x3c>)
 800bd2e:	1b64      	subs	r4, r4, r5
 800bd30:	10a4      	asrs	r4, r4, #2
 800bd32:	2600      	movs	r6, #0
 800bd34:	42a6      	cmp	r6, r4
 800bd36:	d109      	bne.n	800bd4c <__libc_init_array+0x24>
 800bd38:	4d0b      	ldr	r5, [pc, #44]	; (800bd68 <__libc_init_array+0x40>)
 800bd3a:	4c0c      	ldr	r4, [pc, #48]	; (800bd6c <__libc_init_array+0x44>)
 800bd3c:	f000 fcb8 	bl	800c6b0 <_init>
 800bd40:	1b64      	subs	r4, r4, r5
 800bd42:	10a4      	asrs	r4, r4, #2
 800bd44:	2600      	movs	r6, #0
 800bd46:	42a6      	cmp	r6, r4
 800bd48:	d105      	bne.n	800bd56 <__libc_init_array+0x2e>
 800bd4a:	bd70      	pop	{r4, r5, r6, pc}
 800bd4c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd50:	4798      	blx	r3
 800bd52:	3601      	adds	r6, #1
 800bd54:	e7ee      	b.n	800bd34 <__libc_init_array+0xc>
 800bd56:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd5a:	4798      	blx	r3
 800bd5c:	3601      	adds	r6, #1
 800bd5e:	e7f2      	b.n	800bd46 <__libc_init_array+0x1e>
 800bd60:	0800cc44 	.word	0x0800cc44
 800bd64:	0800cc44 	.word	0x0800cc44
 800bd68:	0800cc44 	.word	0x0800cc44
 800bd6c:	0800cc48 	.word	0x0800cc48

0800bd70 <__retarget_lock_acquire_recursive>:
 800bd70:	4770      	bx	lr

0800bd72 <__retarget_lock_release_recursive>:
 800bd72:	4770      	bx	lr

0800bd74 <memcpy>:
 800bd74:	440a      	add	r2, r1
 800bd76:	4291      	cmp	r1, r2
 800bd78:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bd7c:	d100      	bne.n	800bd80 <memcpy+0xc>
 800bd7e:	4770      	bx	lr
 800bd80:	b510      	push	{r4, lr}
 800bd82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd8a:	4291      	cmp	r1, r2
 800bd8c:	d1f9      	bne.n	800bd82 <memcpy+0xe>
 800bd8e:	bd10      	pop	{r4, pc}

0800bd90 <memset>:
 800bd90:	4402      	add	r2, r0
 800bd92:	4603      	mov	r3, r0
 800bd94:	4293      	cmp	r3, r2
 800bd96:	d100      	bne.n	800bd9a <memset+0xa>
 800bd98:	4770      	bx	lr
 800bd9a:	f803 1b01 	strb.w	r1, [r3], #1
 800bd9e:	e7f9      	b.n	800bd94 <memset+0x4>

0800bda0 <_malloc_r>:
 800bda0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bda2:	1ccd      	adds	r5, r1, #3
 800bda4:	f025 0503 	bic.w	r5, r5, #3
 800bda8:	3508      	adds	r5, #8
 800bdaa:	2d0c      	cmp	r5, #12
 800bdac:	bf38      	it	cc
 800bdae:	250c      	movcc	r5, #12
 800bdb0:	2d00      	cmp	r5, #0
 800bdb2:	4606      	mov	r6, r0
 800bdb4:	db01      	blt.n	800bdba <_malloc_r+0x1a>
 800bdb6:	42a9      	cmp	r1, r5
 800bdb8:	d903      	bls.n	800bdc2 <_malloc_r+0x22>
 800bdba:	230c      	movs	r3, #12
 800bdbc:	6033      	str	r3, [r6, #0]
 800bdbe:	2000      	movs	r0, #0
 800bdc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdc2:	f000 f8e1 	bl	800bf88 <__malloc_lock>
 800bdc6:	4921      	ldr	r1, [pc, #132]	; (800be4c <_malloc_r+0xac>)
 800bdc8:	680a      	ldr	r2, [r1, #0]
 800bdca:	4614      	mov	r4, r2
 800bdcc:	b99c      	cbnz	r4, 800bdf6 <_malloc_r+0x56>
 800bdce:	4f20      	ldr	r7, [pc, #128]	; (800be50 <_malloc_r+0xb0>)
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	b923      	cbnz	r3, 800bdde <_malloc_r+0x3e>
 800bdd4:	4621      	mov	r1, r4
 800bdd6:	4630      	mov	r0, r6
 800bdd8:	f000 f8a6 	bl	800bf28 <_sbrk_r>
 800bddc:	6038      	str	r0, [r7, #0]
 800bdde:	4629      	mov	r1, r5
 800bde0:	4630      	mov	r0, r6
 800bde2:	f000 f8a1 	bl	800bf28 <_sbrk_r>
 800bde6:	1c43      	adds	r3, r0, #1
 800bde8:	d123      	bne.n	800be32 <_malloc_r+0x92>
 800bdea:	230c      	movs	r3, #12
 800bdec:	6033      	str	r3, [r6, #0]
 800bdee:	4630      	mov	r0, r6
 800bdf0:	f000 f8d0 	bl	800bf94 <__malloc_unlock>
 800bdf4:	e7e3      	b.n	800bdbe <_malloc_r+0x1e>
 800bdf6:	6823      	ldr	r3, [r4, #0]
 800bdf8:	1b5b      	subs	r3, r3, r5
 800bdfa:	d417      	bmi.n	800be2c <_malloc_r+0x8c>
 800bdfc:	2b0b      	cmp	r3, #11
 800bdfe:	d903      	bls.n	800be08 <_malloc_r+0x68>
 800be00:	6023      	str	r3, [r4, #0]
 800be02:	441c      	add	r4, r3
 800be04:	6025      	str	r5, [r4, #0]
 800be06:	e004      	b.n	800be12 <_malloc_r+0x72>
 800be08:	6863      	ldr	r3, [r4, #4]
 800be0a:	42a2      	cmp	r2, r4
 800be0c:	bf0c      	ite	eq
 800be0e:	600b      	streq	r3, [r1, #0]
 800be10:	6053      	strne	r3, [r2, #4]
 800be12:	4630      	mov	r0, r6
 800be14:	f000 f8be 	bl	800bf94 <__malloc_unlock>
 800be18:	f104 000b 	add.w	r0, r4, #11
 800be1c:	1d23      	adds	r3, r4, #4
 800be1e:	f020 0007 	bic.w	r0, r0, #7
 800be22:	1ac2      	subs	r2, r0, r3
 800be24:	d0cc      	beq.n	800bdc0 <_malloc_r+0x20>
 800be26:	1a1b      	subs	r3, r3, r0
 800be28:	50a3      	str	r3, [r4, r2]
 800be2a:	e7c9      	b.n	800bdc0 <_malloc_r+0x20>
 800be2c:	4622      	mov	r2, r4
 800be2e:	6864      	ldr	r4, [r4, #4]
 800be30:	e7cc      	b.n	800bdcc <_malloc_r+0x2c>
 800be32:	1cc4      	adds	r4, r0, #3
 800be34:	f024 0403 	bic.w	r4, r4, #3
 800be38:	42a0      	cmp	r0, r4
 800be3a:	d0e3      	beq.n	800be04 <_malloc_r+0x64>
 800be3c:	1a21      	subs	r1, r4, r0
 800be3e:	4630      	mov	r0, r6
 800be40:	f000 f872 	bl	800bf28 <_sbrk_r>
 800be44:	3001      	adds	r0, #1
 800be46:	d1dd      	bne.n	800be04 <_malloc_r+0x64>
 800be48:	e7cf      	b.n	800bdea <_malloc_r+0x4a>
 800be4a:	bf00      	nop
 800be4c:	20004bb4 	.word	0x20004bb4
 800be50:	20004bb8 	.word	0x20004bb8

0800be54 <cleanup_glue>:
 800be54:	b538      	push	{r3, r4, r5, lr}
 800be56:	460c      	mov	r4, r1
 800be58:	6809      	ldr	r1, [r1, #0]
 800be5a:	4605      	mov	r5, r0
 800be5c:	b109      	cbz	r1, 800be62 <cleanup_glue+0xe>
 800be5e:	f7ff fff9 	bl	800be54 <cleanup_glue>
 800be62:	4621      	mov	r1, r4
 800be64:	4628      	mov	r0, r5
 800be66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be6a:	f000 b899 	b.w	800bfa0 <_free_r>
	...

0800be70 <_reclaim_reent>:
 800be70:	4b2c      	ldr	r3, [pc, #176]	; (800bf24 <_reclaim_reent+0xb4>)
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	4283      	cmp	r3, r0
 800be76:	b570      	push	{r4, r5, r6, lr}
 800be78:	4604      	mov	r4, r0
 800be7a:	d051      	beq.n	800bf20 <_reclaim_reent+0xb0>
 800be7c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800be7e:	b143      	cbz	r3, 800be92 <_reclaim_reent+0x22>
 800be80:	68db      	ldr	r3, [r3, #12]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d14a      	bne.n	800bf1c <_reclaim_reent+0xac>
 800be86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be88:	6819      	ldr	r1, [r3, #0]
 800be8a:	b111      	cbz	r1, 800be92 <_reclaim_reent+0x22>
 800be8c:	4620      	mov	r0, r4
 800be8e:	f000 f887 	bl	800bfa0 <_free_r>
 800be92:	6961      	ldr	r1, [r4, #20]
 800be94:	b111      	cbz	r1, 800be9c <_reclaim_reent+0x2c>
 800be96:	4620      	mov	r0, r4
 800be98:	f000 f882 	bl	800bfa0 <_free_r>
 800be9c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800be9e:	b111      	cbz	r1, 800bea6 <_reclaim_reent+0x36>
 800bea0:	4620      	mov	r0, r4
 800bea2:	f000 f87d 	bl	800bfa0 <_free_r>
 800bea6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bea8:	b111      	cbz	r1, 800beb0 <_reclaim_reent+0x40>
 800beaa:	4620      	mov	r0, r4
 800beac:	f000 f878 	bl	800bfa0 <_free_r>
 800beb0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800beb2:	b111      	cbz	r1, 800beba <_reclaim_reent+0x4a>
 800beb4:	4620      	mov	r0, r4
 800beb6:	f000 f873 	bl	800bfa0 <_free_r>
 800beba:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800bebc:	b111      	cbz	r1, 800bec4 <_reclaim_reent+0x54>
 800bebe:	4620      	mov	r0, r4
 800bec0:	f000 f86e 	bl	800bfa0 <_free_r>
 800bec4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800bec6:	b111      	cbz	r1, 800bece <_reclaim_reent+0x5e>
 800bec8:	4620      	mov	r0, r4
 800beca:	f000 f869 	bl	800bfa0 <_free_r>
 800bece:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800bed0:	b111      	cbz	r1, 800bed8 <_reclaim_reent+0x68>
 800bed2:	4620      	mov	r0, r4
 800bed4:	f000 f864 	bl	800bfa0 <_free_r>
 800bed8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800beda:	b111      	cbz	r1, 800bee2 <_reclaim_reent+0x72>
 800bedc:	4620      	mov	r0, r4
 800bede:	f000 f85f 	bl	800bfa0 <_free_r>
 800bee2:	69a3      	ldr	r3, [r4, #24]
 800bee4:	b1e3      	cbz	r3, 800bf20 <_reclaim_reent+0xb0>
 800bee6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bee8:	4620      	mov	r0, r4
 800beea:	4798      	blx	r3
 800beec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800beee:	b1b9      	cbz	r1, 800bf20 <_reclaim_reent+0xb0>
 800bef0:	4620      	mov	r0, r4
 800bef2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bef6:	f7ff bfad 	b.w	800be54 <cleanup_glue>
 800befa:	5949      	ldr	r1, [r1, r5]
 800befc:	b941      	cbnz	r1, 800bf10 <_reclaim_reent+0xa0>
 800befe:	3504      	adds	r5, #4
 800bf00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bf02:	2d80      	cmp	r5, #128	; 0x80
 800bf04:	68d9      	ldr	r1, [r3, #12]
 800bf06:	d1f8      	bne.n	800befa <_reclaim_reent+0x8a>
 800bf08:	4620      	mov	r0, r4
 800bf0a:	f000 f849 	bl	800bfa0 <_free_r>
 800bf0e:	e7ba      	b.n	800be86 <_reclaim_reent+0x16>
 800bf10:	680e      	ldr	r6, [r1, #0]
 800bf12:	4620      	mov	r0, r4
 800bf14:	f000 f844 	bl	800bfa0 <_free_r>
 800bf18:	4631      	mov	r1, r6
 800bf1a:	e7ef      	b.n	800befc <_reclaim_reent+0x8c>
 800bf1c:	2500      	movs	r5, #0
 800bf1e:	e7ef      	b.n	800bf00 <_reclaim_reent+0x90>
 800bf20:	bd70      	pop	{r4, r5, r6, pc}
 800bf22:	bf00      	nop
 800bf24:	20000028 	.word	0x20000028

0800bf28 <_sbrk_r>:
 800bf28:	b538      	push	{r3, r4, r5, lr}
 800bf2a:	4d06      	ldr	r5, [pc, #24]	; (800bf44 <_sbrk_r+0x1c>)
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	4604      	mov	r4, r0
 800bf30:	4608      	mov	r0, r1
 800bf32:	602b      	str	r3, [r5, #0]
 800bf34:	f7f5 f91a 	bl	800116c <_sbrk>
 800bf38:	1c43      	adds	r3, r0, #1
 800bf3a:	d102      	bne.n	800bf42 <_sbrk_r+0x1a>
 800bf3c:	682b      	ldr	r3, [r5, #0]
 800bf3e:	b103      	cbz	r3, 800bf42 <_sbrk_r+0x1a>
 800bf40:	6023      	str	r3, [r4, #0]
 800bf42:	bd38      	pop	{r3, r4, r5, pc}
 800bf44:	20005648 	.word	0x20005648

0800bf48 <siprintf>:
 800bf48:	b40e      	push	{r1, r2, r3}
 800bf4a:	b500      	push	{lr}
 800bf4c:	b09c      	sub	sp, #112	; 0x70
 800bf4e:	ab1d      	add	r3, sp, #116	; 0x74
 800bf50:	9002      	str	r0, [sp, #8]
 800bf52:	9006      	str	r0, [sp, #24]
 800bf54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bf58:	4809      	ldr	r0, [pc, #36]	; (800bf80 <siprintf+0x38>)
 800bf5a:	9107      	str	r1, [sp, #28]
 800bf5c:	9104      	str	r1, [sp, #16]
 800bf5e:	4909      	ldr	r1, [pc, #36]	; (800bf84 <siprintf+0x3c>)
 800bf60:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf64:	9105      	str	r1, [sp, #20]
 800bf66:	6800      	ldr	r0, [r0, #0]
 800bf68:	9301      	str	r3, [sp, #4]
 800bf6a:	a902      	add	r1, sp, #8
 800bf6c:	f000 f8c4 	bl	800c0f8 <_svfiprintf_r>
 800bf70:	9b02      	ldr	r3, [sp, #8]
 800bf72:	2200      	movs	r2, #0
 800bf74:	701a      	strb	r2, [r3, #0]
 800bf76:	b01c      	add	sp, #112	; 0x70
 800bf78:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf7c:	b003      	add	sp, #12
 800bf7e:	4770      	bx	lr
 800bf80:	20000028 	.word	0x20000028
 800bf84:	ffff0208 	.word	0xffff0208

0800bf88 <__malloc_lock>:
 800bf88:	4801      	ldr	r0, [pc, #4]	; (800bf90 <__malloc_lock+0x8>)
 800bf8a:	f7ff bef1 	b.w	800bd70 <__retarget_lock_acquire_recursive>
 800bf8e:	bf00      	nop
 800bf90:	20005640 	.word	0x20005640

0800bf94 <__malloc_unlock>:
 800bf94:	4801      	ldr	r0, [pc, #4]	; (800bf9c <__malloc_unlock+0x8>)
 800bf96:	f7ff beec 	b.w	800bd72 <__retarget_lock_release_recursive>
 800bf9a:	bf00      	nop
 800bf9c:	20005640 	.word	0x20005640

0800bfa0 <_free_r>:
 800bfa0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bfa2:	2900      	cmp	r1, #0
 800bfa4:	d048      	beq.n	800c038 <_free_r+0x98>
 800bfa6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bfaa:	9001      	str	r0, [sp, #4]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	f1a1 0404 	sub.w	r4, r1, #4
 800bfb2:	bfb8      	it	lt
 800bfb4:	18e4      	addlt	r4, r4, r3
 800bfb6:	f7ff ffe7 	bl	800bf88 <__malloc_lock>
 800bfba:	4a20      	ldr	r2, [pc, #128]	; (800c03c <_free_r+0x9c>)
 800bfbc:	9801      	ldr	r0, [sp, #4]
 800bfbe:	6813      	ldr	r3, [r2, #0]
 800bfc0:	4615      	mov	r5, r2
 800bfc2:	b933      	cbnz	r3, 800bfd2 <_free_r+0x32>
 800bfc4:	6063      	str	r3, [r4, #4]
 800bfc6:	6014      	str	r4, [r2, #0]
 800bfc8:	b003      	add	sp, #12
 800bfca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bfce:	f7ff bfe1 	b.w	800bf94 <__malloc_unlock>
 800bfd2:	42a3      	cmp	r3, r4
 800bfd4:	d90b      	bls.n	800bfee <_free_r+0x4e>
 800bfd6:	6821      	ldr	r1, [r4, #0]
 800bfd8:	1862      	adds	r2, r4, r1
 800bfda:	4293      	cmp	r3, r2
 800bfdc:	bf04      	itt	eq
 800bfde:	681a      	ldreq	r2, [r3, #0]
 800bfe0:	685b      	ldreq	r3, [r3, #4]
 800bfe2:	6063      	str	r3, [r4, #4]
 800bfe4:	bf04      	itt	eq
 800bfe6:	1852      	addeq	r2, r2, r1
 800bfe8:	6022      	streq	r2, [r4, #0]
 800bfea:	602c      	str	r4, [r5, #0]
 800bfec:	e7ec      	b.n	800bfc8 <_free_r+0x28>
 800bfee:	461a      	mov	r2, r3
 800bff0:	685b      	ldr	r3, [r3, #4]
 800bff2:	b10b      	cbz	r3, 800bff8 <_free_r+0x58>
 800bff4:	42a3      	cmp	r3, r4
 800bff6:	d9fa      	bls.n	800bfee <_free_r+0x4e>
 800bff8:	6811      	ldr	r1, [r2, #0]
 800bffa:	1855      	adds	r5, r2, r1
 800bffc:	42a5      	cmp	r5, r4
 800bffe:	d10b      	bne.n	800c018 <_free_r+0x78>
 800c000:	6824      	ldr	r4, [r4, #0]
 800c002:	4421      	add	r1, r4
 800c004:	1854      	adds	r4, r2, r1
 800c006:	42a3      	cmp	r3, r4
 800c008:	6011      	str	r1, [r2, #0]
 800c00a:	d1dd      	bne.n	800bfc8 <_free_r+0x28>
 800c00c:	681c      	ldr	r4, [r3, #0]
 800c00e:	685b      	ldr	r3, [r3, #4]
 800c010:	6053      	str	r3, [r2, #4]
 800c012:	4421      	add	r1, r4
 800c014:	6011      	str	r1, [r2, #0]
 800c016:	e7d7      	b.n	800bfc8 <_free_r+0x28>
 800c018:	d902      	bls.n	800c020 <_free_r+0x80>
 800c01a:	230c      	movs	r3, #12
 800c01c:	6003      	str	r3, [r0, #0]
 800c01e:	e7d3      	b.n	800bfc8 <_free_r+0x28>
 800c020:	6825      	ldr	r5, [r4, #0]
 800c022:	1961      	adds	r1, r4, r5
 800c024:	428b      	cmp	r3, r1
 800c026:	bf04      	itt	eq
 800c028:	6819      	ldreq	r1, [r3, #0]
 800c02a:	685b      	ldreq	r3, [r3, #4]
 800c02c:	6063      	str	r3, [r4, #4]
 800c02e:	bf04      	itt	eq
 800c030:	1949      	addeq	r1, r1, r5
 800c032:	6021      	streq	r1, [r4, #0]
 800c034:	6054      	str	r4, [r2, #4]
 800c036:	e7c7      	b.n	800bfc8 <_free_r+0x28>
 800c038:	b003      	add	sp, #12
 800c03a:	bd30      	pop	{r4, r5, pc}
 800c03c:	20004bb4 	.word	0x20004bb4

0800c040 <__ssputs_r>:
 800c040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c044:	688e      	ldr	r6, [r1, #8]
 800c046:	429e      	cmp	r6, r3
 800c048:	4682      	mov	sl, r0
 800c04a:	460c      	mov	r4, r1
 800c04c:	4690      	mov	r8, r2
 800c04e:	461f      	mov	r7, r3
 800c050:	d838      	bhi.n	800c0c4 <__ssputs_r+0x84>
 800c052:	898a      	ldrh	r2, [r1, #12]
 800c054:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c058:	d032      	beq.n	800c0c0 <__ssputs_r+0x80>
 800c05a:	6825      	ldr	r5, [r4, #0]
 800c05c:	6909      	ldr	r1, [r1, #16]
 800c05e:	eba5 0901 	sub.w	r9, r5, r1
 800c062:	6965      	ldr	r5, [r4, #20]
 800c064:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c068:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c06c:	3301      	adds	r3, #1
 800c06e:	444b      	add	r3, r9
 800c070:	106d      	asrs	r5, r5, #1
 800c072:	429d      	cmp	r5, r3
 800c074:	bf38      	it	cc
 800c076:	461d      	movcc	r5, r3
 800c078:	0553      	lsls	r3, r2, #21
 800c07a:	d531      	bpl.n	800c0e0 <__ssputs_r+0xa0>
 800c07c:	4629      	mov	r1, r5
 800c07e:	f7ff fe8f 	bl	800bda0 <_malloc_r>
 800c082:	4606      	mov	r6, r0
 800c084:	b950      	cbnz	r0, 800c09c <__ssputs_r+0x5c>
 800c086:	230c      	movs	r3, #12
 800c088:	f8ca 3000 	str.w	r3, [sl]
 800c08c:	89a3      	ldrh	r3, [r4, #12]
 800c08e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c092:	81a3      	strh	r3, [r4, #12]
 800c094:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c09c:	6921      	ldr	r1, [r4, #16]
 800c09e:	464a      	mov	r2, r9
 800c0a0:	f7ff fe68 	bl	800bd74 <memcpy>
 800c0a4:	89a3      	ldrh	r3, [r4, #12]
 800c0a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c0aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0ae:	81a3      	strh	r3, [r4, #12]
 800c0b0:	6126      	str	r6, [r4, #16]
 800c0b2:	6165      	str	r5, [r4, #20]
 800c0b4:	444e      	add	r6, r9
 800c0b6:	eba5 0509 	sub.w	r5, r5, r9
 800c0ba:	6026      	str	r6, [r4, #0]
 800c0bc:	60a5      	str	r5, [r4, #8]
 800c0be:	463e      	mov	r6, r7
 800c0c0:	42be      	cmp	r6, r7
 800c0c2:	d900      	bls.n	800c0c6 <__ssputs_r+0x86>
 800c0c4:	463e      	mov	r6, r7
 800c0c6:	4632      	mov	r2, r6
 800c0c8:	6820      	ldr	r0, [r4, #0]
 800c0ca:	4641      	mov	r1, r8
 800c0cc:	f000 faa8 	bl	800c620 <memmove>
 800c0d0:	68a3      	ldr	r3, [r4, #8]
 800c0d2:	6822      	ldr	r2, [r4, #0]
 800c0d4:	1b9b      	subs	r3, r3, r6
 800c0d6:	4432      	add	r2, r6
 800c0d8:	60a3      	str	r3, [r4, #8]
 800c0da:	6022      	str	r2, [r4, #0]
 800c0dc:	2000      	movs	r0, #0
 800c0de:	e7db      	b.n	800c098 <__ssputs_r+0x58>
 800c0e0:	462a      	mov	r2, r5
 800c0e2:	f000 fab7 	bl	800c654 <_realloc_r>
 800c0e6:	4606      	mov	r6, r0
 800c0e8:	2800      	cmp	r0, #0
 800c0ea:	d1e1      	bne.n	800c0b0 <__ssputs_r+0x70>
 800c0ec:	6921      	ldr	r1, [r4, #16]
 800c0ee:	4650      	mov	r0, sl
 800c0f0:	f7ff ff56 	bl	800bfa0 <_free_r>
 800c0f4:	e7c7      	b.n	800c086 <__ssputs_r+0x46>
	...

0800c0f8 <_svfiprintf_r>:
 800c0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0fc:	4698      	mov	r8, r3
 800c0fe:	898b      	ldrh	r3, [r1, #12]
 800c100:	061b      	lsls	r3, r3, #24
 800c102:	b09d      	sub	sp, #116	; 0x74
 800c104:	4607      	mov	r7, r0
 800c106:	460d      	mov	r5, r1
 800c108:	4614      	mov	r4, r2
 800c10a:	d50e      	bpl.n	800c12a <_svfiprintf_r+0x32>
 800c10c:	690b      	ldr	r3, [r1, #16]
 800c10e:	b963      	cbnz	r3, 800c12a <_svfiprintf_r+0x32>
 800c110:	2140      	movs	r1, #64	; 0x40
 800c112:	f7ff fe45 	bl	800bda0 <_malloc_r>
 800c116:	6028      	str	r0, [r5, #0]
 800c118:	6128      	str	r0, [r5, #16]
 800c11a:	b920      	cbnz	r0, 800c126 <_svfiprintf_r+0x2e>
 800c11c:	230c      	movs	r3, #12
 800c11e:	603b      	str	r3, [r7, #0]
 800c120:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c124:	e0d1      	b.n	800c2ca <_svfiprintf_r+0x1d2>
 800c126:	2340      	movs	r3, #64	; 0x40
 800c128:	616b      	str	r3, [r5, #20]
 800c12a:	2300      	movs	r3, #0
 800c12c:	9309      	str	r3, [sp, #36]	; 0x24
 800c12e:	2320      	movs	r3, #32
 800c130:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c134:	f8cd 800c 	str.w	r8, [sp, #12]
 800c138:	2330      	movs	r3, #48	; 0x30
 800c13a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c2e4 <_svfiprintf_r+0x1ec>
 800c13e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c142:	f04f 0901 	mov.w	r9, #1
 800c146:	4623      	mov	r3, r4
 800c148:	469a      	mov	sl, r3
 800c14a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c14e:	b10a      	cbz	r2, 800c154 <_svfiprintf_r+0x5c>
 800c150:	2a25      	cmp	r2, #37	; 0x25
 800c152:	d1f9      	bne.n	800c148 <_svfiprintf_r+0x50>
 800c154:	ebba 0b04 	subs.w	fp, sl, r4
 800c158:	d00b      	beq.n	800c172 <_svfiprintf_r+0x7a>
 800c15a:	465b      	mov	r3, fp
 800c15c:	4622      	mov	r2, r4
 800c15e:	4629      	mov	r1, r5
 800c160:	4638      	mov	r0, r7
 800c162:	f7ff ff6d 	bl	800c040 <__ssputs_r>
 800c166:	3001      	adds	r0, #1
 800c168:	f000 80aa 	beq.w	800c2c0 <_svfiprintf_r+0x1c8>
 800c16c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c16e:	445a      	add	r2, fp
 800c170:	9209      	str	r2, [sp, #36]	; 0x24
 800c172:	f89a 3000 	ldrb.w	r3, [sl]
 800c176:	2b00      	cmp	r3, #0
 800c178:	f000 80a2 	beq.w	800c2c0 <_svfiprintf_r+0x1c8>
 800c17c:	2300      	movs	r3, #0
 800c17e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c182:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c186:	f10a 0a01 	add.w	sl, sl, #1
 800c18a:	9304      	str	r3, [sp, #16]
 800c18c:	9307      	str	r3, [sp, #28]
 800c18e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c192:	931a      	str	r3, [sp, #104]	; 0x68
 800c194:	4654      	mov	r4, sl
 800c196:	2205      	movs	r2, #5
 800c198:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c19c:	4851      	ldr	r0, [pc, #324]	; (800c2e4 <_svfiprintf_r+0x1ec>)
 800c19e:	f7f4 f827 	bl	80001f0 <memchr>
 800c1a2:	9a04      	ldr	r2, [sp, #16]
 800c1a4:	b9d8      	cbnz	r0, 800c1de <_svfiprintf_r+0xe6>
 800c1a6:	06d0      	lsls	r0, r2, #27
 800c1a8:	bf44      	itt	mi
 800c1aa:	2320      	movmi	r3, #32
 800c1ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1b0:	0711      	lsls	r1, r2, #28
 800c1b2:	bf44      	itt	mi
 800c1b4:	232b      	movmi	r3, #43	; 0x2b
 800c1b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1ba:	f89a 3000 	ldrb.w	r3, [sl]
 800c1be:	2b2a      	cmp	r3, #42	; 0x2a
 800c1c0:	d015      	beq.n	800c1ee <_svfiprintf_r+0xf6>
 800c1c2:	9a07      	ldr	r2, [sp, #28]
 800c1c4:	4654      	mov	r4, sl
 800c1c6:	2000      	movs	r0, #0
 800c1c8:	f04f 0c0a 	mov.w	ip, #10
 800c1cc:	4621      	mov	r1, r4
 800c1ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c1d2:	3b30      	subs	r3, #48	; 0x30
 800c1d4:	2b09      	cmp	r3, #9
 800c1d6:	d94e      	bls.n	800c276 <_svfiprintf_r+0x17e>
 800c1d8:	b1b0      	cbz	r0, 800c208 <_svfiprintf_r+0x110>
 800c1da:	9207      	str	r2, [sp, #28]
 800c1dc:	e014      	b.n	800c208 <_svfiprintf_r+0x110>
 800c1de:	eba0 0308 	sub.w	r3, r0, r8
 800c1e2:	fa09 f303 	lsl.w	r3, r9, r3
 800c1e6:	4313      	orrs	r3, r2
 800c1e8:	9304      	str	r3, [sp, #16]
 800c1ea:	46a2      	mov	sl, r4
 800c1ec:	e7d2      	b.n	800c194 <_svfiprintf_r+0x9c>
 800c1ee:	9b03      	ldr	r3, [sp, #12]
 800c1f0:	1d19      	adds	r1, r3, #4
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	9103      	str	r1, [sp, #12]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	bfbb      	ittet	lt
 800c1fa:	425b      	neglt	r3, r3
 800c1fc:	f042 0202 	orrlt.w	r2, r2, #2
 800c200:	9307      	strge	r3, [sp, #28]
 800c202:	9307      	strlt	r3, [sp, #28]
 800c204:	bfb8      	it	lt
 800c206:	9204      	strlt	r2, [sp, #16]
 800c208:	7823      	ldrb	r3, [r4, #0]
 800c20a:	2b2e      	cmp	r3, #46	; 0x2e
 800c20c:	d10c      	bne.n	800c228 <_svfiprintf_r+0x130>
 800c20e:	7863      	ldrb	r3, [r4, #1]
 800c210:	2b2a      	cmp	r3, #42	; 0x2a
 800c212:	d135      	bne.n	800c280 <_svfiprintf_r+0x188>
 800c214:	9b03      	ldr	r3, [sp, #12]
 800c216:	1d1a      	adds	r2, r3, #4
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	9203      	str	r2, [sp, #12]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	bfb8      	it	lt
 800c220:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c224:	3402      	adds	r4, #2
 800c226:	9305      	str	r3, [sp, #20]
 800c228:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c2f4 <_svfiprintf_r+0x1fc>
 800c22c:	7821      	ldrb	r1, [r4, #0]
 800c22e:	2203      	movs	r2, #3
 800c230:	4650      	mov	r0, sl
 800c232:	f7f3 ffdd 	bl	80001f0 <memchr>
 800c236:	b140      	cbz	r0, 800c24a <_svfiprintf_r+0x152>
 800c238:	2340      	movs	r3, #64	; 0x40
 800c23a:	eba0 000a 	sub.w	r0, r0, sl
 800c23e:	fa03 f000 	lsl.w	r0, r3, r0
 800c242:	9b04      	ldr	r3, [sp, #16]
 800c244:	4303      	orrs	r3, r0
 800c246:	3401      	adds	r4, #1
 800c248:	9304      	str	r3, [sp, #16]
 800c24a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c24e:	4826      	ldr	r0, [pc, #152]	; (800c2e8 <_svfiprintf_r+0x1f0>)
 800c250:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c254:	2206      	movs	r2, #6
 800c256:	f7f3 ffcb 	bl	80001f0 <memchr>
 800c25a:	2800      	cmp	r0, #0
 800c25c:	d038      	beq.n	800c2d0 <_svfiprintf_r+0x1d8>
 800c25e:	4b23      	ldr	r3, [pc, #140]	; (800c2ec <_svfiprintf_r+0x1f4>)
 800c260:	bb1b      	cbnz	r3, 800c2aa <_svfiprintf_r+0x1b2>
 800c262:	9b03      	ldr	r3, [sp, #12]
 800c264:	3307      	adds	r3, #7
 800c266:	f023 0307 	bic.w	r3, r3, #7
 800c26a:	3308      	adds	r3, #8
 800c26c:	9303      	str	r3, [sp, #12]
 800c26e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c270:	4433      	add	r3, r6
 800c272:	9309      	str	r3, [sp, #36]	; 0x24
 800c274:	e767      	b.n	800c146 <_svfiprintf_r+0x4e>
 800c276:	fb0c 3202 	mla	r2, ip, r2, r3
 800c27a:	460c      	mov	r4, r1
 800c27c:	2001      	movs	r0, #1
 800c27e:	e7a5      	b.n	800c1cc <_svfiprintf_r+0xd4>
 800c280:	2300      	movs	r3, #0
 800c282:	3401      	adds	r4, #1
 800c284:	9305      	str	r3, [sp, #20]
 800c286:	4619      	mov	r1, r3
 800c288:	f04f 0c0a 	mov.w	ip, #10
 800c28c:	4620      	mov	r0, r4
 800c28e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c292:	3a30      	subs	r2, #48	; 0x30
 800c294:	2a09      	cmp	r2, #9
 800c296:	d903      	bls.n	800c2a0 <_svfiprintf_r+0x1a8>
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d0c5      	beq.n	800c228 <_svfiprintf_r+0x130>
 800c29c:	9105      	str	r1, [sp, #20]
 800c29e:	e7c3      	b.n	800c228 <_svfiprintf_r+0x130>
 800c2a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800c2a4:	4604      	mov	r4, r0
 800c2a6:	2301      	movs	r3, #1
 800c2a8:	e7f0      	b.n	800c28c <_svfiprintf_r+0x194>
 800c2aa:	ab03      	add	r3, sp, #12
 800c2ac:	9300      	str	r3, [sp, #0]
 800c2ae:	462a      	mov	r2, r5
 800c2b0:	4b0f      	ldr	r3, [pc, #60]	; (800c2f0 <_svfiprintf_r+0x1f8>)
 800c2b2:	a904      	add	r1, sp, #16
 800c2b4:	4638      	mov	r0, r7
 800c2b6:	f3af 8000 	nop.w
 800c2ba:	1c42      	adds	r2, r0, #1
 800c2bc:	4606      	mov	r6, r0
 800c2be:	d1d6      	bne.n	800c26e <_svfiprintf_r+0x176>
 800c2c0:	89ab      	ldrh	r3, [r5, #12]
 800c2c2:	065b      	lsls	r3, r3, #25
 800c2c4:	f53f af2c 	bmi.w	800c120 <_svfiprintf_r+0x28>
 800c2c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c2ca:	b01d      	add	sp, #116	; 0x74
 800c2cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2d0:	ab03      	add	r3, sp, #12
 800c2d2:	9300      	str	r3, [sp, #0]
 800c2d4:	462a      	mov	r2, r5
 800c2d6:	4b06      	ldr	r3, [pc, #24]	; (800c2f0 <_svfiprintf_r+0x1f8>)
 800c2d8:	a904      	add	r1, sp, #16
 800c2da:	4638      	mov	r0, r7
 800c2dc:	f000 f87a 	bl	800c3d4 <_printf_i>
 800c2e0:	e7eb      	b.n	800c2ba <_svfiprintf_r+0x1c2>
 800c2e2:	bf00      	nop
 800c2e4:	0800cc08 	.word	0x0800cc08
 800c2e8:	0800cc12 	.word	0x0800cc12
 800c2ec:	00000000 	.word	0x00000000
 800c2f0:	0800c041 	.word	0x0800c041
 800c2f4:	0800cc0e 	.word	0x0800cc0e

0800c2f8 <_printf_common>:
 800c2f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2fc:	4616      	mov	r6, r2
 800c2fe:	4699      	mov	r9, r3
 800c300:	688a      	ldr	r2, [r1, #8]
 800c302:	690b      	ldr	r3, [r1, #16]
 800c304:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c308:	4293      	cmp	r3, r2
 800c30a:	bfb8      	it	lt
 800c30c:	4613      	movlt	r3, r2
 800c30e:	6033      	str	r3, [r6, #0]
 800c310:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c314:	4607      	mov	r7, r0
 800c316:	460c      	mov	r4, r1
 800c318:	b10a      	cbz	r2, 800c31e <_printf_common+0x26>
 800c31a:	3301      	adds	r3, #1
 800c31c:	6033      	str	r3, [r6, #0]
 800c31e:	6823      	ldr	r3, [r4, #0]
 800c320:	0699      	lsls	r1, r3, #26
 800c322:	bf42      	ittt	mi
 800c324:	6833      	ldrmi	r3, [r6, #0]
 800c326:	3302      	addmi	r3, #2
 800c328:	6033      	strmi	r3, [r6, #0]
 800c32a:	6825      	ldr	r5, [r4, #0]
 800c32c:	f015 0506 	ands.w	r5, r5, #6
 800c330:	d106      	bne.n	800c340 <_printf_common+0x48>
 800c332:	f104 0a19 	add.w	sl, r4, #25
 800c336:	68e3      	ldr	r3, [r4, #12]
 800c338:	6832      	ldr	r2, [r6, #0]
 800c33a:	1a9b      	subs	r3, r3, r2
 800c33c:	42ab      	cmp	r3, r5
 800c33e:	dc26      	bgt.n	800c38e <_printf_common+0x96>
 800c340:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c344:	1e13      	subs	r3, r2, #0
 800c346:	6822      	ldr	r2, [r4, #0]
 800c348:	bf18      	it	ne
 800c34a:	2301      	movne	r3, #1
 800c34c:	0692      	lsls	r2, r2, #26
 800c34e:	d42b      	bmi.n	800c3a8 <_printf_common+0xb0>
 800c350:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c354:	4649      	mov	r1, r9
 800c356:	4638      	mov	r0, r7
 800c358:	47c0      	blx	r8
 800c35a:	3001      	adds	r0, #1
 800c35c:	d01e      	beq.n	800c39c <_printf_common+0xa4>
 800c35e:	6823      	ldr	r3, [r4, #0]
 800c360:	68e5      	ldr	r5, [r4, #12]
 800c362:	6832      	ldr	r2, [r6, #0]
 800c364:	f003 0306 	and.w	r3, r3, #6
 800c368:	2b04      	cmp	r3, #4
 800c36a:	bf08      	it	eq
 800c36c:	1aad      	subeq	r5, r5, r2
 800c36e:	68a3      	ldr	r3, [r4, #8]
 800c370:	6922      	ldr	r2, [r4, #16]
 800c372:	bf0c      	ite	eq
 800c374:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c378:	2500      	movne	r5, #0
 800c37a:	4293      	cmp	r3, r2
 800c37c:	bfc4      	itt	gt
 800c37e:	1a9b      	subgt	r3, r3, r2
 800c380:	18ed      	addgt	r5, r5, r3
 800c382:	2600      	movs	r6, #0
 800c384:	341a      	adds	r4, #26
 800c386:	42b5      	cmp	r5, r6
 800c388:	d11a      	bne.n	800c3c0 <_printf_common+0xc8>
 800c38a:	2000      	movs	r0, #0
 800c38c:	e008      	b.n	800c3a0 <_printf_common+0xa8>
 800c38e:	2301      	movs	r3, #1
 800c390:	4652      	mov	r2, sl
 800c392:	4649      	mov	r1, r9
 800c394:	4638      	mov	r0, r7
 800c396:	47c0      	blx	r8
 800c398:	3001      	adds	r0, #1
 800c39a:	d103      	bne.n	800c3a4 <_printf_common+0xac>
 800c39c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c3a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3a4:	3501      	adds	r5, #1
 800c3a6:	e7c6      	b.n	800c336 <_printf_common+0x3e>
 800c3a8:	18e1      	adds	r1, r4, r3
 800c3aa:	1c5a      	adds	r2, r3, #1
 800c3ac:	2030      	movs	r0, #48	; 0x30
 800c3ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c3b2:	4422      	add	r2, r4
 800c3b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c3b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c3bc:	3302      	adds	r3, #2
 800c3be:	e7c7      	b.n	800c350 <_printf_common+0x58>
 800c3c0:	2301      	movs	r3, #1
 800c3c2:	4622      	mov	r2, r4
 800c3c4:	4649      	mov	r1, r9
 800c3c6:	4638      	mov	r0, r7
 800c3c8:	47c0      	blx	r8
 800c3ca:	3001      	adds	r0, #1
 800c3cc:	d0e6      	beq.n	800c39c <_printf_common+0xa4>
 800c3ce:	3601      	adds	r6, #1
 800c3d0:	e7d9      	b.n	800c386 <_printf_common+0x8e>
	...

0800c3d4 <_printf_i>:
 800c3d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3d8:	460c      	mov	r4, r1
 800c3da:	4691      	mov	r9, r2
 800c3dc:	7e27      	ldrb	r7, [r4, #24]
 800c3de:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c3e0:	2f78      	cmp	r7, #120	; 0x78
 800c3e2:	4680      	mov	r8, r0
 800c3e4:	469a      	mov	sl, r3
 800c3e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c3ea:	d807      	bhi.n	800c3fc <_printf_i+0x28>
 800c3ec:	2f62      	cmp	r7, #98	; 0x62
 800c3ee:	d80a      	bhi.n	800c406 <_printf_i+0x32>
 800c3f0:	2f00      	cmp	r7, #0
 800c3f2:	f000 80d8 	beq.w	800c5a6 <_printf_i+0x1d2>
 800c3f6:	2f58      	cmp	r7, #88	; 0x58
 800c3f8:	f000 80a3 	beq.w	800c542 <_printf_i+0x16e>
 800c3fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c400:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c404:	e03a      	b.n	800c47c <_printf_i+0xa8>
 800c406:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c40a:	2b15      	cmp	r3, #21
 800c40c:	d8f6      	bhi.n	800c3fc <_printf_i+0x28>
 800c40e:	a001      	add	r0, pc, #4	; (adr r0, 800c414 <_printf_i+0x40>)
 800c410:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800c414:	0800c46d 	.word	0x0800c46d
 800c418:	0800c481 	.word	0x0800c481
 800c41c:	0800c3fd 	.word	0x0800c3fd
 800c420:	0800c3fd 	.word	0x0800c3fd
 800c424:	0800c3fd 	.word	0x0800c3fd
 800c428:	0800c3fd 	.word	0x0800c3fd
 800c42c:	0800c481 	.word	0x0800c481
 800c430:	0800c3fd 	.word	0x0800c3fd
 800c434:	0800c3fd 	.word	0x0800c3fd
 800c438:	0800c3fd 	.word	0x0800c3fd
 800c43c:	0800c3fd 	.word	0x0800c3fd
 800c440:	0800c58d 	.word	0x0800c58d
 800c444:	0800c4b1 	.word	0x0800c4b1
 800c448:	0800c56f 	.word	0x0800c56f
 800c44c:	0800c3fd 	.word	0x0800c3fd
 800c450:	0800c3fd 	.word	0x0800c3fd
 800c454:	0800c5af 	.word	0x0800c5af
 800c458:	0800c3fd 	.word	0x0800c3fd
 800c45c:	0800c4b1 	.word	0x0800c4b1
 800c460:	0800c3fd 	.word	0x0800c3fd
 800c464:	0800c3fd 	.word	0x0800c3fd
 800c468:	0800c577 	.word	0x0800c577
 800c46c:	680b      	ldr	r3, [r1, #0]
 800c46e:	1d1a      	adds	r2, r3, #4
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	600a      	str	r2, [r1, #0]
 800c474:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c478:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c47c:	2301      	movs	r3, #1
 800c47e:	e0a3      	b.n	800c5c8 <_printf_i+0x1f4>
 800c480:	6825      	ldr	r5, [r4, #0]
 800c482:	6808      	ldr	r0, [r1, #0]
 800c484:	062e      	lsls	r6, r5, #24
 800c486:	f100 0304 	add.w	r3, r0, #4
 800c48a:	d50a      	bpl.n	800c4a2 <_printf_i+0xce>
 800c48c:	6805      	ldr	r5, [r0, #0]
 800c48e:	600b      	str	r3, [r1, #0]
 800c490:	2d00      	cmp	r5, #0
 800c492:	da03      	bge.n	800c49c <_printf_i+0xc8>
 800c494:	232d      	movs	r3, #45	; 0x2d
 800c496:	426d      	negs	r5, r5
 800c498:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c49c:	485e      	ldr	r0, [pc, #376]	; (800c618 <_printf_i+0x244>)
 800c49e:	230a      	movs	r3, #10
 800c4a0:	e019      	b.n	800c4d6 <_printf_i+0x102>
 800c4a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 800c4a6:	6805      	ldr	r5, [r0, #0]
 800c4a8:	600b      	str	r3, [r1, #0]
 800c4aa:	bf18      	it	ne
 800c4ac:	b22d      	sxthne	r5, r5
 800c4ae:	e7ef      	b.n	800c490 <_printf_i+0xbc>
 800c4b0:	680b      	ldr	r3, [r1, #0]
 800c4b2:	6825      	ldr	r5, [r4, #0]
 800c4b4:	1d18      	adds	r0, r3, #4
 800c4b6:	6008      	str	r0, [r1, #0]
 800c4b8:	0628      	lsls	r0, r5, #24
 800c4ba:	d501      	bpl.n	800c4c0 <_printf_i+0xec>
 800c4bc:	681d      	ldr	r5, [r3, #0]
 800c4be:	e002      	b.n	800c4c6 <_printf_i+0xf2>
 800c4c0:	0669      	lsls	r1, r5, #25
 800c4c2:	d5fb      	bpl.n	800c4bc <_printf_i+0xe8>
 800c4c4:	881d      	ldrh	r5, [r3, #0]
 800c4c6:	4854      	ldr	r0, [pc, #336]	; (800c618 <_printf_i+0x244>)
 800c4c8:	2f6f      	cmp	r7, #111	; 0x6f
 800c4ca:	bf0c      	ite	eq
 800c4cc:	2308      	moveq	r3, #8
 800c4ce:	230a      	movne	r3, #10
 800c4d0:	2100      	movs	r1, #0
 800c4d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c4d6:	6866      	ldr	r6, [r4, #4]
 800c4d8:	60a6      	str	r6, [r4, #8]
 800c4da:	2e00      	cmp	r6, #0
 800c4dc:	bfa2      	ittt	ge
 800c4de:	6821      	ldrge	r1, [r4, #0]
 800c4e0:	f021 0104 	bicge.w	r1, r1, #4
 800c4e4:	6021      	strge	r1, [r4, #0]
 800c4e6:	b90d      	cbnz	r5, 800c4ec <_printf_i+0x118>
 800c4e8:	2e00      	cmp	r6, #0
 800c4ea:	d04d      	beq.n	800c588 <_printf_i+0x1b4>
 800c4ec:	4616      	mov	r6, r2
 800c4ee:	fbb5 f1f3 	udiv	r1, r5, r3
 800c4f2:	fb03 5711 	mls	r7, r3, r1, r5
 800c4f6:	5dc7      	ldrb	r7, [r0, r7]
 800c4f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c4fc:	462f      	mov	r7, r5
 800c4fe:	42bb      	cmp	r3, r7
 800c500:	460d      	mov	r5, r1
 800c502:	d9f4      	bls.n	800c4ee <_printf_i+0x11a>
 800c504:	2b08      	cmp	r3, #8
 800c506:	d10b      	bne.n	800c520 <_printf_i+0x14c>
 800c508:	6823      	ldr	r3, [r4, #0]
 800c50a:	07df      	lsls	r7, r3, #31
 800c50c:	d508      	bpl.n	800c520 <_printf_i+0x14c>
 800c50e:	6923      	ldr	r3, [r4, #16]
 800c510:	6861      	ldr	r1, [r4, #4]
 800c512:	4299      	cmp	r1, r3
 800c514:	bfde      	ittt	le
 800c516:	2330      	movle	r3, #48	; 0x30
 800c518:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c51c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800c520:	1b92      	subs	r2, r2, r6
 800c522:	6122      	str	r2, [r4, #16]
 800c524:	f8cd a000 	str.w	sl, [sp]
 800c528:	464b      	mov	r3, r9
 800c52a:	aa03      	add	r2, sp, #12
 800c52c:	4621      	mov	r1, r4
 800c52e:	4640      	mov	r0, r8
 800c530:	f7ff fee2 	bl	800c2f8 <_printf_common>
 800c534:	3001      	adds	r0, #1
 800c536:	d14c      	bne.n	800c5d2 <_printf_i+0x1fe>
 800c538:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c53c:	b004      	add	sp, #16
 800c53e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c542:	4835      	ldr	r0, [pc, #212]	; (800c618 <_printf_i+0x244>)
 800c544:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c548:	6823      	ldr	r3, [r4, #0]
 800c54a:	680e      	ldr	r6, [r1, #0]
 800c54c:	061f      	lsls	r7, r3, #24
 800c54e:	f856 5b04 	ldr.w	r5, [r6], #4
 800c552:	600e      	str	r6, [r1, #0]
 800c554:	d514      	bpl.n	800c580 <_printf_i+0x1ac>
 800c556:	07d9      	lsls	r1, r3, #31
 800c558:	bf44      	itt	mi
 800c55a:	f043 0320 	orrmi.w	r3, r3, #32
 800c55e:	6023      	strmi	r3, [r4, #0]
 800c560:	b91d      	cbnz	r5, 800c56a <_printf_i+0x196>
 800c562:	6823      	ldr	r3, [r4, #0]
 800c564:	f023 0320 	bic.w	r3, r3, #32
 800c568:	6023      	str	r3, [r4, #0]
 800c56a:	2310      	movs	r3, #16
 800c56c:	e7b0      	b.n	800c4d0 <_printf_i+0xfc>
 800c56e:	6823      	ldr	r3, [r4, #0]
 800c570:	f043 0320 	orr.w	r3, r3, #32
 800c574:	6023      	str	r3, [r4, #0]
 800c576:	2378      	movs	r3, #120	; 0x78
 800c578:	4828      	ldr	r0, [pc, #160]	; (800c61c <_printf_i+0x248>)
 800c57a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c57e:	e7e3      	b.n	800c548 <_printf_i+0x174>
 800c580:	065e      	lsls	r6, r3, #25
 800c582:	bf48      	it	mi
 800c584:	b2ad      	uxthmi	r5, r5
 800c586:	e7e6      	b.n	800c556 <_printf_i+0x182>
 800c588:	4616      	mov	r6, r2
 800c58a:	e7bb      	b.n	800c504 <_printf_i+0x130>
 800c58c:	680b      	ldr	r3, [r1, #0]
 800c58e:	6826      	ldr	r6, [r4, #0]
 800c590:	6960      	ldr	r0, [r4, #20]
 800c592:	1d1d      	adds	r5, r3, #4
 800c594:	600d      	str	r5, [r1, #0]
 800c596:	0635      	lsls	r5, r6, #24
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	d501      	bpl.n	800c5a0 <_printf_i+0x1cc>
 800c59c:	6018      	str	r0, [r3, #0]
 800c59e:	e002      	b.n	800c5a6 <_printf_i+0x1d2>
 800c5a0:	0671      	lsls	r1, r6, #25
 800c5a2:	d5fb      	bpl.n	800c59c <_printf_i+0x1c8>
 800c5a4:	8018      	strh	r0, [r3, #0]
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	6123      	str	r3, [r4, #16]
 800c5aa:	4616      	mov	r6, r2
 800c5ac:	e7ba      	b.n	800c524 <_printf_i+0x150>
 800c5ae:	680b      	ldr	r3, [r1, #0]
 800c5b0:	1d1a      	adds	r2, r3, #4
 800c5b2:	600a      	str	r2, [r1, #0]
 800c5b4:	681e      	ldr	r6, [r3, #0]
 800c5b6:	6862      	ldr	r2, [r4, #4]
 800c5b8:	2100      	movs	r1, #0
 800c5ba:	4630      	mov	r0, r6
 800c5bc:	f7f3 fe18 	bl	80001f0 <memchr>
 800c5c0:	b108      	cbz	r0, 800c5c6 <_printf_i+0x1f2>
 800c5c2:	1b80      	subs	r0, r0, r6
 800c5c4:	6060      	str	r0, [r4, #4]
 800c5c6:	6863      	ldr	r3, [r4, #4]
 800c5c8:	6123      	str	r3, [r4, #16]
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5d0:	e7a8      	b.n	800c524 <_printf_i+0x150>
 800c5d2:	6923      	ldr	r3, [r4, #16]
 800c5d4:	4632      	mov	r2, r6
 800c5d6:	4649      	mov	r1, r9
 800c5d8:	4640      	mov	r0, r8
 800c5da:	47d0      	blx	sl
 800c5dc:	3001      	adds	r0, #1
 800c5de:	d0ab      	beq.n	800c538 <_printf_i+0x164>
 800c5e0:	6823      	ldr	r3, [r4, #0]
 800c5e2:	079b      	lsls	r3, r3, #30
 800c5e4:	d413      	bmi.n	800c60e <_printf_i+0x23a>
 800c5e6:	68e0      	ldr	r0, [r4, #12]
 800c5e8:	9b03      	ldr	r3, [sp, #12]
 800c5ea:	4298      	cmp	r0, r3
 800c5ec:	bfb8      	it	lt
 800c5ee:	4618      	movlt	r0, r3
 800c5f0:	e7a4      	b.n	800c53c <_printf_i+0x168>
 800c5f2:	2301      	movs	r3, #1
 800c5f4:	4632      	mov	r2, r6
 800c5f6:	4649      	mov	r1, r9
 800c5f8:	4640      	mov	r0, r8
 800c5fa:	47d0      	blx	sl
 800c5fc:	3001      	adds	r0, #1
 800c5fe:	d09b      	beq.n	800c538 <_printf_i+0x164>
 800c600:	3501      	adds	r5, #1
 800c602:	68e3      	ldr	r3, [r4, #12]
 800c604:	9903      	ldr	r1, [sp, #12]
 800c606:	1a5b      	subs	r3, r3, r1
 800c608:	42ab      	cmp	r3, r5
 800c60a:	dcf2      	bgt.n	800c5f2 <_printf_i+0x21e>
 800c60c:	e7eb      	b.n	800c5e6 <_printf_i+0x212>
 800c60e:	2500      	movs	r5, #0
 800c610:	f104 0619 	add.w	r6, r4, #25
 800c614:	e7f5      	b.n	800c602 <_printf_i+0x22e>
 800c616:	bf00      	nop
 800c618:	0800cc19 	.word	0x0800cc19
 800c61c:	0800cc2a 	.word	0x0800cc2a

0800c620 <memmove>:
 800c620:	4288      	cmp	r0, r1
 800c622:	b510      	push	{r4, lr}
 800c624:	eb01 0402 	add.w	r4, r1, r2
 800c628:	d902      	bls.n	800c630 <memmove+0x10>
 800c62a:	4284      	cmp	r4, r0
 800c62c:	4623      	mov	r3, r4
 800c62e:	d807      	bhi.n	800c640 <memmove+0x20>
 800c630:	1e43      	subs	r3, r0, #1
 800c632:	42a1      	cmp	r1, r4
 800c634:	d008      	beq.n	800c648 <memmove+0x28>
 800c636:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c63a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c63e:	e7f8      	b.n	800c632 <memmove+0x12>
 800c640:	4402      	add	r2, r0
 800c642:	4601      	mov	r1, r0
 800c644:	428a      	cmp	r2, r1
 800c646:	d100      	bne.n	800c64a <memmove+0x2a>
 800c648:	bd10      	pop	{r4, pc}
 800c64a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c64e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c652:	e7f7      	b.n	800c644 <memmove+0x24>

0800c654 <_realloc_r>:
 800c654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c656:	4607      	mov	r7, r0
 800c658:	4614      	mov	r4, r2
 800c65a:	460e      	mov	r6, r1
 800c65c:	b921      	cbnz	r1, 800c668 <_realloc_r+0x14>
 800c65e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c662:	4611      	mov	r1, r2
 800c664:	f7ff bb9c 	b.w	800bda0 <_malloc_r>
 800c668:	b922      	cbnz	r2, 800c674 <_realloc_r+0x20>
 800c66a:	f7ff fc99 	bl	800bfa0 <_free_r>
 800c66e:	4625      	mov	r5, r4
 800c670:	4628      	mov	r0, r5
 800c672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c674:	f000 f814 	bl	800c6a0 <_malloc_usable_size_r>
 800c678:	42a0      	cmp	r0, r4
 800c67a:	d20f      	bcs.n	800c69c <_realloc_r+0x48>
 800c67c:	4621      	mov	r1, r4
 800c67e:	4638      	mov	r0, r7
 800c680:	f7ff fb8e 	bl	800bda0 <_malloc_r>
 800c684:	4605      	mov	r5, r0
 800c686:	2800      	cmp	r0, #0
 800c688:	d0f2      	beq.n	800c670 <_realloc_r+0x1c>
 800c68a:	4631      	mov	r1, r6
 800c68c:	4622      	mov	r2, r4
 800c68e:	f7ff fb71 	bl	800bd74 <memcpy>
 800c692:	4631      	mov	r1, r6
 800c694:	4638      	mov	r0, r7
 800c696:	f7ff fc83 	bl	800bfa0 <_free_r>
 800c69a:	e7e9      	b.n	800c670 <_realloc_r+0x1c>
 800c69c:	4635      	mov	r5, r6
 800c69e:	e7e7      	b.n	800c670 <_realloc_r+0x1c>

0800c6a0 <_malloc_usable_size_r>:
 800c6a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c6a4:	1f18      	subs	r0, r3, #4
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	bfbc      	itt	lt
 800c6aa:	580b      	ldrlt	r3, [r1, r0]
 800c6ac:	18c0      	addlt	r0, r0, r3
 800c6ae:	4770      	bx	lr

0800c6b0 <_init>:
 800c6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6b2:	bf00      	nop
 800c6b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6b6:	bc08      	pop	{r3}
 800c6b8:	469e      	mov	lr, r3
 800c6ba:	4770      	bx	lr

0800c6bc <_fini>:
 800c6bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6be:	bf00      	nop
 800c6c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6c2:	bc08      	pop	{r3}
 800c6c4:	469e      	mov	lr, r3
 800c6c6:	4770      	bx	lr
