{"sha": "8c48eecd19891b9685c47e4a0852530ff861146e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGM0OGVlY2QxOTg5MWI5Njg1YzQ3ZTRhMDg1MjUzMGZmODYxMTQ2ZQ==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2013-09-06T13:58:09Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2013-09-06T13:58:09Z"}, "message": "[AArch64, ARM] Introduce \"mrs\" type attribute.\n\ngcc/\n\t* config/arm/types.md (type): Add \"mrs\" type.\n\t* config/aarch64/aarch64.md\n\t(aarch64_load_tp_hard): Make type \"mrs\".\n\t* config/arm/arm.md\n\t(load_tp_hard): Make type \"mrs\".\n\t* config/arm/cortex-a15.md: Update with new attributes.\n\t* config/arm/cortex-a5.md: Update with new attributes.\n\t* config/arm/cortex-a53.md: Update with new attributes.\n\t* config/arm/cortex-a7.md: Update with new attributes.\n\t* config/arm/cortex-a8.md: Update with new attributes.\n\t* config/arm/cortex-a9.md: Update with new attributes.\n\t* config/arm/cortex-m4.md: Update with new attributes.\n\t* config/arm/cortex-r4.md: Update with new attributes.\n\t* config/arm/fa526.md: Update with new attributes.\n\t* config/arm/fa606te.md: Update with new attributes.\n\t* config/arm/fa626te.md: Update with new attributes.\n\t* config/arm/fa726te.md: Update with new attributes.\n\nFrom-SVN: r202333", "tree": {"sha": "831e340102802b0e65787aba98be9aacec8e588b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/831e340102802b0e65787aba98be9aacec8e588b"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8c48eecd19891b9685c47e4a0852530ff861146e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8c48eecd19891b9685c47e4a0852530ff861146e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8c48eecd19891b9685c47e4a0852530ff861146e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8c48eecd19891b9685c47e4a0852530ff861146e/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "9ea187a578e57ae67cd7199d435377106fce797a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9ea187a578e57ae67cd7199d435377106fce797a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9ea187a578e57ae67cd7199d435377106fce797a"}], "stats": {"total": 51, "additions": 37, "deletions": 14}, "files": [{"sha": "ebb09f23482d13d7c5e5d77e0493007073ab9e96", "filename": "gcc/ChangeLog", "status": "modified", "additions": 20, "deletions": 0, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -1,3 +1,23 @@\n+2013-09-06  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* config/arm/types.md (type): Add \"mrs\" type.\n+\t* config/aarch64/aarch64.md\n+\t(aarch64_load_tp_hard): Make type \"mrs\".\n+\t* config/arm/arm.md\n+\t(load_tp_hard): Make type \"mrs\".\n+\t* config/arm/cortex-a15.md: Update with new attributes.\n+\t* config/arm/cortex-a5.md: Update with new attributes.\n+\t* config/arm/cortex-a53.md: Update with new attributes.\n+\t* config/arm/cortex-a7.md: Update with new attributes.\n+\t* config/arm/cortex-a8.md: Update with new attributes.\n+\t* config/arm/cortex-a9.md: Update with new attributes.\n+\t* config/arm/cortex-m4.md: Update with new attributes.\n+\t* config/arm/cortex-r4.md: Update with new attributes.\n+\t* config/arm/fa526.md: Update with new attributes.\n+\t* config/arm/fa606te.md: Update with new attributes.\n+\t* config/arm/fa626te.md: Update with new attributes.\n+\t* config/arm/fa726te.md: Update with new attributes.\n+\n 2013-09-06  James Greenhalgh  <james.greenhalgh@arm.com>\n \n \t* config/aarch64/aarch64.md"}, {"sha": "5aa127bcb47912f1986007d4491b865555e92c23", "filename": "gcc/config/aarch64/aarch64.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Faarch64%2Faarch64.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Faarch64%2Faarch64.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -4134,7 +4134,7 @@\n   \"\"\n   \"mrs\\\\t%0, tpidr_el0\"\n   [(set_attr \"v8type\" \"mrs\")\n-   (set_attr \"type\" \"mov_reg\")\n+   (set_attr \"type\" \"mrs\")\n    (set_attr \"mode\" \"DI\")]\n )\n "}, {"sha": "8a482b570ec039aad888d7d7d902b48f7e453abc", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -12453,7 +12453,7 @@\n   \"TARGET_HARD_TP\"\n   \"mrc%?\\\\tp15, 0, %0, c13, c0, 3\\\\t@ load_tp_hard\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"type\" \"mov_reg\")]\n+   (set_attr \"type\" \"mrs\")]\n )\n \n ;; Doesn't clobber R1-R3.  Must use r0 for the first operand."}, {"sha": "ccad62076089b5e095f472fdbf298ba7226ae4ec", "filename": "gcc/config/arm/cortex-a15.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-a15.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-a15.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a15.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -68,7 +68,7 @@\n                         shift_imm,shift_reg,\\\n                         mov_imm,mov_reg,\\\n                         mvn_imm,mvn_reg,\\\n-                        multiple,no_insn\"))\n+                        mrs,multiple,no_insn\"))\n   \"ca15_issue1,(ca15_sx1,ca15_sx1_alu)|(ca15_sx2,ca15_sx2_alu)\")\n \n ;; ALU ops with immediate shift"}, {"sha": "22e0a08f38e7620cef745d28c5373e2daf957f7d", "filename": "gcc/config/arm/cortex-a5.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-a5.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-a5.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a5.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -64,7 +64,7 @@\n                         adr,bfm,rev,\\\n                         shift_imm,shift_reg,\\\n                         mov_imm,mov_reg,mvn_imm,mvn_reg,\\\n-                        multiple,no_insn\"))\n+                        mrs,multiple,no_insn\"))\n   \"cortex_a5_ex1\")\n \n (define_insn_reservation \"cortex_a5_alu_shift\" 2"}, {"sha": "48d0d03853f147d2d7cc15c1208304617b9c1ec4", "filename": "gcc/config/arm/cortex-a53.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-a53.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-a53.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a53.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -73,7 +73,7 @@\n                         adr,bfm,csel,rev,\\\n                         shift_imm,shift_reg,\\\n                         mov_imm,mov_reg,mvn_imm,mvn_reg,\\\n-                        multiple,no_insn\"))\n+                        mrs,multiple,no_insn\"))\n   \"cortex_a53_slot_any\")\n \n (define_insn_reservation \"cortex_a53_alu_shift\" 2"}, {"sha": "a72a88d90af1c5491115ee84af47ec6d4f593535", "filename": "gcc/config/arm/cortex-a7.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-a7.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-a7.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a7.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -110,7 +110,7 @@\n                         logic_shift_reg,logics_shift_reg,\\\n                         mov_shift,mov_shift_reg,\\\n                         mvn_shift,mvn_shift_reg,\\\n-                        multiple,no_insn\"))\n+                        mrs,multiple,no_insn\"))\n   \"cortex_a7_ex1\")\n \n ;; Forwarding path for unshifted operands."}, {"sha": "1eade5e124400e9241ae1909f417f3030d8b939f", "filename": "gcc/config/arm/cortex-a8.md", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-a8.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-a8.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a8.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -111,7 +111,8 @@\n (define_insn_reservation \"cortex_a8_mov\" 1\n   (and (eq_attr \"tune\" \"cortexa8\")\n        (eq_attr \"type\" \"mov_imm,mov_reg,mov_shift,mov_shift_reg,\\\n-                        mvn_imm,mvn_reg,mvn_shift,mvn_shift_reg\"))\n+                        mvn_imm,mvn_reg,mvn_shift,mvn_shift_reg,\\\n+                        mrs\"))\n   \"cortex_a8_default\")\n \n ;; Exceptions to the default latencies for data processing instructions."}, {"sha": "7c62d8489aeb08c5da9b0a008421a90c70ba5172", "filename": "gcc/config/arm/cortex-a9.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-a9.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-a9.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a9.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -87,7 +87,7 @@ cortex_a9_p1_e2 + cortex_a9_p0_e1 + cortex_a9_p1_e1\")\n                         shift_imm,shift_reg,\\\n                         mov_imm,mov_reg,mvn_imm,mvn_reg,\\\n                         mov_shift_reg,mov_shift,\\\n-                        multiple,no_insn\"))\n+                        mrs,multiple,no_insn\"))\n   \"cortex_a9_p0_default|cortex_a9_p1_default\")\n \n ;; An instruction using the shifter will go down E1."}, {"sha": "9ae4cc3143b3c96612b0ab886031362feabfbc19", "filename": "gcc/config/arm/cortex-m4.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-m4.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-m4.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-m4.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -42,7 +42,7 @@\n                              logic_shift_reg,logics_shift_reg,\\\n                              mov_imm,mov_reg,mov_shift,mov_shift_reg,\\\n                              mvn_imm,mvn_reg,mvn_shift,mvn_shift_reg,\\\n-                             multiple,no_insn\")\n+                             mrs,multiple,no_insn\")\n \t    (ior (eq_attr \"mul32\" \"yes\")\n \t\t (eq_attr \"mul64\" \"yes\"))))\n   \"cortex_m4_ex\")"}, {"sha": "7a3ceeb15d7208c20b8dc8b791f62426afa49907", "filename": "gcc/config/arm/cortex-r4.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-r4.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Fcortex-r4.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-r4.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -102,7 +102,7 @@\n        (eq_attr \"type\" \"alu_shift_reg,alus_shift_reg,\\\n                        logic_shift_reg,logics_shift_reg,\\\n                        mov_shift_reg,mvn_shift_reg,\\\n-                       multiple,no_insn\"))\n+                       mrs,multiple,no_insn\"))\n   \"cortex_r4_alu_shift_reg\")\n \n ;; An ALU instruction followed by an ALU instruction with no early dep."}, {"sha": "401abd3c0a03d516d1c8baf67bde768882050e28", "filename": "gcc/config/arm/fa526.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Ffa526.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Ffa526.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Ffa526.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -68,7 +68,7 @@\n                        adr,bfm,rev,\\\n                        shift_imm,shift_reg,\\\n                        mov_imm,mov_reg,mvn_imm,mvn_reg,\\\n-                       multiple,no_insn\"))\n+                       mrs,multiple,no_insn\"))\n  \"fa526_core\")\n \n (define_insn_reservation \"526_alu_shift_op\" 2"}, {"sha": "88347bc2d96c10fdace2f69caea1d2c2a6729875", "filename": "gcc/config/arm/fa606te.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Ffa606te.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Ffa606te.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Ffa606te.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -73,7 +73,7 @@\n                        logic_shift_reg,logics_shift_reg,\\\n                        mov_imm,mov_reg,mov_shift,mov_shift_reg,\\\n                        mvn_imm,mvn_reg,mvn_shift,mvn_shift_reg,\\\n-                       multiple,no_insn\"))\n+                       mrs,multiple,no_insn\"))\n  \"fa606te_core\")\n \n ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;"}, {"sha": "e6790a2121593f3a0ab08bb41c2506712be4e001", "filename": "gcc/config/arm/fa626te.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Ffa626te.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Ffa626te.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Ffa626te.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -74,7 +74,7 @@\n                        adr,bfm,rev,\\\n                        shift_imm,shift_reg,\\\n                        mov_imm,mov_reg,mvn_imm,mvn_reg,\\\n-                       multiple,no_insn\"))\n+                       mrs,multiple,no_insn\"))\n  \"fa626te_core\")\n \n (define_insn_reservation \"626te_alu_shift_op\" 2"}, {"sha": "d0a03981eec7fab412ed581f80f5803bd2e711a3", "filename": "gcc/config/arm/fa726te.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Ffa726te.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Ffa726te.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Ffa726te.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -91,7 +91,7 @@\n                        adc_imm,adcs_imm,adc_reg,adcs_reg,\\\n                        adr,bfm,rev,\\\n                        shift_imm,shift_reg,\\\n-                       multiple,no_insn\"))\n+                       mrs,multiple,no_insn\"))\n   \"fa726te_issue+(fa726te_alu0_pipe|fa726te_alu1_pipe)\")\n \n ;; ALU operations with a shift-by-register operand."}, {"sha": "7a96438fd48d5e52dda4508ed637695c8290f492", "filename": "gcc/config/arm/types.md", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Ftypes.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8c48eecd19891b9685c47e4a0852530ff861146e/gcc%2Fconfig%2Farm%2Ftypes.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Ftypes.md?ref=8c48eecd19891b9685c47e4a0852530ff861146e", "patch": "@@ -106,6 +106,7 @@\n ;                    register.  This includes MOVW, but not MOVT.\n ; mov_shift          simple MOV instruction, shifted operand by a constant.\n ; mov_shift_reg      simple MOV instruction, shifted operand by a register.\n+; mrs                system/special/co-processor register move.\n ; mul                integer multiply.\n ; muls               integer multiply, flag setting.\n ; multiple           more than one instruction, candidate for future\n@@ -372,6 +373,7 @@\n   mov_reg,\\\n   mov_shift,\\\n   mov_shift_reg,\\\n+  mrs,\\\n   mul,\\\n   muls,\\\n   multiple,\\"}]}