#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5a379b09b7b0 .scope module, "BidBusDriver" "BidBusDriver" 2 113;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_dir";
    .port_info 2 /INOUT 8 "io_a";
    .port_info 3 /INOUT 8 "io_b";
P_0x5a379b08e990 .param/l "BusWidth" 0 2 114, +C4<00000000000000000000000000001000>;
P_0x5a379b08e9d0 .param/l "Delay" 0 2 115, +C4<00000000000000000000000000000101>;
o0x7a196eaef138 .functor BUFZ 1, C4<z>; HiZ drive
o0x7a196eaef108 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5a379b0be880 .functor OR 1, o0x7a196eaef138, o0x7a196eaef108, C4<0>, C4<0>;
L_0x5a379b0beda0 .functor OR 1, o0x7a196eaef138, L_0x5a379b0bec80, C4<0>, C4<0>;
v0x5a379b06a140_0 .net *"_ivl_1", 0 0, L_0x5a379b0be880;  1 drivers
o0x7a196eaef048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a379b09aaa0_0 name=_ivl_10
o0x7a196eaef078 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a379b099690_0 name=_ivl_2
v0x5a379b0983e0_0 .net *"_ivl_7", 0 0, L_0x5a379b0bec80;  1 drivers
v0x5a379b07d100_0 .net *"_ivl_9", 0 0, L_0x5a379b0beda0;  1 drivers
v0x5a379b09baf0_0 .net "i_dir", 0 0, o0x7a196eaef108;  0 drivers
v0x5a379b099310_0 .net "i_oe_b", 0 0, o0x7a196eaef138;  0 drivers
v0x5a379b0b0930_0 .net "io_a", 7 0, L_0x5a379b0be980;  1 drivers
v0x5a379b0b0a10_0 .net "io_b", 7 0, L_0x5a379b0beeb0;  1 drivers
L_0x5a379b0be980 .delay 8 (50,50,50) L_0x5a379b0be980/d;
L_0x5a379b0be980/d .functor MUXZ 8, L_0x5a379b0beeb0, o0x7a196eaef078, L_0x5a379b0be880, C4<>;
L_0x5a379b0bec80 .reduce/nor o0x7a196eaef108;
L_0x5a379b0beeb0 .delay 8 (50,50,50) L_0x5a379b0beeb0/d;
L_0x5a379b0beeb0/d .functor MUXZ 8, L_0x5a379b0be980, o0x7a196eaef048, L_0x5a379b0beda0, C4<>;
S_0x5a379b084220 .scope module, "BusDriver" "BusDriver" 2 102;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 8 "i_a";
    .port_info 2 /OUTPUT 8 "o_y";
P_0x5a379b09ce90 .param/l "BusWidth" 0 2 103, +C4<00000000000000000000000000001000>;
P_0x5a379b09ced0 .param/l "Delay" 0 2 104, +C4<00000000000000000000000000000101>;
o0x7a196eaef288 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a379b0b0b70_0 name=_ivl_0
o0x7a196eaef2b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5a379b0b0c70_0 .net "i_a", 7 0, o0x7a196eaef2b8;  0 drivers
o0x7a196eaef2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5a379b0b0d50_0 .net "i_oe_b", 0 0, o0x7a196eaef2e8;  0 drivers
v0x5a379b0b0df0_0 .net "o_y", 7 0, L_0x5a379b0bf0e0;  1 drivers
L_0x5a379b0bf0e0 .delay 8 (50,50,50) L_0x5a379b0bf0e0/d;
L_0x5a379b0bf0e0/d .functor MUXZ 8, o0x7a196eaef2b8, o0x7a196eaef288, o0x7a196eaef2e8, C4<>;
S_0x5a379b07d520 .scope module, "GfxVgaTb" "GfxVgaTb" 3 7;
 .timescale -9 -10;
P_0x5a379b041200 .param/real "TCLK" 1 3 8, Cr<m4f71a2e7f6f4c000gfc7>; value=39.7219
L_0x5a379b0d18c0 .functor BUFZ 1, L_0x5a379b0d81e0, C4<0>, C4<0>, C4<0>;
v0x5a379b0bd6b0_0 .net "cdata", 7 0, L_0x5a379b0c0b00;  1 drivers
v0x5a379b0bd7e0_0 .net "enabled_b", 0 0, L_0x5a379b0d2790;  1 drivers
v0x5a379b0bd8f0_0 .net "free_vbus_b", 0 0, L_0x5a379b0d2e00;  1 drivers
v0x5a379b0bd990_0 .net "hsync", 0 0, L_0x5a379b0d1d60;  1 drivers
v0x5a379b0bda30_0 .net "latch_cdata", 7 0, L_0x5a379b0d1490;  1 drivers
v0x5a379b0bdb20_0 .net "palette", 1 0, L_0x5a379b0d5820;  1 drivers
v0x5a379b0bdbc0_0 .net "pixel_data", 7 0, L_0x5a379b0d5690;  1 drivers
v0x5a379b0bdc90_0 .var "reg_clk", 0 0;
v0x5a379b0bdd60_0 .var "reg_ctrl_addr", 1 0;
v0x5a379b0bdec0_0 .var "reg_ctrl_ce2", 0 0;
v0x5a379b0bdf90_0 .var "reg_ctrl_ce_b", 0 0;
v0x5a379b0be060_0 .var "reg_ctrl_data", 7 0;
v0x5a379b0be130_0 .var "reg_ctrl_w_b", 0 0;
v0x5a379b0be200_0 .net "vaddr", 15 0, L_0x5a379b0d3ed0;  1 drivers
v0x5a379b0be2d0_0 .net "vaddr15_b", 0 0, L_0x5a379b0d81e0;  1 drivers
v0x5a379b0be3a0_0 .net "vaddr_mux", 15 0, L_0x5a379b0d7e80;  1 drivers
RS_0x7a196eaf0728 .resolv tri, L_0x5a379b0bf700, L_0x5a379b0bfe40;
v0x5a379b0be440_0 .net8 "vdata", 7 0, RS_0x7a196eaf0728;  2 drivers
v0x5a379b0be4e0_0 .net "vga_latch", 0 0, L_0x5a379b0d5c30;  1 drivers
v0x5a379b0be580_0 .net "vga_out_b", 0 0, L_0x5a379b0d6370;  1 drivers
L_0x5a379b0d1620 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7a196eaf18f8 .resolv tri, L_0x5a379b0d1620, L_0x5a379b0d1700;
v0x5a379b0be670_0 .net8 "vram1_cs", 0 0, RS_0x7a196eaf18f8;  2 drivers, strength-aware
L_0x5a379b0d1690 .functor BUFT 1, C8<551>, C4<0>, C4<0>, C4<0>;
RS_0x7a196eaf1c28 .resolv tri, L_0x5a379b0d1690, L_0x5a379b0d18c0;
v0x5a379b0be710_0 .net8 "vram2_cs", 0 0, RS_0x7a196eaf1c28;  2 drivers, strength-aware
v0x5a379b0be7b0_0 .net "vsync", 0 0, L_0x5a379b0d2590;  1 drivers
L_0x5a379b0bf8e0 .part L_0x5a379b0d3ed0, 0, 15;
L_0x5a379b0c00c0 .part L_0x5a379b0d3ed0, 0, 15;
L_0x5a379b0c1250 .concat [ 8 2 0 0], L_0x5a379b0d5690, L_0x5a379b0d5820;
L_0x5a379b0d1700 .part L_0x5a379b0d3ed0, 15, 1;
L_0x5a379b0d78c0 .part L_0x5a379b0d3ed0, 0, 8;
L_0x5a379b0d7d50 .part L_0x5a379b0d3ed0, 8, 8;
L_0x5a379b0d7e80 .concat8 [ 8 8 0 0], L_0x5a379b0d7f70, L_0x5a379b0d8120;
S_0x5a379b08d8f0 .scope module, "gfxAddrMuxInst0" "GfxAddrMux" 3 118, 4 1 0, S_0x5a379b07d520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_addr_sel";
    .port_info 1 /INPUT 8 "i_dma_addr";
    .port_info 2 /INPUT 8 "i_vga_addr";
    .port_info 3 /OUTPUT 8 "o_addr";
    .port_info 4 /OUTPUT 1 "o_addr7_b";
L_0x5a379b0d7620 .functor NOT 1, L_0x5a379b0d7580, C4<0>, C4<0>, C4<0>;
L_0x5a379b0d7780 .functor NOT 1, L_0x5a379b0d76e0, C4<0>, C4<0>, C4<0>;
L_0x5a379b0d7f70 .functor BUFT 8, L_0x5a379b0d78c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5a379b0d8030 .functor BUFT 1, L_0x5a379b0d7780, C4<0>, C4<0>, C4<0>;
v0x5a379b0b0f50_0 .net *"_ivl_3", 0 0, L_0x5a379b0d7580;  1 drivers
v0x5a379b0b1050_0 .net *"_ivl_4", 0 0, L_0x5a379b0d7620;  1 drivers
v0x5a379b0b1130_0 .net *"_ivl_7", 0 0, L_0x5a379b0d76e0;  1 drivers
v0x5a379b0b11f0_0 .net *"_ivl_8", 0 0, L_0x5a379b0d7780;  1 drivers
L_0x7a196eaa68d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b12d0_0 .net "i_addr_sel", 0 0, L_0x7a196eaa68d0;  1 drivers
L_0x7a196eaa6918 .functor BUFT 1, C4<00001010>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b13e0_0 .net "i_dma_addr", 7 0, L_0x7a196eaa6918;  1 drivers
v0x5a379b0b14c0_0 .net "i_vga_addr", 7 0, L_0x5a379b0d78c0;  1 drivers
v0x5a379b0b15a0_0 .net "o_addr", 7 0, L_0x5a379b0d7f70;  1 drivers
v0x5a379b0b1680_0 .net "o_addr7_b", 0 0, L_0x5a379b0d8030;  1 drivers
L_0x5a379b0d7580 .part L_0x7a196eaa6918, 7, 1;
L_0x5a379b0d76e0 .part L_0x5a379b0d78c0, 7, 1;
S_0x5a379b093de0 .scope module, "gfxAddrMuxInst1" "GfxAddrMux" 3 126, 4 1 0, S_0x5a379b07d520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_addr_sel";
    .port_info 1 /INPUT 8 "i_dma_addr";
    .port_info 2 /INPUT 8 "i_vga_addr";
    .port_info 3 /OUTPUT 8 "o_addr";
    .port_info 4 /OUTPUT 1 "o_addr7_b";
L_0x5a379b0d7a50 .functor NOT 1, L_0x5a379b0d79b0, C4<0>, C4<0>, C4<0>;
L_0x5a379b0d7c10 .functor NOT 1, L_0x5a379b0d7b40, C4<0>, C4<0>, C4<0>;
L_0x5a379b0d8120 .functor BUFT 8, L_0x5a379b0d7d50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5a379b0d81e0 .functor BUFT 1, L_0x5a379b0d7c10, C4<0>, C4<0>, C4<0>;
v0x5a379b0b1890_0 .net *"_ivl_3", 0 0, L_0x5a379b0d79b0;  1 drivers
v0x5a379b0b1970_0 .net *"_ivl_4", 0 0, L_0x5a379b0d7a50;  1 drivers
v0x5a379b0b1a50_0 .net *"_ivl_7", 0 0, L_0x5a379b0d7b40;  1 drivers
v0x5a379b0b1b10_0 .net *"_ivl_8", 0 0, L_0x5a379b0d7c10;  1 drivers
L_0x7a196eaa6960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b1bf0_0 .net "i_addr_sel", 0 0, L_0x7a196eaa6960;  1 drivers
L_0x7a196eaa69a8 .functor BUFT 1, C4<00001010>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b1d00_0 .net "i_dma_addr", 7 0, L_0x7a196eaa69a8;  1 drivers
v0x5a379b0b1de0_0 .net "i_vga_addr", 7 0, L_0x5a379b0d7d50;  1 drivers
v0x5a379b0b1ec0_0 .net "o_addr", 7 0, L_0x5a379b0d8120;  1 drivers
v0x5a379b0b1fa0_0 .net "o_addr7_b", 0 0, L_0x5a379b0d81e0;  alias, 1 drivers
L_0x5a379b0d79b0 .part L_0x7a196eaa69a8, 7, 1;
L_0x5a379b0d7b40 .part L_0x5a379b0d7d50, 7, 1;
S_0x5a379b0b2190 .scope module, "gfxVgaInst" "GfxVga" 3 97, 5 28 0, S_0x5a379b07d520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_ctrl_ce_b";
    .port_info 2 /INPUT 1 "i_ctrl_ce2";
    .port_info 3 /INPUT 1 "i_ctrl_w_b";
    .port_info 4 /INPUT 2 "i_ctrl_addr";
    .port_info 5 /INPUT 8 "i_ctrl_data";
    .port_info 6 /OUTPUT 16 "o_vaddr";
    .port_info 7 /INPUT 8 "i_vdata";
    .port_info 8 /OUTPUT 1 "o_enabled_b";
    .port_info 9 /OUTPUT 1 "o_frame_start_b";
    .port_info 10 /OUTPUT 1 "o_frame_progress_b";
    .port_info 11 /OUTPUT 1 "o_frame_end_b";
    .port_info 12 /OUTPUT 1 "o_free_vbus_b";
    .port_info 13 /OUTPUT 1 "o_vga_out_b";
    .port_info 14 /OUTPUT 1 "o_vga_latch";
    .port_info 15 /OUTPUT 8 "o_pixel_data";
    .port_info 16 /OUTPUT 2 "o_palette";
    .port_info 17 /OUTPUT 1 "o_hsync";
    .port_info 18 /OUTPUT 1 "o_vsync";
P_0x5a379b0b2320 .param/l "ACTIVE_H_END" 1 5 65, C4<1000000011>;
P_0x5a379b0b2360 .param/l "ACTIVE_V_END" 1 5 66, C4<0111100000>;
P_0x5a379b0b23a0 .param/l "CTRL_ADDR_PALETTE" 1 5 76, C4<11>;
P_0x5a379b0b23e0 .param/l "CTRL_ADDR_STATUS" 1 5 73, C4<00>;
P_0x5a379b0b2420 .param/l "CTRL_ADDR_X_SHIFT" 1 5 74, C4<01>;
P_0x5a379b0b2460 .param/l "CTRL_ADDR_Y_SHIFT" 1 5 75, C4<10>;
P_0x5a379b0b24a0 .param/l "CTRL_DOUBLE_RES" 1 5 80, C4<01>;
P_0x5a379b0b24e0 .param/l "CTRL_ENABLE" 1 5 79, C4<00>;
P_0x5a379b0b2520 .param/l "FRAME_END_LINE" 1 5 68, C4<0111100000>;
P_0x5a379b0b2560 .param/l "FRAME_START_LINE" 1 5 67, C4<0000000000>;
P_0x5a379b0b25a0 .param/l "HSYNC_END" 1 5 62, C4<1011110000>;
P_0x5a379b0b25e0 .param/l "HSYNC_START" 1 5 61, C4<1010010000>;
P_0x5a379b0b2620 .param/l "H_CENTER_SHIFT" 1 5 58, C4<0001000000>;
P_0x5a379b0b2660 .param/l "H_CNT_RST" 1 5 59, C4<1100011111>;
P_0x5a379b0b26a0 .param/l "VGA_OUT_END" 1 5 70, C4<1001000011>;
P_0x5a379b0b26e0 .param/l "VGA_OUT_START" 1 5 69, C4<0001000100>;
P_0x5a379b0b2720 .param/l "VSYNC_END" 1 5 64, C4<0111101100>;
P_0x5a379b0b2760 .param/l "VSYNC_START" 1 5 63, C4<0111101010>;
P_0x5a379b0b27a0 .param/l "V_CNT_RST" 1 5 60, C4<1000001101>;
L_0x5a379b0d1d60/d .functor OR 1, L_0x5a379b0d1ea0, L_0x5a379b0d1fd0, C4<0>, C4<0>;
L_0x5a379b0d1d60 .delay 1 (50,50,50) L_0x5a379b0d1d60/d;
L_0x5a379b0d2590/d .functor OR 1, L_0x5a379b0d2310, L_0x5a379b0d24a0, C4<0>, C4<0>;
L_0x5a379b0d2590 .delay 1 (50,50,50) L_0x5a379b0d2590/d;
L_0x5a379b0d2ca0 .functor AND 1, L_0x5a379b0d29c0, L_0x5a379b0d2ab0, C4<1>, C4<1>;
L_0x5a379b0d2e00/d .functor AND 1, L_0x5a379b0d2ca0, L_0x5a379b0d2d60, C4<1>, C4<1>;
L_0x5a379b0d2e00 .delay 1 (60,60,60) L_0x5a379b0d2e00/d;
L_0x5a379b0d2c30 .functor AND 1, L_0x5a379b0d2ca0, L_0x5a379b0d19c0, C4<1>, C4<1>;
L_0x5a379b0d5820/d .functor BUFZ 2, v0x5a379b0b8200_0, C4<00>, C4<00>, C4<00>;
L_0x5a379b0d5820 .delay 2 (20,20,20) L_0x5a379b0d5820/d;
L_0x5a379b0d5b70 .functor NOT 1, L_0x5a379b0d5970, C4<0>, C4<0>, C4<0>;
L_0x5a379b0d6110 .functor OR 1, L_0x5a379b0d5dc0, L_0x5a379b0d6020, C4<0>, C4<0>;
L_0x5a379b0d6270 .functor NOT 1, L_0x5a379b0d19c0, C4<0>, C4<0>, C4<0>;
L_0x5a379b0d6370/d .functor OR 1, L_0x5a379b0d6110, L_0x5a379b0d6270, C4<0>, C4<0>;
L_0x5a379b0d6370 .delay 1 (50,50,50) L_0x5a379b0d6370/d;
L_0x5a379b0d6790 .functor NOT 1, L_0x5a379b0d19c0, C4<0>, C4<0>, C4<0>;
L_0x5a379b0d6800/d .functor OR 1, L_0x5a379b0d6570, L_0x5a379b0d6790, C4<0>, C4<0>;
L_0x5a379b0d6800 .delay 1 (50,50,50) L_0x5a379b0d6800/d;
L_0x5a379b0d6d90 .functor NOT 1, L_0x5a379b0d19c0, C4<0>, C4<0>, C4<0>;
L_0x5a379b0d6e00/d .functor OR 1, L_0x5a379b0d6ac0, L_0x5a379b0d6d90, C4<0>, C4<0>;
L_0x5a379b0d6e00 .delay 1 (50,50,50) L_0x5a379b0d6e00/d;
L_0x5a379b0d69b0 .functor NOT 1, L_0x5a379b0d19c0, C4<0>, C4<0>, C4<0>;
L_0x5a379b0d7230/d .functor OR 1, L_0x5a379b0d7140, L_0x5a379b0d69b0, C4<0>, C4<0>;
L_0x5a379b0d7230 .delay 1 (50,50,50) L_0x5a379b0d7230/d;
L_0x5a379b0d7470/d .functor BUFZ 8, RS_0x7a196eaf0728, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5a379b0d7470 .delay 8 (30,30,30) L_0x5a379b0d7470/d;
L_0x7a196eaa6720 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b32f0_0 .net/2u *"_ivl_100", 5 0, L_0x7a196eaa6720;  1 drivers
v0x5a379b0b33f0_0 .net *"_ivl_103", 1 0, L_0x5a379b0d4a80;  1 drivers
v0x5a379b0b34d0_0 .net *"_ivl_107", 0 0, L_0x5a379b0d4d30;  1 drivers
v0x5a379b0b3590_0 .net *"_ivl_109", 0 0, L_0x5a379b0d4dd0;  1 drivers
v0x5a379b0b3670_0 .net *"_ivl_110", 7 0, L_0x5a379b0d4c10;  1 drivers
v0x5a379b0b37a0_0 .net *"_ivl_113", 0 0, L_0x5a379b0d5040;  1 drivers
v0x5a379b0b3880_0 .net *"_ivl_114", 7 0, L_0x5a379b0d5220;  1 drivers
L_0x7a196eaa6450 .functor BUFT 1, C4<0001000000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b3960_0 .net/2u *"_ivl_12", 9 0, L_0x7a196eaa6450;  1 drivers
v0x5a379b0b3a40_0 .net *"_ivl_123", 0 0, L_0x5a379b0d5970;  1 drivers
v0x5a379b0b3bb0_0 .net *"_ivl_124", 0 0, L_0x5a379b0d5b70;  1 drivers
L_0x7a196eaa6768 .functor BUFT 1, C4<0001000100>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b3c90_0 .net/2u *"_ivl_128", 9 0, L_0x7a196eaa6768;  1 drivers
v0x5a379b0b3d70_0 .net *"_ivl_130", 0 0, L_0x5a379b0d5dc0;  1 drivers
L_0x7a196eaa67b0 .functor BUFT 1, C4<1001000011>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b3e30_0 .net/2u *"_ivl_132", 9 0, L_0x7a196eaa67b0;  1 drivers
v0x5a379b0b3f10_0 .net *"_ivl_134", 0 0, L_0x5a379b0d6020;  1 drivers
v0x5a379b0b3fd0_0 .net *"_ivl_137", 0 0, L_0x5a379b0d6110;  1 drivers
v0x5a379b0b4090_0 .net *"_ivl_138", 0 0, L_0x5a379b0d6270;  1 drivers
L_0x7a196eaa67f8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b4170_0 .net/2u *"_ivl_142", 9 0, L_0x7a196eaa67f8;  1 drivers
v0x5a379b0b4250_0 .net *"_ivl_144", 0 0, L_0x5a379b0d6570;  1 drivers
v0x5a379b0b4310_0 .net *"_ivl_146", 0 0, L_0x5a379b0d6790;  1 drivers
v0x5a379b0b43f0_0 .net *"_ivl_151", 4 0, L_0x5a379b0d6a20;  1 drivers
L_0x7a196eaa6840 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b44d0_0 .net/2u *"_ivl_152", 4 0, L_0x7a196eaa6840;  1 drivers
v0x5a379b0b45b0_0 .net *"_ivl_154", 0 0, L_0x5a379b0d6ac0;  1 drivers
v0x5a379b0b4670_0 .net *"_ivl_156", 0 0, L_0x5a379b0d6d90;  1 drivers
L_0x7a196eaa6498 .functor BUFT 1, C4<1010010000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b4750_0 .net/2u *"_ivl_16", 9 0, L_0x7a196eaa6498;  1 drivers
L_0x7a196eaa6888 .functor BUFT 1, C4<0111100000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b4830_0 .net/2u *"_ivl_160", 9 0, L_0x7a196eaa6888;  1 drivers
v0x5a379b0b4910_0 .net *"_ivl_162", 0 0, L_0x5a379b0d7140;  1 drivers
v0x5a379b0b49d0_0 .net *"_ivl_164", 0 0, L_0x5a379b0d69b0;  1 drivers
v0x5a379b0b4ab0_0 .net *"_ivl_18", 0 0, L_0x5a379b0d1ea0;  1 drivers
L_0x7a196eaa64e0 .functor BUFT 1, C4<1011110000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b4b70_0 .net/2u *"_ivl_20", 9 0, L_0x7a196eaa64e0;  1 drivers
v0x5a379b0b4c50_0 .net *"_ivl_22", 0 0, L_0x5a379b0d1fd0;  1 drivers
L_0x7a196eaa6528 .functor BUFT 1, C4<0111101010>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b4d10_0 .net/2u *"_ivl_26", 9 0, L_0x7a196eaa6528;  1 drivers
v0x5a379b0b4df0_0 .net *"_ivl_28", 0 0, L_0x5a379b0d2310;  1 drivers
L_0x7a196eaa6570 .functor BUFT 1, C4<0111101100>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b4eb0_0 .net/2u *"_ivl_30", 9 0, L_0x7a196eaa6570;  1 drivers
v0x5a379b0b4f90_0 .net *"_ivl_32", 0 0, L_0x5a379b0d24a0;  1 drivers
L_0x7a196eaa65b8 .functor BUFT 1, C4<1000000011>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b5050_0 .net/2u *"_ivl_38", 9 0, L_0x7a196eaa65b8;  1 drivers
L_0x7a196eaa63c0 .functor BUFT 1, C4<1100011111>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b5130_0 .net/2u *"_ivl_4", 9 0, L_0x7a196eaa63c0;  1 drivers
v0x5a379b0b5210_0 .net *"_ivl_40", 0 0, L_0x5a379b0d29c0;  1 drivers
L_0x7a196eaa6600 .functor BUFT 1, C4<0111100000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b52d0_0 .net/2u *"_ivl_42", 9 0, L_0x7a196eaa6600;  1 drivers
v0x5a379b0b53b0_0 .net *"_ivl_44", 0 0, L_0x5a379b0d2ab0;  1 drivers
v0x5a379b0b5470_0 .net *"_ivl_49", 0 0, L_0x5a379b0d2d60;  1 drivers
v0x5a379b0b5550_0 .net *"_ivl_53", 8 0, L_0x5a379b0d3000;  1 drivers
v0x5a379b0b5630_0 .net *"_ivl_55", 6 0, L_0x5a379b0d3120;  1 drivers
v0x5a379b0b5710_0 .net *"_ivl_56", 15 0, L_0x5a379b0d31c0;  1 drivers
v0x5a379b0b57f0_0 .net *"_ivl_59", 7 0, L_0x5a379b0d3390;  1 drivers
v0x5a379b0b58d0_0 .net *"_ivl_61", 7 0, L_0x5a379b0d3430;  1 drivers
v0x5a379b0b59b0_0 .net *"_ivl_62", 15 0, L_0x5a379b0d3600;  1 drivers
v0x5a379b0b5a90_0 .net *"_ivl_67", 7 0, L_0x5a379b0d3560;  1 drivers
v0x5a379b0b5b70_0 .net *"_ivl_68", 7 0, L_0x5a379b0d3980;  1 drivers
v0x5a379b0b5c50_0 .net *"_ivl_71", 7 0, L_0x5a379b0d3b30;  1 drivers
v0x5a379b0b5d30_0 .net *"_ivl_72", 7 0, L_0x5a379b0d3bd0;  1 drivers
v0x5a379b0b5e10_0 .net *"_ivl_77", 0 0, L_0x5a379b0d2c30;  1 drivers
o0x7a196eaf02a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a379b0b5ed0_0 name=_ivl_78
L_0x7a196eaa6408 .functor BUFT 1, C4<1000001101>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b5fb0_0 .net/2u *"_ivl_8", 9 0, L_0x7a196eaa6408;  1 drivers
L_0x7a196eaa6648 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b6090_0 .net/2u *"_ivl_82", 5 0, L_0x7a196eaa6648;  1 drivers
v0x5a379b0b6170_0 .net *"_ivl_85", 1 0, L_0x5a379b0d4190;  1 drivers
L_0x7a196eaa6690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b6250_0 .net/2u *"_ivl_88", 5 0, L_0x7a196eaa6690;  1 drivers
v0x5a379b0b6330_0 .net *"_ivl_91", 1 0, L_0x5a379b0d4460;  1 drivers
L_0x7a196eaa66d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b6410_0 .net/2u *"_ivl_94", 5 0, L_0x7a196eaa66d8;  1 drivers
v0x5a379b0b64f0_0 .net *"_ivl_97", 1 0, L_0x5a379b0d4790;  1 drivers
v0x5a379b0b65d0_0 .net "active", 0 0, L_0x5a379b0d2ca0;  1 drivers
v0x5a379b0b6690_0 .net "ctrl_double_res", 0 0, L_0x5a379b0d1a60;  1 drivers
v0x5a379b0b6750_0 .net "ctrl_enable", 0 0, L_0x5a379b0d19c0;  1 drivers
v0x5a379b0b6810_0 .net "dbr_pixel", 7 0, L_0x5a379b0d53b0;  1 drivers
v0x5a379b0b68f0_0 .net "dbr_pixel0", 7 0, L_0x5a379b0d4230;  1 drivers
v0x5a379b0b69d0_0 .net "dbr_pixel1", 7 0, L_0x5a379b0d4550;  1 drivers
v0x5a379b0b6ec0_0 .net "dbr_pixel2", 7 0, L_0x5a379b0d4830;  1 drivers
v0x5a379b0b6fa0_0 .net "dbr_pixel3", 7 0, L_0x5a379b0d4b20;  1 drivers
v0x5a379b0b7080_0 .net "h_cnt_rst", 0 0, L_0x5a379b0d1b00;  1 drivers
v0x5a379b0b7140_0 .net "h_cnt_shifted", 9 0, L_0x5a379b0d1cc0;  1 drivers
v0x5a379b0b7220_0 .net "i_clk", 0 0, v0x5a379b0bdc90_0;  1 drivers
v0x5a379b0b72e0_0 .net "i_ctrl_addr", 1 0, v0x5a379b0bdd60_0;  1 drivers
v0x5a379b0b73c0_0 .net "i_ctrl_ce2", 0 0, v0x5a379b0bdec0_0;  1 drivers
v0x5a379b0b7480_0 .net "i_ctrl_ce_b", 0 0, v0x5a379b0bdf90_0;  1 drivers
v0x5a379b0b7540_0 .net "i_ctrl_data", 7 0, v0x5a379b0be060_0;  1 drivers
v0x5a379b0b7620_0 .net "i_ctrl_w_b", 0 0, v0x5a379b0be130_0;  1 drivers
v0x5a379b0b76e0_0 .net8 "i_vdata", 7 0, RS_0x7a196eaf0728;  alias, 2 drivers
v0x5a379b0b77c0_0 .net "i_vdata_delayed", 7 0, L_0x5a379b0d7470;  1 drivers
v0x5a379b0b78a0_0 .net "o_enabled_b", 0 0, L_0x5a379b0d2790;  alias, 1 drivers
v0x5a379b0b7960_0 .net "o_frame_end_b", 0 0, L_0x5a379b0d7230;  1 drivers
v0x5a379b0b7a20_0 .net "o_frame_progress_b", 0 0, L_0x5a379b0d6e00;  1 drivers
v0x5a379b0b7ae0_0 .net "o_frame_start_b", 0 0, L_0x5a379b0d6800;  1 drivers
v0x5a379b0b7ba0_0 .net "o_free_vbus_b", 0 0, L_0x5a379b0d2e00;  alias, 1 drivers
v0x5a379b0b7c60_0 .net "o_hsync", 0 0, L_0x5a379b0d1d60;  alias, 1 drivers
v0x5a379b0b7d20_0 .net "o_palette", 1 0, L_0x5a379b0d5820;  alias, 1 drivers
v0x5a379b0b7e00_0 .net "o_pixel_data", 7 0, L_0x5a379b0d5690;  alias, 1 drivers
v0x5a379b0b7ee0_0 .net "o_vaddr", 15 0, L_0x5a379b0d3ed0;  alias, 1 drivers
v0x5a379b0b7fc0_0 .net "o_vga_latch", 0 0, L_0x5a379b0d5c30;  alias, 1 drivers
v0x5a379b0b8080_0 .net "o_vga_out_b", 0 0, L_0x5a379b0d6370;  alias, 1 drivers
v0x5a379b0b8140_0 .net "o_vsync", 0 0, L_0x5a379b0d2590;  alias, 1 drivers
v0x5a379b0b8200_0 .var "reg_ctrl_palette", 1 0;
v0x5a379b0b82e0_0 .var "reg_ctrl_status", 1 0;
v0x5a379b0b83c0_0 .var "reg_ctrl_x_shift", 7 0;
v0x5a379b0b84a0_0 .var "reg_ctrl_y_shift", 7 0;
v0x5a379b0b8580_0 .var "reg_h_cnt", 9 0;
v0x5a379b0b8660_0 .var "reg_v_cnt", 9 0;
v0x5a379b0b8740_0 .var "reg_vdata", 7 0;
v0x5a379b0b8820_0 .net "v_cnt_rst", 0 0, L_0x5a379b0d1ba0;  1 drivers
v0x5a379b0b88e0_0 .net "vaddr", 15 0, L_0x5a379b0d36f0;  1 drivers
v0x5a379b0b89c0_0 .net "vaddr_shifted", 15 0, L_0x5a379b0d3d90;  1 drivers
E_0x5a379b043ca0 .event posedge, v0x5a379b0b7220_0;
E_0x5a379b01fa40 .event negedge, v0x5a379b0b7620_0;
L_0x5a379b0d19c0 .part v0x5a379b0b82e0_0, 0, 1;
L_0x5a379b0d1a60 .part v0x5a379b0b82e0_0, 1, 1;
L_0x5a379b0d1b00 .cmp/eq 10, v0x5a379b0b8580_0, L_0x7a196eaa63c0;
L_0x5a379b0d1ba0 .cmp/eq 10, v0x5a379b0b8660_0, L_0x7a196eaa6408;
L_0x5a379b0d1cc0 .arith/sub 10, v0x5a379b0b8580_0, L_0x7a196eaa6450;
L_0x5a379b0d1ea0 .cmp/gt 10, L_0x7a196eaa6498, v0x5a379b0b8580_0;
L_0x5a379b0d1fd0 .cmp/ge 10, v0x5a379b0b8580_0, L_0x7a196eaa64e0;
L_0x5a379b0d2310 .cmp/gt 10, L_0x7a196eaa6528, v0x5a379b0b8660_0;
L_0x5a379b0d24a0 .cmp/ge 10, v0x5a379b0b8660_0, L_0x7a196eaa6570;
L_0x5a379b0d2790 .delay 1 (50,50,50) L_0x5a379b0d2790/d;
L_0x5a379b0d2790/d .reduce/nor L_0x5a379b0d19c0;
L_0x5a379b0d29c0 .cmp/gt 10, L_0x7a196eaa65b8, L_0x5a379b0d1cc0;
L_0x5a379b0d2ab0 .cmp/gt 10, L_0x7a196eaa6600, v0x5a379b0b8660_0;
L_0x5a379b0d2d60 .part v0x5a379b0b8580_0, 0, 1;
L_0x5a379b0d3000 .part v0x5a379b0b8660_0, 0, 9;
L_0x5a379b0d3120 .part L_0x5a379b0d1cc0, 2, 7;
L_0x5a379b0d31c0 .concat [ 7 9 0 0], L_0x5a379b0d3120, L_0x5a379b0d3000;
L_0x5a379b0d3390 .part v0x5a379b0b8660_0, 1, 8;
L_0x5a379b0d3430 .part L_0x5a379b0d1cc0, 1, 8;
L_0x5a379b0d3600 .concat [ 8 8 0 0], L_0x5a379b0d3430, L_0x5a379b0d3390;
L_0x5a379b0d36f0 .functor MUXZ 16, L_0x5a379b0d3600, L_0x5a379b0d31c0, L_0x5a379b0d1a60, C4<>;
L_0x5a379b0d3560 .part L_0x5a379b0d36f0, 8, 8;
L_0x5a379b0d3980 .arith/sum 8, L_0x5a379b0d3560, v0x5a379b0b84a0_0;
L_0x5a379b0d3b30 .part L_0x5a379b0d36f0, 0, 8;
L_0x5a379b0d3bd0 .arith/sum 8, L_0x5a379b0d3b30, v0x5a379b0b83c0_0;
L_0x5a379b0d3d90 .concat [ 8 8 0 0], L_0x5a379b0d3bd0, L_0x5a379b0d3980;
L_0x5a379b0d3ed0 .delay 16 (120,120,120) L_0x5a379b0d3ed0/d;
L_0x5a379b0d3ed0/d .functor MUXZ 16, o0x7a196eaf02a8, L_0x5a379b0d3d90, L_0x5a379b0d2c30, C4<>;
L_0x5a379b0d4190 .part v0x5a379b0b8740_0, 0, 2;
L_0x5a379b0d4230 .concat [ 2 6 0 0], L_0x5a379b0d4190, L_0x7a196eaa6648;
L_0x5a379b0d4460 .part v0x5a379b0b8740_0, 2, 2;
L_0x5a379b0d4550 .concat [ 2 6 0 0], L_0x5a379b0d4460, L_0x7a196eaa6690;
L_0x5a379b0d4790 .part v0x5a379b0b8740_0, 4, 2;
L_0x5a379b0d4830 .concat [ 2 6 0 0], L_0x5a379b0d4790, L_0x7a196eaa66d8;
L_0x5a379b0d4a80 .part v0x5a379b0b8740_0, 6, 2;
L_0x5a379b0d4b20 .concat [ 2 6 0 0], L_0x5a379b0d4a80, L_0x7a196eaa6720;
L_0x5a379b0d4d30 .part v0x5a379b0b8580_0, 1, 1;
L_0x5a379b0d4dd0 .part v0x5a379b0b8580_0, 0, 1;
L_0x5a379b0d4c10 .functor MUXZ 8, L_0x5a379b0d4b20, L_0x5a379b0d4230, L_0x5a379b0d4dd0, C4<>;
L_0x5a379b0d5040 .part v0x5a379b0b8580_0, 0, 1;
L_0x5a379b0d5220 .functor MUXZ 8, L_0x5a379b0d4550, L_0x5a379b0d4830, L_0x5a379b0d5040, C4<>;
L_0x5a379b0d53b0 .functor MUXZ 8, L_0x5a379b0d5220, L_0x5a379b0d4c10, L_0x5a379b0d4d30, C4<>;
L_0x5a379b0d5690 .delay 8 (50,50,50) L_0x5a379b0d5690/d;
L_0x5a379b0d5690/d .functor MUXZ 8, v0x5a379b0b8740_0, L_0x5a379b0d53b0, L_0x5a379b0d1a60, C4<>;
L_0x5a379b0d5970 .part v0x5a379b0b8580_0, 0, 1;
L_0x5a379b0d5c30 .delay 1 (50,50,50) L_0x5a379b0d5c30/d;
L_0x5a379b0d5c30/d .functor MUXZ 1, L_0x5a379b0d5b70, v0x5a379b0bdc90_0, L_0x5a379b0d1a60, C4<>;
L_0x5a379b0d5dc0 .cmp/gt 10, L_0x7a196eaa6768, v0x5a379b0b8580_0;
L_0x5a379b0d6020 .cmp/gt 10, v0x5a379b0b8580_0, L_0x7a196eaa67b0;
L_0x5a379b0d6570 .cmp/ne 10, v0x5a379b0b8660_0, L_0x7a196eaa67f8;
L_0x5a379b0d6a20 .part v0x5a379b0b8660_0, 0, 5;
L_0x5a379b0d6ac0 .cmp/ne 5, L_0x5a379b0d6a20, L_0x7a196eaa6840;
L_0x5a379b0d7140 .cmp/ne 10, v0x5a379b0b8660_0, L_0x7a196eaa6888;
S_0x5a379b0b8da0 .scope module, "latch1Inst" "DLatch" 3 74, 2 83 0, S_0x5a379b07d520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_oe_b";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /INPUT 8 "i_in";
    .port_info 3 /OUTPUT 8 "o_out";
P_0x5a379b0b8f30 .param/l "Delay" 0 2 84, +C4<00000000000000000000000000000101>;
o0x7a196eaf0f38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a379b0b3020_0 name=_ivl_0
v0x5a379b0b9070_0 .net "i_clk", 0 0, L_0x5a379b0d5c30;  alias, 1 drivers
v0x5a379b0b9130_0 .net "i_in", 7 0, L_0x5a379b0c0b00;  alias, 1 drivers
v0x5a379b0b9200_0 .net "i_oe_b", 0 0, L_0x5a379b0d6370;  alias, 1 drivers
v0x5a379b0b92d0_0 .net "o_out", 7 0, L_0x5a379b0d1490;  alias, 1 drivers
v0x5a379b0b93c0_0 .var "reg_q", 7 0;
E_0x5a379b01f940 .event posedge, v0x5a379b0b7fc0_0;
L_0x5a379b0d1490 .delay 8 (50,50,50) L_0x5a379b0d1490/d;
L_0x5a379b0d1490/d .functor MUXZ 8, v0x5a379b0b93c0_0, o0x7a196eaf0f38, L_0x5a379b0d6370, C4<>;
S_0x5a379b0b9520 .scope module, "paletteRamInst" "DualPortRam" 3 60, 2 37 0, S_0x5a379b07d520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_l_b";
    .port_info 1 /INPUT 1 "i_rw_l_b";
    .port_info 2 /INPUT 1 "i_oe_l_b";
    .port_info 3 /INPUT 10 "i_addr_l";
    .port_info 4 /INOUT 8 "io_data_l";
    .port_info 5 /INPUT 1 "i_ce_r_b";
    .port_info 6 /INPUT 1 "i_rw_r_b";
    .port_info 7 /INPUT 1 "i_oe_r_b";
    .port_info 8 /INPUT 10 "i_addr_r";
    .port_info 9 /INOUT 8 "io_data_r";
P_0x5a379b0b9750 .param/l "AddrWidth" 0 2 38, +C4<00000000000000000000000000001010>;
P_0x5a379b0b9790 .param/l "Delay" 0 2 40, +C4<00000000000000000000000000100011>;
P_0x5a379b0b97d0 .param/str "InitFile" 0 2 39, "./ram/color_palette_ram";
L_0x5a379b0c0390/d .functor BUFZ 8, L_0x5a379b0c01b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5a379b0c0390 .delay 8 (350,350,350) L_0x5a379b0c0390/d;
L_0x5a379b0c05c0/d .functor BUFZ 8, L_0x5a379b0c04f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5a379b0c05c0 .delay 8 (350,350,350) L_0x5a379b0c05c0/d;
L_0x7a196eaa6258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5a379b0c0750 .functor NOT 1, L_0x7a196eaa6258, C4<0>, C4<0>, C4<0>;
L_0x5a379b0c07f0 .functor NOT 1, L_0x5a379b0d2790, C4<0>, C4<0>, C4<0>;
L_0x5a379b0c08c0 .functor AND 1, L_0x5a379b0c0750, L_0x5a379b0c07f0, C4<1>, C4<1>;
L_0x7a196eaa6210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5a379b0c0a00 .functor AND 1, L_0x5a379b0c08c0, L_0x7a196eaa6210, C4<1>, C4<1>;
L_0x7a196eaa6330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5a379b0c0c70 .functor NOT 1, L_0x7a196eaa6330, C4<0>, C4<0>, C4<0>;
L_0x7a196eaa62a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5a379b0c0ce0 .functor NOT 1, L_0x7a196eaa62a0, C4<0>, C4<0>, C4<0>;
L_0x5a379b0c0dd0 .functor AND 1, L_0x5a379b0c0c70, L_0x5a379b0c0ce0, C4<1>, C4<1>;
L_0x7a196eaa62e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5a379b0c0f10 .functor AND 1, L_0x5a379b0c0dd0, L_0x7a196eaa62e8, C4<1>, C4<1>;
v0x5a379b0b9b10_0 .net *"_ivl_0", 7 0, L_0x5a379b0c01b0;  1 drivers
L_0x7a196eaa69f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0b9c10_0 .net *"_ivl_10", 11 0, L_0x7a196eaa69f0;  1 drivers
v0x5a379b0b9cf0_0 .net *"_ivl_16", 0 0, L_0x5a379b0c0750;  1 drivers
v0x5a379b0b9db0_0 .net *"_ivl_18", 0 0, L_0x5a379b0c07f0;  1 drivers
v0x5a379b0b9e90_0 .net *"_ivl_2", 11 0, L_0x5a379b0c0250;  1 drivers
v0x5a379b0b9fc0_0 .net *"_ivl_20", 0 0, L_0x5a379b0c08c0;  1 drivers
v0x5a379b0ba0a0_0 .net *"_ivl_22", 0 0, L_0x5a379b0c0a00;  1 drivers
o0x7a196eaf1208 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a379b0ba180_0 name=_ivl_24
v0x5a379b0ba260_0 .net *"_ivl_28", 0 0, L_0x5a379b0c0c70;  1 drivers
v0x5a379b0ba340_0 .net *"_ivl_30", 0 0, L_0x5a379b0c0ce0;  1 drivers
v0x5a379b0ba420_0 .net *"_ivl_32", 0 0, L_0x5a379b0c0dd0;  1 drivers
v0x5a379b0ba500_0 .net *"_ivl_34", 0 0, L_0x5a379b0c0f10;  1 drivers
o0x7a196eaf12f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a379b0ba5e0_0 name=_ivl_36
L_0x7a196eaa61c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a379b0ba6c0_0 .net *"_ivl_5", 1 0, L_0x7a196eaa61c8;  1 drivers
v0x5a379b0ba7a0_0 .net *"_ivl_8", 7 0, L_0x5a379b0c04f0;  1 drivers
v0x5a379b0ba880_0 .net "i_addr_l", 9 0, L_0x5a379b0c1250;  1 drivers
L_0x7a196eaa6378 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5a379b0ba960_0 .net "i_addr_r", 9 0, L_0x7a196eaa6378;  1 drivers
v0x5a379b0baa40_0 .net "i_ce_l_b", 0 0, L_0x5a379b0d2790;  alias, 1 drivers
v0x5a379b0baae0_0 .net "i_ce_r_b", 0 0, L_0x7a196eaa62a0;  1 drivers
v0x5a379b0bab80_0 .net "i_oe_l_b", 0 0, L_0x7a196eaa6258;  1 drivers
v0x5a379b0bac40_0 .net "i_oe_r_b", 0 0, L_0x7a196eaa6330;  1 drivers
v0x5a379b0bad00_0 .net "i_rw_l_b", 0 0, L_0x7a196eaa6210;  1 drivers
v0x5a379b0badc0_0 .net "i_rw_r_b", 0 0, L_0x7a196eaa62e8;  1 drivers
v0x5a379b0bae80_0 .net "int_data_l", 7 0, L_0x5a379b0c0390;  1 drivers
v0x5a379b0baf60_0 .net "int_data_r", 7 0, L_0x5a379b0c05c0;  1 drivers
v0x5a379b0bb040_0 .net "io_data_l", 7 0, L_0x5a379b0c0b00;  alias, 1 drivers
v0x5a379b0bb100_0 .net "io_data_r", 7 0, L_0x5a379b0c1030;  1 drivers
v0x5a379b0bb1c0 .array "reg_mem", 1023 0, 7 0;
E_0x5a379b09cf20 .event anyedge, v0x5a379b0bb100_0, v0x5a379b0ba960_0, v0x5a379b0badc0_0, v0x5a379b0baae0_0;
E_0x5a379b09ce00 .event anyedge, v0x5a379b0b9130_0, v0x5a379b0ba880_0, v0x5a379b0bad00_0, v0x5a379b0b78a0_0;
L_0x5a379b0c01b0 .array/port v0x5a379b0bb1c0, L_0x5a379b0c0250;
L_0x5a379b0c0250 .concat [ 10 2 0 0], L_0x5a379b0c1250, L_0x7a196eaa61c8;
L_0x5a379b0c04f0 .array/port v0x5a379b0bb1c0, L_0x7a196eaa69f0;
L_0x5a379b0c0b00 .functor MUXZ 8, o0x7a196eaf1208, L_0x5a379b0c0390, L_0x5a379b0c0a00, C4<>;
L_0x5a379b0c1030 .functor MUXZ 8, o0x7a196eaf12f8, L_0x5a379b0c05c0, L_0x5a379b0c0f10, C4<>;
S_0x5a379b0bb420 .scope module, "vram32Inst1" "Ram" 3 37, 2 3 0, S_0x5a379b07d520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x5a379b0bb5b0 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x5a379b0bb5f0 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x5a379b0bb630 .param/str "InitFile" 0 2 5, "\000";
L_0x7a196eaa6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5a379b0bf220 .functor NOT 1, L_0x7a196eaa6060, C4<0>, C4<0>, C4<0>;
L_0x5a379b0bf2f0 .functor NOT 1, RS_0x7a196eaf18f8, C4<0>, C4<0>, C4<0>;
L_0x5a379b0bf3e0 .functor AND 1, L_0x5a379b0bf220, L_0x5a379b0bf2f0, C4<1>, C4<1>;
v0x5a379b0bb870_0 .net *"_ivl_0", 0 0, L_0x5a379b0bf220;  1 drivers
L_0x7a196eaa6018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a379b0bb970_0 .net *"_ivl_11", 1 0, L_0x7a196eaa6018;  1 drivers
o0x7a196eaf17a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a379b0bba50_0 name=_ivl_12
v0x5a379b0bbb40_0 .net *"_ivl_2", 0 0, L_0x5a379b0bf2f0;  1 drivers
v0x5a379b0bbc20_0 .net *"_ivl_5", 0 0, L_0x5a379b0bf3e0;  1 drivers
v0x5a379b0bbd30_0 .net *"_ivl_6", 7 0, L_0x5a379b0bf4f0;  1 drivers
v0x5a379b0bbe10_0 .net *"_ivl_8", 16 0, L_0x5a379b0bf590;  1 drivers
v0x5a379b0bbef0_0 .var/i "i", 31 0;
v0x5a379b0bbfd0_0 .net "i_addr", 14 0, L_0x5a379b0bf8e0;  1 drivers
v0x5a379b0bc0b0_0 .net8 "i_ce_b", 0 0, RS_0x7a196eaf18f8;  alias, 2 drivers, strength-aware
v0x5a379b0bc170_0 .net "i_re_b", 0 0, L_0x7a196eaa6060;  1 drivers
L_0x7a196eaa60a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a379b0bc230_0 .net "i_we_b", 0 0, L_0x7a196eaa60a8;  1 drivers
v0x5a379b0bc2f0_0 .net8 "io_data", 7 0, RS_0x7a196eaf0728;  alias, 2 drivers
v0x5a379b0bc3b0 .array "reg_mem", 32767 0, 7 0;
E_0x5a379b09bd10/0 .event anyedge, v0x5a379b0b76e0_0, v0x5a379b0bbfd0_0, v0x5a379b0bc170_0, v0x5a379b0bc230_0;
E_0x5a379b09bd10/1 .event anyedge, v0x5a379b0bc0b0_0;
E_0x5a379b09bd10 .event/or E_0x5a379b09bd10/0, E_0x5a379b09bd10/1;
L_0x5a379b0bf4f0 .array/port v0x5a379b0bc3b0, L_0x5a379b0bf590;
L_0x5a379b0bf590 .concat [ 15 2 0 0], L_0x5a379b0bf8e0, L_0x7a196eaa6018;
L_0x5a379b0bf700 .delay 8 (150,150,150) L_0x5a379b0bf700/d;
L_0x5a379b0bf700/d .functor MUXZ 8, o0x7a196eaf17a8, L_0x5a379b0bf4f0, L_0x5a379b0bf3e0, C4<>;
S_0x5a379b0bc520 .scope module, "vram32Inst2" "Ram" 3 48, 2 3 0, S_0x5a379b07d520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "i_ce_b";
    .port_info 1 /INPUT 1 "i_re_b";
    .port_info 2 /INPUT 1 "i_we_b";
    .port_info 3 /INPUT 15 "i_addr";
    .port_info 4 /INOUT 8 "io_data";
P_0x5a379b0bc6b0 .param/l "AddrWidth" 0 2 4, +C4<00000000000000000000000000001111>;
P_0x5a379b0bc6f0 .param/l "Delay" 0 2 6, +C4<00000000000000000000000000001111>;
P_0x5a379b0bc730 .param/str "InitFile" 0 2 5, "\000";
L_0x7a196eaa6138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5a379b0bfa20 .functor NOT 1, L_0x7a196eaa6138, C4<0>, C4<0>, C4<0>;
L_0x5a379b0bfa90 .functor NOT 1, RS_0x7a196eaf1c28, C4<0>, C4<0>, C4<0>;
L_0x5a379b0bfb50 .functor AND 1, L_0x5a379b0bfa20, L_0x5a379b0bfa90, C4<1>, C4<1>;
v0x5a379b0bca10_0 .net *"_ivl_0", 0 0, L_0x5a379b0bfa20;  1 drivers
L_0x7a196eaa60f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a379b0bcb10_0 .net *"_ivl_11", 1 0, L_0x7a196eaa60f0;  1 drivers
o0x7a196eaf1ad8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5a379b0bcbf0_0 name=_ivl_12
v0x5a379b0bcce0_0 .net *"_ivl_2", 0 0, L_0x5a379b0bfa90;  1 drivers
v0x5a379b0bcdc0_0 .net *"_ivl_5", 0 0, L_0x5a379b0bfb50;  1 drivers
v0x5a379b0bced0_0 .net *"_ivl_6", 7 0, L_0x5a379b0bfc60;  1 drivers
v0x5a379b0bcfb0_0 .net *"_ivl_8", 16 0, L_0x5a379b0bfd00;  1 drivers
v0x5a379b0bd090_0 .var/i "i", 31 0;
v0x5a379b0bd170_0 .net "i_addr", 14 0, L_0x5a379b0c00c0;  1 drivers
v0x5a379b0bd250_0 .net8 "i_ce_b", 0 0, RS_0x7a196eaf1c28;  alias, 2 drivers, strength-aware
v0x5a379b0bd310_0 .net "i_re_b", 0 0, L_0x7a196eaa6138;  1 drivers
L_0x7a196eaa6180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a379b0bd3d0_0 .net "i_we_b", 0 0, L_0x7a196eaa6180;  1 drivers
v0x5a379b0bd490_0 .net8 "io_data", 7 0, RS_0x7a196eaf0728;  alias, 2 drivers
v0x5a379b0bd550 .array "reg_mem", 32767 0, 7 0;
E_0x5a379b0bc980/0 .event anyedge, v0x5a379b0b76e0_0, v0x5a379b0bd170_0, v0x5a379b0bd310_0, v0x5a379b0bd3d0_0;
E_0x5a379b0bc980/1 .event anyedge, v0x5a379b0bd250_0;
E_0x5a379b0bc980 .event/or E_0x5a379b0bc980/0, E_0x5a379b0bc980/1;
L_0x5a379b0bfc60 .array/port v0x5a379b0bd550, L_0x5a379b0bfd00;
L_0x5a379b0bfd00 .concat [ 15 2 0 0], L_0x5a379b0c00c0, L_0x7a196eaa60f0;
L_0x5a379b0bfe40 .delay 8 (150,150,150) L_0x5a379b0bfe40/d;
L_0x5a379b0bfe40/d .functor MUXZ 8, o0x7a196eaf1ad8, L_0x5a379b0bfc60, L_0x5a379b0bfb50, C4<>;
    .scope S_0x5a379b0bb420;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a379b0bbef0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5a379b0bbef0_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5a379b0bbef0_0;
    %pad/s 8;
    %ix/getv/s 4, v0x5a379b0bbef0_0;
    %store/vec4a v0x5a379b0bc3b0, 4, 0;
    %load/vec4 v0x5a379b0bbef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a379b0bbef0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x5a379b0bb420;
T_1 ;
    %wait E_0x5a379b09bd10;
    %load/vec4 v0x5a379b0bc0b0_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.3, 10;
    %load/vec4 v0x5a379b0bc230_0;
    %inv;
    %and;
T_1.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x5a379b0bc170_0;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 150, 0;
    %load/vec4 v0x5a379b0bc2f0_0;
    %load/vec4 v0x5a379b0bbfd0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a379b0bc3b0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5a379b0bc520;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a379b0bd090_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5a379b0bd090_0;
    %cmpi/s 32767, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x5a379b0bd090_0;
    %pad/s 8;
    %ix/getv/s 4, v0x5a379b0bd090_0;
    %store/vec4a v0x5a379b0bd550, 4, 0;
    %load/vec4 v0x5a379b0bd090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a379b0bd090_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x5a379b0bc520;
T_3 ;
    %wait E_0x5a379b0bc980;
    %load/vec4 v0x5a379b0bd250_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.3, 10;
    %load/vec4 v0x5a379b0bd3d0_0;
    %inv;
    %and;
T_3.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x5a379b0bd310_0;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 150, 0;
    %load/vec4 v0x5a379b0bd490_0;
    %load/vec4 v0x5a379b0bd170_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a379b0bd550, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a379b0b9520;
T_4 ;
    %vpi_call 2 67 "$readmemh", P_0x5a379b0b97d0, v0x5a379b0bb1c0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5a379b0b9520;
T_5 ;
    %wait E_0x5a379b09ce00;
    %load/vec4 v0x5a379b0baa40_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x5a379b0bad00_0;
    %inv;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 350, 0;
    %load/vec4 v0x5a379b0bb040_0;
    %load/vec4 v0x5a379b0ba880_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a379b0bb1c0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5a379b0b9520;
T_6 ;
    %wait E_0x5a379b09cf20;
    %load/vec4 v0x5a379b0baae0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x5a379b0badc0_0;
    %inv;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 350, 0;
    %load/vec4 v0x5a379b0bb100_0;
    %load/vec4 v0x5a379b0ba960_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a379b0bb1c0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5a379b0b8da0;
T_7 ;
    %wait E_0x5a379b01f940;
    %load/vec4 v0x5a379b0b9130_0;
    %assign/vec4 v0x5a379b0b93c0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a379b0b2190;
T_8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a379b0b82e0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a379b0b83c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a379b0b84a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a379b0b8200_0, 0, 2;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5a379b0b8580_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5a379b0b8660_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a379b0b8740_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x5a379b0b2190;
T_9 ;
    %wait E_0x5a379b01fa40;
    %load/vec4 v0x5a379b0b7480_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x5a379b0b73c0_0;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5a379b0b72e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x5a379b0b7540_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5a379b0b82e0_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x5a379b0b7540_0;
    %assign/vec4 v0x5a379b0b83c0_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5a379b0b7540_0;
    %assign/vec4 v0x5a379b0b84a0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5a379b0b7540_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5a379b0b8200_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5a379b0b2190;
T_10 ;
    %wait E_0x5a379b043ca0;
    %load/vec4 v0x5a379b0b7080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %delay 30, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a379b0b8580_0, 0;
    %delay 40, 0;
    %load/vec4 v0x5a379b0b8660_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5a379b0b8660_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5a379b0b6750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %delay 40, 0;
    %load/vec4 v0x5a379b0b8580_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5a379b0b8580_0, 0;
T_10.2 ;
T_10.1 ;
    %load/vec4 v0x5a379b0b8820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %delay 30, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5a379b0b8660_0, 0;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5a379b0b2190;
T_11 ;
    %wait E_0x5a379b043ca0;
    %load/vec4 v0x5a379b0b6750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x5a379b0b65d0_0;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5a379b0b8580_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %delay 30, 0;
    %load/vec4 v0x5a379b0b77c0_0;
    %assign/vec4 v0x5a379b0b8740_0, 0;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %delay 30, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a379b0b8740_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5a379b07d520;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a379b0bdc90_0, 0, 1;
    %delay 199, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a379b0bdc90_0, 0, 1;
    %delay 199, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5a379b07d520;
T_13 ;
    %vpi_call 3 143 "$dumpfile", "./out/gfx_vga_tb.vcd" {0 0 0};
    %vpi_call 3 144 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a379b07d520 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a379b0bdf90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a379b0bdec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a379b0be130_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a379b0bdd60_0, 0, 2;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5a379b0be060_0, 0, 8;
    %delay 397, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a379b0be130_0, 0, 1;
    %delay 397, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a379b0be130_0, 0, 1;
    %delay 1588878, 0;
    %vpi_call 3 181 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./tb_defs.v";
    "./gfx_vga_tb.v";
    "./gfx_addr_mux.v";
    "./gfx_vga.v";
