// Seed: 1884915072
module module_0 (
    input wire id_0,
    input wand id_1,
    output supply1 id_2,
    output wand id_3
);
  generate
    assign id_3 = 1;
  endgenerate
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input wor id_8,
    input supply1 id_9,
    input uwire id_10
);
  wire id_12;
  nor primCall (id_5, id_8, id_12, id_6, id_10, id_9, id_2, id_4, id_7, id_3);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_5,
      id_5
  );
  assign modCall_1.type_6 = 0;
  wire id_13;
  wire id_14;
endmodule
