[{"DBLP title": "Exploiting Resolution Proofs to Speed Up LTL Vacuity Detection for BMC.", "DBLP authors": ["Jocelyn Simmonds", "Jessica Davies", "Arie Gurfinkel", "Marsha Chechik"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.16", "OA papers": [{"PaperId": "https://openalex.org/W3145898771", "PaperTitle": "Exploiting Resolution Proofs to Speed Up LTL Vacuity Detection for BMC", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Toronto": 3.0, "Carnegie Mellon University": 1.0}, "Authors": ["Simmonds", "Davies", "Gurfinkel", "Chechik"]}]}, {"DBLP title": "Improved Design Debugging Using Maximum Satisfiability.", "DBLP authors": ["Sean Safarpour", "Hratch Mangassarian", "Andreas G. Veneris", "Mark H. Liffiton", "Karem A. Sakallah"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.26", "OA papers": [{"PaperId": "https://openalex.org/W3141991053", "PaperTitle": "Improved Design Debugging Using Maximum Satisfiability", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Toronto": 3.0, "University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Safarpour", "Mangassarian", "Veneris", "Liffiton", "Sakallah"]}]}, {"DBLP title": "Industrial Strength SAT-based Alignability Algorithm for Hardware Equivalence Verification.", "DBLP authors": ["Daher Kaiss", "Marcelo Skaba", "Ziyad Hanna", "Zurab Khasidashvili"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.37", "OA papers": [{"PaperId": "https://openalex.org/W3152004042", "PaperTitle": "Industrial Strength SAT-based Alignability Algorithm for Hardware Equivalence Verification", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Kaiss", "Skaba", "Hanna", "Khasidashvili"]}]}, {"DBLP title": "Boosting Verification by Automatic Tuning of Decision Procedures.", "DBLP authors": ["Frank Hutter", "Domagoj Babic", "Holger H. Hoos", "Alan J. Hu"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.9", "OA papers": [{"PaperId": "https://openalex.org/W3142192680", "PaperTitle": "Boosting Verification by Automatic Tuning of Decision Procedures", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of British Columbia": 4.0}, "Authors": ["Hutter", "Babic", "Hoos", "Hu"]}]}, {"DBLP title": "Verifying Correctness of Transactional Memories.", "DBLP authors": ["Ariel Cohen", "John W. O'Leary", "Amir Pnueli", "Mark R. Tuttle", "Lenore D. Zuck"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.40", "OA papers": [{"PaperId": "https://openalex.org/W4252148547", "PaperTitle": "Verifying Correctness of Transactional Memories", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Ariel Cohen", "John J. O'Leary", "Amir Pnueli", "Mark S. Tuttle", "Lenore D. Zuck"]}]}, {"DBLP title": "Algorithmic Analysis of Piecewise FIFO Systems.", "DBLP authors": ["Naghmeh Ghafari", "Arie Gurfinkel", "Nils Klarlund", "Richard J. Trefler"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.18", "OA papers": [{"PaperId": "https://openalex.org/W3152200862", "PaperTitle": "Algorithmic Analysis of Piecewise FIFO Systems", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Waterloo": 2.0, "Software Engineering Institute": 0.5, "Carnegie Mellon University": 0.5, "Google (United States)": 1.0}, "Authors": ["Ghafari", "Gurfinkel", "Klarlund", "Trefler"]}]}, {"DBLP title": "Transaction Based Modeling and Verification of Hardware Protocols.", "DBLP authors": ["Xiaofang Chen", "Steven M. German", "Ganesh Gopalakrishnan"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.20", "OA papers": [{"PaperId": "https://openalex.org/W3140261070", "PaperTitle": "Transaction Based Modeling and Verification of Hardware Protocols", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Chen", "German", "Gopalakrishnan"]}]}, {"DBLP title": "Automating Hazard Checking in Transaction-Level Microarchitecture Models.", "DBLP authors": ["Yogesh S. Mahajan", "Sharad Malik"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.33", "OA papers": [{"PaperId": "https://openalex.org/W3148255876", "PaperTitle": "Automating Hazard Checking in Transaction-Level Microarchitecture Models", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Mahajan", "Malik"]}]}, {"DBLP title": "Computing Predicate Abstractions by Integrating BDDs and SMT Solvers.", "DBLP authors": ["Roberto Cavada", "Alessandro Cimatti", "Anders Franz\u00e9n", "Krishnamani Kalyanasundaram", "Marco Roveri", "R. K. Shyamasundar"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.35", "OA papers": [{"PaperId": "https://openalex.org/W4235626864", "PaperTitle": "Computing Predicate Abstractions by Integrating BDDs and SMT Solvers", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {}, "Authors": ["Roberto Cavada", "Alessandro Cimatti", "Anders Franz\u00e9n", "Krishnamani Kalyanasundaram", "Marco Roveri", "R. K. Shyamasundar"]}]}, {"DBLP title": "Induction in CEGAR for Detecting Counterexamples.", "DBLP authors": ["Chao Wang", "Aarti Gupta", "Franjo Ivancic"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.21", "OA papers": [{"PaperId": "https://openalex.org/W3145908677", "PaperTitle": "Induction in CEGAR for Detecting Counterexamples", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Wang", "Gupta", "Ivancic"]}]}, {"DBLP title": "Lifting Propositional Interpolants to the Word-Level.", "DBLP authors": ["Daniel Kroening", "Georg Weissenbacher"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.13", "OA papers": [{"PaperId": "https://openalex.org/W4242333425", "PaperTitle": "Lifting Propositional Interpolants to the Word-Level", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"ETH Zurich": 2.0}, "Authors": ["Daniel Kroening", "Georg Weissenbacher"]}]}, {"DBLP title": "Global Optimization of Compositional Systems.", "DBLP authors": ["Fadi A. Zaraket", "John Pape", "Adnan Aziz", "Margarida F. Jacome", "Sarfraz Khurshid"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.17", "OA papers": [{"PaperId": "https://openalex.org/W3147110047", "PaperTitle": "Global Optimization of Compositional Systems", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Zaraket", "pape", "Aziz", "Jacome", "Khurshid"]}]}, {"DBLP title": "Cross-Entropy Based Testing.", "DBLP authors": ["Hana Chockler", "Eitan Farchi", "Benny Godlin", "Sergey Novikov"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.19", "OA papers": [{"PaperId": "https://openalex.org/W3140005056", "PaperTitle": "Cross-Entropy Based Testing", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {}, "Authors": ["Chockler", "Farchi", "Godlin"]}]}, {"DBLP title": "Automatic Abstraction Refinement for Generalized Symbolic Trajectory Evaluation.", "DBLP authors": ["Yan Chen", "Yujing He", "Fei Xie", "Jin Yang"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.11", "OA papers": [{"PaperId": "https://openalex.org/W3140124428", "PaperTitle": "Automatic Abstraction Refinement for Generalized Symbolic Trajectory Evaluation", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Chen", "He", "Xie", "Yang"]}]}, {"DBLP title": "A Logic for GSTE.", "DBLP authors": ["Edward Smith"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.36", "OA papers": [{"PaperId": "https://openalex.org/W3150721876", "PaperTitle": "A Logic for GSTE", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Smith"]}]}, {"DBLP title": "Automatic Abstraction in Symbolic Trajectory Evaluation.", "DBLP authors": ["Sara Adams", "Magnus Bj\u00f6rk", "Thomas F. Melham", "Carl-Johan H. Seger"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.27", "OA papers": [{"PaperId": "https://openalex.org/W3140977053", "PaperTitle": "Automatic Abstraction in Symbolic Trajectory Evaluation", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Adams", "Bjork", "Melham", "Seger"]}]}, {"DBLP title": "A Coverage Analysis for Safety Property Lists.", "DBLP authors": ["Koen Claessen"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.32", "OA papers": [{"PaperId": "https://openalex.org/W3150683616", "PaperTitle": "A Coverage Analysis for Safety Property Lists", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}, "Authors": ["Claessen"]}]}, {"DBLP title": "What Triggers a Behavior?", "DBLP authors": ["Orna Kupferman", "Yoad Lustig"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.41", "OA papers": [{"PaperId": "https://openalex.org/W3140358698", "PaperTitle": "What Triggers a Behavior?", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Kupferman", "Lustig"]}]}, {"DBLP title": "Two-Dimensional Regular Expressions for Compositional Bus Protocols.", "DBLP authors": ["Kathi Fisler"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.14", "OA papers": [{"PaperId": "https://openalex.org/W3142998747", "PaperTitle": "Two-Dimensional Regular Expressions for Compositional Bus Protocols", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Department of Computer Science, WPI, Worcester, MA, USA": 1.0}, "Authors": ["Fisler"]}]}, {"DBLP title": "A Quantitative Completeness Analysis for Property-Sets.", "DBLP authors": ["Martin Oberk\u00f6nig", "Martin Schickel", "Hans Eveking"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.34", "OA papers": [{"PaperId": "https://openalex.org/W3142470543", "PaperTitle": "A Quantitative Completeness Analysis for Property-Sets", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Darmstadt": 3.0}, "Authors": ["Oberkonig", "Schickel", "Eveking"]}]}, {"DBLP title": "Automated Extraction of Inductive Invariants to Aid Model Checking.", "DBLP authors": ["Michael L. Case", "Alan Mishchenko", "Robert K. Brayton"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.12", "OA papers": [{"PaperId": "https://openalex.org/W3149893948", "PaperTitle": "Automated Extraction of Inductive Invariants to Aid Model Checking", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Mishchenko"]}]}, {"DBLP title": "Checking Safety by Inductive Generalization of Counterexamples to Induction.", "DBLP authors": ["Aaron R. Bradley", "Zohar Manna"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.15", "OA papers": [{"PaperId": "https://openalex.org/W3149078839", "PaperTitle": "Checking Safety by Inductive Generalization of Counterexamples to Induction", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Stanford University": 2.0}, "Authors": ["John Bradley", "Manna"]}]}, {"DBLP title": "Fast Minimum-Register Retiming via Binary Maximum-Flow.", "DBLP authors": ["Aaron P. Hurst", "Alan Mishchenko", "Robert K. Brayton"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.31", "OA papers": [{"PaperId": "https://openalex.org/W3146957243", "PaperTitle": "Fast Minimum-Register Retiming via Binary Maximum-Flow", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Hurst", "Mishchenko"]}]}, {"DBLP title": "Formal Verification of Partial Good Self-Test Fencing Structures.", "DBLP authors": ["Adrian E. Seigler", "Gary A. Van Huben", "Hari Mony"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.28", "OA papers": [{"PaperId": "https://openalex.org/W4247496367", "PaperTitle": "Formal Verification of Partial Good Self-Test Fencing Structures", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM, Corporation, USA": 3.0}, "Authors": ["Adrian E. Seigler", "G. A. Van Huben", "Hari Mony"]}]}, {"DBLP title": "Case study: Integrating FV and DV in the Verification of the Intel CoreTM 2 Duo Microprocessor.", "DBLP authors": ["Alon Flaisher", "Alon Gluska", "Eli Singerman"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.38", "OA papers": [{"PaperId": "https://openalex.org/W3148358046", "PaperTitle": "Case study: Integrating FV and DV in the Verification of the Intel&#x0AE; Core^{TM} 2 Duo Microprocessor", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Israel Electric (Israel)": 1.5, "Intel (Israel)": 1.5}, "Authors": ["Flaisher", "Gluska", "Singerman"]}]}, {"DBLP title": "Circuit Level Verification of a High-Speed Toggle.", "DBLP authors": ["Chao Yan", "Mark R. Greenstreet"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.39", "OA papers": [{"PaperId": "https://openalex.org/W3150180001", "PaperTitle": "Circuit Level Verification of a High-Speed Toggle", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Yan", "Greenstreet"]}]}, {"DBLP title": "Combining Symbolic Simulation and Interval Arithmetic for the Verification of AMS Designs.", "DBLP authors": ["Mohamed H. Zaki", "Ghiath Al Sammane", "Sofi\u00e8ne Tahar", "Guy Bois"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.25", "OA papers": [{"PaperId": "https://openalex.org/W3150028190", "PaperTitle": "Combining Symbolic Simulation and Interval Arithmetic for the Verification of AMS Designs", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Concordia University": 3.0, "Polytechnique Montr\u00e9al": 1.0}, "Authors": ["Zaki", "Al-Sammane", "Tahar", "Bois"]}]}, {"DBLP title": "Analyzing Gene Relationships for Down Syndrome with Labeled Transition Graphs.", "DBLP authors": ["Neha Rungta", "Hyrum Carroll", "Eric G. Mercer", "Randall J. Roper", "Mark J. Clement", "Quinn Snell"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.24", "OA papers": [{"PaperId": "https://openalex.org/W3143191968", "PaperTitle": "Analyzing Gene Relationships for Down Syndrome with Labeled Transition Graphs", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Rungta", "Carroll", "Roper", "Clement"]}]}, {"DBLP title": "A Formal Model of Clock Domain Crossing and Automated Verification of Time-Triggered Hardware.", "DBLP authors": ["Julien Schmaltz"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.22", "OA papers": [{"PaperId": "https://openalex.org/W3143326883", "PaperTitle": "A Formal Model of Clock Domain Crossing and Automated Verification of Time-Triggered Hardware", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Schmaltz"]}]}, {"DBLP title": "Modeling Time-Triggered Protocols and Verifying Their Real-Time Schedules.", "DBLP authors": ["Lee Pike"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.10", "OA papers": [{"PaperId": "https://openalex.org/W3143058106", "PaperTitle": "Modeling Time-Triggered Protocols and Verifying Their Real-Time Schedules", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Pike"]}]}, {"DBLP title": "A Mechanized Refinement Framework for Analysis of Custom Memories.", "DBLP authors": ["Sandip Ray", "Jayanta Bhadra"], "year": 2007, "doi": "https://doi.org/10.1109/FAMCAD.2007.45", "OA papers": [{"PaperId": "https://openalex.org/W3152019893", "PaperTitle": "A Mechanized Refinement Framework for Analysis of Custom Memories", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Ray", "Bhadra"]}]}]