[{"raw":{},"required":["Filename","Size"],"package":"yosys-dev","source":"yosys (0.33-5)","version":"0.33-5+b2","section":"electronics","priority":"optional","architecture":"amd64","depends":["tcl-dev","libffi-dev","libreadline-dev"],"installedSize":507,"maintainer":"Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>","description":"Framework for Verilog RTL synthesis (development files)","homepage":"https://github.com/YosysHQ/yosys","filename":"pool/main/y/yosys/yosys-dev_0.33-5+b2_amd64.deb","size":102272,"md5":"104f3dadece73820ee2aeb334806280e","sha256":"b98ccc34bb38c9bc5f3d12dde2c3c3a207ccaab16fbe11bbfd5fd466b0ba6fc0","descriptionMd5":"1046b72bf5b8ccf517ca1661cff5d331"}]