Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: Moltiplicatore_Booth.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Moltiplicatore_Booth.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Moltiplicatore_Booth"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : Moltiplicatore_Booth
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/giorgio/Documenti/Prova/fulladder.vhd" in Library work.
Architecture dataflow of Entity full_adder is up to date.
Compiling vhdl file "/home/giorgio/Documenti/Prova/MUX2.vhd" in Library work.
Architecture dataflow of Entity mux2 is up to date.
Compiling vhdl file "/home/giorgio/Documenti/Prova/FFD.vhd" in Library work.
Architecture behavioral of Entity ffd is up to date.
Compiling vhdl file "/home/giorgio/Documenti/Prova/XOR_Inversion.vhd" in Library work.
Architecture dataflow of Entity xor_inversion is up to date.
Compiling vhdl file "/home/giorgio/Documenti/Prova/ripplecarry.vhd" in Library work.
Architecture structural of Entity ripple_carry is up to date.
Compiling vhdl file "/home/giorgio/Documenti/Prova/Controllo_Overflow.vhd" in Library work.
Architecture behavioral of Entity controllo_overflow is up to date.
Compiling vhdl file "/home/giorgio/Documenti/Prova/flipflopmux.vhd" in Library work.
Architecture structural of Entity flipflopmux is up to date.
Compiling vhdl file "/home/giorgio/Documenti/Prova/Counter_ModN.vhd" in Library work.
Architecture behavioral of Entity counter_modn is up to date.
Compiling vhdl file "/home/giorgio/Documenti/Prova/ControlUnit.vhd" in Library work.
Architecture behavioral of Entity controlunit is up to date.
Compiling vhdl file "/home/giorgio/Documenti/Prova/Shift_register.vhd" in Library work.
Entity <shift_register> compiled.
Entity <shift_register> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/giorgio/Documenti/Prova/registro.vhd" in Library work.
Architecture behavioral of Entity registro is up to date.
Compiling vhdl file "/home/giorgio/Documenti/Prova/RCA_ADD_SUB.vhd" in Library work.
Architecture structural of Entity rca_add_sub is up to date.
Compiling vhdl file "/home/giorgio/Documenti/Prova/Moltiplicatore_Booth.vhd" in Library work.
Architecture behavioral of Entity moltiplicatore_booth is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Moltiplicatore_Booth> in library <work> (architecture <behavioral>) with generics.
	N = 8

Analyzing hierarchy for entity <Counter_ModN> in library <work> (architecture <behavioral>) with generics.
	N = 8

Analyzing hierarchy for entity <ControlUnit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Shift_register> in library <work> (architecture <behavioral>) with generics.
	N = 8
	shift_right_left = '0'

Analyzing hierarchy for entity <Shift_register> in library <work> (architecture <behavioral>) with generics.
	N = 9
	shift_right_left = '0'

Analyzing hierarchy for entity <registro> in library <work> (architecture <behavioral>) with generics.
	N = 8

Analyzing hierarchy for entity <RCA_ADD_SUB> in library <work> (architecture <structural>) with generics.
	N = 8

Analyzing hierarchy for entity <flipflopmux> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <XOR_Inversion> in library <work> (architecture <dataflow>) with generics.
	N = 8

Analyzing hierarchy for entity <ripple_carry> in library <work> (architecture <structural>) with generics.
	num_bit = 8

Analyzing hierarchy for entity <Controllo_Overflow> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX2> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <FFD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Moltiplicatore_Booth> in library <work> (Architecture <behavioral>).
	N = 8
WARNING:Xst:753 - "/home/giorgio/Documenti/Prova/Moltiplicatore_Booth.vhd" line 149: Unconnected output port 'counter' of component 'Counter_ModN'.
WARNING:Xst:753 - "/home/giorgio/Documenti/Prova/Moltiplicatore_Booth.vhd" line 193: Unconnected output port 'scan_out' of component 'Shift_register'.
WARNING:Xst:753 - "/home/giorgio/Documenti/Prova/Moltiplicatore_Booth.vhd" line 220: Unconnected output port 'overflow' of component 'RCA_ADD_SUB'.
Entity <Moltiplicatore_Booth> analyzed. Unit <Moltiplicatore_Booth> generated.

Analyzing generic Entity <Counter_ModN> in library <work> (Architecture <behavioral>).
	N = 8
Entity <Counter_ModN> analyzed. Unit <Counter_ModN> generated.

Analyzing Entity <ControlUnit> in library <work> (Architecture <behavioral>).
Entity <ControlUnit> analyzed. Unit <ControlUnit> generated.

Analyzing generic Entity <Shift_register.1> in library <work> (Architecture <behavioral>).
	N = 8
	shift_right_left = '0'
Entity <Shift_register.1> analyzed. Unit <Shift_register.1> generated.

Analyzing Entity <flipflopmux> in library <work> (Architecture <structural>).
Entity <flipflopmux> analyzed. Unit <flipflopmux> generated.

Analyzing Entity <MUX2> in library <work> (Architecture <dataflow>).
Entity <MUX2> analyzed. Unit <MUX2> generated.

Analyzing Entity <FFD> in library <work> (Architecture <behavioral>).
Entity <FFD> analyzed. Unit <FFD> generated.

Analyzing generic Entity <Shift_register.2> in library <work> (Architecture <behavioral>).
	N = 9
	shift_right_left = '0'
Entity <Shift_register.2> analyzed. Unit <Shift_register.2> generated.

Analyzing generic Entity <registro> in library <work> (Architecture <behavioral>).
	N = 8
Entity <registro> analyzed. Unit <registro> generated.

Analyzing generic Entity <RCA_ADD_SUB> in library <work> (Architecture <structural>).
	N = 8
WARNING:Xst:753 - "/home/giorgio/Documenti/Prova/RCA_ADD_SUB.vhd" line 89: Unconnected output port 'riporto_out' of component 'ripple_carry'.
Entity <RCA_ADD_SUB> analyzed. Unit <RCA_ADD_SUB> generated.

Analyzing generic Entity <XOR_Inversion> in library <work> (Architecture <dataflow>).
	N = 8
Entity <XOR_Inversion> analyzed. Unit <XOR_Inversion> generated.

Analyzing generic Entity <ripple_carry> in library <work> (Architecture <structural>).
	num_bit = 8
Entity <ripple_carry> analyzed. Unit <ripple_carry> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <dataflow>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <Controllo_Overflow> in library <work> (Architecture <behavioral>).
Entity <Controllo_Overflow> analyzed. Unit <Controllo_Overflow> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Counter_ModN>.
    Related source file is "/home/giorgio/Documenti/Prova/Counter_ModN.vhd".
    Found 1-bit register for signal <res_out>.
    Found 3-bit up counter for signal <c>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Counter_ModN> synthesized.


Synthesizing Unit <ControlUnit>.
    Related source file is "/home/giorgio/Documenti/Prova/ControlUnit.vhd".
    Found finite state machine <FSM_0> for signal <stato_corrente>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset_n                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ControlUnit> synthesized.


Synthesizing Unit <registro>.
    Related source file is "/home/giorgio/Documenti/Prova/registro.vhd".
    Found 8-bit register for signal <temp>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <registro> synthesized.


Synthesizing Unit <MUX2>.
    Related source file is "/home/giorgio/Documenti/Prova/MUX2.vhd".
Unit <MUX2> synthesized.


Synthesizing Unit <FFD>.
    Related source file is "/home/giorgio/Documenti/Prova/FFD.vhd".
    Found 1-bit register for signal <temp_Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FFD> synthesized.


Synthesizing Unit <XOR_Inversion>.
    Related source file is "/home/giorgio/Documenti/Prova/XOR_Inversion.vhd".
    Found 8-bit xor2 for signal <temp>.
Unit <XOR_Inversion> synthesized.


Synthesizing Unit <Controllo_Overflow>.
    Related source file is "/home/giorgio/Documenti/Prova/Controllo_Overflow.vhd".
    Found 1-bit xor2 for signal <overf$xor0000> created at line 65.
    Found 1-bit xor2 for signal <overf$xor0001> created at line 65.
Unit <Controllo_Overflow> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "/home/giorgio/Documenti/Prova/fulladder.vhd".
    Found 1-bit xor2 for signal <somma>.
    Found 1-bit xor2 for signal <riporto_out$xor0000> created at line 43.
Unit <full_adder> synthesized.


Synthesizing Unit <flipflopmux>.
    Related source file is "/home/giorgio/Documenti/Prova/flipflopmux.vhd".
Unit <flipflopmux> synthesized.


Synthesizing Unit <ripple_carry>.
    Related source file is "/home/giorgio/Documenti/Prova/ripplecarry.vhd".
Unit <ripple_carry> synthesized.


Synthesizing Unit <Shift_register_1>.
    Related source file is "/home/giorgio/Documenti/Prova/Shift_register.vhd".
Unit <Shift_register_1> synthesized.


Synthesizing Unit <Shift_register_2>.
    Related source file is "/home/giorgio/Documenti/Prova/Shift_register.vhd".
Unit <Shift_register_2> synthesized.


Synthesizing Unit <RCA_ADD_SUB>.
    Related source file is "/home/giorgio/Documenti/Prova/RCA_ADD_SUB.vhd".
Unit <RCA_ADD_SUB> synthesized.


Synthesizing Unit <Moltiplicatore_Booth>.
    Related source file is "/home/giorgio/Documenti/Prova/Moltiplicatore_Booth.vhd".
Unit <Moltiplicatore_Booth> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 19
 1-bit register                                        : 18
 8-bit register                                        : 1
# Xors                                                 : 26
 1-bit xor2                                            : 26

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cu/stato_corrente/FSM> on signal <stato_corrente[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 000
 init              | 001
 scelta_operazione | 010
 shift_stato       | 011
 add_sub           | 100
-------------------------------
WARNING:Xst:1290 - Hierarchical block <controllo> is unconnected in block <Add_Sub_pm>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Xors                                                 : 26
 1-bit xor2                                            : 26

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Moltiplicatore_Booth> ...

Optimizing unit <registro> ...

Optimizing unit <ripple_carry> ...

Optimizing unit <Shift_register_1> ...

Optimizing unit <Shift_register_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Moltiplicatore_Booth, actual ratio is 3.
FlipFlop cu/stato_corrente_FSM_FFd2 has been replicated 1 time(s)
FlipFlop cu/stato_corrente_FSM_FFd3 has been replicated 1 time(s)
FlipFlop registro_Q/LOOP_FOR_ISTANTIATE_FFM[1].shift_right.ffm/flipflop/temp_Q has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Moltiplicatore_Booth.ngr
Top Level Output File Name         : Moltiplicatore_Booth
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 68
#      INV                         : 2
#      LUT2                        : 4
#      LUT2_D                      : 3
#      LUT3                        : 13
#      LUT3_D                      : 1
#      LUT4                        : 33
#      LUT4_L                      : 6
#      MUXF5                       : 6
# FlipFlops/Latches                : 35
#      FDC                         : 5
#      FDCE                        : 30
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 18
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                       33  out of    960     3%  
 Number of Slice Flip Flops:             35  out of   1920     1%  
 Number of 4 input LUTs:                 62  out of   1920     3%  
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of    108    33%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------+---------------------------------+-------+
Control Signal                                                                                        | Buffer(FF name)                 | Load  |
------------------------------------------------------------------------------------------------------+---------------------------------+-------+
cu/stato_corrente_FSM_Acst_FSM_inv(registro_m/reset_n_inv1_INV_0:O)                                   | NONE(cu/stato_corrente_FSM_FFd1)| 23    |
Inst_Counter_ModN/reset(registro_A/LOOP_FOR_ISTANTIATE_FFM[0].shift_right.ffm/flipflop/reset_n_inv1:O)| NONE(Inst_Counter_ModN/c_0)     | 12    |
------------------------------------------------------------------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.564ns (Maximum Frequency: 152.346MHz)
   Minimum input arrival time before clock: 3.537ns
   Maximum output required time after clock: 6.284ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.564ns (frequency: 152.346MHz)
  Total number of paths / destination ports: 383 / 57
-------------------------------------------------------------------------
Delay:               6.564ns (Levels of Logic = 5)
  Source:            registro_Q/LOOP_FOR_ISTANTIATE_FFM[1].shift_right.ffm/flipflop/temp_Q_1 (FF)
  Destination:       registro_A/LOOP_FOR_ISTANTIATE_FFM[7].shift_right.ffm/flipflop/temp_Q (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: registro_Q/LOOP_FOR_ISTANTIATE_FFM[1].shift_right.ffm/flipflop/temp_Q_1 to registro_A/LOOP_FOR_ISTANTIATE_FFM[7].shift_right.ffm/flipflop/temp_Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.591   0.937  registro_Q/LOOP_FOR_ISTANTIATE_FFM[1].shift_right.ffm/flipflop/temp_Q_1 (registro_Q/LOOP_FOR_ISTANTIATE_FFM[1].shift_right.ffm/flipflop/temp_Q_1)
     LUT4:I3->O            1   0.704   0.000  Add_Sub_pm/rca/serie_di_fa[2].fa/riporto_out1_SW0_SW0_F (N53)
     MUXF5:I0->O           1   0.321   0.499  Add_Sub_pm/rca/serie_di_fa[2].fa/riporto_out1_SW0_SW0 (N47)
     LUT3:I1->O            5   0.704   0.668  Add_Sub_pm/rca/serie_di_fa[2].fa/riporto_out1 (Add_Sub_pm/rca/vettore_riporti<3>)
     LUT3:I2->O            1   0.704   0.424  Add_Sub_pm/rca/serie_di_fa[4].fa/riporto_out1 (Add_Sub_pm/rca/vettore_riporti<5>)
     LUT4:I3->O            1   0.704   0.000  registro_A/LOOP_FOR_ISTANTIATE_FFM[7].shift_right.ffm/mux/temp_out_mux1 (registro_A/LOOP_FOR_ISTANTIATE_FFM[7].shift_right.ffm/out_temp)
     FDCE:D                    0.308          registro_A/LOOP_FOR_ISTANTIATE_FFM[7].shift_right.ffm/flipflop/temp_Q
    ----------------------------------------
    Total                      6.564ns (4.036ns logic, 2.528ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              3.537ns (Levels of Logic = 3)
  Source:            start (PAD)
  Destination:       cu/stato_corrente_FSM_FFd3 (FF)
  Destination Clock: clock rising

  Data Path: start to cu/stato_corrente_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.424  start_IBUF (start_IBUF)
     LUT4_L:I3->LO         1   0.704   0.179  cu/stato_corrente_FSM_FFd3-In_SW0 (N8)
     LUT3:I1->O            2   0.704   0.000  cu/stato_corrente_FSM_FFd3-In (cu/stato_corrente_FSM_FFd3-In)
     FDC:D                     0.308          cu/stato_corrente_FSM_FFd3
    ----------------------------------------
    Total                      3.537ns (2.934ns logic, 0.603ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 19 / 17
-------------------------------------------------------------------------
Offset:              6.284ns (Levels of Logic = 2)
  Source:            cu/stato_corrente_FSM_FFd3 (FF)
  Destination:       stop (PAD)
  Source Clock:      clock rising

  Data Path: cu/stato_corrente_FSM_FFd3 to stop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             30   0.591   1.297  cu/stato_corrente_FSM_FFd3 (cu/stato_corrente_FSM_FFd3)
     LUT3:I2->O            1   0.704   0.420  cu/stato_corrente_FSM_Out01 (stop_OBUF)
     OBUF:I->O                 3.272          stop_OBUF (stop)
    ----------------------------------------
    Total                      6.284ns (4.567ns logic, 1.717ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.60 secs
 
--> 


Total memory usage is 530796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    0 (   0 filtered)

