###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        65158   # Number of WRITE/WRITEP commands
num_reads_done                 =       900617   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       699102   # Number of read row buffer hits
num_read_cmds                  =       900613   # Number of READ/READP commands
num_writes_done                =        65165   # Number of read requests issued
num_write_row_hits             =        38001   # Number of write row buffer hits
num_act_cmds                   =       229737   # Number of ACT commands
num_pre_cmds                   =       229707   # Number of PRE commands
num_ondemand_pres              =       205325   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9297604   # Cyles of rank active rank.0
rank_active_cycles.1           =      8961126   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       702396   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1038874   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       907446   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16741   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8324   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3595   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2001   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2198   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2651   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1133   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          841   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1186   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19666   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           17   # Write cmd latency (cycles)
write_latency[40-59]           =           12   # Write cmd latency (cycles)
write_latency[60-79]           =           39   # Write cmd latency (cycles)
write_latency[80-99]           =           95   # Write cmd latency (cycles)
write_latency[100-119]         =          183   # Write cmd latency (cycles)
write_latency[120-139]         =          306   # Write cmd latency (cycles)
write_latency[140-159]         =          459   # Write cmd latency (cycles)
write_latency[160-179]         =          721   # Write cmd latency (cycles)
write_latency[180-199]         =         1052   # Write cmd latency (cycles)
write_latency[200-]            =        62274   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       291574   # Read request latency (cycles)
read_latency[40-59]            =       106490   # Read request latency (cycles)
read_latency[60-79]            =       116408   # Read request latency (cycles)
read_latency[80-99]            =        62878   # Read request latency (cycles)
read_latency[100-119]          =        49240   # Read request latency (cycles)
read_latency[120-139]          =        42986   # Read request latency (cycles)
read_latency[140-159]          =        31290   # Read request latency (cycles)
read_latency[160-179]          =        24923   # Read request latency (cycles)
read_latency[180-199]          =        20608   # Read request latency (cycles)
read_latency[200-]             =       154216   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.25269e+08   # Write energy
read_energy                    =  3.63127e+09   # Read energy
act_energy                     =   6.2856e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.3715e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.9866e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8017e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59174e+09   # Active standby energy rank.1
average_read_latency           =      133.233   # Average read request latency (cycles)
average_interarrival           =      10.3542   # Average request interarrival latency (cycles)
total_energy                   =   1.7519e+10   # Total energy (pJ)
average_power                  =       1751.9   # Average power (mW)
average_bandwidth              =      8.24134   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        69696   # Number of WRITE/WRITEP commands
num_reads_done                 =       973606   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       737453   # Number of read row buffer hits
num_read_cmds                  =       973604   # Number of READ/READP commands
num_writes_done                =        69699   # Number of read requests issued
num_write_row_hits             =        39588   # Number of write row buffer hits
num_act_cmds                   =       267602   # Number of ACT commands
num_pre_cmds                   =       267572   # Number of PRE commands
num_ondemand_pres              =       243494   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9193072   # Cyles of rank active rank.0
rank_active_cycles.1           =      9076034   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       806928   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       923966   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       988068   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14480   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8001   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3419   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1932   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2153   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2632   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1043   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          871   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1116   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19590   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =           12   # Write cmd latency (cycles)
write_latency[60-79]           =           34   # Write cmd latency (cycles)
write_latency[80-99]           =           64   # Write cmd latency (cycles)
write_latency[100-119]         =           90   # Write cmd latency (cycles)
write_latency[120-139]         =          159   # Write cmd latency (cycles)
write_latency[140-159]         =          263   # Write cmd latency (cycles)
write_latency[160-179]         =          474   # Write cmd latency (cycles)
write_latency[180-199]         =          795   # Write cmd latency (cycles)
write_latency[200-]            =        67794   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       275291   # Read request latency (cycles)
read_latency[40-59]            =       102834   # Read request latency (cycles)
read_latency[60-79]            =       123790   # Read request latency (cycles)
read_latency[80-99]            =        68705   # Read request latency (cycles)
read_latency[100-119]          =        55424   # Read request latency (cycles)
read_latency[120-139]          =        48314   # Read request latency (cycles)
read_latency[140-159]          =        37033   # Read request latency (cycles)
read_latency[160-179]          =        30027   # Read request latency (cycles)
read_latency[180-199]          =        25390   # Read request latency (cycles)
read_latency[200-]             =       206796   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.47922e+08   # Write energy
read_energy                    =  3.92557e+09   # Read energy
act_energy                     =  7.32159e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.87325e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.43504e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73648e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66345e+09   # Active standby energy rank.1
average_read_latency           =      157.137   # Average read request latency (cycles)
average_interarrival           =       9.5848   # Average request interarrival latency (cycles)
total_energy                   =  1.79411e+10   # Total energy (pJ)
average_power                  =      1794.11   # Average power (mW)
average_bandwidth              =      8.90287   # Average bandwidth
