m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/Quartus_prj/simulation/questa
T_opt
!s110 1723798222
Va3CoUkTz`3SQQ;fbR_Pg32
04 13 4 work tb_decoder3_8 fast 0
=1-002b674aeb7f-66bf12cd-3bf-3b94
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vdecoder3_8
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/RTL/decoder3_8.v
!s110 1723798220
!i10b 1
!s100 iZd;AYi?D?lFE`Q>V=5mj3
I@k^XUeIQ::3f<EAP<Wm_<2
R1
w1723798068
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/RTL/decoder3_8.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/RTL/decoder3_8.v
!i122 0
L0 1 31
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2023.3;77
r1
!s85 0
31
!s108 1723798220.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/RTL/decoder3_8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/RTL/decoder3_8.v|
!i113 0
Z5 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_decoder3_8
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/Quartus_prj/../Sim/tb_decoder3_8.v
!s110 1723798221
!i10b 1
!s100 =22eVS7fAT65SE^3n@@^g0
Ia]2`E3JeCZoifNbQYBiD]2
R1
w1723193143
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/Quartus_prj/../Sim/tb_decoder3_8.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/Quartus_prj/../Sim/tb_decoder3_8.v
!i122 1
L0 2 39
R3
R4
r1
!s85 0
31
!s108 1723798221.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/Quartus_prj/../Sim/tb_decoder3_8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/Quartus_prj/../Sim|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/Quartus_prj/../Sim/tb_decoder3_8.v|
!i113 0
R5
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab1/3_Decoder/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
