
optiboot_atmega328pb_8mhz.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000272  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000021e  00007d00  00007d00  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .version      00000002  00007ffe  00007ffe  00000272  2**0
                  CONTENTS, READONLY
  3 .comment      00000011  00000000  00000000  00000274  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000028  00000000  00000000  00000285  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000004e8  00000000  00000000  000002ad  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000236  00000000  00000000  00000795  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000396  00000000  00000000  000009cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000008c  00000000  00000000  00000d64  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000186  00000000  00000000  00000df0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000034c  00000000  00000000  00000f76  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000078  00000000  00000000  000012c2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00007d00 <main>:
  //  SP points to RAMEND
  //  r1 contains zero
  //
  // If not, uncomment the following instructions:
  // cli();
  asm volatile ("clr __zero_reg__");
    7d00:	11 24       	eor	r1, r1
#ifdef __AVR_ATmega8__
  SP=RAMEND;  // This is done by hardware reset
#endif

  // Adaboot no-wait mod
  ch = MCUSR;
    7d02:	84 b7       	in	r24, 0x34	; 52
  MCUSR = 0;
    7d04:	14 be       	out	0x34, r1	; 52
  //  LED_PORT |= _BV(LED);
  //}

#if LED_START_FLASHES > 0
  // Set up Timer 1 for timeout counter
  TCCR1B = _BV(CS12) | _BV(CS10); // div 1024
    7d06:	85 e0       	ldi	r24, 0x05	; 5
    7d08:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
#endif
#ifndef SOFT_UART
  // Turn on the pull-up resistor for RX.
  PORTD |= (1 << 0);
    7d0c:	58 9a       	sbi	0x0b, 0	; 11
  UCSRA = _BV(U2X); //Double speed mode USART
  UCSRB = _BV(RXEN) | _BV(TXEN);  // enable Rx & Tx
  UCSRC = _BV(URSEL) | _BV(UCSZ1) | _BV(UCSZ0);  // config USART; 8N1
  UBRRL = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
#else
  UCSR0A = _BV(U2X0); //Double speed mode USART0
    7d0e:	82 e0       	ldi	r24, 0x02	; 2
    7d10:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
  UCSR0B = _BV(RXEN0) | _BV(TXEN0);
    7d14:	88 e1       	ldi	r24, 0x18	; 24
    7d16:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
  UCSR0C = _BV(UCSZ00) | _BV(UCSZ01);
    7d1a:	96 e0       	ldi	r25, 0x06	; 6
    7d1c:	90 93 c2 00 	sts	0x00C2, r25	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
  UBRR0L = (uint8_t)( (F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1 );
    7d20:	90 e1       	ldi	r25, 0x10	; 16
    7d22:	90 93 c4 00 	sts	0x00C4, r25	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
#endif
#endif
  // PIN_EN_TX to high
  DDRB |= _BV(PINB0);
    7d26:	20 9a       	sbi	0x04, 0	; 4
  PORTB |= _BV(PINB0);
    7d28:	28 9a       	sbi	0x05, 0	; 5
  //DDRB = DDRB  |  0x01;
  //PORTB = PORTB | 0x01; 

  // PIN_EN_RX to high
  DDRD |= _BV(PIND7);
    7d2a:	57 9a       	sbi	0x0a, 7	; 10
  PORTD |= _BV(PIND7);
    7d2c:	5f 9a       	sbi	0x0b, 7	; 11
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
    7d2e:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
  WDTCSR = x;
    7d32:	8e e0       	ldi	r24, 0x0E	; 14
    7d34:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

  // Set up watchdog to trigger after 500ms
  watchdogConfig(WATCHDOG_1S);

  /* Set LED pin as output */
  LED_DDR |= _BV(LED);
    7d38:	56 9a       	sbi	0x0a, 6	; 10
    7d3a:	86 e0       	ldi	r24, 0x06	; 6
}

#if LED_START_FLASHES > 0
void flash_led(uint8_t count) {
  do {
    TCNT1 = -(F_CPU/(1024*16));
    7d3c:	28 e1       	ldi	r18, 0x18	; 24
    7d3e:	3e ef       	ldi	r19, 0xFE	; 254
    TIFR1 = _BV(TOV1);
    7d40:	91 e0       	ldi	r25, 0x01	; 1
}

#if LED_START_FLASHES > 0
void flash_led(uint8_t count) {
  do {
    TCNT1 = -(F_CPU/(1024*16));
    7d42:	30 93 85 00 	sts	0x0085, r19	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
    7d46:	20 93 84 00 	sts	0x0084, r18	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
    TIFR1 = _BV(TOV1);
    7d4a:	96 bb       	out	0x16, r25	; 22
    while(!(TIFR1 & _BV(TOV1)));
    7d4c:	b0 9b       	sbis	0x16, 0	; 22
    7d4e:	fe cf       	rjmp	.-4      	; 0x7d4c <main+0x4c>
#ifdef __AVR_ATmega8__
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
    7d50:	4e 9a       	sbi	0x09, 6	; 9
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    7d52:	a8 95       	wdr
    7d54:	81 50       	subi	r24, 0x01	; 1
    LED_PORT ^= _BV(LED);
#else
    LED_PIN |= _BV(LED);
#endif
    watchdogReset();
  } while (--count);
    7d56:	a9 f7       	brne	.-22     	; 0x7d42 <main+0x42>
    7d58:	c0 e0       	ldi	r28, 0x00	; 0
    7d5a:	d0 e0       	ldi	r29, 0x00	; 0
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
    7d5c:	08 e1       	ldi	r16, 0x18	; 24
  WDTCSR = x;
    7d5e:	38 e0       	ldi	r19, 0x08	; 8
    7d60:	f3 2e       	mov	r15, r19
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
        a |= (*bufPtr++) << 8;
        __boot_page_fill_short((uint16_t)(void*)addrPtr,a);
    7d62:	ee 24       	eor	r14, r14
    7d64:	e3 94       	inc	r14
        addrPtr += 2;
      } while (--ch);

      // Write from programming buffer
      __boot_page_write_short((uint16_t)(void*)address);
    7d66:	45 e0       	ldi	r20, 0x05	; 5
    7d68:	b4 2e       	mov	r11, r20
      boot_spm_busy_wait();

#if defined(RWWSRE)
      // Reenable read access to flash
      boot_rww_enable();
    7d6a:	51 e1       	ldi	r21, 0x11	; 17
    7d6c:	a5 2e       	mov	r10, r21
      do *bufPtr++ = getch();
      while (--length);

      // If we are in NRWW section, page erase has to be delayed until now.
      // Todo: Take RAMPZ into account
      if (address >= NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
    7d6e:	13 e0       	ldi	r17, 0x03	; 3
#endif

  /* Forever loop */
  for (;;) {
    /* get character from UART */
    ch = getch();
    7d70:	a7 d0       	rcall	.+334    	; 0x7ec0 <getch>

    if(ch == STK_GET_PARAMETER) {
    7d72:	81 34       	cpi	r24, 0x41	; 65
      unsigned char which = getch();
    7d74:	91 f4       	brne	.+36     	; 0x7d9a <main+0x9a>
    7d76:	a4 d0       	rcall	.+328    	; 0x7ec0 <getch>
      verifySpace();
    7d78:	d8 2e       	mov	r13, r24
    7d7a:	b0 d0       	rcall	.+352    	; 0x7edc <verifySpace>
      if (which == 0x82) {
    7d7c:	82 e8       	ldi	r24, 0x82	; 130
    7d7e:	d8 12       	cpse	r13, r24
	/*
	 * Send optiboot version as "minor SW version"
	 */
	putch(OPTIBOOT_MINVER);
    7d80:	03 c0       	rjmp	.+6      	; 0x7d88 <main+0x88>
    7d82:	84 e0       	ldi	r24, 0x04	; 4
    7d84:	96 d0       	rcall	.+300    	; 0x7eb2 <putch>
    7d86:	92 c0       	rjmp	.+292    	; 0x7eac <main+0x1ac>
      } else if (which == 0x81) {
    7d88:	e1 e8       	ldi	r30, 0x81	; 129
    7d8a:	de 12       	cpse	r13, r30
	  putch(OPTIBOOT_MAJVER);
    7d8c:	03 c0       	rjmp	.+6      	; 0x7d94 <main+0x94>
    7d8e:	84 e0       	ldi	r24, 0x04	; 4
    7d90:	90 d0       	rcall	.+288    	; 0x7eb2 <putch>
      } else {
	/*
	 * GET PARAMETER returns a generic 0x03 reply for
         * other parameters - enough to keep Avrdude happy
	 */
	putch(0x03);
    7d92:	8c c0       	rjmp	.+280    	; 0x7eac <main+0x1ac>
    7d94:	83 e0       	ldi	r24, 0x03	; 3
    7d96:	8d d0       	rcall	.+282    	; 0x7eb2 <putch>
      }
    }
    else if(ch == STK_SET_DEVICE) {
    7d98:	89 c0       	rjmp	.+274    	; 0x7eac <main+0x1ac>
    7d9a:	82 34       	cpi	r24, 0x42	; 66
      // SET DEVICE is ignored
      getNch(20);
    7d9c:	19 f4       	brne	.+6      	; 0x7da4 <main+0xa4>
    7d9e:	84 e1       	ldi	r24, 0x14	; 20
    7da0:	a9 d0       	rcall	.+338    	; 0x7ef4 <getNch>
    }
    else if(ch == STK_SET_DEVICE_EXT) {
    7da2:	84 c0       	rjmp	.+264    	; 0x7eac <main+0x1ac>
      // SET DEVICE EXT is ignored
      getNch(5);
    7da4:	85 34       	cpi	r24, 0x45	; 69
    7da6:	19 f4       	brne	.+6      	; 0x7dae <main+0xae>
    7da8:	85 e0       	ldi	r24, 0x05	; 5
    }
    else if(ch == STK_LOAD_ADDRESS) {
    7daa:	a4 d0       	rcall	.+328    	; 0x7ef4 <getNch>
      // LOAD ADDRESS
      uint16_t newAddress;
      newAddress = getch();
    7dac:	7f c0       	rjmp	.+254    	; 0x7eac <main+0x1ac>
    7dae:	85 35       	cpi	r24, 0x55	; 85
    7db0:	49 f4       	brne	.+18     	; 0x7dc4 <main+0xc4>
      newAddress = (newAddress & 0xff) | (getch() << 8);
    7db2:	86 d0       	rcall	.+268    	; 0x7ec0 <getch>
    7db4:	c8 2f       	mov	r28, r24
    7db6:	84 d0       	rcall	.+264    	; 0x7ec0 <getch>
#ifdef RAMPZ
      // Transfer top bit to RAMPZ
      RAMPZ = (newAddress & 0x8000) ? 1 : 0;
#endif
      newAddress += newAddress; // Convert from word address to byte address
    7db8:	d0 e0       	ldi	r29, 0x00	; 0
    7dba:	d8 2b       	or	r29, r24
      address = newAddress;
      verifySpace();
    7dbc:	cc 0f       	add	r28, r28
    7dbe:	dd 1f       	adc	r29, r29
    }
    else if(ch == STK_UNIVERSAL) {
    7dc0:	8d d0       	rcall	.+282    	; 0x7edc <verifySpace>
      // UNIVERSAL command is ignored
      getNch(4);
    7dc2:	74 c0       	rjmp	.+232    	; 0x7eac <main+0x1ac>
    7dc4:	86 35       	cpi	r24, 0x56	; 86
      putch(0x00);
    7dc6:	29 f4       	brne	.+10     	; 0x7dd2 <main+0xd2>
    7dc8:	84 e0       	ldi	r24, 0x04	; 4
    7dca:	94 d0       	rcall	.+296    	; 0x7ef4 <getNch>
    7dcc:	80 e0       	ldi	r24, 0x00	; 0
    }
    /* Write memory, length is big endian and is in bytes */
    else if(ch == STK_PROG_PAGE) {
    7dce:	71 d0       	rcall	.+226    	; 0x7eb2 <putch>
    7dd0:	6d c0       	rjmp	.+218    	; 0x7eac <main+0x1ac>
    7dd2:	84 36       	cpi	r24, 0x64	; 100
      // PROGRAM PAGE - we support flash programming only, not EEPROM
      uint8_t *bufPtr;
      uint16_t addrPtr;

      getch();			/* getlen() */
    7dd4:	09 f0       	breq	.+2      	; 0x7dd8 <main+0xd8>
    7dd6:	3f c0       	rjmp	.+126    	; 0x7e56 <main+0x156>
      length = getch();
    7dd8:	73 d0       	rcall	.+230    	; 0x7ec0 <getch>
    7dda:	72 d0       	rcall	.+228    	; 0x7ec0 <getch>
    7ddc:	98 2e       	mov	r9, r24
      getch();
    7dde:	70 d0       	rcall	.+224    	; 0x7ec0 <getch>

      // If we are in RWW section, immediately start page erase
      if (address < NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
    7de0:	c1 15       	cp	r28, r1
    7de2:	f0 e7       	ldi	r31, 0x70	; 112
    7de4:	df 07       	cpc	r29, r31
    7de6:	38 f4       	brcc	.+14     	; 0x7df6 <main+0xf6>
    7de8:	fe 01       	movw	r30, r28
    7dea:	17 bf       	out	0x37, r17	; 55
    7dec:	e8 95       	spm
    7dee:	c1 2c       	mov	r12, r1
    7df0:	dd 24       	eor	r13, r13
    7df2:	d3 94       	inc	r13
    7df4:	03 c0       	rjmp	.+6      	; 0x7dfc <main+0xfc>
    7df6:	c1 2c       	mov	r12, r1
    7df8:	dd 24       	eor	r13, r13

      // While that is going on, read in page contents
      bufPtr = buff;
      do *bufPtr++ = getch();
    7dfa:	d3 94       	inc	r13
    7dfc:	61 d0       	rcall	.+194    	; 0x7ec0 <getch>
    7dfe:	f6 01       	movw	r30, r12
    7e00:	81 93       	st	Z+, r24
    7e02:	6f 01       	movw	r12, r30
      while (--length);
    7e04:	9e 12       	cpse	r9, r30
    7e06:	fa cf       	rjmp	.-12     	; 0x7dfc <main+0xfc>

      // If we are in NRWW section, page erase has to be delayed until now.
      // Todo: Take RAMPZ into account
      if (address >= NRWWSTART) __boot_page_erase_short((uint16_t)(void*)address);
    7e08:	c1 15       	cp	r28, r1
    7e0a:	f0 e7       	ldi	r31, 0x70	; 112
    7e0c:	df 07       	cpc	r29, r31
    7e0e:	18 f0       	brcs	.+6      	; 0x7e16 <main+0x116>
    7e10:	fe 01       	movw	r30, r28
    7e12:	17 bf       	out	0x37, r17	; 55
    7e14:	e8 95       	spm

      // Read command terminator, start reply
      verifySpace();
    7e16:	62 d0       	rcall	.+196    	; 0x7edc <verifySpace>
    7e18:	07 b6       	in	r0, 0x37	; 55

      // If only a partial page is to be programmed, the erase might not be complete.
      // So check that here
      boot_spm_busy_wait();
    7e1a:	00 fc       	sbrc	r0, 0
    7e1c:	fd cf       	rjmp	.-6      	; 0x7e18 <main+0x118>
    7e1e:	fe 01       	movw	r30, r28
    7e20:	a0 e0       	ldi	r26, 0x00	; 0
    7e22:	b1 e0       	ldi	r27, 0x01	; 1
    7e24:	8c 91       	ld	r24, X
      bufPtr = buff;
      addrPtr = (uint16_t)(void*)address;
      ch = SPM_PAGESIZE / 2;
      do {
        uint16_t a;
        a = *bufPtr++;
    7e26:	11 96       	adiw	r26, 0x01	; 1
        a |= (*bufPtr++) << 8;
        __boot_page_fill_short((uint16_t)(void*)addrPtr,a);
    7e28:	2c 91       	ld	r18, X
    7e2a:	11 97       	sbiw	r26, 0x01	; 1
    7e2c:	90 e0       	ldi	r25, 0x00	; 0
    7e2e:	92 2b       	or	r25, r18
    7e30:	0c 01       	movw	r0, r24
    7e32:	e7 be       	out	0x37, r14	; 55
    7e34:	e8 95       	spm
    7e36:	11 24       	eor	r1, r1
        addrPtr += 2;
    7e38:	32 96       	adiw	r30, 0x02	; 2
      } while (--ch);
    7e3a:	12 96       	adiw	r26, 0x02	; 2
    7e3c:	a0 38       	cpi	r26, 0x80	; 128

      // Write from programming buffer
      __boot_page_write_short((uint16_t)(void*)address);
    7e3e:	81 e0       	ldi	r24, 0x01	; 1
    7e40:	b8 07       	cpc	r27, r24
    7e42:	81 f7       	brne	.-32     	; 0x7e24 <main+0x124>
      boot_spm_busy_wait();
    7e44:	fe 01       	movw	r30, r28
    7e46:	b7 be       	out	0x37, r11	; 55

#if defined(RWWSRE)
      // Reenable read access to flash
      boot_rww_enable();
    7e48:	e8 95       	spm
    7e4a:	07 b6       	in	r0, 0x37	; 55
    7e4c:	00 fc       	sbrc	r0, 0
#endif

    }
    /* Read memory block mode, length is big endian.  */
    else if(ch == STK_READ_PAGE) {
    7e4e:	fd cf       	rjmp	.-6      	; 0x7e4a <main+0x14a>
    7e50:	a7 be       	out	0x37, r10	; 55
      // READ PAGE - we only read flash
      getch();			/* getlen() */
    7e52:	e8 95       	spm
    7e54:	2b c0       	rjmp	.+86     	; 0x7eac <main+0x1ac>
      length = getch();
    7e56:	84 37       	cpi	r24, 0x74	; 116
    7e58:	b1 f4       	brne	.+44     	; 0x7e86 <main+0x186>
    7e5a:	32 d0       	rcall	.+100    	; 0x7ec0 <getch>
      getch();
    7e5c:	31 d0       	rcall	.+98     	; 0x7ec0 <getch>

      verifySpace();
    7e5e:	98 2e       	mov	r9, r24
    }
    /* Read memory block mode, length is big endian.  */
    else if(ch == STK_READ_PAGE) {
      // READ PAGE - we only read flash
      getch();			/* getlen() */
      length = getch();
    7e60:	2f d0       	rcall	.+94     	; 0x7ec0 <getch>
        putch(result);
        address++;
      }
      while (--length);
#else
      do putch(pgm_read_byte_near(address++));
    7e62:	3c d0       	rcall	.+120    	; 0x7edc <verifySpace>
    7e64:	89 2c       	mov	r8, r9
    7e66:	fe 01       	movw	r30, r28
    7e68:	6f 01       	movw	r12, r30
    7e6a:	8f ef       	ldi	r24, 0xFF	; 255
    7e6c:	c8 1a       	sub	r12, r24
      while (--length);
    7e6e:	d8 0a       	sbc	r13, r24
        putch(result);
        address++;
      }
      while (--length);
#else
      do putch(pgm_read_byte_near(address++));
    7e70:	84 91       	lpm	r24, Z
      while (--length);
    7e72:	1f d0       	rcall	.+62     	; 0x7eb2 <putch>
    7e74:	8a 94       	dec	r8
    7e76:	f6 01       	movw	r30, r12
    7e78:	81 10       	cpse	r8, r1
#endif
#endif
    }

    /* Get device signature bytes  */
    else if(ch == STK_READ_SIGN) {
    7e7a:	f6 cf       	rjmp	.-20     	; 0x7e68 <main+0x168>
    7e7c:	21 96       	adiw	r28, 0x01	; 1
      // READ SIGN - return what Avrdude wants to hear
      verifySpace();
    7e7e:	9a 94       	dec	r9
    7e80:	c9 0d       	add	r28, r9
      putch(SIGNATURE_0);
    7e82:	d1 1d       	adc	r29, r1
    7e84:	13 c0       	rjmp	.+38     	; 0x7eac <main+0x1ac>
    7e86:	85 37       	cpi	r24, 0x75	; 117
      putch(SIGNATURE_1);
    7e88:	41 f4       	brne	.+16     	; 0x7e9a <main+0x19a>
    7e8a:	28 d0       	rcall	.+80     	; 0x7edc <verifySpace>
    7e8c:	8e e1       	ldi	r24, 0x1E	; 30
      putch(SIGNATURE_2);
    7e8e:	11 d0       	rcall	.+34     	; 0x7eb2 <putch>
    7e90:	85 e9       	ldi	r24, 0x95	; 149
    7e92:	0f d0       	rcall	.+30     	; 0x7eb2 <putch>
    7e94:	86 e1       	ldi	r24, 0x16	; 22
    }
    else if (ch == 'Q') {
    7e96:	0d d0       	rcall	.+26     	; 0x7eb2 <putch>
    7e98:	09 c0       	rjmp	.+18     	; 0x7eac <main+0x1ac>
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
    7e9a:	81 35       	cpi	r24, 0x51	; 81
    7e9c:	31 f4       	brne	.+12     	; 0x7eaa <main+0x1aa>
  WDTCSR = x;
    7e9e:	00 93 60 00 	sts	0x0060, r16	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
      putch(SIGNATURE_2);
    }
    else if (ch == 'Q') {
      // Adaboot no-wait mod
      watchdogConfig(WATCHDOG_16MS);
      verifySpace();
    7ea2:	f0 92 60 00 	sts	0x0060, r15	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    7ea6:	1a d0       	rcall	.+52     	; 0x7edc <verifySpace>
    }
    else {
      // This covers the response to commands like STK_ENTER_PROGMODE
      verifySpace();
    7ea8:	01 c0       	rjmp	.+2      	; 0x7eac <main+0x1ac>
    7eaa:	18 d0       	rcall	.+48     	; 0x7edc <verifySpace>
    }
    putch(STK_OK);
    7eac:	80 e1       	ldi	r24, 0x10	; 16
    7eae:	01 d0       	rcall	.+2      	; 0x7eb2 <putch>
    7eb0:	5f cf       	rjmp	.-322    	; 0x7d70 <main+0x70>

00007eb2 <putch>:
  }
    7eb2:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
  //appStart();
}

void putch(char ch) {
#ifndef SOFT_UART
  while (!(UCSR0A & _BV(UDRE0)));
    7eb6:	95 ff       	sbrs	r25, 5
    7eb8:	fc cf       	rjmp	.-8      	; 0x7eb2 <putch>
  UDR0 = ch;
    7eba:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    7ebe:	08 95       	ret

00007ec0 <getch>:

#ifdef LED_DATA_FLASH
#ifdef __AVR_ATmega8__
  LED_PORT ^= _BV(LED);
#else
  LED_PIN |= _BV(LED);
    7ec0:	4e 9a       	sbi	0x09, 6	; 9
      [uartBit] "I" (UART_RX_BIT)
    :
      "r25"
);
#else
  while(!(UCSR0A & _BV(RXC0)))
    7ec2:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    7ec6:	87 ff       	sbrs	r24, 7
    7ec8:	fc cf       	rjmp	.-8      	; 0x7ec2 <getch+0x2>
    ;
  if (!(UCSR0A & _BV(FE0))) {
    7eca:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    7ece:	84 fd       	sbrc	r24, 4
    7ed0:	01 c0       	rjmp	.+2      	; 0x7ed4 <getch+0x14>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
    7ed2:	a8 95       	wdr
       * don't care that an invalid char is returned...)
       */
    watchdogReset();
  }
  
  ch = UDR0;
    7ed4:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>

#ifdef LED_DATA_FLASH
#ifdef __AVR_ATmega8__
  LED_PORT ^= _BV(LED);
#else
  LED_PIN |= _BV(LED);
    7ed8:	4e 9a       	sbi	0x09, 6	; 9
#endif
#endif

  return ch;
}
    7eda:	08 95       	ret

00007edc <verifySpace>:
  do getch(); while (--count);
  verifySpace();
}

void verifySpace() {
  if (getch() != CRC_EOP) {
    7edc:	f1 df       	rcall	.-30     	; 0x7ec0 <getch>
    7ede:	80 32       	cpi	r24, 0x20	; 32
    7ee0:	39 f0       	breq	.+14     	; 0x7ef0 <verifySpace+0x14>
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
    7ee2:	88 e1       	ldi	r24, 0x18	; 24
    7ee4:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
  WDTCSR = x;
    7ee8:	88 e0       	ldi	r24, 0x08	; 8
    7eea:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    7eee:	ff cf       	rjmp	.-2      	; 0x7eee <verifySpace+0x12>
  if (getch() != CRC_EOP) {
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
    while (1)			      // and busy-loop so that WD causes
      ;				      //  a reset and app start.
  }
  putch(STK_INSYNC);
    7ef0:	84 e1       	ldi	r24, 0x14	; 20
    7ef2:	df cf       	rjmp	.-66     	; 0x7eb2 <putch>

00007ef4 <getNch>:
    ::[count] "M" (UART_B_VALUE)
  );
}
#endif

void getNch(uint8_t count) {
    7ef4:	cf 93       	push	r28
  do getch(); while (--count);
    7ef6:	c8 2f       	mov	r28, r24
    7ef8:	e3 df       	rcall	.-58     	; 0x7ec0 <getch>
    7efa:	c1 50       	subi	r28, 0x01	; 1
  verifySpace();
}
    7efc:	e9 f7       	brne	.-6      	; 0x7ef8 <getNch+0x4>
}
#endif

void getNch(uint8_t count) {
  do getch(); while (--count);
  verifySpace();
    7efe:	cf 91       	pop	r28
    7f00:	ed cf       	rjmp	.-38     	; 0x7edc <verifySpace>

00007f02 <watchdogConfig>:
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
    7f02:	e0 e6       	ldi	r30, 0x60	; 96
    7f04:	f0 e0       	ldi	r31, 0x00	; 0
    7f06:	98 e1       	ldi	r25, 0x18	; 24
    7f08:	90 83       	st	Z, r25
  WDTCSR = x;
    7f0a:	80 83       	st	Z, r24
    7f0c:	08 95       	ret

00007f0e <appStart>:
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
    7f0e:	e0 e6       	ldi	r30, 0x60	; 96
    7f10:	f0 e0       	ldi	r31, 0x00	; 0
    7f12:	88 e1       	ldi	r24, 0x18	; 24
    7f14:	80 83       	st	Z, r24
  WDTCSR = x;
    7f16:	10 82       	st	Z, r1
}

void appStart() {
  watchdogConfig(WATCHDOG_OFF);
  __asm__ __volatile__ (
    7f18:	ee 27       	eor	r30, r30
    7f1a:	ff 27       	eor	r31, r31
    7f1c:	09 94       	ijmp
