Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 02:29:44 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm_submodules/spram_u/post_route_timing.rpt
| Design       : spram_u
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
address_a[0]                   ram_reg_0/ADDRARDADDR[4]       inf           
address_a[1]                   ram_reg_0/ADDRARDADDR[5]       inf           
address_a[2]                   ram_reg_0/ADDRARDADDR[6]       inf           
address_a[3]                   ram_reg_0/ADDRARDADDR[7]       inf           
address_a[4]                   ram_reg_0/ADDRARDADDR[8]       inf           
address_a[5]                   ram_reg_0/ADDRARDADDR[9]       inf           
address_a[0]                   ram_reg_0/ADDRBWRADDR[4]       inf           
address_a[1]                   ram_reg_0/ADDRBWRADDR[5]       inf           
address_a[2]                   ram_reg_0/ADDRBWRADDR[6]       inf           
address_a[3]                   ram_reg_0/ADDRBWRADDR[7]       inf           
address_a[4]                   ram_reg_0/ADDRBWRADDR[8]       inf           
address_a[5]                   ram_reg_0/ADDRBWRADDR[9]       inf           
data_a[0]                      ram_reg_0/DIADI[0]             inf           
data_a[10]                     ram_reg_0/DIADI[10]            inf           
data_a[11]                     ram_reg_0/DIADI[11]            inf           
data_a[12]                     ram_reg_0/DIADI[12]            inf           
data_a[13]                     ram_reg_0/DIADI[13]            inf           
data_a[14]                     ram_reg_0/DIADI[14]            inf           
data_a[15]                     ram_reg_0/DIADI[15]            inf           
data_a[1]                      ram_reg_0/DIADI[1]             inf           
data_a[2]                      ram_reg_0/DIADI[2]             inf           
data_a[3]                      ram_reg_0/DIADI[3]             inf           
data_a[4]                      ram_reg_0/DIADI[4]             inf           
data_a[5]                      ram_reg_0/DIADI[5]             inf           
data_a[6]                      ram_reg_0/DIADI[6]             inf           
data_a[7]                      ram_reg_0/DIADI[7]             inf           
data_a[8]                      ram_reg_0/DIADI[8]             inf           
data_a[9]                      ram_reg_0/DIADI[9]             inf           
data_a[18]                     ram_reg_0/DIBDI[0]             inf           
data_a[28]                     ram_reg_0/DIBDI[10]            inf           
data_a[29]                     ram_reg_0/DIBDI[11]            inf           
data_a[30]                     ram_reg_0/DIBDI[12]            inf           
data_a[31]                     ram_reg_0/DIBDI[13]            inf           
data_a[32]                     ram_reg_0/DIBDI[14]            inf           
data_a[33]                     ram_reg_0/DIBDI[15]            inf           
data_a[19]                     ram_reg_0/DIBDI[1]             inf           
data_a[20]                     ram_reg_0/DIBDI[2]             inf           
data_a[21]                     ram_reg_0/DIBDI[3]             inf           
data_a[22]                     ram_reg_0/DIBDI[4]             inf           
data_a[23]                     ram_reg_0/DIBDI[5]             inf           
data_a[24]                     ram_reg_0/DIBDI[6]             inf           
data_a[25]                     ram_reg_0/DIBDI[7]             inf           
data_a[26]                     ram_reg_0/DIBDI[8]             inf           
data_a[27]                     ram_reg_0/DIBDI[9]             inf           
data_a[16]                     ram_reg_0/DIPADIP[0]           inf           
data_a[17]                     ram_reg_0/DIPADIP[1]           inf           
data_a[34]                     ram_reg_0/DIPBDIP[0]           inf           
data_a[35]                     ram_reg_0/DIPBDIP[1]           inf           
wren_a                         ram_reg_0/WEA[0]               inf           
wren_a                         ram_reg_0/WEA[1]               inf           
wren_a                         ram_reg_0/WEBWE[0]             inf           
wren_a                         ram_reg_0/WEBWE[1]             inf           
address_a[0]                   ram_reg_1/ADDRARDADDR[4]       inf           
address_a[1]                   ram_reg_1/ADDRARDADDR[5]       inf           
address_a[2]                   ram_reg_1/ADDRARDADDR[6]       inf           
address_a[3]                   ram_reg_1/ADDRARDADDR[7]       inf           
address_a[4]                   ram_reg_1/ADDRARDADDR[8]       inf           
address_a[5]                   ram_reg_1/ADDRARDADDR[9]       inf           
address_a[0]                   ram_reg_1/ADDRBWRADDR[4]       inf           
address_a[1]                   ram_reg_1/ADDRBWRADDR[5]       inf           
address_a[2]                   ram_reg_1/ADDRBWRADDR[6]       inf           
address_a[3]                   ram_reg_1/ADDRBWRADDR[7]       inf           
address_a[4]                   ram_reg_1/ADDRBWRADDR[8]       inf           
address_a[5]                   ram_reg_1/ADDRBWRADDR[9]       inf           
data_a[36]                     ram_reg_1/DIADI[0]             inf           
data_a[46]                     ram_reg_1/DIADI[10]            inf           
data_a[47]                     ram_reg_1/DIADI[11]            inf           
data_a[48]                     ram_reg_1/DIADI[12]            inf           
data_a[49]                     ram_reg_1/DIADI[13]            inf           
data_a[50]                     ram_reg_1/DIADI[14]            inf           
data_a[51]                     ram_reg_1/DIADI[15]            inf           
data_a[37]                     ram_reg_1/DIADI[1]             inf           
data_a[38]                     ram_reg_1/DIADI[2]             inf           
data_a[39]                     ram_reg_1/DIADI[3]             inf           
data_a[40]                     ram_reg_1/DIADI[4]             inf           
data_a[41]                     ram_reg_1/DIADI[5]             inf           
data_a[42]                     ram_reg_1/DIADI[6]             inf           
data_a[43]                     ram_reg_1/DIADI[7]             inf           
data_a[44]                     ram_reg_1/DIADI[8]             inf           
data_a[45]                     ram_reg_1/DIADI[9]             inf           
data_a[54]                     ram_reg_1/DIBDI[0]             inf           
data_a[64]                     ram_reg_1/DIBDI[10]            inf           
data_a[65]                     ram_reg_1/DIBDI[11]            inf           
data_a[66]                     ram_reg_1/DIBDI[12]            inf           
data_a[67]                     ram_reg_1/DIBDI[13]            inf           
data_a[68]                     ram_reg_1/DIBDI[14]            inf           
data_a[69]                     ram_reg_1/DIBDI[15]            inf           
data_a[55]                     ram_reg_1/DIBDI[1]             inf           
data_a[56]                     ram_reg_1/DIBDI[2]             inf           
data_a[57]                     ram_reg_1/DIBDI[3]             inf           
data_a[58]                     ram_reg_1/DIBDI[4]             inf           
data_a[59]                     ram_reg_1/DIBDI[5]             inf           
data_a[60]                     ram_reg_1/DIBDI[6]             inf           
data_a[61]                     ram_reg_1/DIBDI[7]             inf           
data_a[62]                     ram_reg_1/DIBDI[8]             inf           
data_a[63]                     ram_reg_1/DIBDI[9]             inf           
data_a[52]                     ram_reg_1/DIPADIP[0]           inf           
data_a[53]                     ram_reg_1/DIPADIP[1]           inf           
data_a[70]                     ram_reg_1/DIPBDIP[0]           inf           
data_a[71]                     ram_reg_1/DIPBDIP[1]           inf           



