

================================================================
== Vitis HLS Report for 'mp_mul_67_68_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:35:26 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.295 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        8|       15|         9|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1332|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1179|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1179|   1501|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_503_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_433_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_86_fu_489_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_87_fu_475_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_fu_479_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_553_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_243_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln145_2_fu_297_p2   |         +|   0|  0|  11|           3|           3|
    |add_ln145_fu_286_p2     |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_624_p2       |         +|   0|  0|  71|          64|          64|
    |temp_40_fu_509_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_443_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_720_p2             |         +|   0|  0|  13|           4|           4|
    |v_131_fu_565_p2         |         +|   0|  0|  71|          64|          64|
    |v_fu_639_p2             |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_266_p2     |         -|   0|  0|  13|           4|           4|
    |and_ln147_fu_692_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_237_p2    |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_583_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln147_7_fu_702_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_662_p2      |        or|   0|  0|  64|          64|          64|
    |select_ln145_fu_317_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_21_fu_577_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_22_fu_589_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_571_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_13_fu_658_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_15_fu_697_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_17_fu_675_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_654_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1332|        1152|        1214|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_22    |   9|          2|    4|          8|
    |j_fu_96                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_71_out_o               |  14|          3|   64|        192|
    |v_94_fu_92               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_872                      |  32|   0|   32|          0|
    |add_ln133_reg_882                      |  32|   0|   64|         32|
    |add_ln133_reg_882_pp0_iter7_reg        |  32|   0|   64|         32|
    |ah_reg_785                             |  32|   0|   32|          0|
    |al_reg_775                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bh_reg_790                             |  32|   0|   32|          0|
    |bl_reg_780                             |  32|   0|   32|          0|
    |icmp_ln144_reg_751                     |   1|   0|    1|          0|
    |j_fu_96                                |   4|   0|    4|          0|
    |tempReg_reg_887                        |  64|   0|   64|          0|
    |tempReg_reg_887_pp0_iter7_reg          |  64|   0|   64|          0|
    |tmp_205_reg_840                        |  32|   0|   32|          0|
    |tmp_206_reg_861                        |   2|   0|    2|          0|
    |tmp_207_reg_845                        |  32|   0|   32|          0|
    |tmp_207_reg_845_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_208_reg_851                        |  32|   0|   32|          0|
    |tmp_208_reg_851_pp0_iter4_reg          |  32|   0|   32|          0|
    |tmp_209_reg_856                        |  32|   0|   32|          0|
    |tmp_210_reg_877                        |   2|   0|    2|          0|
    |trunc_ln106_123_reg_824                |  32|   0|   32|          0|
    |trunc_ln106_124_reg_829                |  32|   0|   32|          0|
    |trunc_ln106_125_reg_834                |  32|   0|   32|          0|
    |trunc_ln106_125_reg_834_pp0_iter4_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_819                    |  32|   0|   32|          0|
    |trunc_ln125_reg_866                    |  32|   0|   32|          0|
    |trunc_ln125_reg_866_pp0_iter5_reg      |  32|   0|   32|          0|
    |trunc_ln145_7_reg_760                  |   1|   0|    1|          0|
    |u_71_out_load_reg_896                  |  64|   0|   64|          0|
    |v_94_fu_92                             |  64|   0|   64|          0|
    |v_reg_901                              |  64|   0|   64|          0|
    |icmp_ln144_reg_751                     |  64|  32|    1|          0|
    |tmp_209_reg_856                        |  64|  32|   32|          0|
    |trunc_ln106_reg_819                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1179|  96| 1116|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_514_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_514_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_514_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_514_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_518_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_518_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_518_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_518_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_522_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_522_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_522_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_522_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_526_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_526_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_526_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_526_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.67.68_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                                   v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                              zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                            indvars_iv31|        scalar|
|a_offset            |   in|    1|     ap_none|                                a_offset|        scalar|
|a_address0          |  out|    4|   ap_memory|                                       a|         array|
|a_ce0               |  out|    1|   ap_memory|                                       a|         array|
|a_q0                |   in|   64|   ap_memory|                                       a|         array|
|i                   |   in|    3|     ap_none|                                       i|        scalar|
|zext_ln145_11       |   in|    3|     ap_none|                           zext_ln145_11|        scalar|
|b_0_address0        |  out|    3|   ap_memory|                                     b_0|         array|
|b_0_ce0             |  out|    1|   ap_memory|                                     b_0|         array|
|b_0_q0              |   in|   64|   ap_memory|                                     b_0|         array|
|zext_ln145          |   in|    3|     ap_none|                              zext_ln145|        scalar|
|b_1_address0        |  out|    3|   ap_memory|                                     b_1|         array|
|b_1_ce0             |  out|    1|   ap_memory|                                     b_1|         array|
|b_1_q0              |   in|   64|   ap_memory|                                     b_1|         array|
|v_94_out            |  out|   64|      ap_vld|                                v_94_out|       pointer|
|v_94_out_ap_vld     |  out|    1|      ap_vld|                                v_94_out|       pointer|
|u_71_out_i          |   in|   64|     ap_ovld|                                u_71_out|       pointer|
|u_71_out_o          |  out|   64|     ap_ovld|                                u_71_out|       pointer|
|u_71_out_o_ap_vld   |  out|    1|     ap_ovld|                                u_71_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                                   t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                                   t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                                   t_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

