 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : JAM
Version: P-2019.03
Date   : Fri Dec  9 15:57:01 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: job_reg[4][1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: MatchCount_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  JAM                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  job_reg[4][1]/CK (DFFQX4)                               0.00       0.50 r
  job_reg[4][1]/Q (DFFQX4)                                0.52       1.02 r
  U1123/Y (CLKINVX1)                                      0.31       1.34 f
  U1130/Y (NOR2X1)                                        0.28       1.61 r
  U694/Y (BUFX4)                                          0.41       2.02 r
  U1592/Y (AO22X1)                                        0.30       2.32 r
  U877/Y (AOI221X1)                                       0.16       2.48 f
  U656/Y (OAI22X2)                                        0.33       2.81 r
  U655/Y (CLKAND2X4)                                      0.23       3.04 r
  U697/S (ADDFHX1)                                        0.42       3.47 r
  add_1_root_add_0_root_add_18_7/B[1] (JAM_DW01_add_1)
                                                          0.00       3.47 r
  add_1_root_add_0_root_add_18_7/U1_1/S (ADDFHX1)         0.48       3.95 f
  add_1_root_add_0_root_add_18_7/SUM[1] (JAM_DW01_add_1)
                                                          0.00       3.95 f
  add_0_root_add_0_root_add_18_7/B[1] (JAM_DW01_add_0)
                                                          0.00       3.95 f
  add_0_root_add_0_root_add_18_7/U1_1/CO (ADDFHX2)        0.40       4.35 f
  add_0_root_add_0_root_add_18_7/U7/Y (NAND2X1)           0.19       4.53 r
  add_0_root_add_0_root_add_18_7/U1/Y (NAND3X1)           0.19       4.73 f
  add_0_root_add_0_root_add_18_7/U1_3/CO (ADDFX2)         0.39       5.11 f
  add_0_root_add_0_root_add_18_7/U1_4/CO (ADDFX2)         0.37       5.48 f
  add_0_root_add_0_root_add_18_7/U1_5/CO (ADDFHX2)        0.32       5.80 f
  add_0_root_add_0_root_add_18_7/U4/Y (XOR3X1)            0.55       6.35 r
  add_0_root_add_0_root_add_18_7/SUM[6] (JAM_DW01_add_0)
                                                          0.00       6.35 r
  U1695/Y (NAND2X1)                                       0.28       6.63 f
  U708/Y (NAND2BX1)                                       0.22       6.85 r
  U707/Y (OR2X1)                                          0.26       7.11 r
  U868/Y (NAND3X2)                                        0.12       7.24 f
  U781/Y (AOI32X4)                                        0.48       7.71 r
  U780/Y (OAI22X4)                                        0.17       7.88 f
  U860/Y (NAND3BX4)                                       0.25       8.13 f
  U778/Y (NOR4X6)                                         0.19       8.32 r
  U1120/Y (NAND2BX2)                                      0.26       8.58 f
  U888/Y (NOR2X4)                                         0.14       8.72 r
  U887/Y (OA21X4)                                         0.23       8.94 r
  U1356/Y (NAND3BXL)                                      0.53       9.47 f
  U717/Y (OR4X1)                                          0.68      10.15 f
  U616/Y (OAI2BB1X4)                                      0.11      10.26 r
  MatchCount_reg[3]/D (DFFQXL)                            0.00      10.26 r
  data arrival time                                                 10.26

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  MatchCount_reg[3]/CK (DFFQXL)                           0.00      10.40 r
  library setup time                                     -0.11      10.29
  data required time                                                10.29
  --------------------------------------------------------------------------
  data required time                                                10.29
  data arrival time                                                -10.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


1
