timestamp 1758001989
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
use nfet_03v3_EKBWUP nfet_03v3_EKBWUP_0 1 0 2764 0 1 -730
use pfet_03v3_LJLJK4 pfet_03v3_LJLJK4_0 1 0 2866 0 1 190
use nfet_03v3_EKBWUP XM1 1 0 2080 0 1 -730
use pfet_03v3_LJLJK4 XM3 1 0 2182 0 1 190
port "VSS" 1 2418 -1240 2418 -1240 m1
port "B" 4 1724 -448 1724 -448 m2
port "A" 3 1724 -291 1724 -291 m2
port "OUT" 2 3268 -371 3268 -371 m2
port "VDD" 0 2525 900 2525 900 m1
node "m1_2716_n940#" 0 19.622 2716 -940 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "m1_2546_n828#" 0 67.5065 2546 -828 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19012 586 0 0 0 0 0 0 0 0
node "m1_2032_n940#" 0 19.622 2032 -940 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "VSS" 1 911.603 2418 -1240 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 346246 4466 0 0 0 0 0 0 0 0
node "m1_2204_n828#" 0 62.8867 2204 -828 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19012 586 0 0 0 0 0 0 0 0
node "B" 2 364.352 1724 -448 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45564 1376 62848 2328 0 0 0 0 0 0
node "A" 1 324.748 1724 -291 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45564 1376 24928 968 0 0 0 0 0 0
node "OUT" 4 906.29 3268 -371 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50560 1904 271600 5318 0 0 0 0 0 0
node "m1_2408_n108#" 1 171.065 2408 -108 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56620 1382 0 0 0 0 0 0 0 0
node "m1_2142_237#" 1 430.235 2142 237 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38400 1280 198640 2048 0 0 0 0 0 0
node "m1_1862_n108#" 1 235.893 1862 -108 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56620 1382 0 0 0 0 0 0 0 0
node "m1_2920_569#" 0 22.5456 2920 569 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "m1_2716_569#" 0 22.5224 2716 569 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "m1_2236_569#" 0 22.3632 2236 569 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "m1_2032_569#" 0 22.7048 2032 569 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2976 254 0 0 0 0 0 0 0 0
node "VDD" 1 880.83 2525 900 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 315402 4150 0 0 0 0 0 0 0 0
node "w_2050_n265#" 1006 0.027 2050 -265 nw 9 12 0 0 9 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_2812_n216#" 3849 32.436 2812 -216 nw 10812 514 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "B" "m1_2142_237#" 42.1742
cap "B" "m1_2920_569#" 5.38664
cap "VSS" "m1_2716_n940#" 56.728
cap "OUT" "m1_2716_569#" 1.38257
cap "m1_2032_569#" "VDD" 50.6018
cap "B" "VDD" 1.65743
cap "m1_2204_n828#" "B" 3.87949
cap "m1_2142_237#" "m1_2716_569#" 8.46192
cap "m1_2716_569#" "m1_2920_569#" 12.815
cap "A" "m1_2236_569#" 5.38664
cap "m1_2408_n108#" "B" 4.11111
cap "m1_2142_237#" "m1_2236_569#" 8.46192
cap "m1_2716_569#" "VDD" 50.6018
cap "OUT" "m1_1862_n108#" 2.52873
cap "A" "w_2050_n265#" 0.00686295
cap "A" "m1_1862_n108#" 10.1788
cap "VSS" "m1_1862_n108#" 3.34653
cap "m1_2236_569#" "VDD" 50.6018
cap "m1_1862_n108#" "m1_2142_237#" 64.1065
cap "OUT" "m1_2546_n828#" 49.7914
cap "B" "w_2812_n216#" 7.92087
cap "VSS" "m1_2546_n828#" 246.321
cap "m1_1862_n108#" "VDD" 19.4071
cap "m1_2546_n828#" "m1_2142_237#" 0.344736
cap "m1_2716_n940#" "B" 11.1757
cap "OUT" "A" 10.9568
cap "VSS" "OUT" 137.674
cap "m1_2408_n108#" "m1_1862_n108#" 32.7036
cap "m1_2546_n828#" "VDD" 2.33229
cap "OUT" "m1_2142_237#" 110.237
cap "VSS" "A" 6.03637
cap "OUT" "m1_2920_569#" 1.73811
cap "A" "m1_2142_237#" 11.4036
cap "B" "m1_2716_569#" 5.1994
cap "VSS" "m1_2142_237#" 0.506031
cap "OUT" "VDD" 17.6184
cap "m1_2032_569#" "m1_2236_569#" 12.815
cap "OUT" "m1_2204_n828#" 46.9412
cap "A" "VDD" 3.23631
cap "VSS" "VDD" 3.36381
cap "VSS" "m1_2204_n828#" 267.59
cap "m1_2204_n828#" "A" 9.67898
cap "m1_2142_237#" "VDD" 78.6064
cap "m1_2920_569#" "VDD" 50.6018
cap "OUT" "m1_2408_n108#" 101.987
cap "m1_1862_n108#" "B" 0.639681
cap "OUT" "m1_2032_n940#" 3.53066
cap "VSS" "m1_2408_n108#" 8.82945
cap "m1_2716_569#" "m1_2236_569#" 0.216642
cap "m1_2408_n108#" "m1_2142_237#" 190.141
cap "m1_2032_n940#" "A" 11.1757
cap "VSS" "m1_2032_n940#" 56.728
cap "m1_2546_n828#" "B" 3.87949
cap "m1_2408_n108#" "VDD" 19.7615
cap "OUT" "B" 267.539
cap "A" "m1_2032_569#" 5.30423
cap "A" "B" 197.788
cap "VSS" "B" 26.183
cap "OUT" "m1_2716_n940#" 3.53066
cap "XM3/a_52_n392#" "XM1/a_n276_n286#" 36.8349
cap "pfet_03v3_LJLJK4_0/a_52_n392#" "XM1/a_n276_n286#" 63.5029
cap "XM3/a_152_n300#" "XM1/a_n276_n286#" 46.7341
cap "XM3/a_n52_n300#" "XM1/a_n276_n286#" -0.311401
cap "XM3/a_52_n392#" "XM1/a_n138_n100#" 23.355
cap "XM3/a_152_n300#" "XM1/a_n138_n100#" 59.2066
cap "pfet_03v3_LJLJK4_0/a_52_n392#" "XM1/a_n138_n100#" 88.3675
cap "XM3/a_n52_n300#" "XM1/a_n138_n100#" 55.5429
cap "pfet_03v3_LJLJK4_0/a_52_n392#" "XM3/a_52_n392#" 14.369
cap "XM3/a_52_n392#" "XM3/a_152_n300#" 93.0407
cap "XM3/a_52_n392#" "XM3/a_n52_n300#" 44.4105
cap "pfet_03v3_LJLJK4_0/a_52_n392#" "XM3/a_152_n300#" 75.9848
cap "pfet_03v3_LJLJK4_0/a_52_n392#" "XM3/a_n52_n300#" 48.7282
cap "XM3/a_n52_n300#" "XM3/a_152_n300#" -4.83824
cap "XM1/a_n138_n100#" "XM1/a_n276_n286#" 85.9103
cap "XM3/a_152_n300#" "XM1/a_n138_n100#" 32.7572
cap "pfet_03v3_LJLJK4_0/a_52_n392#" "XM3/a_152_n300#" 0.160529
cap "pfet_03v3_LJLJK4_0/a_52_n392#" "XM3/a_152_n300#" 22.8762
cap "XM3/a_152_n300#" "XM1/a_n138_n100#" 20.3677
cap "XM3/a_52_n392#" "XM3/a_n52_n300#" 55.9094
cap "pfet_03v3_LJLJK4_0/a_52_n392#" "XM3/a_n52_n300#" 50.1038
cap "XM3/a_n52_n300#" "XM1/a_n138_n100#" 56.9274
cap "XM3/a_152_n300#" "XM3/a_n52_n300#" -50.3752
cap "pfet_03v3_LJLJK4_0/a_52_n392#" "XM3/a_52_n392#" 2.54286
cap "pfet_03v3_LJLJK4_0/a_52_n392#" "XM1/a_n138_n100#" -2.01698
cap "XM1/a_n276_n286#" "XM3/a_152_n300#" -0.361962
cap "XM3/a_52_n392#" "XM3/a_152_n300#" 23.0927
cap "pfet_03v3_LJLJK4_0/a_52_n392#" "XM3/a_152_n300#" 0.170159
cap "XM3/a_152_n300#" "XM1/a_n138_n100#" -0.0487368
merge "XM3/VSUBS" "XM1/a_n276_n286#" -527.236 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1960 -3220 0 0 0 0 0 0 0 0
merge "XM1/a_n276_n286#" "XM1/a_50_n100#"
merge "XM1/a_50_n100#" "m1_2204_n828#"
merge "m1_2204_n828#" "pfet_03v3_LJLJK4_0/VSUBS"
merge "pfet_03v3_LJLJK4_0/VSUBS" "nfet_03v3_EKBWUP_0/a_n138_n100#"
merge "nfet_03v3_EKBWUP_0/a_n138_n100#" "VSUBS"
merge "VSUBS" "nfet_03v3_EKBWUP_0/a_n276_n286#"
merge "nfet_03v3_EKBWUP_0/a_n276_n286#" "m1_2546_n828#"
merge "m1_2546_n828#" "VSS"
merge "XM3/a_152_n300#" "XM3/a_n240_n300#" -1585.63 -133221 -2806 0 0 -69993 -2100 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -38628 -6672 0 0 0 0 0 0 0 0
merge "XM3/a_n240_n300#" "XM3/w_n402_n510#"
merge "XM3/w_n402_n510#" "m1_1862_n108#"
merge "m1_1862_n108#" "w_2050_n265#"
merge "w_2050_n265#" "pfet_03v3_LJLJK4_0/w_n402_n510#"
merge "pfet_03v3_LJLJK4_0/w_n402_n510#" "VDD"
merge "VDD" "m1_2408_n108#"
merge "m1_2408_n108#" "w_2812_n216#"
merge "pfet_03v3_LJLJK4_0/a_52_n392#" "m1_2920_569#" -376.208 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2496 -1256 0 0 0 0 0 0 0 0
merge "m1_2920_569#" "pfet_03v3_LJLJK4_0/a_n152_n392#"
merge "pfet_03v3_LJLJK4_0/a_n152_n392#" "m1_2716_569#"
merge "m1_2716_569#" "nfet_03v3_EKBWUP_0/a_n50_n192#"
merge "nfet_03v3_EKBWUP_0/a_n50_n192#" "m1_2716_n940#"
merge "m1_2716_n940#" "B"
merge "XM3/a_n52_n300#" "pfet_03v3_LJLJK4_0/a_n52_n300#" -362.584 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -22080 -1144 0 0 0 0 0 0 0 0
merge "pfet_03v3_LJLJK4_0/a_n52_n300#" "m1_2142_237#"
merge "XM3/a_52_n392#" "m1_2236_569#" -367.961 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2496 -1256 0 0 0 0 0 0 0 0
merge "m1_2236_569#" "XM3/a_n152_n392#"
merge "XM3/a_n152_n392#" "m1_2032_569#"
merge "m1_2032_569#" "XM1/a_n50_n192#"
merge "XM1/a_n50_n192#" "m1_2032_n940#"
merge "m1_2032_n940#" "A"
merge "XM1/a_n138_n100#" "pfet_03v3_LJLJK4_0/a_152_n300#" -546.996 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -29072 -1632 0 0 0 0 0 0 0 0
merge "pfet_03v3_LJLJK4_0/a_152_n300#" "pfet_03v3_LJLJK4_0/a_n240_n300#"
merge "pfet_03v3_LJLJK4_0/a_n240_n300#" "nfet_03v3_EKBWUP_0/a_50_n100#"
merge "nfet_03v3_EKBWUP_0/a_50_n100#" "OUT"
