# Floorplanning
FP_SIZING: absolute
# 3880umx5070um including 26um
# for the sealring on all sides
DIE_AREA: [0, 0, 3932, 5122]
CORE_AREA: [442, 442, 3490, 4680]

VERILOG_DEFINES: ["SLOT_1X1"]

# Specify the pad instances for the padring
PAD_SOUTH: [
    clk_pad,
    rst_n_pad,

    "fpga\\[0\\].pad",
    "fpga\\[1\\].pad",
    "fpga\\[2\\].pad",
    "fpga\\[3\\].pad",
    "fpga\\[4\\].pad",
    "fpga\\[5\\].pad",

    "dvss_pads\\[0\\].pad",

    "fpga\\[6\\].pad",
    "fpga\\[7\\].pad",
    "fpga\\[8\\].pad",
    "fpga\\[9\\].pad",
    "fpga\\[10\\].pad",
    "fpga\\[11\\].pad",
    "fpga\\[12\\].pad",
    "fpga\\[13\\].pad"
]

PAD_EAST: [
    "dvdd_pads\\[0\\].pad",
    "dvss_pads\\[1\\].pad",

    "fpga\\[14\\].pad",
    "fpga\\[15\\].pad",
    "fpga\\[16\\].pad",
    "fpga\\[17\\].pad",
    "fpga\\[18\\].pad",
    "fpga\\[19\\].pad",
    
    "dvdd_pads\\[1\\].pad",
    "dvss_pads\\[2\\].pad",

    "fpga\\[20\\].pad",
    "fpga\\[21\\].pad",
    "fpga\\[22\\].pad",
    "fpga\\[23\\].pad",
    "fpga\\[24\\].pad",
    "fpga\\[25\\].pad",
    
    "dvss_pads\\[3\\].pad",
    "dvdd_pads\\[2\\].pad",
    "dvss_pads\\[4\\].pad",
    "dvdd_pads\\[3\\].pad",
]

PAD_NORTH: [
    "fpga\\[41\\].pad",
    "fpga\\[40\\].pad",
    "fpga\\[39\\].pad",
    "fpga\\[38\\].pad",
    "fpga\\[37\\].pad",
    "fpga\\[36\\].pad",
    "fpga\\[35\\].pad",
    "fpga\\[34\\].pad",

    "dvss_pads\\[5\\].pad",

    "fpga\\[33\\].pad",
    "fpga\\[32\\].pad",
    "fpga\\[31\\].pad",
    "fpga\\[30\\].pad",
    "fpga\\[29\\].pad",
    "fpga\\[28\\].pad",
    "fpga\\[27\\].pad",
    "fpga\\[26\\].pad"
]


PAD_WEST: [
    "dvdd_pads\\[7\\].pad",
    "dvss_pads\\[9\\].pad",
    "dvdd_pads\\[6\\].pad",
    "dvss_pads\\[8\\].pad",

    "config_busy_pad",
    "fpga_mode_pad",
    "fpga_miso_pad",
    "fpga_mosi_pad",
    "fpga_cs_n_pad",
    "fpga_sclk_pad",

    "dvdd_pads\\[5\\].pad",
    "dvss_pads\\[7\\].pad",

    "fpga\\[47\\].pad",
    "fpga\\[46\\].pad",
    "fpga\\[45\\].pad",
    "fpga\\[44\\].pad",

    "dvdd_pads\\[4\\].pad",
    "dvss_pads\\[6\\].pad",
    
    "fpga\\[43\\].pad",
    "fpga\\[42\\].pad"
]
