

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Wed Jan 20 20:56:39 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F27J53
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 29/04/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F27J53 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTBbits	set	3969
    48  0000                     _TRISB	set	3987
    49  0000                     _T0CON	set	4053
    50  0000                     _INTCONbits	set	4082
    51  0000                     _T0CONbits	set	4053
    52  0000                     _TMR0L	set	4054
    53  0000                     _TMR0H	set	4055
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  01FFB8                     __pcinit:
    59                           	callstack 0
    60  01FFB8                     start_initialization:
    61                           	callstack 0
    62  01FFB8                     __initialization:
    63                           	callstack 0
    64  01FFB8                     end_of_initialization:
    65                           	callstack 0
    66  01FFB8                     __end_of__initialization:
    67                           	callstack 0
    68  01FFB8  0100               	movlb	0
    69  01FFBA  EFDF  F0FF         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000000                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000000                     
    75                           ; 1 bytes @ 0x0
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 30 in file "MP.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2, cstack
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14
    95 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
    98 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
    99 ;;Total ram usage:        0 bytes
   100 ;; Hardware stack levels required when called:    1
   101 ;; This function calls:
   102 ;;		_delayzz
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109  01FFBE                     __ptext0:
   110                           	callstack 0
   111  01FFBE                     _main:
   112                           	callstack 30
   113  01FFBE                     
   114                           ;MP.c: 33:  T0CON=0b00010111;
   115  01FFBE  0E17               	movlw	23
   116  01FFC0  6ED5               	movwf	213,c	;volatile
   117                           
   118                           ;MP.c: 35:  TRISB=0;
   119  01FFC2  0E00               	movlw	0
   120  01FFC4  6E93               	movwf	147,c	;volatile
   121  01FFC6                     l710:
   122                           
   123                           ;MP.c: 38: {;MP.c: 39: PORTBbits.RB4= 1;
   124  01FFC6  8881               	bsf	129,4,c	;volatile
   125  01FFC8                     
   126                           ;MP.c: 40: delayzz();
   127  01FFC8  ECED  F0FF         	call	_delayzz	;wreg free
   128  01FFCC                     
   129                           ;MP.c: 41: PORTBbits.RB4=0;
   130  01FFCC  9881               	bcf	129,4,c	;volatile
   131  01FFCE                     
   132                           ;MP.c: 42: delayzz();
   133  01FFCE  ECED  F0FF         	call	_delayzz	;wreg free
   134  01FFD2  EFE3  F0FF         	goto	l710
   135  01FFD6  EF00  F000         	goto	start
   136  01FFDA                     __end_of_main:
   137                           	callstack 0
   138                           
   139 ;; *************** function _delayzz *****************
   140 ;; Defined at:
   141 ;;		line 12 in file "MP.c"
   142 ;; Parameters:    Size  Location     Type
   143 ;;		None
   144 ;; Auto vars:     Size  Location     Type
   145 ;;		None
   146 ;; Return value:  Size  Location     Type
   147 ;;                  1    wreg      void 
   148 ;; Registers used:
   149 ;;		wreg, status,2
   150 ;; Tracked objects:
   151 ;;		On entry : 0/0
   152 ;;		On exit  : 0/0
   153 ;;		Unchanged: 0/0
   154 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14
   155 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   156 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   157 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   158 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0
   159 ;;Total ram usage:        0 bytes
   160 ;; Hardware stack levels used:    1
   161 ;; This function calls:
   162 ;;		Nothing
   163 ;; This function is called by:
   164 ;;		_main
   165 ;; This function uses a non-reentrant model
   166 ;;
   167                           
   168                           	psect	text1
   169  01FFDA                     __ptext1:
   170                           	callstack 0
   171  01FFDA                     _delayzz:
   172                           	callstack 30
   173  01FFDA                     
   174                           ;MP.c: 14:          TMR0H=0xB3;
   175  01FFDA  0EB3               	movlw	179
   176  01FFDC  6ED7               	movwf	215,c	;volatile
   177                           
   178                           ;MP.c: 16:          TMR0L=0xB4;
   179  01FFDE  0EB4               	movlw	180
   180  01FFE0  6ED6               	movwf	214,c	;volatile
   181  01FFE2                     
   182                           ;MP.c: 18:         T0CONbits.TMR0ON=1;
   183  01FFE2  8ED5               	bsf	213,7,c	;volatile
   184  01FFE4                     l17:
   185  01FFE4  A4F2               	btfss	242,2,c	;volatile
   186  01FFE6  EFF7  F0FF         	goto	u11
   187  01FFEA  EFF9  F0FF         	goto	u10
   188  01FFEE                     u11:
   189  01FFEE  EFF2  F0FF         	goto	l17
   190  01FFF2                     u10:
   191  01FFF2                     
   192                           ;MP.c: 22:         T0CONbits.TMR0ON=0;
   193  01FFF2  9ED5               	bcf	213,7,c	;volatile
   194                           
   195                           ;MP.c: 24:         INTCONbits.TMR0IF=0;
   196  01FFF4  94F2               	bcf	242,2,c	;volatile
   197  01FFF6  0012               	return		;funcret
   198  01FFF8                     __end_of_delayzz:
   199                           	callstack 0
   200  0000                     
   201                           	psect	rparam
   202  0000                     
   203                           	psect	config
   204                           
   205                           ;Config register CONFIG1L @ 0x1FFF8
   206                           ;	Watchdog Timer
   207                           ;	WDTEN = ON, Enabled
   208                           ;	PLL Prescaler Selection
   209                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   210                           ;	PLL Enable Configuration Bit
   211                           ;	CFGPLLEN = OFF, PLL Disabled
   212                           ;	Stack Overflow/Underflow Reset
   213                           ;	STVREN = ON, Enabled
   214                           ;	Extended Instruction Set
   215                           ;	XINST = OFF, Disabled
   216  1FFF8                     	org	131064
   217  1FFF8  BF                 	db	191
   218                           
   219                           ;Config register CONFIG1H @ 0x1FFF9
   220                           ;	CPU System Clock Postscaler
   221                           ;	CPUDIV = OSC1, No CPU system clock divide
   222                           ;	Code Protect
   223                           ;	CP0 = OFF, Program memory is not code-protected
   224  1FFF9                     	org	131065
   225  1FFF9  F7                 	db	247
   226                           
   227                           ;Config register CONFIG2L @ 0x1FFFA
   228                           ;	Oscillator
   229                           ;	OSC = ECPLL, EC+PLL (CLKO-RA6), USB-EC+PLL
   230                           ;	T1OSC/SOSC Power Selection Bits
   231                           ;	SOSCSEL = HIGH, High Power T1OSC/SOSC circuit selected
   232                           ;	EC Clock Out Enable Bit
   233                           ;	CLKOEC = ON, CLKO output enabled on the RA6 pin
   234                           ;	Fail-Safe Clock Monitor
   235                           ;	FCMEN = ON, Enabled
   236                           ;	Internal External Oscillator Switch Over Mode
   237                           ;	IESO = ON, Enabled
   238  1FFFA                     	org	131066
   239  1FFFA  FF                 	db	255
   240                           
   241                           ;Config register CONFIG2H @ 0x1FFFB
   242                           ;	Watchdog Postscaler
   243                           ;	WDTPS = 32768, 1:32768
   244  1FFFB                     	org	131067
   245  1FFFB  FF                 	db	255
   246                           
   247                           ;Config register CONFIG3L @ 0x1FFFC
   248                           ;	DSWDT Clock Select
   249                           ;	DSWDTOSC = INTOSCREF, DSWDT uses INTRC
   250                           ;	RTCC Clock Select
   251                           ;	RTCOSC = T1OSCREF, RTCC uses T1OSC/T1CKI
   252                           ;	Deep Sleep BOR
   253                           ;	DSBOREN = ON, Enabled
   254                           ;	Deep Sleep Watchdog Timer
   255                           ;	DSWDTEN = ON, Enabled
   256                           ;	Deep Sleep Watchdog Postscaler
   257                           ;	DSWDTPS = G2, 1:2,147,483,648 (25.7 days)
   258  1FFFC                     	org	131068
   259  1FFFC  FF                 	db	255
   260                           
   261                           ;Config register CONFIG3H @ 0x1FFFD
   262                           ;	IOLOCK One-Way Set Enable bit
   263                           ;	IOL1WAY = ON, The IOLOCK bit (PPSCON<0>) can be set once
   264                           ;	ADC 10 or 12 Bit Select
   265                           ;	ADCSEL = BIT10, 10 - Bit ADC Enabled
   266                           ;	MSSP address masking
   267                           ;	MSSP7B_EN = MSK7, 7 Bit address masking mode
   268  1FFFD                     	org	131069
   269  1FFFD  FB                 	db	251
   270                           
   271                           ;Config register CONFIG4L @ 0x1FFFE
   272                           ;	Write/Erase Protect Page Start/End Location
   273                           ;	WPFP = PAGE_127, Write Protect Program Flash Page 127
   274                           ;	Write/Erase Protect Configuration Region
   275                           ;	WPCFG = OFF, Configuration Words page not erase/write-protected
   276  1FFFE                     	org	131070
   277  1FFFE  FF                 	db	255
   278                           
   279                           ;Config register CONFIG4H @ 0x1FFFF
   280                           ;	Write Protect Disable bit
   281                           ;	WPDIS = OFF, WPFP<6:0>/WPEND region ignored
   282                           ;	Write/Erase Protect Region Select bit (valid when WPDIS = 0)
   283                           ;	WPEND = PAGE_WPFP, Pages WPFP<6:0> through Configuration Words erase/write protected
   284                           ;	Low Speed USB mode with 48 MHz system clock bit
   285                           ;	LS48MHZ = SYS48X8, System clock at 48 MHz USB CLKEN divide-by is set to 8
   286  1FFFF                     	org	131071
   287  1FFFF  FB                 	db	251
   288                           tosu	equ	0xFFF
   289                           tosh	equ	0xFFE
   290                           tosl	equ	0xFFD
   291                           stkptr	equ	0xFFC
   292                           pclatu	equ	0xFFB
   293                           pclath	equ	0xFFA
   294                           pcl	equ	0xFF9
   295                           tblptru	equ	0xFF8
   296                           tblptrh	equ	0xFF7
   297                           tblptrl	equ	0xFF6
   298                           tablat	equ	0xFF5
   299                           prodh	equ	0xFF4
   300                           prodl	equ	0xFF3
   301                           indf0	equ	0xFEF
   302                           postinc0	equ	0xFEE
   303                           postdec0	equ	0xFED
   304                           preinc0	equ	0xFEC
   305                           plusw0	equ	0xFEB
   306                           fsr0h	equ	0xFEA
   307                           fsr0l	equ	0xFE9
   308                           wreg	equ	0xFE8
   309                           indf1	equ	0xFE7
   310                           postinc1	equ	0xFE6
   311                           postdec1	equ	0xFE5
   312                           preinc1	equ	0xFE4
   313                           plusw1	equ	0xFE3
   314                           fsr1h	equ	0xFE2
   315                           fsr1l	equ	0xFE1
   316                           bsr	equ	0xFE0
   317                           indf2	equ	0xFDF
   318                           postinc2	equ	0xFDE
   319                           postdec2	equ	0xFDD
   320                           preinc2	equ	0xFDC
   321                           plusw2	equ	0xFDB
   322                           fsr2h	equ	0xFDA
   323                           fsr2l	equ	0xFD9
   324                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          176      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                            _delayzz
 ---------------------------------------------------------------------------------
 (1) _delayzz                                              0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _delayzz

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14           B0      0       0      33        0.0%
BANK14              B0      0       0      34        0.0%
BIGRAM             EAF      0       0      35        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Wed Jan 20 20:56:39 2021

                     l20 FFF6                       l17 FFE4                       l19 FFF2  
                     u10 FFF2                       u11 FFEE                      l710 FFC6  
                    l704 FFDA                      l712 FFC8                      l706 FFE2  
                    l714 FFCC                      l716 FFCE                      l708 FFBE  
                   _main FFBE                     start 0000             ___param_bank 000000  
                  ?_main 0000                    _T0CON 000FD5                    _TMR0H 000FD7  
                  _TMR0L 000FD6                    _TRISB 000F93          __end_of_delayzz FFF8  
        __initialization FFB8             __end_of_main FFDA                   ??_main 0000  
          __activetblptr 000000                ??_delayzz 0000               __accesstop 0060  
__end_of__initialization FFB8            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit FFB8  
                __ramtop 0F00                  _delayzz FFDA                  __ptext0 FFBE  
                __ptext1 FFDA                _T0CONbits 000FD5     end_of_initialization FFB8  
              _PORTBbits 000F81      start_initialization FFB8                 ?_delayzz 0000  
               __Hrparam 0000                 __Lrparam 0000         __size_of_delayzz 001E  
          __size_of_main 001C               _INTCONbits 000FF2  
