#pragma setintsize mE
// Individual bit access constants
const char B0 = 0;
const char B1 = 1;
const char B2 = 2;
const char B3 = 3;
const char B4 = 4;
const char B5 = 5;
const char B6 = 6;
const char B7 = 7;
const char B8 = 8;
const char B9 = 9;
const char B10 = 10;
const char B11 = 11;
const char B12 = 12;
const char B13 = 13;
const char B14 = 14;
const char B15 = 15;
const char B16 = 16;
const char B17 = 17;
const char B18 = 18;
const char B19 = 19;
const char B20 = 20;
const char B21 = 21;
const char B22 = 22;
const char B23 = 23;
const char B24 = 24;
const char B25 = 25;
const char B26 = 26;
const char B27 = 27;
const char B28 = 28;
const char B29 = 29;
const char B30 = 30;
const char B31 = 31;

const unsigned long __FLASH_SIZE = 0x00020000;


// Interrupt Vector Table Constants

const IVT_FAULT_NMI              = 2;
const IVT_FAULT_HARD             = 3;
const IVT_FAULT_MPU              = 4;
const IVT_FAULT_BUS              = 5;
const IVT_FAULT_USAGE            = 6;
const IVT_MCU_RESERVED7          = 7;
const IVT_MCU_RESERVED8          = 8;
const IVT_MCU_RESERVED9          = 9;
const IVT_MCU_RESERVED10         = 10;
const IVT_FAULT_SVCALL           = 11;
const IVT_FAULT_DEBUG            = 12;
const IVT_MCU_RESERVED13         = 13;
const IVT_FAULT_PENDSV           = 14;
const IVT_FAULT_SYSTICK          = 15;
const IVT_INT_GPIOA              = 16;
const IVT_INT_GPIOB              = 17;
const IVT_INT_GPIOC              = 18;
const IVT_INT_GPIOD              = 19;
const IVT_INT_GPIOE              = 20;
const IVT_INT_UART0              = 21;
const IVT_INT_UART1              = 22;
const IVT_INT_SSI0               = 23;
const IVT_INT_I2C0               = 24;
const IVT_INT_PWM0_FAULT         = 25;
const IVT_INT_PWM0_GEN0          = 26;
const IVT_INT_PWM0_GEN1          = 27;
const IVT_INT_PWM0_GEN2          = 28;
const IVT_INT_QEI0               = 29;
const IVT_INT_ADC0SS0            = 30;
const IVT_INT_ADC0SS1            = 31;
const IVT_INT_ADC0SS2            = 32;
const IVT_INT_ADC0SS3            = 33;
const IVT_INT_WATCHDOG           = 34;
const IVT_INT_TIMER0A_16_32_bit  = 35;
const IVT_INT_TIMER0B_16_32_bit  = 36;
const IVT_INT_TIMER1A_16_32_bit  = 37;
const IVT_INT_TIMER1B_16_32_bit  = 38;
const IVT_INT_TIMER2A_16_32_bit  = 39;
const IVT_INT_TIMER2B_16_32_bit  = 40;
const IVT_INT_COMP0              = 41;
const IVT_INT_COMP1              = 42;
const IVT_INT_COMP2              = 43;
const IVT_INT_SYSCTL             = 44;
const IVT_INT_FLASH_EEPROM       = 45;
const IVT_INT_GPIOF              = 46;
const IVT_INT_GPIOG              = 47;
const IVT_INT_GPIOH              = 48;
const IVT_INT_UART2              = 49;
const IVT_INT_SSI1               = 50;
const IVT_INT_TIMER3A_16_32_bit  = 51;
const IVT_INT_TIMER3B_16_32_bit  = 52;
const IVT_INT_I2C1               = 53;
const IVT_INT_QEI1               = 54;
const IVT_INT_CAN0               = 55;
const IVT_INT_CAN1               = 56;
const IVT_INT_RESERVED0          = 57;
const IVT_INT_RESERVED1          = 58;
const IVT_INT_HIBERNATE          = 59;
const IVT_INT_RESERVED2          = 60;
const IVT_INT_PWM_GEN3           = 61;
const IVT_INT_UDMA               = 62;
const IVT_INT_UDMAERR            = 63;
const IVT_INT_ADC1SS0            = 64;
const IVT_INT_ADC1SS1            = 65;
const IVT_INT_ADC1SS2            = 66;
const IVT_INT_ADC1SS3            = 67;
const IVT_INT_RESERVED3          = 68;
const IVT_INT_RESERVED4          = 69;
const IVT_INT_GPIOJ              = 70;
const IVT_INT_GPIOK              = 71;
const IVT_INT_RESERVED5          = 72;
const IVT_INT_SSI2               = 73;
const IVT_INT_SSI3               = 74;
const IVT_INT_UART3              = 75;
const IVT_INT_UART4              = 76;
const IVT_INT_UART5              = 77;
const IVT_INT_UART6              = 78;
const IVT_INT_UART7              = 79;
const IVT_INT_RESERVED6          = 80;
const IVT_INT_RESERVED7          = 81;
const IVT_INT_RESERVED8          = 82;
const IVT_INT_RESERVED9          = 83;
const IVT_INT_I2C2               = 84;
const IVT_INT_I2C3               = 85;
const IVT_INT_TIMER4A_16_32_bit  = 86;
const IVT_INT_TIMER4B_16_32_bit  = 87;
const IVT_INT_RESERVED10         = 88;
const IVT_INT_RESERVED11         = 89;
const IVT_INT_RESERVED12         = 90;
const IVT_INT_RESERVED13         = 91;
const IVT_INT_RESERVED14         = 92;
const IVT_INT_RESERVED15         = 93;
const IVT_INT_RESERVED16         = 94;
const IVT_INT_RESERVED17         = 95;
const IVT_INT_RESERVED18         = 96;
const IVT_INT_RESERVED19         = 97;
const IVT_INT_RESERVED20         = 98;
const IVT_INT_RESERVED21         = 99;
const IVT_INT_RESERVED22         = 100;
const IVT_INT_RESERVED23         = 101;
const IVT_INT_RESERVED24         = 102;
const IVT_INT_RESERVED25         = 103;
const IVT_INT_RESERVED26         = 104;
const IVT_INT_RESERVED27         = 105;
const IVT_INT_RESERVED28         = 106;
const IVT_INT_RESERVED29         = 107;
const IVT_INT_TIMER5A_16_32_bit  = 108;
const IVT_INT_TIMER5B_16_32_bit  = 109;
const IVT_INT_TIMER0A_32_64_bit  = 110;
const IVT_INT_TIMER0B_32_64_bit  = 111;
const IVT_INT_TIMER1A_32_64_bit  = 112;
const IVT_INT_TIMER1B_32_64_bit  = 113;
const IVT_INT_TIMER2A_32_64_bit  = 114;
const IVT_INT_TIMER2B_32_64_bit  = 115;
const IVT_INT_TIMER3A_32_64_bit  = 116;
const IVT_INT_TIMER3B_32_64_bit  = 117;
const IVT_INT_TIMER4A_32_64_bit  = 118;
const IVT_INT_TIMER4B_32_64_bit  = 119;
const IVT_INT_TIMER5A_32_64_bit  = 120;
const IVT_INT_TIMER5B_32_64_bit  = 121;
const IVT_INT_SYS_EXC            = 122;
const IVT_INT_RESERVED30         = 123;
const IVT_INT_RESERVED31         = 124;
const IVT_INT_I2C4               = 125;
const IVT_INT_I2C5               = 126;
const IVT_INT_RESERVED32         = 127;
const IVT_INT_RESERVED33         = 128;
const IVT_INT_RESERVED34         = 129;
const IVT_INT_RESERVED35         = 130;
const IVT_INT_RESERVED36         = 131;
const IVT_INT_RESERVED37         = 132;
const IVT_INT_RESERVED38         = 133;
const IVT_INT_RESERVED39         = 134;
const IVT_INT_RESERVED40         = 135;
const IVT_INT_RESERVED41         = 136;
const IVT_INT_RESERVED42         = 137;
const IVT_INT_RESERVED43         = 138;
const IVT_INT_RESERVED44         = 139;
const IVT_INT_RESERVED45         = 140;
const IVT_INT_RESERVED46         = 141;
const IVT_INT_RESERVED47         = 142;
const IVT_INT_RESERVED48         = 143;
const IVT_INT_RESERVED49         = 144;
const IVT_INT_RESERVED50         = 145;
const IVT_INT_RESERVED51         = 146;
const IVT_INT_RESERVED52         = 147;
const IVT_INT_RESERVED53         = 148;
const IVT_INT_RESERVED54         = 149;
const IVT_INT_PWM1_GEN0          = 150;
const IVT_INT_PWM1_GEN1          = 151;
const IVT_INT_PWM1_GEN2          = 152;
const IVT_INT_PWM1_GEN3          = 153;
const IVT_INT_PWM1_FAULT         = 154;

const register unsigned long S0  = 0x0000;
const register unsigned long S1  = 0x0004;
const register unsigned long S2  = 0x0008;
const register unsigned long S3  = 0x000C;
const register unsigned long S4  = 0x0010;
const register unsigned long S5  = 0x0014;
const register unsigned long S6  = 0x0018;
const register unsigned long S7  = 0x001C;
const register unsigned long S8  = 0x0020;
const register unsigned long S9  = 0x0024;
const register unsigned long S10 = 0x0028;
const register unsigned long S11 = 0x002C;
const register unsigned long S12 = 0x0030;
const register unsigned long S13 = 0x0034;
const register unsigned long S14 = 0x0038;
const register unsigned long S15 = 0x003C;
const register unsigned long S16 = 0x0040;
const register unsigned long S17 = 0x0044;
const register unsigned long S18 = 0x0048;
const register unsigned long S19 = 0x004C;
const register unsigned long S20 = 0x0050;
const register unsigned long S21 = 0x0054;
const register unsigned long S22 = 0x0058;
const register unsigned long S23 = 0x005C;
const register unsigned long S24 = 0x0060;
const register unsigned long S25 = 0x0064;
const register unsigned long S26 = 0x0068;
const register unsigned long S27 = 0x006C;
const register unsigned long S28 = 0x0070;
const register unsigned long S29 = 0x0074;
const register unsigned long S30 = 0x0078;
const register unsigned long S31 = 0x007C;

const register unsigned long D0  = 0x0000;
const register unsigned long D1  = 0x0008;
const register unsigned long D2  = 0x0010;
const register unsigned long D3  = 0x0018;
const register unsigned long D4  = 0x0020;
const register unsigned long D5  = 0x0028;
const register unsigned long D6  = 0x0030;
const register unsigned long D7  = 0x0038;
const register unsigned long D8  = 0x0040;
const register unsigned long D9  = 0x0048;
const register unsigned long D10 = 0x0050;
const register unsigned long D11 = 0x0058;
const register unsigned long D12 = 0x0060;
const register unsigned long D13 = 0x0068;
const register unsigned long D14 = 0x0070;
const register unsigned long D15 = 0x0078;

// Working space registers
rx unsigned long R0  absolute 0x0000;
rx unsigned long R1  absolute 0x0004;
rx unsigned long R2  absolute 0x0008;
rx unsigned long R3  absolute 0x000C;
rx unsigned long R4  absolute 0x0010;
rx unsigned long R5  absolute 0x0014;
rx unsigned long R6  absolute 0x0018;
rx unsigned long R7  absolute 0x001C;
rx unsigned long R8  absolute 0x0020;
rx unsigned long R9  absolute 0x0024;
rx unsigned long R10 absolute 0x0028;
rx unsigned long R11 absolute 0x002C;
rx unsigned long R12 absolute 0x0030;
rx unsigned long R13 absolute 0x0034;
rx unsigned long R14 absolute 0x0038;
rx unsigned long R15 absolute 0x003C;

rx unsigned long SP  absolute 0x0034;
rx unsigned long LR  absolute 0x0038;
rx unsigned long PC  absolute 0x003C;

const unsigned short ICS_AUTO                  =     0;
const unsigned short ICS_OFF                   =     3;

// Special function registers (SFRs)
sfr unsigned long   volatile WATCHDOG0_LOAD       absolute 0x40000000;
    const register unsigned short int WDT_LOAD0 = 0;
    sbit  WDT_LOAD0_bit at WATCHDOG0_LOAD.B0;
    const register unsigned short int WDT_LOAD1 = 1;
    sbit  WDT_LOAD1_bit at WATCHDOG0_LOAD.B1;
    const register unsigned short int WDT_LOAD2 = 2;
    sbit  WDT_LOAD2_bit at WATCHDOG0_LOAD.B2;
    const register unsigned short int WDT_LOAD3 = 3;
    sbit  WDT_LOAD3_bit at WATCHDOG0_LOAD.B3;
    const register unsigned short int WDT_LOAD4 = 4;
    sbit  WDT_LOAD4_bit at WATCHDOG0_LOAD.B4;
    const register unsigned short int WDT_LOAD5 = 5;
    sbit  WDT_LOAD5_bit at WATCHDOG0_LOAD.B5;
    const register unsigned short int WDT_LOAD6 = 6;
    sbit  WDT_LOAD6_bit at WATCHDOG0_LOAD.B6;
    const register unsigned short int WDT_LOAD7 = 7;
    sbit  WDT_LOAD7_bit at WATCHDOG0_LOAD.B7;
    const register unsigned short int WDT_LOAD8 = 8;
    sbit  WDT_LOAD8_bit at WATCHDOG0_LOAD.B8;
    const register unsigned short int WDT_LOAD9 = 9;
    sbit  WDT_LOAD9_bit at WATCHDOG0_LOAD.B9;
    const register unsigned short int WDT_LOAD10 = 10;
    sbit  WDT_LOAD10_bit at WATCHDOG0_LOAD.B10;
    const register unsigned short int WDT_LOAD11 = 11;
    sbit  WDT_LOAD11_bit at WATCHDOG0_LOAD.B11;
    const register unsigned short int WDT_LOAD12 = 12;
    sbit  WDT_LOAD12_bit at WATCHDOG0_LOAD.B12;
    const register unsigned short int WDT_LOAD13 = 13;
    sbit  WDT_LOAD13_bit at WATCHDOG0_LOAD.B13;
    const register unsigned short int WDT_LOAD14 = 14;
    sbit  WDT_LOAD14_bit at WATCHDOG0_LOAD.B14;
    const register unsigned short int WDT_LOAD15 = 15;
    sbit  WDT_LOAD15_bit at WATCHDOG0_LOAD.B15;
    const register unsigned short int WDT_LOAD16 = 16;
    sbit  WDT_LOAD16_bit at WATCHDOG0_LOAD.B16;
    const register unsigned short int WDT_LOAD17 = 17;
    sbit  WDT_LOAD17_bit at WATCHDOG0_LOAD.B17;
    const register unsigned short int WDT_LOAD18 = 18;
    sbit  WDT_LOAD18_bit at WATCHDOG0_LOAD.B18;
    const register unsigned short int WDT_LOAD19 = 19;
    sbit  WDT_LOAD19_bit at WATCHDOG0_LOAD.B19;
    const register unsigned short int WDT_LOAD20 = 20;
    sbit  WDT_LOAD20_bit at WATCHDOG0_LOAD.B20;
    const register unsigned short int WDT_LOAD21 = 21;
    sbit  WDT_LOAD21_bit at WATCHDOG0_LOAD.B21;
    const register unsigned short int WDT_LOAD22 = 22;
    sbit  WDT_LOAD22_bit at WATCHDOG0_LOAD.B22;
    const register unsigned short int WDT_LOAD23 = 23;
    sbit  WDT_LOAD23_bit at WATCHDOG0_LOAD.B23;
    const register unsigned short int WDT_LOAD24 = 24;
    sbit  WDT_LOAD24_bit at WATCHDOG0_LOAD.B24;
    const register unsigned short int WDT_LOAD25 = 25;
    sbit  WDT_LOAD25_bit at WATCHDOG0_LOAD.B25;
    const register unsigned short int WDT_LOAD26 = 26;
    sbit  WDT_LOAD26_bit at WATCHDOG0_LOAD.B26;
    const register unsigned short int WDT_LOAD27 = 27;
    sbit  WDT_LOAD27_bit at WATCHDOG0_LOAD.B27;
    const register unsigned short int WDT_LOAD28 = 28;
    sbit  WDT_LOAD28_bit at WATCHDOG0_LOAD.B28;
    const register unsigned short int WDT_LOAD29 = 29;
    sbit  WDT_LOAD29_bit at WATCHDOG0_LOAD.B29;
    const register unsigned short int WDT_LOAD30 = 30;
    sbit  WDT_LOAD30_bit at WATCHDOG0_LOAD.B30;
    const register unsigned short int WDT_LOAD31 = 31;
    sbit  WDT_LOAD31_bit at WATCHDOG0_LOAD.B31;

sfr unsigned long   volatile WATCHDOG0_VALUE      absolute 0x40000004;
    const register unsigned short int WDT_VALUE0 = 0;
    sbit  WDT_VALUE0_bit at WATCHDOG0_VALUE.B0;
    const register unsigned short int WDT_VALUE1 = 1;
    sbit  WDT_VALUE1_bit at WATCHDOG0_VALUE.B1;
    const register unsigned short int WDT_VALUE2 = 2;
    sbit  WDT_VALUE2_bit at WATCHDOG0_VALUE.B2;
    const register unsigned short int WDT_VALUE3 = 3;
    sbit  WDT_VALUE3_bit at WATCHDOG0_VALUE.B3;
    const register unsigned short int WDT_VALUE4 = 4;
    sbit  WDT_VALUE4_bit at WATCHDOG0_VALUE.B4;
    const register unsigned short int WDT_VALUE5 = 5;
    sbit  WDT_VALUE5_bit at WATCHDOG0_VALUE.B5;
    const register unsigned short int WDT_VALUE6 = 6;
    sbit  WDT_VALUE6_bit at WATCHDOG0_VALUE.B6;
    const register unsigned short int WDT_VALUE7 = 7;
    sbit  WDT_VALUE7_bit at WATCHDOG0_VALUE.B7;
    const register unsigned short int WDT_VALUE8 = 8;
    sbit  WDT_VALUE8_bit at WATCHDOG0_VALUE.B8;
    const register unsigned short int WDT_VALUE9 = 9;
    sbit  WDT_VALUE9_bit at WATCHDOG0_VALUE.B9;
    const register unsigned short int WDT_VALUE10 = 10;
    sbit  WDT_VALUE10_bit at WATCHDOG0_VALUE.B10;
    const register unsigned short int WDT_VALUE11 = 11;
    sbit  WDT_VALUE11_bit at WATCHDOG0_VALUE.B11;
    const register unsigned short int WDT_VALUE12 = 12;
    sbit  WDT_VALUE12_bit at WATCHDOG0_VALUE.B12;
    const register unsigned short int WDT_VALUE13 = 13;
    sbit  WDT_VALUE13_bit at WATCHDOG0_VALUE.B13;
    const register unsigned short int WDT_VALUE14 = 14;
    sbit  WDT_VALUE14_bit at WATCHDOG0_VALUE.B14;
    const register unsigned short int WDT_VALUE15 = 15;
    sbit  WDT_VALUE15_bit at WATCHDOG0_VALUE.B15;
    const register unsigned short int WDT_VALUE16 = 16;
    sbit  WDT_VALUE16_bit at WATCHDOG0_VALUE.B16;
    const register unsigned short int WDT_VALUE17 = 17;
    sbit  WDT_VALUE17_bit at WATCHDOG0_VALUE.B17;
    const register unsigned short int WDT_VALUE18 = 18;
    sbit  WDT_VALUE18_bit at WATCHDOG0_VALUE.B18;
    const register unsigned short int WDT_VALUE19 = 19;
    sbit  WDT_VALUE19_bit at WATCHDOG0_VALUE.B19;
    const register unsigned short int WDT_VALUE20 = 20;
    sbit  WDT_VALUE20_bit at WATCHDOG0_VALUE.B20;
    const register unsigned short int WDT_VALUE21 = 21;
    sbit  WDT_VALUE21_bit at WATCHDOG0_VALUE.B21;
    const register unsigned short int WDT_VALUE22 = 22;
    sbit  WDT_VALUE22_bit at WATCHDOG0_VALUE.B22;
    const register unsigned short int WDT_VALUE23 = 23;
    sbit  WDT_VALUE23_bit at WATCHDOG0_VALUE.B23;
    const register unsigned short int WDT_VALUE24 = 24;
    sbit  WDT_VALUE24_bit at WATCHDOG0_VALUE.B24;
    const register unsigned short int WDT_VALUE25 = 25;
    sbit  WDT_VALUE25_bit at WATCHDOG0_VALUE.B25;
    const register unsigned short int WDT_VALUE26 = 26;
    sbit  WDT_VALUE26_bit at WATCHDOG0_VALUE.B26;
    const register unsigned short int WDT_VALUE27 = 27;
    sbit  WDT_VALUE27_bit at WATCHDOG0_VALUE.B27;
    const register unsigned short int WDT_VALUE28 = 28;
    sbit  WDT_VALUE28_bit at WATCHDOG0_VALUE.B28;
    const register unsigned short int WDT_VALUE29 = 29;
    sbit  WDT_VALUE29_bit at WATCHDOG0_VALUE.B29;
    const register unsigned short int WDT_VALUE30 = 30;
    sbit  WDT_VALUE30_bit at WATCHDOG0_VALUE.B30;
    const register unsigned short int WDT_VALUE31 = 31;
    sbit  WDT_VALUE31_bit at WATCHDOG0_VALUE.B31;

sfr unsigned long   volatile WATCHDOG0_CTL        absolute 0x40000008;
    const register unsigned short int WDT_CTL_INTEN = 0;
    sbit  WDT_CTL_INTEN_bit at WATCHDOG0_CTL.B0;
    const register unsigned short int WDT_CTL_RESEN = 1;
    sbit  WDT_CTL_RESEN_bit at WATCHDOG0_CTL.B1;
    const register unsigned short int WDT_CTL_INTTYPE = 2;
    sbit  WDT_CTL_INTTYPE_bit at WATCHDOG0_CTL.B2;
    const register unsigned short int WDT_CTL_WRC = 31;
    sbit  WDT_CTL_WRC_bit at WATCHDOG0_CTL.B31;

sfr unsigned long   volatile WATCHDOG0_ICR        absolute 0x4000000C;
    const register unsigned short int WDT_ICR0 = 0;
    sbit  WDT_ICR0_bit at WATCHDOG0_ICR.B0;
    const register unsigned short int WDT_ICR1 = 1;
    sbit  WDT_ICR1_bit at WATCHDOG0_ICR.B1;
    const register unsigned short int WDT_ICR2 = 2;
    sbit  WDT_ICR2_bit at WATCHDOG0_ICR.B2;
    const register unsigned short int WDT_ICR3 = 3;
    sbit  WDT_ICR3_bit at WATCHDOG0_ICR.B3;
    const register unsigned short int WDT_ICR4 = 4;
    sbit  WDT_ICR4_bit at WATCHDOG0_ICR.B4;
    const register unsigned short int WDT_ICR5 = 5;
    sbit  WDT_ICR5_bit at WATCHDOG0_ICR.B5;
    const register unsigned short int WDT_ICR6 = 6;
    sbit  WDT_ICR6_bit at WATCHDOG0_ICR.B6;
    const register unsigned short int WDT_ICR7 = 7;
    sbit  WDT_ICR7_bit at WATCHDOG0_ICR.B7;
    const register unsigned short int WDT_ICR8 = 8;
    sbit  WDT_ICR8_bit at WATCHDOG0_ICR.B8;
    const register unsigned short int WDT_ICR9 = 9;
    sbit  WDT_ICR9_bit at WATCHDOG0_ICR.B9;
    const register unsigned short int WDT_ICR10 = 10;
    sbit  WDT_ICR10_bit at WATCHDOG0_ICR.B10;
    const register unsigned short int WDT_ICR11 = 11;
    sbit  WDT_ICR11_bit at WATCHDOG0_ICR.B11;
    const register unsigned short int WDT_ICR12 = 12;
    sbit  WDT_ICR12_bit at WATCHDOG0_ICR.B12;
    const register unsigned short int WDT_ICR13 = 13;
    sbit  WDT_ICR13_bit at WATCHDOG0_ICR.B13;
    const register unsigned short int WDT_ICR14 = 14;
    sbit  WDT_ICR14_bit at WATCHDOG0_ICR.B14;
    const register unsigned short int WDT_ICR15 = 15;
    sbit  WDT_ICR15_bit at WATCHDOG0_ICR.B15;
    const register unsigned short int WDT_ICR16 = 16;
    sbit  WDT_ICR16_bit at WATCHDOG0_ICR.B16;
    const register unsigned short int WDT_ICR17 = 17;
    sbit  WDT_ICR17_bit at WATCHDOG0_ICR.B17;
    const register unsigned short int WDT_ICR18 = 18;
    sbit  WDT_ICR18_bit at WATCHDOG0_ICR.B18;
    const register unsigned short int WDT_ICR19 = 19;
    sbit  WDT_ICR19_bit at WATCHDOG0_ICR.B19;
    const register unsigned short int WDT_ICR20 = 20;
    sbit  WDT_ICR20_bit at WATCHDOG0_ICR.B20;
    const register unsigned short int WDT_ICR21 = 21;
    sbit  WDT_ICR21_bit at WATCHDOG0_ICR.B21;
    const register unsigned short int WDT_ICR22 = 22;
    sbit  WDT_ICR22_bit at WATCHDOG0_ICR.B22;
    const register unsigned short int WDT_ICR23 = 23;
    sbit  WDT_ICR23_bit at WATCHDOG0_ICR.B23;
    const register unsigned short int WDT_ICR24 = 24;
    sbit  WDT_ICR24_bit at WATCHDOG0_ICR.B24;
    const register unsigned short int WDT_ICR25 = 25;
    sbit  WDT_ICR25_bit at WATCHDOG0_ICR.B25;
    const register unsigned short int WDT_ICR26 = 26;
    sbit  WDT_ICR26_bit at WATCHDOG0_ICR.B26;
    const register unsigned short int WDT_ICR27 = 27;
    sbit  WDT_ICR27_bit at WATCHDOG0_ICR.B27;
    const register unsigned short int WDT_ICR28 = 28;
    sbit  WDT_ICR28_bit at WATCHDOG0_ICR.B28;
    const register unsigned short int WDT_ICR29 = 29;
    sbit  WDT_ICR29_bit at WATCHDOG0_ICR.B29;
    const register unsigned short int WDT_ICR30 = 30;
    sbit  WDT_ICR30_bit at WATCHDOG0_ICR.B30;
    const register unsigned short int WDT_ICR31 = 31;
    sbit  WDT_ICR31_bit at WATCHDOG0_ICR.B31;

sfr unsigned long   volatile WATCHDOG0_RIS        absolute 0x40000010;
    const register unsigned short int WDT_RIS_WDTRIS = 0;
    sbit  WDT_RIS_WDTRIS_bit at WATCHDOG0_RIS.B0;

sfr unsigned long   volatile WATCHDOG0_MIS        absolute 0x40000014;
    const register unsigned short int WDT_MIS_WDTMIS = 0;
    sbit  WDT_MIS_WDTMIS_bit at WATCHDOG0_MIS.B0;

sfr unsigned long   volatile WATCHDOG0_TEST       absolute 0x40000418;
    const register unsigned short int WDT_TEST_STALL = 8;
    sbit  WDT_TEST_STALL_bit at WATCHDOG0_TEST.B8;

sfr unsigned long   volatile WATCHDOG0_LOCK       absolute 0x40000C00;
    const register unsigned short int WDT_LOCK0 = 0;
    sbit  WDT_LOCK0_bit at WATCHDOG0_LOCK.B0;
    const register unsigned short int WDT_LOCK1 = 1;
    sbit  WDT_LOCK1_bit at WATCHDOG0_LOCK.B1;
    const register unsigned short int WDT_LOCK2 = 2;
    sbit  WDT_LOCK2_bit at WATCHDOG0_LOCK.B2;
    const register unsigned short int WDT_LOCK3 = 3;
    sbit  WDT_LOCK3_bit at WATCHDOG0_LOCK.B3;
    const register unsigned short int WDT_LOCK4 = 4;
    sbit  WDT_LOCK4_bit at WATCHDOG0_LOCK.B4;
    const register unsigned short int WDT_LOCK5 = 5;
    sbit  WDT_LOCK5_bit at WATCHDOG0_LOCK.B5;
    const register unsigned short int WDT_LOCK6 = 6;
    sbit  WDT_LOCK6_bit at WATCHDOG0_LOCK.B6;
    const register unsigned short int WDT_LOCK7 = 7;
    sbit  WDT_LOCK7_bit at WATCHDOG0_LOCK.B7;
    const register unsigned short int WDT_LOCK8 = 8;
    sbit  WDT_LOCK8_bit at WATCHDOG0_LOCK.B8;
    const register unsigned short int WDT_LOCK9 = 9;
    sbit  WDT_LOCK9_bit at WATCHDOG0_LOCK.B9;
    const register unsigned short int WDT_LOCK10 = 10;
    sbit  WDT_LOCK10_bit at WATCHDOG0_LOCK.B10;
    const register unsigned short int WDT_LOCK11 = 11;
    sbit  WDT_LOCK11_bit at WATCHDOG0_LOCK.B11;
    const register unsigned short int WDT_LOCK12 = 12;
    sbit  WDT_LOCK12_bit at WATCHDOG0_LOCK.B12;
    const register unsigned short int WDT_LOCK13 = 13;
    sbit  WDT_LOCK13_bit at WATCHDOG0_LOCK.B13;
    const register unsigned short int WDT_LOCK14 = 14;
    sbit  WDT_LOCK14_bit at WATCHDOG0_LOCK.B14;
    const register unsigned short int WDT_LOCK15 = 15;
    sbit  WDT_LOCK15_bit at WATCHDOG0_LOCK.B15;
    const register unsigned short int WDT_LOCK16 = 16;
    sbit  WDT_LOCK16_bit at WATCHDOG0_LOCK.B16;
    const register unsigned short int WDT_LOCK17 = 17;
    sbit  WDT_LOCK17_bit at WATCHDOG0_LOCK.B17;
    const register unsigned short int WDT_LOCK18 = 18;
    sbit  WDT_LOCK18_bit at WATCHDOG0_LOCK.B18;
    const register unsigned short int WDT_LOCK19 = 19;
    sbit  WDT_LOCK19_bit at WATCHDOG0_LOCK.B19;
    const register unsigned short int WDT_LOCK20 = 20;
    sbit  WDT_LOCK20_bit at WATCHDOG0_LOCK.B20;
    const register unsigned short int WDT_LOCK21 = 21;
    sbit  WDT_LOCK21_bit at WATCHDOG0_LOCK.B21;
    const register unsigned short int WDT_LOCK22 = 22;
    sbit  WDT_LOCK22_bit at WATCHDOG0_LOCK.B22;
    const register unsigned short int WDT_LOCK23 = 23;
    sbit  WDT_LOCK23_bit at WATCHDOG0_LOCK.B23;
    const register unsigned short int WDT_LOCK24 = 24;
    sbit  WDT_LOCK24_bit at WATCHDOG0_LOCK.B24;
    const register unsigned short int WDT_LOCK25 = 25;
    sbit  WDT_LOCK25_bit at WATCHDOG0_LOCK.B25;
    const register unsigned short int WDT_LOCK26 = 26;
    sbit  WDT_LOCK26_bit at WATCHDOG0_LOCK.B26;
    const register unsigned short int WDT_LOCK27 = 27;
    sbit  WDT_LOCK27_bit at WATCHDOG0_LOCK.B27;
    const register unsigned short int WDT_LOCK28 = 28;
    sbit  WDT_LOCK28_bit at WATCHDOG0_LOCK.B28;
    const register unsigned short int WDT_LOCK29 = 29;
    sbit  WDT_LOCK29_bit at WATCHDOG0_LOCK.B29;
    const register unsigned short int WDT_LOCK30 = 30;
    sbit  WDT_LOCK30_bit at WATCHDOG0_LOCK.B30;
    const register unsigned short int WDT_LOCK31 = 31;
    sbit  WDT_LOCK31_bit at WATCHDOG0_LOCK.B31;

sfr unsigned long   volatile WATCHDOG1_LOAD       absolute 0x40001000;
    sbit  WDT_LOAD0_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B0;
    sbit  WDT_LOAD1_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B1;
    sbit  WDT_LOAD2_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B2;
    sbit  WDT_LOAD3_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B3;
    sbit  WDT_LOAD4_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B4;
    sbit  WDT_LOAD5_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B5;
    sbit  WDT_LOAD6_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B6;
    sbit  WDT_LOAD7_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B7;
    sbit  WDT_LOAD8_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B8;
    sbit  WDT_LOAD9_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B9;
    sbit  WDT_LOAD10_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B10;
    sbit  WDT_LOAD11_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B11;
    sbit  WDT_LOAD12_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B12;
    sbit  WDT_LOAD13_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B13;
    sbit  WDT_LOAD14_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B14;
    sbit  WDT_LOAD15_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B15;
    sbit  WDT_LOAD16_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B16;
    sbit  WDT_LOAD17_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B17;
    sbit  WDT_LOAD18_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B18;
    sbit  WDT_LOAD19_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B19;
    sbit  WDT_LOAD20_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B20;
    sbit  WDT_LOAD21_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B21;
    sbit  WDT_LOAD22_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B22;
    sbit  WDT_LOAD23_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B23;
    sbit  WDT_LOAD24_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B24;
    sbit  WDT_LOAD25_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B25;
    sbit  WDT_LOAD26_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B26;
    sbit  WDT_LOAD27_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B27;
    sbit  WDT_LOAD28_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B28;
    sbit  WDT_LOAD29_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B29;
    sbit  WDT_LOAD30_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B30;
    sbit  WDT_LOAD31_WATCHDOG1_LOAD_bit at WATCHDOG1_LOAD.B31;

sfr unsigned long   volatile WATCHDOG1_VALUE      absolute 0x40001004;
    sbit  WDT_VALUE0_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B0;
    sbit  WDT_VALUE1_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B1;
    sbit  WDT_VALUE2_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B2;
    sbit  WDT_VALUE3_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B3;
    sbit  WDT_VALUE4_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B4;
    sbit  WDT_VALUE5_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B5;
    sbit  WDT_VALUE6_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B6;
    sbit  WDT_VALUE7_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B7;
    sbit  WDT_VALUE8_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B8;
    sbit  WDT_VALUE9_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B9;
    sbit  WDT_VALUE10_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B10;
    sbit  WDT_VALUE11_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B11;
    sbit  WDT_VALUE12_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B12;
    sbit  WDT_VALUE13_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B13;
    sbit  WDT_VALUE14_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B14;
    sbit  WDT_VALUE15_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B15;
    sbit  WDT_VALUE16_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B16;
    sbit  WDT_VALUE17_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B17;
    sbit  WDT_VALUE18_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B18;
    sbit  WDT_VALUE19_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B19;
    sbit  WDT_VALUE20_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B20;
    sbit  WDT_VALUE21_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B21;
    sbit  WDT_VALUE22_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B22;
    sbit  WDT_VALUE23_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B23;
    sbit  WDT_VALUE24_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B24;
    sbit  WDT_VALUE25_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B25;
    sbit  WDT_VALUE26_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B26;
    sbit  WDT_VALUE27_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B27;
    sbit  WDT_VALUE28_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B28;
    sbit  WDT_VALUE29_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B29;
    sbit  WDT_VALUE30_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B30;
    sbit  WDT_VALUE31_WATCHDOG1_VALUE_bit at WATCHDOG1_VALUE.B31;

sfr unsigned long   volatile WATCHDOG1_CTL        absolute 0x40001008;
    sbit  WDT_CTL_INTEN_WATCHDOG1_CTL_bit at WATCHDOG1_CTL.B0;
    sbit  WDT_CTL_RESEN_WATCHDOG1_CTL_bit at WATCHDOG1_CTL.B1;
    sbit  WDT_CTL_INTTYPE_WATCHDOG1_CTL_bit at WATCHDOG1_CTL.B2;
    sbit  WDT_CTL_WRC_WATCHDOG1_CTL_bit at WATCHDOG1_CTL.B31;

sfr unsigned long   volatile WATCHDOG1_ICR        absolute 0x4000100C;
    sbit  WDT_ICR0_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B0;
    sbit  WDT_ICR1_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B1;
    sbit  WDT_ICR2_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B2;
    sbit  WDT_ICR3_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B3;
    sbit  WDT_ICR4_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B4;
    sbit  WDT_ICR5_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B5;
    sbit  WDT_ICR6_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B6;
    sbit  WDT_ICR7_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B7;
    sbit  WDT_ICR8_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B8;
    sbit  WDT_ICR9_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B9;
    sbit  WDT_ICR10_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B10;
    sbit  WDT_ICR11_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B11;
    sbit  WDT_ICR12_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B12;
    sbit  WDT_ICR13_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B13;
    sbit  WDT_ICR14_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B14;
    sbit  WDT_ICR15_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B15;
    sbit  WDT_ICR16_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B16;
    sbit  WDT_ICR17_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B17;
    sbit  WDT_ICR18_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B18;
    sbit  WDT_ICR19_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B19;
    sbit  WDT_ICR20_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B20;
    sbit  WDT_ICR21_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B21;
    sbit  WDT_ICR22_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B22;
    sbit  WDT_ICR23_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B23;
    sbit  WDT_ICR24_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B24;
    sbit  WDT_ICR25_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B25;
    sbit  WDT_ICR26_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B26;
    sbit  WDT_ICR27_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B27;
    sbit  WDT_ICR28_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B28;
    sbit  WDT_ICR29_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B29;
    sbit  WDT_ICR30_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B30;
    sbit  WDT_ICR31_WATCHDOG1_ICR_bit at WATCHDOG1_ICR.B31;

sfr unsigned long   volatile WATCHDOG1_RIS        absolute 0x40001010;
    sbit  WDT_RIS_WDTRIS_WATCHDOG1_RIS_bit at WATCHDOG1_RIS.B0;

sfr unsigned long   volatile WATCHDOG1_MIS        absolute 0x40001014;
    sbit  WDT_MIS_WDTMIS_WATCHDOG1_MIS_bit at WATCHDOG1_MIS.B0;

sfr unsigned long   volatile WATCHDOG1_TEST       absolute 0x40001418;
    sbit  WDT_TEST_STALL_WATCHDOG1_TEST_bit at WATCHDOG1_TEST.B8;

sfr unsigned long   volatile WATCHDOG1_LOCK       absolute 0x40001C00;
    sbit  WDT_LOCK0_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B0;
    sbit  WDT_LOCK1_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B1;
    sbit  WDT_LOCK2_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B2;
    sbit  WDT_LOCK3_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B3;
    sbit  WDT_LOCK4_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B4;
    sbit  WDT_LOCK5_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B5;
    sbit  WDT_LOCK6_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B6;
    sbit  WDT_LOCK7_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B7;
    sbit  WDT_LOCK8_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B8;
    sbit  WDT_LOCK9_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B9;
    sbit  WDT_LOCK10_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B10;
    sbit  WDT_LOCK11_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B11;
    sbit  WDT_LOCK12_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B12;
    sbit  WDT_LOCK13_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B13;
    sbit  WDT_LOCK14_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B14;
    sbit  WDT_LOCK15_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B15;
    sbit  WDT_LOCK16_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B16;
    sbit  WDT_LOCK17_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B17;
    sbit  WDT_LOCK18_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B18;
    sbit  WDT_LOCK19_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B19;
    sbit  WDT_LOCK20_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B20;
    sbit  WDT_LOCK21_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B21;
    sbit  WDT_LOCK22_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B22;
    sbit  WDT_LOCK23_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B23;
    sbit  WDT_LOCK24_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B24;
    sbit  WDT_LOCK25_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B25;
    sbit  WDT_LOCK26_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B26;
    sbit  WDT_LOCK27_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B27;
    sbit  WDT_LOCK28_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B28;
    sbit  WDT_LOCK29_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B29;
    sbit  WDT_LOCK30_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B30;
    sbit  WDT_LOCK31_WATCHDOG1_LOCK_bit at WATCHDOG1_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTA           absolute 0x40004000;
sfr unsigned long   volatile GPIO_PORTA_DATA_BITS absolute 0x40004000;
sfr unsigned long   volatile GPIO_PORTA_DATA      absolute 0x400043FC;
    const register unsigned short int GPIO_PORTA_DATA0 = 0;
    sbit  GPIO_PORTA_DATA0_bit at GPIO_PORTA_DATA.B0;
    const register unsigned short int GPIO_PORTA_DATA1 = 1;
    sbit  GPIO_PORTA_DATA1_bit at GPIO_PORTA_DATA.B1;
    const register unsigned short int GPIO_PORTA_DATA2 = 2;
    sbit  GPIO_PORTA_DATA2_bit at GPIO_PORTA_DATA.B2;
    const register unsigned short int GPIO_PORTA_DATA3 = 3;
    sbit  GPIO_PORTA_DATA3_bit at GPIO_PORTA_DATA.B3;
    const register unsigned short int GPIO_PORTA_DATA4 = 4;
    sbit  GPIO_PORTA_DATA4_bit at GPIO_PORTA_DATA.B4;
    const register unsigned short int GPIO_PORTA_DATA5 = 5;
    sbit  GPIO_PORTA_DATA5_bit at GPIO_PORTA_DATA.B5;
    const register unsigned short int GPIO_PORTA_DATA6 = 6;
    sbit  GPIO_PORTA_DATA6_bit at GPIO_PORTA_DATA.B6;
    const register unsigned short int GPIO_PORTA_DATA7 = 7;
    sbit  GPIO_PORTA_DATA7_bit at GPIO_PORTA_DATA.B7;
sfr unsigned long   volatile GPIO_PORTA_DIR       absolute 0x40004400;
    const register unsigned short int GPIO_PORTA_DIR0 = 0;
    sbit  GPIO_PORTA_DIR0_bit at GPIO_PORTA_DIR.B0;
    const register unsigned short int GPIO_PORTA_DIR1 = 1;
    sbit  GPIO_PORTA_DIR1_bit at GPIO_PORTA_DIR.B1;
    const register unsigned short int GPIO_PORTA_DIR2 = 2;
    sbit  GPIO_PORTA_DIR2_bit at GPIO_PORTA_DIR.B2;
    const register unsigned short int GPIO_PORTA_DIR3 = 3;
    sbit  GPIO_PORTA_DIR3_bit at GPIO_PORTA_DIR.B3;
    const register unsigned short int GPIO_PORTA_DIR4 = 4;
    sbit  GPIO_PORTA_DIR4_bit at GPIO_PORTA_DIR.B4;
    const register unsigned short int GPIO_PORTA_DIR5 = 5;
    sbit  GPIO_PORTA_DIR5_bit at GPIO_PORTA_DIR.B5;
    const register unsigned short int GPIO_PORTA_DIR6 = 6;
    sbit  GPIO_PORTA_DIR6_bit at GPIO_PORTA_DIR.B6;
    const register unsigned short int GPIO_PORTA_DIR7 = 7;
    sbit  GPIO_PORTA_DIR7_bit at GPIO_PORTA_DIR.B7;
sfr unsigned long   volatile GPIO_PORTA_IS        absolute 0x40004404;
sfr unsigned long   volatile GPIO_PORTA_IBE       absolute 0x40004408;
sfr unsigned long   volatile GPIO_PORTA_IEV       absolute 0x4000440C;
sfr unsigned long   volatile GPIO_PORTA_IM        absolute 0x40004410;
    const register unsigned short int GPIO_IM_GPIO0 = 0;
    sbit  GPIO_IM_GPIO0_bit at GPIO_PORTA_IM.B0;
    const register unsigned short int GPIO_IM_GPIO1 = 1;
    sbit  GPIO_IM_GPIO1_bit at GPIO_PORTA_IM.B1;
    const register unsigned short int GPIO_IM_GPIO2 = 2;
    sbit  GPIO_IM_GPIO2_bit at GPIO_PORTA_IM.B2;
    const register unsigned short int GPIO_IM_GPIO3 = 3;
    sbit  GPIO_IM_GPIO3_bit at GPIO_PORTA_IM.B3;
    const register unsigned short int GPIO_IM_GPIO4 = 4;
    sbit  GPIO_IM_GPIO4_bit at GPIO_PORTA_IM.B4;
    const register unsigned short int GPIO_IM_GPIO5 = 5;
    sbit  GPIO_IM_GPIO5_bit at GPIO_PORTA_IM.B5;
    const register unsigned short int GPIO_IM_GPIO6 = 6;
    sbit  GPIO_IM_GPIO6_bit at GPIO_PORTA_IM.B6;
    const register unsigned short int GPIO_IM_GPIO7 = 7;
    sbit  GPIO_IM_GPIO7_bit at GPIO_PORTA_IM.B7;

sfr unsigned long   volatile GPIO_PORTA_RIS       absolute 0x40004414;
    const register unsigned short int GPIO_RIS_GPIO0 = 0;
    sbit  GPIO_RIS_GPIO0_bit at GPIO_PORTA_RIS.B0;
    const register unsigned short int GPIO_RIS_GPIO1 = 1;
    sbit  GPIO_RIS_GPIO1_bit at GPIO_PORTA_RIS.B1;
    const register unsigned short int GPIO_RIS_GPIO2 = 2;
    sbit  GPIO_RIS_GPIO2_bit at GPIO_PORTA_RIS.B2;
    const register unsigned short int GPIO_RIS_GPIO3 = 3;
    sbit  GPIO_RIS_GPIO3_bit at GPIO_PORTA_RIS.B3;
    const register unsigned short int GPIO_RIS_GPIO4 = 4;
    sbit  GPIO_RIS_GPIO4_bit at GPIO_PORTA_RIS.B4;
    const register unsigned short int GPIO_RIS_GPIO5 = 5;
    sbit  GPIO_RIS_GPIO5_bit at GPIO_PORTA_RIS.B5;
    const register unsigned short int GPIO_RIS_GPIO6 = 6;
    sbit  GPIO_RIS_GPIO6_bit at GPIO_PORTA_RIS.B6;
    const register unsigned short int GPIO_RIS_GPIO7 = 7;
    sbit  GPIO_RIS_GPIO7_bit at GPIO_PORTA_RIS.B7;

sfr unsigned long   volatile GPIO_PORTA_MIS       absolute 0x40004418;
    const register unsigned short int GPIO_MIS_GPIO0 = 0;
    sbit  GPIO_MIS_GPIO0_bit at GPIO_PORTA_MIS.B0;
    const register unsigned short int GPIO_MIS_GPIO1 = 1;
    sbit  GPIO_MIS_GPIO1_bit at GPIO_PORTA_MIS.B1;
    const register unsigned short int GPIO_MIS_GPIO2 = 2;
    sbit  GPIO_MIS_GPIO2_bit at GPIO_PORTA_MIS.B2;
    const register unsigned short int GPIO_MIS_GPIO3 = 3;
    sbit  GPIO_MIS_GPIO3_bit at GPIO_PORTA_MIS.B3;
    const register unsigned short int GPIO_MIS_GPIO4 = 4;
    sbit  GPIO_MIS_GPIO4_bit at GPIO_PORTA_MIS.B4;
    const register unsigned short int GPIO_MIS_GPIO5 = 5;
    sbit  GPIO_MIS_GPIO5_bit at GPIO_PORTA_MIS.B5;
    const register unsigned short int GPIO_MIS_GPIO6 = 6;
    sbit  GPIO_MIS_GPIO6_bit at GPIO_PORTA_MIS.B6;
    const register unsigned short int GPIO_MIS_GPIO7 = 7;
    sbit  GPIO_MIS_GPIO7_bit at GPIO_PORTA_MIS.B7;

sfr unsigned long   volatile GPIO_PORTA_ICR       absolute 0x4000441C;
    const register unsigned short int GPIO_ICR_GPIO0 = 0;
    sbit  GPIO_ICR_GPIO0_bit at GPIO_PORTA_ICR.B0;
    const register unsigned short int GPIO_ICR_GPIO1 = 1;
    sbit  GPIO_ICR_GPIO1_bit at GPIO_PORTA_ICR.B1;
    const register unsigned short int GPIO_ICR_GPIO2 = 2;
    sbit  GPIO_ICR_GPIO2_bit at GPIO_PORTA_ICR.B2;
    const register unsigned short int GPIO_ICR_GPIO3 = 3;
    sbit  GPIO_ICR_GPIO3_bit at GPIO_PORTA_ICR.B3;
    const register unsigned short int GPIO_ICR_GPIO4 = 4;
    sbit  GPIO_ICR_GPIO4_bit at GPIO_PORTA_ICR.B4;
    const register unsigned short int GPIO_ICR_GPIO5 = 5;
    sbit  GPIO_ICR_GPIO5_bit at GPIO_PORTA_ICR.B5;
    const register unsigned short int GPIO_ICR_GPIO6 = 6;
    sbit  GPIO_ICR_GPIO6_bit at GPIO_PORTA_ICR.B6;
    const register unsigned short int GPIO_ICR_GPIO7 = 7;
    sbit  GPIO_ICR_GPIO7_bit at GPIO_PORTA_ICR.B7;

sfr unsigned long   volatile GPIO_PORTA_AFSEL     absolute 0x40004420;
    const register unsigned short int GPIO_PORTA_AFSEL0 = 0;
    sbit  GPIO_PORTA_AFSEL0_bit at GPIO_PORTA_AFSEL.B0;
    const register unsigned short int GPIO_PORTA_AFSEL1 = 1;
    sbit  GPIO_PORTA_AFSEL1_bit at GPIO_PORTA_AFSEL.B1;
    const register unsigned short int GPIO_PORTA_AFSEL2 = 2;
    sbit  GPIO_PORTA_AFSEL2_bit at GPIO_PORTA_AFSEL.B2;
    const register unsigned short int GPIO_PORTA_AFSEL3 = 3;
    sbit  GPIO_PORTA_AFSEL3_bit at GPIO_PORTA_AFSEL.B3;
    const register unsigned short int GPIO_PORTA_AFSEL4 = 4;
    sbit  GPIO_PORTA_AFSEL4_bit at GPIO_PORTA_AFSEL.B4;
    const register unsigned short int GPIO_PORTA_AFSEL5 = 5;
    sbit  GPIO_PORTA_AFSEL5_bit at GPIO_PORTA_AFSEL.B5;
    const register unsigned short int GPIO_PORTA_AFSEL6 = 6;
    sbit  GPIO_PORTA_AFSEL6_bit at GPIO_PORTA_AFSEL.B6;
    const register unsigned short int GPIO_PORTA_AFSEL7 = 7;
    sbit  GPIO_PORTA_AFSEL7_bit at GPIO_PORTA_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTA_DR2R      absolute 0x40004500;
sfr unsigned long   volatile GPIO_PORTA_DR4R      absolute 0x40004504;
sfr unsigned long   volatile GPIO_PORTA_DR8R      absolute 0x40004508;
sfr unsigned long   volatile GPIO_PORTA_ODR       absolute 0x4000450C;
sfr unsigned long   volatile GPIO_PORTA_PUR       absolute 0x40004510;
sfr unsigned long   volatile GPIO_PORTA_PDR       absolute 0x40004514;
sfr unsigned long   volatile GPIO_PORTA_SLR       absolute 0x40004518;
sfr unsigned long   volatile GPIO_PORTA_DEN       absolute 0x4000451C;
    const register unsigned short int GPIO_PORTA_DEN0 = 0;
    sbit  GPIO_PORTA_DEN0_bit at GPIO_PORTA_DEN.B0;
    const register unsigned short int GPIO_PORTA_DEN1 = 1;
    sbit  GPIO_PORTA_DEN1_bit at GPIO_PORTA_DEN.B1;
    const register unsigned short int GPIO_PORTA_DEN2 = 2;
    sbit  GPIO_PORTA_DEN2_bit at GPIO_PORTA_DEN.B2;
    const register unsigned short int GPIO_PORTA_DEN3 = 3;
    sbit  GPIO_PORTA_DEN3_bit at GPIO_PORTA_DEN.B3;
    const register unsigned short int GPIO_PORTA_DEN4 = 4;
    sbit  GPIO_PORTA_DEN4_bit at GPIO_PORTA_DEN.B4;
    const register unsigned short int GPIO_PORTA_DEN5 = 5;
    sbit  GPIO_PORTA_DEN5_bit at GPIO_PORTA_DEN.B5;
    const register unsigned short int GPIO_PORTA_DEN6 = 6;
    sbit  GPIO_PORTA_DEN6_bit at GPIO_PORTA_DEN.B6;
    const register unsigned short int GPIO_PORTA_DEN7 = 7;
    sbit  GPIO_PORTA_DEN7_bit at GPIO_PORTA_DEN.B7;
sfr unsigned long   volatile GPIO_PORTA_LOCK      absolute 0x40004520;
    const register unsigned short int GPIO_LOCK0 = 0;
    sbit  GPIO_LOCK0_bit at GPIO_PORTA_LOCK.B0;
    const register unsigned short int GPIO_LOCK1 = 1;
    sbit  GPIO_LOCK1_bit at GPIO_PORTA_LOCK.B1;
    const register unsigned short int GPIO_LOCK2 = 2;
    sbit  GPIO_LOCK2_bit at GPIO_PORTA_LOCK.B2;
    const register unsigned short int GPIO_LOCK3 = 3;
    sbit  GPIO_LOCK3_bit at GPIO_PORTA_LOCK.B3;
    const register unsigned short int GPIO_LOCK4 = 4;
    sbit  GPIO_LOCK4_bit at GPIO_PORTA_LOCK.B4;
    const register unsigned short int GPIO_LOCK5 = 5;
    sbit  GPIO_LOCK5_bit at GPIO_PORTA_LOCK.B5;
    const register unsigned short int GPIO_LOCK6 = 6;
    sbit  GPIO_LOCK6_bit at GPIO_PORTA_LOCK.B6;
    const register unsigned short int GPIO_LOCK7 = 7;
    sbit  GPIO_LOCK7_bit at GPIO_PORTA_LOCK.B7;
    const register unsigned short int GPIO_LOCK8 = 8;
    sbit  GPIO_LOCK8_bit at GPIO_PORTA_LOCK.B8;
    const register unsigned short int GPIO_LOCK9 = 9;
    sbit  GPIO_LOCK9_bit at GPIO_PORTA_LOCK.B9;
    const register unsigned short int GPIO_LOCK10 = 10;
    sbit  GPIO_LOCK10_bit at GPIO_PORTA_LOCK.B10;
    const register unsigned short int GPIO_LOCK11 = 11;
    sbit  GPIO_LOCK11_bit at GPIO_PORTA_LOCK.B11;
    const register unsigned short int GPIO_LOCK12 = 12;
    sbit  GPIO_LOCK12_bit at GPIO_PORTA_LOCK.B12;
    const register unsigned short int GPIO_LOCK13 = 13;
    sbit  GPIO_LOCK13_bit at GPIO_PORTA_LOCK.B13;
    const register unsigned short int GPIO_LOCK14 = 14;
    sbit  GPIO_LOCK14_bit at GPIO_PORTA_LOCK.B14;
    const register unsigned short int GPIO_LOCK15 = 15;
    sbit  GPIO_LOCK15_bit at GPIO_PORTA_LOCK.B15;
    const register unsigned short int GPIO_LOCK16 = 16;
    sbit  GPIO_LOCK16_bit at GPIO_PORTA_LOCK.B16;
    const register unsigned short int GPIO_LOCK17 = 17;
    sbit  GPIO_LOCK17_bit at GPIO_PORTA_LOCK.B17;
    const register unsigned short int GPIO_LOCK18 = 18;
    sbit  GPIO_LOCK18_bit at GPIO_PORTA_LOCK.B18;
    const register unsigned short int GPIO_LOCK19 = 19;
    sbit  GPIO_LOCK19_bit at GPIO_PORTA_LOCK.B19;
    const register unsigned short int GPIO_LOCK20 = 20;
    sbit  GPIO_LOCK20_bit at GPIO_PORTA_LOCK.B20;
    const register unsigned short int GPIO_LOCK21 = 21;
    sbit  GPIO_LOCK21_bit at GPIO_PORTA_LOCK.B21;
    const register unsigned short int GPIO_LOCK22 = 22;
    sbit  GPIO_LOCK22_bit at GPIO_PORTA_LOCK.B22;
    const register unsigned short int GPIO_LOCK23 = 23;
    sbit  GPIO_LOCK23_bit at GPIO_PORTA_LOCK.B23;
    const register unsigned short int GPIO_LOCK24 = 24;
    sbit  GPIO_LOCK24_bit at GPIO_PORTA_LOCK.B24;
    const register unsigned short int GPIO_LOCK25 = 25;
    sbit  GPIO_LOCK25_bit at GPIO_PORTA_LOCK.B25;
    const register unsigned short int GPIO_LOCK26 = 26;
    sbit  GPIO_LOCK26_bit at GPIO_PORTA_LOCK.B26;
    const register unsigned short int GPIO_LOCK27 = 27;
    sbit  GPIO_LOCK27_bit at GPIO_PORTA_LOCK.B27;
    const register unsigned short int GPIO_LOCK28 = 28;
    sbit  GPIO_LOCK28_bit at GPIO_PORTA_LOCK.B28;
    const register unsigned short int GPIO_LOCK29 = 29;
    sbit  GPIO_LOCK29_bit at GPIO_PORTA_LOCK.B29;
    const register unsigned short int GPIO_LOCK30 = 30;
    sbit  GPIO_LOCK30_bit at GPIO_PORTA_LOCK.B30;
    const register unsigned short int GPIO_LOCK31 = 31;
    sbit  GPIO_LOCK31_bit at GPIO_PORTA_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTA_CR        absolute 0x40004524;
sfr unsigned long   volatile GPIO_PORTA_AMSEL     absolute 0x40004528;
    const register unsigned short int GPIO_PORTA_AMSEL0 = 0;
    sbit  GPIO_PORTA_AMSEL0_bit at GPIO_PORTA_AMSEL.B0;
    const register unsigned short int GPIO_PORTA_AMSEL1 = 1;
    sbit  GPIO_PORTA_AMSEL1_bit at GPIO_PORTA_AMSEL.B1;
    const register unsigned short int GPIO_PORTA_AMSEL2 = 2;
    sbit  GPIO_PORTA_AMSEL2_bit at GPIO_PORTA_AMSEL.B2;
    const register unsigned short int GPIO_PORTA_AMSEL3 = 3;
    sbit  GPIO_PORTA_AMSEL3_bit at GPIO_PORTA_AMSEL.B3;
    const register unsigned short int GPIO_PORTA_AMSEL4 = 4;
    sbit  GPIO_PORTA_AMSEL4_bit at GPIO_PORTA_AMSEL.B4;
    const register unsigned short int GPIO_PORTA_AMSEL5 = 5;
    sbit  GPIO_PORTA_AMSEL5_bit at GPIO_PORTA_AMSEL.B5;
    const register unsigned short int GPIO_PORTA_AMSEL6 = 6;
    sbit  GPIO_PORTA_AMSEL6_bit at GPIO_PORTA_AMSEL.B6;
    const register unsigned short int GPIO_PORTA_AMSEL7 = 7;
    sbit  GPIO_PORTA_AMSEL7_bit at GPIO_PORTA_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTA_PCTL      absolute 0x4000452C;
sfr unsigned long   volatile GPIO_PORTA_ADCCTL    absolute 0x40004530;
sfr unsigned long   volatile GPIO_PORTA_DMACTL    absolute 0x40004534;
sfr unsigned long   volatile GPIO_PORTB           absolute 0x40005000;
sfr unsigned long   volatile GPIO_PORTB_DATA_BITS absolute 0x40005000;
sfr unsigned long   volatile GPIO_PORTB_DATA      absolute 0x400053FC;
    const register unsigned short int GPIO_PORTB_DATA0 = 0;
    sbit  GPIO_PORTB_DATA0_bit at GPIO_PORTB_DATA.B0;
    const register unsigned short int GPIO_PORTB_DATA1 = 1;
    sbit  GPIO_PORTB_DATA1_bit at GPIO_PORTB_DATA.B1;
    const register unsigned short int GPIO_PORTB_DATA2 = 2;
    sbit  GPIO_PORTB_DATA2_bit at GPIO_PORTB_DATA.B2;
    const register unsigned short int GPIO_PORTB_DATA3 = 3;
    sbit  GPIO_PORTB_DATA3_bit at GPIO_PORTB_DATA.B3;
    const register unsigned short int GPIO_PORTB_DATA4 = 4;
    sbit  GPIO_PORTB_DATA4_bit at GPIO_PORTB_DATA.B4;
    const register unsigned short int GPIO_PORTB_DATA5 = 5;
    sbit  GPIO_PORTB_DATA5_bit at GPIO_PORTB_DATA.B5;
sfr unsigned long   volatile GPIO_PORTB_DIR       absolute 0x40005400;
    const register unsigned short int GPIO_PORTB_DIR0 = 0;
    sbit  GPIO_PORTB_DIR0_bit at GPIO_PORTB_DIR.B0;
    const register unsigned short int GPIO_PORTB_DIR1 = 1;
    sbit  GPIO_PORTB_DIR1_bit at GPIO_PORTB_DIR.B1;
    const register unsigned short int GPIO_PORTB_DIR2 = 2;
    sbit  GPIO_PORTB_DIR2_bit at GPIO_PORTB_DIR.B2;
    const register unsigned short int GPIO_PORTB_DIR3 = 3;
    sbit  GPIO_PORTB_DIR3_bit at GPIO_PORTB_DIR.B3;
    const register unsigned short int GPIO_PORTB_DIR4 = 4;
    sbit  GPIO_PORTB_DIR4_bit at GPIO_PORTB_DIR.B4;
    const register unsigned short int GPIO_PORTB_DIR5 = 5;
    sbit  GPIO_PORTB_DIR5_bit at GPIO_PORTB_DIR.B5;
sfr unsigned long   volatile GPIO_PORTB_IS        absolute 0x40005404;
sfr unsigned long   volatile GPIO_PORTB_IBE       absolute 0x40005408;
sfr unsigned long   volatile GPIO_PORTB_IEV       absolute 0x4000540C;
sfr unsigned long   volatile GPIO_PORTB_IM        absolute 0x40005410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTB_IM_bit at GPIO_PORTB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTB_IM_bit at GPIO_PORTB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTB_IM_bit at GPIO_PORTB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTB_IM_bit at GPIO_PORTB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTB_IM_bit at GPIO_PORTB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTB_IM_bit at GPIO_PORTB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTB_IM_bit at GPIO_PORTB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTB_IM_bit at GPIO_PORTB_IM.B7;

sfr unsigned long   volatile GPIO_PORTB_RIS       absolute 0x40005414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTB_RIS_bit at GPIO_PORTB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTB_RIS_bit at GPIO_PORTB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTB_RIS_bit at GPIO_PORTB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTB_RIS_bit at GPIO_PORTB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTB_RIS_bit at GPIO_PORTB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTB_RIS_bit at GPIO_PORTB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTB_RIS_bit at GPIO_PORTB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTB_RIS_bit at GPIO_PORTB_RIS.B7;

sfr unsigned long   volatile GPIO_PORTB_MIS       absolute 0x40005418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTB_MIS_bit at GPIO_PORTB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTB_MIS_bit at GPIO_PORTB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTB_MIS_bit at GPIO_PORTB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTB_MIS_bit at GPIO_PORTB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTB_MIS_bit at GPIO_PORTB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTB_MIS_bit at GPIO_PORTB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTB_MIS_bit at GPIO_PORTB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTB_MIS_bit at GPIO_PORTB_MIS.B7;

sfr unsigned long   volatile GPIO_PORTB_ICR       absolute 0x4000541C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTB_ICR_bit at GPIO_PORTB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTB_ICR_bit at GPIO_PORTB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTB_ICR_bit at GPIO_PORTB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTB_ICR_bit at GPIO_PORTB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTB_ICR_bit at GPIO_PORTB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTB_ICR_bit at GPIO_PORTB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTB_ICR_bit at GPIO_PORTB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTB_ICR_bit at GPIO_PORTB_ICR.B7;

sfr unsigned long   volatile GPIO_PORTB_AFSEL     absolute 0x40005420;
    const register unsigned short int GPIO_PORTB_AFSEL0 = 0;
    sbit  GPIO_PORTB_AFSEL0_bit at GPIO_PORTB_AFSEL.B0;
    const register unsigned short int GPIO_PORTB_AFSEL1 = 1;
    sbit  GPIO_PORTB_AFSEL1_bit at GPIO_PORTB_AFSEL.B1;
    const register unsigned short int GPIO_PORTB_AFSEL2 = 2;
    sbit  GPIO_PORTB_AFSEL2_bit at GPIO_PORTB_AFSEL.B2;
    const register unsigned short int GPIO_PORTB_AFSEL3 = 3;
    sbit  GPIO_PORTB_AFSEL3_bit at GPIO_PORTB_AFSEL.B3;
    const register unsigned short int GPIO_PORTB_AFSEL4 = 4;
    sbit  GPIO_PORTB_AFSEL4_bit at GPIO_PORTB_AFSEL.B4;
    const register unsigned short int GPIO_PORTB_AFSEL5 = 5;
    sbit  GPIO_PORTB_AFSEL5_bit at GPIO_PORTB_AFSEL.B5;
sfr unsigned long   volatile GPIO_PORTB_DR2R      absolute 0x40005500;
sfr unsigned long   volatile GPIO_PORTB_DR4R      absolute 0x40005504;
sfr unsigned long   volatile GPIO_PORTB_DR8R      absolute 0x40005508;
sfr unsigned long   volatile GPIO_PORTB_ODR       absolute 0x4000550C;
sfr unsigned long   volatile GPIO_PORTB_PUR       absolute 0x40005510;
sfr unsigned long   volatile GPIO_PORTB_PDR       absolute 0x40005514;
sfr unsigned long   volatile GPIO_PORTB_SLR       absolute 0x40005518;
sfr unsigned long   volatile GPIO_PORTB_DEN       absolute 0x4000551C;
    const register unsigned short int GPIO_PORTB_DEN0 = 0;
    sbit  GPIO_PORTB_DEN0_bit at GPIO_PORTB_DEN.B0;
    const register unsigned short int GPIO_PORTB_DEN1 = 1;
    sbit  GPIO_PORTB_DEN1_bit at GPIO_PORTB_DEN.B1;
    const register unsigned short int GPIO_PORTB_DEN2 = 2;
    sbit  GPIO_PORTB_DEN2_bit at GPIO_PORTB_DEN.B2;
    const register unsigned short int GPIO_PORTB_DEN3 = 3;
    sbit  GPIO_PORTB_DEN3_bit at GPIO_PORTB_DEN.B3;
    const register unsigned short int GPIO_PORTB_DEN4 = 4;
    sbit  GPIO_PORTB_DEN4_bit at GPIO_PORTB_DEN.B4;
    const register unsigned short int GPIO_PORTB_DEN5 = 5;
    sbit  GPIO_PORTB_DEN5_bit at GPIO_PORTB_DEN.B5;
sfr unsigned long   volatile GPIO_PORTB_LOCK      absolute 0x40005520;
    sbit  GPIO_LOCK0_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTB_LOCK_bit at GPIO_PORTB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTB_CR        absolute 0x40005524;
sfr unsigned long   volatile GPIO_PORTB_AMSEL     absolute 0x40005528;
    const register unsigned short int GPIO_PORTB_AMSEL0 = 0;
    sbit  GPIO_PORTB_AMSEL0_bit at GPIO_PORTB_AMSEL.B0;
    const register unsigned short int GPIO_PORTB_AMSEL1 = 1;
    sbit  GPIO_PORTB_AMSEL1_bit at GPIO_PORTB_AMSEL.B1;
    const register unsigned short int GPIO_PORTB_AMSEL2 = 2;
    sbit  GPIO_PORTB_AMSEL2_bit at GPIO_PORTB_AMSEL.B2;
    const register unsigned short int GPIO_PORTB_AMSEL3 = 3;
    sbit  GPIO_PORTB_AMSEL3_bit at GPIO_PORTB_AMSEL.B3;
    const register unsigned short int GPIO_PORTB_AMSEL4 = 4;
    sbit  GPIO_PORTB_AMSEL4_bit at GPIO_PORTB_AMSEL.B4;
    const register unsigned short int GPIO_PORTB_AMSEL5 = 5;
    sbit  GPIO_PORTB_AMSEL5_bit at GPIO_PORTB_AMSEL.B5;
sfr unsigned long   volatile GPIO_PORTB_PCTL      absolute 0x4000552C;
sfr unsigned long   volatile GPIO_PORTB_ADCCTL    absolute 0x40005530;
sfr unsigned long   volatile GPIO_PORTB_DMACTL    absolute 0x40005534;
sfr unsigned long   volatile GPIO_PORTC           absolute 0x40006000;
sfr unsigned long   volatile GPIO_PORTC_DATA_BITS absolute 0x40006000;
sfr unsigned long   volatile GPIO_PORTC_DATA      absolute 0x400063FC;
    const register unsigned short int GPIO_PORTC_DATA0 = 0;
    sbit  GPIO_PORTC_DATA0_bit at GPIO_PORTC_DATA.B0;
    const register unsigned short int GPIO_PORTC_DATA1 = 1;
    sbit  GPIO_PORTC_DATA1_bit at GPIO_PORTC_DATA.B1;
    const register unsigned short int GPIO_PORTC_DATA2 = 2;
    sbit  GPIO_PORTC_DATA2_bit at GPIO_PORTC_DATA.B2;
    const register unsigned short int GPIO_PORTC_DATA3 = 3;
    sbit  GPIO_PORTC_DATA3_bit at GPIO_PORTC_DATA.B3;
    const register unsigned short int GPIO_PORTC_DATA4 = 4;
    sbit  GPIO_PORTC_DATA4_bit at GPIO_PORTC_DATA.B4;
    const register unsigned short int GPIO_PORTC_DATA5 = 5;
    sbit  GPIO_PORTC_DATA5_bit at GPIO_PORTC_DATA.B5;
    const register unsigned short int GPIO_PORTC_DATA6 = 6;
    sbit  GPIO_PORTC_DATA6_bit at GPIO_PORTC_DATA.B6;
    const register unsigned short int GPIO_PORTC_DATA7 = 7;
    sbit  GPIO_PORTC_DATA7_bit at GPIO_PORTC_DATA.B7;
sfr unsigned long   volatile GPIO_PORTC_DIR       absolute 0x40006400;
    const register unsigned short int GPIO_PORTC_DIR0 = 0;
    sbit  GPIO_PORTC_DIR0_bit at GPIO_PORTC_DIR.B0;
    const register unsigned short int GPIO_PORTC_DIR1 = 1;
    sbit  GPIO_PORTC_DIR1_bit at GPIO_PORTC_DIR.B1;
    const register unsigned short int GPIO_PORTC_DIR2 = 2;
    sbit  GPIO_PORTC_DIR2_bit at GPIO_PORTC_DIR.B2;
    const register unsigned short int GPIO_PORTC_DIR3 = 3;
    sbit  GPIO_PORTC_DIR3_bit at GPIO_PORTC_DIR.B3;
    const register unsigned short int GPIO_PORTC_DIR4 = 4;
    sbit  GPIO_PORTC_DIR4_bit at GPIO_PORTC_DIR.B4;
    const register unsigned short int GPIO_PORTC_DIR5 = 5;
    sbit  GPIO_PORTC_DIR5_bit at GPIO_PORTC_DIR.B5;
    const register unsigned short int GPIO_PORTC_DIR6 = 6;
    sbit  GPIO_PORTC_DIR6_bit at GPIO_PORTC_DIR.B6;
    const register unsigned short int GPIO_PORTC_DIR7 = 7;
    sbit  GPIO_PORTC_DIR7_bit at GPIO_PORTC_DIR.B7;
sfr unsigned long   volatile GPIO_PORTC_IS        absolute 0x40006404;
sfr unsigned long   volatile GPIO_PORTC_IBE       absolute 0x40006408;
sfr unsigned long   volatile GPIO_PORTC_IEV       absolute 0x4000640C;
sfr unsigned long   volatile GPIO_PORTC_IM        absolute 0x40006410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTC_IM_bit at GPIO_PORTC_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTC_IM_bit at GPIO_PORTC_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTC_IM_bit at GPIO_PORTC_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTC_IM_bit at GPIO_PORTC_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTC_IM_bit at GPIO_PORTC_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTC_IM_bit at GPIO_PORTC_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTC_IM_bit at GPIO_PORTC_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTC_IM_bit at GPIO_PORTC_IM.B7;

sfr unsigned long   volatile GPIO_PORTC_RIS       absolute 0x40006414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTC_RIS_bit at GPIO_PORTC_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTC_RIS_bit at GPIO_PORTC_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTC_RIS_bit at GPIO_PORTC_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTC_RIS_bit at GPIO_PORTC_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTC_RIS_bit at GPIO_PORTC_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTC_RIS_bit at GPIO_PORTC_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTC_RIS_bit at GPIO_PORTC_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTC_RIS_bit at GPIO_PORTC_RIS.B7;

sfr unsigned long   volatile GPIO_PORTC_MIS       absolute 0x40006418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTC_MIS_bit at GPIO_PORTC_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTC_MIS_bit at GPIO_PORTC_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTC_MIS_bit at GPIO_PORTC_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTC_MIS_bit at GPIO_PORTC_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTC_MIS_bit at GPIO_PORTC_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTC_MIS_bit at GPIO_PORTC_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTC_MIS_bit at GPIO_PORTC_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTC_MIS_bit at GPIO_PORTC_MIS.B7;

sfr unsigned long   volatile GPIO_PORTC_ICR       absolute 0x4000641C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTC_ICR_bit at GPIO_PORTC_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTC_ICR_bit at GPIO_PORTC_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTC_ICR_bit at GPIO_PORTC_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTC_ICR_bit at GPIO_PORTC_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTC_ICR_bit at GPIO_PORTC_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTC_ICR_bit at GPIO_PORTC_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTC_ICR_bit at GPIO_PORTC_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTC_ICR_bit at GPIO_PORTC_ICR.B7;

sfr unsigned long   volatile GPIO_PORTC_AFSEL     absolute 0x40006420;
    const register unsigned short int GPIO_PORTC_AFSEL0 = 0;
    sbit  GPIO_PORTC_AFSEL0_bit at GPIO_PORTC_AFSEL.B0;
    const register unsigned short int GPIO_PORTC_AFSEL1 = 1;
    sbit  GPIO_PORTC_AFSEL1_bit at GPIO_PORTC_AFSEL.B1;
    const register unsigned short int GPIO_PORTC_AFSEL2 = 2;
    sbit  GPIO_PORTC_AFSEL2_bit at GPIO_PORTC_AFSEL.B2;
    const register unsigned short int GPIO_PORTC_AFSEL3 = 3;
    sbit  GPIO_PORTC_AFSEL3_bit at GPIO_PORTC_AFSEL.B3;
    const register unsigned short int GPIO_PORTC_AFSEL4 = 4;
    sbit  GPIO_PORTC_AFSEL4_bit at GPIO_PORTC_AFSEL.B4;
    const register unsigned short int GPIO_PORTC_AFSEL5 = 5;
    sbit  GPIO_PORTC_AFSEL5_bit at GPIO_PORTC_AFSEL.B5;
    const register unsigned short int GPIO_PORTC_AFSEL6 = 6;
    sbit  GPIO_PORTC_AFSEL6_bit at GPIO_PORTC_AFSEL.B6;
    const register unsigned short int GPIO_PORTC_AFSEL7 = 7;
    sbit  GPIO_PORTC_AFSEL7_bit at GPIO_PORTC_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTC_DR2R      absolute 0x40006500;
sfr unsigned long   volatile GPIO_PORTC_DR4R      absolute 0x40006504;
sfr unsigned long   volatile GPIO_PORTC_DR8R      absolute 0x40006508;
sfr unsigned long   volatile GPIO_PORTC_ODR       absolute 0x4000650C;
sfr unsigned long   volatile GPIO_PORTC_PUR       absolute 0x40006510;
sfr unsigned long   volatile GPIO_PORTC_PDR       absolute 0x40006514;
sfr unsigned long   volatile GPIO_PORTC_SLR       absolute 0x40006518;
sfr unsigned long   volatile GPIO_PORTC_DEN       absolute 0x4000651C;
    const register unsigned short int GPIO_PORTC_DEN0 = 0;
    sbit  GPIO_PORTC_DEN0_bit at GPIO_PORTC_DEN.B0;
    const register unsigned short int GPIO_PORTC_DEN1 = 1;
    sbit  GPIO_PORTC_DEN1_bit at GPIO_PORTC_DEN.B1;
    const register unsigned short int GPIO_PORTC_DEN2 = 2;
    sbit  GPIO_PORTC_DEN2_bit at GPIO_PORTC_DEN.B2;
    const register unsigned short int GPIO_PORTC_DEN3 = 3;
    sbit  GPIO_PORTC_DEN3_bit at GPIO_PORTC_DEN.B3;
    const register unsigned short int GPIO_PORTC_DEN4 = 4;
    sbit  GPIO_PORTC_DEN4_bit at GPIO_PORTC_DEN.B4;
    const register unsigned short int GPIO_PORTC_DEN5 = 5;
    sbit  GPIO_PORTC_DEN5_bit at GPIO_PORTC_DEN.B5;
    const register unsigned short int GPIO_PORTC_DEN6 = 6;
    sbit  GPIO_PORTC_DEN6_bit at GPIO_PORTC_DEN.B6;
    const register unsigned short int GPIO_PORTC_DEN7 = 7;
    sbit  GPIO_PORTC_DEN7_bit at GPIO_PORTC_DEN.B7;
sfr unsigned long   volatile GPIO_PORTC_LOCK      absolute 0x40006520;
    sbit  GPIO_LOCK0_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTC_LOCK_bit at GPIO_PORTC_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTC_CR        absolute 0x40006524;
sfr unsigned long   volatile GPIO_PORTC_AMSEL     absolute 0x40006528;
    const register unsigned short int GPIO_PORTC_AMSEL0 = 0;
    sbit  GPIO_PORTC_AMSEL0_bit at GPIO_PORTC_AMSEL.B0;
    const register unsigned short int GPIO_PORTC_AMSEL1 = 1;
    sbit  GPIO_PORTC_AMSEL1_bit at GPIO_PORTC_AMSEL.B1;
    const register unsigned short int GPIO_PORTC_AMSEL2 = 2;
    sbit  GPIO_PORTC_AMSEL2_bit at GPIO_PORTC_AMSEL.B2;
    const register unsigned short int GPIO_PORTC_AMSEL3 = 3;
    sbit  GPIO_PORTC_AMSEL3_bit at GPIO_PORTC_AMSEL.B3;
    const register unsigned short int GPIO_PORTC_AMSEL4 = 4;
    sbit  GPIO_PORTC_AMSEL4_bit at GPIO_PORTC_AMSEL.B4;
    const register unsigned short int GPIO_PORTC_AMSEL5 = 5;
    sbit  GPIO_PORTC_AMSEL5_bit at GPIO_PORTC_AMSEL.B5;
    const register unsigned short int GPIO_PORTC_AMSEL6 = 6;
    sbit  GPIO_PORTC_AMSEL6_bit at GPIO_PORTC_AMSEL.B6;
    const register unsigned short int GPIO_PORTC_AMSEL7 = 7;
    sbit  GPIO_PORTC_AMSEL7_bit at GPIO_PORTC_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTC_PCTL      absolute 0x4000652C;
sfr unsigned long   volatile GPIO_PORTC_ADCCTL    absolute 0x40006530;
sfr unsigned long   volatile GPIO_PORTC_DMACTL    absolute 0x40006534;
sfr unsigned long   volatile GPIO_PORTD           absolute 0x40007000;
sfr unsigned long   volatile GPIO_PORTD_DATA_BITS absolute 0x40007000;
sfr unsigned long   volatile GPIO_PORTD_DATA      absolute 0x400073FC;
    const register unsigned short int GPIO_PORTD_DATA0 = 0;
    sbit  GPIO_PORTD_DATA0_bit at GPIO_PORTD_DATA.B0;
    const register unsigned short int GPIO_PORTD_DATA1 = 1;
    sbit  GPIO_PORTD_DATA1_bit at GPIO_PORTD_DATA.B1;
    const register unsigned short int GPIO_PORTD_DATA2 = 2;
    sbit  GPIO_PORTD_DATA2_bit at GPIO_PORTD_DATA.B2;
    const register unsigned short int GPIO_PORTD_DATA3 = 3;
    sbit  GPIO_PORTD_DATA3_bit at GPIO_PORTD_DATA.B3;
    const register unsigned short int GPIO_PORTD_DATA4 = 4;
    sbit  GPIO_PORTD_DATA4_bit at GPIO_PORTD_DATA.B4;
    const register unsigned short int GPIO_PORTD_DATA5 = 5;
    sbit  GPIO_PORTD_DATA5_bit at GPIO_PORTD_DATA.B5;
    const register unsigned short int GPIO_PORTD_DATA6 = 6;
    sbit  GPIO_PORTD_DATA6_bit at GPIO_PORTD_DATA.B6;
    const register unsigned short int GPIO_PORTD_DATA7 = 7;
    sbit  GPIO_PORTD_DATA7_bit at GPIO_PORTD_DATA.B7;
sfr unsigned long   volatile GPIO_PORTD_DIR       absolute 0x40007400;
    const register unsigned short int GPIO_PORTD_DIR0 = 0;
    sbit  GPIO_PORTD_DIR0_bit at GPIO_PORTD_DIR.B0;
    const register unsigned short int GPIO_PORTD_DIR1 = 1;
    sbit  GPIO_PORTD_DIR1_bit at GPIO_PORTD_DIR.B1;
    const register unsigned short int GPIO_PORTD_DIR2 = 2;
    sbit  GPIO_PORTD_DIR2_bit at GPIO_PORTD_DIR.B2;
    const register unsigned short int GPIO_PORTD_DIR3 = 3;
    sbit  GPIO_PORTD_DIR3_bit at GPIO_PORTD_DIR.B3;
    const register unsigned short int GPIO_PORTD_DIR4 = 4;
    sbit  GPIO_PORTD_DIR4_bit at GPIO_PORTD_DIR.B4;
    const register unsigned short int GPIO_PORTD_DIR5 = 5;
    sbit  GPIO_PORTD_DIR5_bit at GPIO_PORTD_DIR.B5;
    const register unsigned short int GPIO_PORTD_DIR6 = 6;
    sbit  GPIO_PORTD_DIR6_bit at GPIO_PORTD_DIR.B6;
    const register unsigned short int GPIO_PORTD_DIR7 = 7;
    sbit  GPIO_PORTD_DIR7_bit at GPIO_PORTD_DIR.B7;
sfr unsigned long   volatile GPIO_PORTD_IS        absolute 0x40007404;
sfr unsigned long   volatile GPIO_PORTD_IBE       absolute 0x40007408;
sfr unsigned long   volatile GPIO_PORTD_IEV       absolute 0x4000740C;
sfr unsigned long   volatile GPIO_PORTD_IM        absolute 0x40007410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTD_IM_bit at GPIO_PORTD_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTD_IM_bit at GPIO_PORTD_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTD_IM_bit at GPIO_PORTD_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTD_IM_bit at GPIO_PORTD_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTD_IM_bit at GPIO_PORTD_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTD_IM_bit at GPIO_PORTD_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTD_IM_bit at GPIO_PORTD_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTD_IM_bit at GPIO_PORTD_IM.B7;

sfr unsigned long   volatile GPIO_PORTD_RIS       absolute 0x40007414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTD_RIS_bit at GPIO_PORTD_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTD_RIS_bit at GPIO_PORTD_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTD_RIS_bit at GPIO_PORTD_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTD_RIS_bit at GPIO_PORTD_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTD_RIS_bit at GPIO_PORTD_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTD_RIS_bit at GPIO_PORTD_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTD_RIS_bit at GPIO_PORTD_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTD_RIS_bit at GPIO_PORTD_RIS.B7;

sfr unsigned long   volatile GPIO_PORTD_MIS       absolute 0x40007418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTD_MIS_bit at GPIO_PORTD_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTD_MIS_bit at GPIO_PORTD_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTD_MIS_bit at GPIO_PORTD_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTD_MIS_bit at GPIO_PORTD_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTD_MIS_bit at GPIO_PORTD_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTD_MIS_bit at GPIO_PORTD_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTD_MIS_bit at GPIO_PORTD_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTD_MIS_bit at GPIO_PORTD_MIS.B7;

sfr unsigned long   volatile GPIO_PORTD_ICR       absolute 0x4000741C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTD_ICR_bit at GPIO_PORTD_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTD_ICR_bit at GPIO_PORTD_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTD_ICR_bit at GPIO_PORTD_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTD_ICR_bit at GPIO_PORTD_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTD_ICR_bit at GPIO_PORTD_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTD_ICR_bit at GPIO_PORTD_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTD_ICR_bit at GPIO_PORTD_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTD_ICR_bit at GPIO_PORTD_ICR.B7;

sfr unsigned long   volatile GPIO_PORTD_AFSEL     absolute 0x40007420;
    const register unsigned short int GPIO_PORTD_AFSEL0 = 0;
    sbit  GPIO_PORTD_AFSEL0_bit at GPIO_PORTD_AFSEL.B0;
    const register unsigned short int GPIO_PORTD_AFSEL1 = 1;
    sbit  GPIO_PORTD_AFSEL1_bit at GPIO_PORTD_AFSEL.B1;
    const register unsigned short int GPIO_PORTD_AFSEL2 = 2;
    sbit  GPIO_PORTD_AFSEL2_bit at GPIO_PORTD_AFSEL.B2;
    const register unsigned short int GPIO_PORTD_AFSEL3 = 3;
    sbit  GPIO_PORTD_AFSEL3_bit at GPIO_PORTD_AFSEL.B3;
    const register unsigned short int GPIO_PORTD_AFSEL4 = 4;
    sbit  GPIO_PORTD_AFSEL4_bit at GPIO_PORTD_AFSEL.B4;
    const register unsigned short int GPIO_PORTD_AFSEL5 = 5;
    sbit  GPIO_PORTD_AFSEL5_bit at GPIO_PORTD_AFSEL.B5;
    const register unsigned short int GPIO_PORTD_AFSEL6 = 6;
    sbit  GPIO_PORTD_AFSEL6_bit at GPIO_PORTD_AFSEL.B6;
    const register unsigned short int GPIO_PORTD_AFSEL7 = 7;
    sbit  GPIO_PORTD_AFSEL7_bit at GPIO_PORTD_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTD_DR2R      absolute 0x40007500;
sfr unsigned long   volatile GPIO_PORTD_DR4R      absolute 0x40007504;
sfr unsigned long   volatile GPIO_PORTD_DR8R      absolute 0x40007508;
sfr unsigned long   volatile GPIO_PORTD_ODR       absolute 0x4000750C;
sfr unsigned long   volatile GPIO_PORTD_PUR       absolute 0x40007510;
sfr unsigned long   volatile GPIO_PORTD_PDR       absolute 0x40007514;
sfr unsigned long   volatile GPIO_PORTD_SLR       absolute 0x40007518;
sfr unsigned long   volatile GPIO_PORTD_DEN       absolute 0x4000751C;
    const register unsigned short int GPIO_PORTD_DEN0 = 0;
    sbit  GPIO_PORTD_DEN0_bit at GPIO_PORTD_DEN.B0;
    const register unsigned short int GPIO_PORTD_DEN1 = 1;
    sbit  GPIO_PORTD_DEN1_bit at GPIO_PORTD_DEN.B1;
    const register unsigned short int GPIO_PORTD_DEN2 = 2;
    sbit  GPIO_PORTD_DEN2_bit at GPIO_PORTD_DEN.B2;
    const register unsigned short int GPIO_PORTD_DEN3 = 3;
    sbit  GPIO_PORTD_DEN3_bit at GPIO_PORTD_DEN.B3;
    const register unsigned short int GPIO_PORTD_DEN4 = 4;
    sbit  GPIO_PORTD_DEN4_bit at GPIO_PORTD_DEN.B4;
    const register unsigned short int GPIO_PORTD_DEN5 = 5;
    sbit  GPIO_PORTD_DEN5_bit at GPIO_PORTD_DEN.B5;
    const register unsigned short int GPIO_PORTD_DEN6 = 6;
    sbit  GPIO_PORTD_DEN6_bit at GPIO_PORTD_DEN.B6;
    const register unsigned short int GPIO_PORTD_DEN7 = 7;
    sbit  GPIO_PORTD_DEN7_bit at GPIO_PORTD_DEN.B7;
sfr unsigned long   volatile GPIO_PORTD_LOCK      absolute 0x40007520;
    sbit  GPIO_LOCK0_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTD_LOCK_bit at GPIO_PORTD_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTD_CR        absolute 0x40007524;
sfr unsigned long   volatile GPIO_PORTD_AMSEL     absolute 0x40007528;
    const register unsigned short int GPIO_PORTD_AMSEL0 = 0;
    sbit  GPIO_PORTD_AMSEL0_bit at GPIO_PORTD_AMSEL.B0;
    const register unsigned short int GPIO_PORTD_AMSEL1 = 1;
    sbit  GPIO_PORTD_AMSEL1_bit at GPIO_PORTD_AMSEL.B1;
    const register unsigned short int GPIO_PORTD_AMSEL2 = 2;
    sbit  GPIO_PORTD_AMSEL2_bit at GPIO_PORTD_AMSEL.B2;
    const register unsigned short int GPIO_PORTD_AMSEL3 = 3;
    sbit  GPIO_PORTD_AMSEL3_bit at GPIO_PORTD_AMSEL.B3;
    const register unsigned short int GPIO_PORTD_AMSEL4 = 4;
    sbit  GPIO_PORTD_AMSEL4_bit at GPIO_PORTD_AMSEL.B4;
    const register unsigned short int GPIO_PORTD_AMSEL5 = 5;
    sbit  GPIO_PORTD_AMSEL5_bit at GPIO_PORTD_AMSEL.B5;
    const register unsigned short int GPIO_PORTD_AMSEL6 = 6;
    sbit  GPIO_PORTD_AMSEL6_bit at GPIO_PORTD_AMSEL.B6;
    const register unsigned short int GPIO_PORTD_AMSEL7 = 7;
    sbit  GPIO_PORTD_AMSEL7_bit at GPIO_PORTD_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTD_PCTL      absolute 0x4000752C;
sfr unsigned long   volatile GPIO_PORTD_ADCCTL    absolute 0x40007530;
sfr unsigned long   volatile GPIO_PORTD_DMACTL    absolute 0x40007534;
sfr unsigned long   volatile SSI0_CR0             absolute 0x40008000;
    const register unsigned short int SSI_CR0_DSS0 = 0;
    sbit  SSI_CR0_DSS0_bit at SSI0_CR0.B0;
    const register unsigned short int SSI_CR0_DSS1 = 1;
    sbit  SSI_CR0_DSS1_bit at SSI0_CR0.B1;
    const register unsigned short int SSI_CR0_DSS2 = 2;
    sbit  SSI_CR0_DSS2_bit at SSI0_CR0.B2;
    const register unsigned short int SSI_CR0_DSS3 = 3;
    sbit  SSI_CR0_DSS3_bit at SSI0_CR0.B3;
    const register unsigned short int SSI_CR0_FRF4 = 4;
    sbit  SSI_CR0_FRF4_bit at SSI0_CR0.B4;
    const register unsigned short int SSI_CR0_FRF5 = 5;
    sbit  SSI_CR0_FRF5_bit at SSI0_CR0.B5;
    const register unsigned short int SSI_CR0_SPO = 6;
    sbit  SSI_CR0_SPO_bit at SSI0_CR0.B6;
    const register unsigned short int SSI_CR0_SPH = 7;
    sbit  SSI_CR0_SPH_bit at SSI0_CR0.B7;
    const register unsigned short int SSI_CR0_SCR8 = 8;
    sbit  SSI_CR0_SCR8_bit at SSI0_CR0.B8;
    const register unsigned short int SSI_CR0_SCR9 = 9;
    sbit  SSI_CR0_SCR9_bit at SSI0_CR0.B9;
    const register unsigned short int SSI_CR0_SCR10 = 10;
    sbit  SSI_CR0_SCR10_bit at SSI0_CR0.B10;
    const register unsigned short int SSI_CR0_SCR11 = 11;
    sbit  SSI_CR0_SCR11_bit at SSI0_CR0.B11;
    const register unsigned short int SSI_CR0_SCR12 = 12;
    sbit  SSI_CR0_SCR12_bit at SSI0_CR0.B12;
    const register unsigned short int SSI_CR0_SCR13 = 13;
    sbit  SSI_CR0_SCR13_bit at SSI0_CR0.B13;
    const register unsigned short int SSI_CR0_SCR14 = 14;
    sbit  SSI_CR0_SCR14_bit at SSI0_CR0.B14;
    const register unsigned short int SSI_CR0_SCR15 = 15;
    sbit  SSI_CR0_SCR15_bit at SSI0_CR0.B15;

sfr unsigned long   volatile SSI0_CR1             absolute 0x40008004;
    const register unsigned short int SSI_CR1_LBM = 0;
    sbit  SSI_CR1_LBM_bit at SSI0_CR1.B0;
    const register unsigned short int SSI_CR1_SSE = 1;
    sbit  SSI_CR1_SSE_bit at SSI0_CR1.B1;
    const register unsigned short int SSI_CR1_MS = 2;
    sbit  SSI_CR1_MS_bit at SSI0_CR1.B2;
    const register unsigned short int SSI_CR1_SOD = 3;
    sbit  SSI_CR1_SOD_bit at SSI0_CR1.B3;
    const register unsigned short int SSI_CR1_EOT = 4;
    sbit  SSI_CR1_EOT_bit at SSI0_CR1.B4;
    const register unsigned short int SSI_CR1_SLBY6 = 5;
    sbit  SSI_CR1_SLBY6_bit at SSI0_CR1.B5;

sfr unsigned long   volatile SSI0_DR              absolute 0x40008008;
    const register unsigned short int SSI_DR_DATA0 = 0;
    sbit  SSI_DR_DATA0_bit at SSI0_DR.B0;
    const register unsigned short int SSI_DR_DATA1 = 1;
    sbit  SSI_DR_DATA1_bit at SSI0_DR.B1;
    const register unsigned short int SSI_DR_DATA2 = 2;
    sbit  SSI_DR_DATA2_bit at SSI0_DR.B2;
    const register unsigned short int SSI_DR_DATA3 = 3;
    sbit  SSI_DR_DATA3_bit at SSI0_DR.B3;
    const register unsigned short int SSI_DR_DATA4 = 4;
    sbit  SSI_DR_DATA4_bit at SSI0_DR.B4;
    const register unsigned short int SSI_DR_DATA5 = 5;
    sbit  SSI_DR_DATA5_bit at SSI0_DR.B5;
    const register unsigned short int SSI_DR_DATA6 = 6;
    sbit  SSI_DR_DATA6_bit at SSI0_DR.B6;
    const register unsigned short int SSI_DR_DATA7 = 7;
    sbit  SSI_DR_DATA7_bit at SSI0_DR.B7;
    const register unsigned short int SSI_DR_DATA8 = 8;
    sbit  SSI_DR_DATA8_bit at SSI0_DR.B8;
    const register unsigned short int SSI_DR_DATA9 = 9;
    sbit  SSI_DR_DATA9_bit at SSI0_DR.B9;
    const register unsigned short int SSI_DR_DATA10 = 10;
    sbit  SSI_DR_DATA10_bit at SSI0_DR.B10;
    const register unsigned short int SSI_DR_DATA11 = 11;
    sbit  SSI_DR_DATA11_bit at SSI0_DR.B11;
    const register unsigned short int SSI_DR_DATA12 = 12;
    sbit  SSI_DR_DATA12_bit at SSI0_DR.B12;
    const register unsigned short int SSI_DR_DATA13 = 13;
    sbit  SSI_DR_DATA13_bit at SSI0_DR.B13;
    const register unsigned short int SSI_DR_DATA14 = 14;
    sbit  SSI_DR_DATA14_bit at SSI0_DR.B14;
    const register unsigned short int SSI_DR_DATA15 = 15;
    sbit  SSI_DR_DATA15_bit at SSI0_DR.B15;

sfr unsigned long   volatile SSI0_SR              absolute 0x4000800C;
    const register unsigned short int SSI_SR_TFE = 0;
    sbit  SSI_SR_TFE_bit at SSI0_SR.B0;
    const register unsigned short int SSI_SR_TNF = 1;
    sbit  SSI_SR_TNF_bit at SSI0_SR.B1;
    const register unsigned short int SSI_SR_RNE = 2;
    sbit  SSI_SR_RNE_bit at SSI0_SR.B2;
    const register unsigned short int SSI_SR_RFF = 3;
    sbit  SSI_SR_RFF_bit at SSI0_SR.B3;
    const register unsigned short int SSI_SR_BSY = 4;
    sbit  SSI_SR_BSY_bit at SSI0_SR.B4;

sfr unsigned long   volatile SSI0_CPSR            absolute 0x40008010;
    const register unsigned short int SSI_CPSR_CPSDVSR0 = 0;
    sbit  SSI_CPSR_CPSDVSR0_bit at SSI0_CPSR.B0;
    const register unsigned short int SSI_CPSR_CPSDVSR1 = 1;
    sbit  SSI_CPSR_CPSDVSR1_bit at SSI0_CPSR.B1;
    const register unsigned short int SSI_CPSR_CPSDVSR2 = 2;
    sbit  SSI_CPSR_CPSDVSR2_bit at SSI0_CPSR.B2;
    const register unsigned short int SSI_CPSR_CPSDVSR3 = 3;
    sbit  SSI_CPSR_CPSDVSR3_bit at SSI0_CPSR.B3;
    const register unsigned short int SSI_CPSR_CPSDVSR4 = 4;
    sbit  SSI_CPSR_CPSDVSR4_bit at SSI0_CPSR.B4;
    const register unsigned short int SSI_CPSR_CPSDVSR5 = 5;
    sbit  SSI_CPSR_CPSDVSR5_bit at SSI0_CPSR.B5;
    const register unsigned short int SSI_CPSR_CPSDVSR6 = 6;
    sbit  SSI_CPSR_CPSDVSR6_bit at SSI0_CPSR.B6;
    const register unsigned short int SSI_CPSR_CPSDVSR7 = 7;
    sbit  SSI_CPSR_CPSDVSR7_bit at SSI0_CPSR.B7;

sfr unsigned long   volatile SSI0_IM              absolute 0x40008014;
    const register unsigned short int SSI_IM_RORIM = 0;
    sbit  SSI_IM_RORIM_bit at SSI0_IM.B0;
    const register unsigned short int SSI_IM_RTIM = 1;
    sbit  SSI_IM_RTIM_bit at SSI0_IM.B1;
    const register unsigned short int SSI_IM_RXIM = 2;
    sbit  SSI_IM_RXIM_bit at SSI0_IM.B2;
    const register unsigned short int SSI_IM_TXIM = 3;
    sbit  SSI_IM_TXIM_bit at SSI0_IM.B3;

sfr unsigned long   volatile SSI0_RIS             absolute 0x40008018;
    const register unsigned short int SSI_RIS_RORRIS = 0;
    sbit  SSI_RIS_RORRIS_bit at SSI0_RIS.B0;
    const register unsigned short int SSI_RIS_RTRIS = 1;
    sbit  SSI_RIS_RTRIS_bit at SSI0_RIS.B1;
    const register unsigned short int SSI_RIS_RXRIS = 2;
    sbit  SSI_RIS_RXRIS_bit at SSI0_RIS.B2;
    const register unsigned short int SSI_RIS_TXRIS = 3;
    sbit  SSI_RIS_TXRIS_bit at SSI0_RIS.B3;

sfr unsigned long   volatile SSI0_MIS             absolute 0x4000801C;
    const register unsigned short int SSI_MIS_RORMIS = 0;
    sbit  SSI_MIS_RORMIS_bit at SSI0_MIS.B0;
    const register unsigned short int SSI_MIS_RTMIS = 1;
    sbit  SSI_MIS_RTMIS_bit at SSI0_MIS.B1;
    const register unsigned short int SSI_MIS_RXMIS = 2;
    sbit  SSI_MIS_RXMIS_bit at SSI0_MIS.B2;
    const register unsigned short int SSI_MIS_TXMIS = 3;
    sbit  SSI_MIS_TXMIS_bit at SSI0_MIS.B3;

sfr unsigned long   volatile SSI0_ICR             absolute 0x40008020;
    const register unsigned short int SSI_ICR_RORIC = 0;
    sbit  SSI_ICR_RORIC_bit at SSI0_ICR.B0;
    const register unsigned short int SSI_ICR_RTIC = 1;
    sbit  SSI_ICR_RTIC_bit at SSI0_ICR.B1;

sfr unsigned long   volatile SSI0_DMACTL          absolute 0x40008024;
    const register unsigned short int SSI_DMACTL_RXDMAE = 0;
    sbit  SSI_DMACTL_RXDMAE_bit at SSI0_DMACTL.B0;
    const register unsigned short int SSI_DMACTL_TXDMAE = 1;
    sbit  SSI_DMACTL_TXDMAE_bit at SSI0_DMACTL.B1;

sfr unsigned long   volatile SSI0_CC              absolute 0x40008FC8;
    const register unsigned short int SSI_CC_CS0 = 0;
    sbit  SSI_CC_CS0_bit at SSI0_CC.B0;
    const register unsigned short int SSI_CC_CS1 = 1;
    sbit  SSI_CC_CS1_bit at SSI0_CC.B1;
    const register unsigned short int SSI_CC_CS2 = 2;
    sbit  SSI_CC_CS2_bit at SSI0_CC.B2;
    const register unsigned short int SSI_CC_CS3 = 3;
    sbit  SSI_CC_CS3_bit at SSI0_CC.B3;

sfr unsigned long   volatile SSI1_CR0             absolute 0x40009000;
    sbit  SSI_CR0_DSS0_SSI1_CR0_bit at SSI1_CR0.B0;
    sbit  SSI_CR0_DSS1_SSI1_CR0_bit at SSI1_CR0.B1;
    sbit  SSI_CR0_DSS2_SSI1_CR0_bit at SSI1_CR0.B2;
    sbit  SSI_CR0_DSS3_SSI1_CR0_bit at SSI1_CR0.B3;
    sbit  SSI_CR0_FRF4_SSI1_CR0_bit at SSI1_CR0.B4;
    sbit  SSI_CR0_FRF5_SSI1_CR0_bit at SSI1_CR0.B5;
    sbit  SSI_CR0_SPO_SSI1_CR0_bit at SSI1_CR0.B6;
    sbit  SSI_CR0_SPH_SSI1_CR0_bit at SSI1_CR0.B7;
    sbit  SSI_CR0_SCR8_SSI1_CR0_bit at SSI1_CR0.B8;
    sbit  SSI_CR0_SCR9_SSI1_CR0_bit at SSI1_CR0.B9;
    sbit  SSI_CR0_SCR10_SSI1_CR0_bit at SSI1_CR0.B10;
    sbit  SSI_CR0_SCR11_SSI1_CR0_bit at SSI1_CR0.B11;
    sbit  SSI_CR0_SCR12_SSI1_CR0_bit at SSI1_CR0.B12;
    sbit  SSI_CR0_SCR13_SSI1_CR0_bit at SSI1_CR0.B13;
    sbit  SSI_CR0_SCR14_SSI1_CR0_bit at SSI1_CR0.B14;
    sbit  SSI_CR0_SCR15_SSI1_CR0_bit at SSI1_CR0.B15;

sfr unsigned long   volatile SSI1_CR1             absolute 0x40009004;
    sbit  SSI_CR1_LBM_SSI1_CR1_bit at SSI1_CR1.B0;
    sbit  SSI_CR1_SSE_SSI1_CR1_bit at SSI1_CR1.B1;
    sbit  SSI_CR1_MS_SSI1_CR1_bit at SSI1_CR1.B2;
    sbit  SSI_CR1_SOD_SSI1_CR1_bit at SSI1_CR1.B3;
    sbit  SSI_CR1_EOT_SSI1_CR1_bit at SSI1_CR1.B4;
    sbit  SSI_CR1_SLBY6_SSI1_CR1_bit at SSI1_CR1.B5;

sfr unsigned long   volatile SSI1_DR              absolute 0x40009008;
    sbit  SSI_DR_DATA0_SSI1_DR_bit at SSI1_DR.B0;
    sbit  SSI_DR_DATA1_SSI1_DR_bit at SSI1_DR.B1;
    sbit  SSI_DR_DATA2_SSI1_DR_bit at SSI1_DR.B2;
    sbit  SSI_DR_DATA3_SSI1_DR_bit at SSI1_DR.B3;
    sbit  SSI_DR_DATA4_SSI1_DR_bit at SSI1_DR.B4;
    sbit  SSI_DR_DATA5_SSI1_DR_bit at SSI1_DR.B5;
    sbit  SSI_DR_DATA6_SSI1_DR_bit at SSI1_DR.B6;
    sbit  SSI_DR_DATA7_SSI1_DR_bit at SSI1_DR.B7;
    sbit  SSI_DR_DATA8_SSI1_DR_bit at SSI1_DR.B8;
    sbit  SSI_DR_DATA9_SSI1_DR_bit at SSI1_DR.B9;
    sbit  SSI_DR_DATA10_SSI1_DR_bit at SSI1_DR.B10;
    sbit  SSI_DR_DATA11_SSI1_DR_bit at SSI1_DR.B11;
    sbit  SSI_DR_DATA12_SSI1_DR_bit at SSI1_DR.B12;
    sbit  SSI_DR_DATA13_SSI1_DR_bit at SSI1_DR.B13;
    sbit  SSI_DR_DATA14_SSI1_DR_bit at SSI1_DR.B14;
    sbit  SSI_DR_DATA15_SSI1_DR_bit at SSI1_DR.B15;

sfr unsigned long   volatile SSI1_SR              absolute 0x4000900C;
    sbit  SSI_SR_TFE_SSI1_SR_bit at SSI1_SR.B0;
    sbit  SSI_SR_TNF_SSI1_SR_bit at SSI1_SR.B1;
    sbit  SSI_SR_RNE_SSI1_SR_bit at SSI1_SR.B2;
    sbit  SSI_SR_RFF_SSI1_SR_bit at SSI1_SR.B3;
    sbit  SSI_SR_BSY_SSI1_SR_bit at SSI1_SR.B4;

sfr unsigned long   volatile SSI1_CPSR            absolute 0x40009010;
    sbit  SSI_CPSR_CPSDVSR0_SSI1_CPSR_bit at SSI1_CPSR.B0;
    sbit  SSI_CPSR_CPSDVSR1_SSI1_CPSR_bit at SSI1_CPSR.B1;
    sbit  SSI_CPSR_CPSDVSR2_SSI1_CPSR_bit at SSI1_CPSR.B2;
    sbit  SSI_CPSR_CPSDVSR3_SSI1_CPSR_bit at SSI1_CPSR.B3;
    sbit  SSI_CPSR_CPSDVSR4_SSI1_CPSR_bit at SSI1_CPSR.B4;
    sbit  SSI_CPSR_CPSDVSR5_SSI1_CPSR_bit at SSI1_CPSR.B5;
    sbit  SSI_CPSR_CPSDVSR6_SSI1_CPSR_bit at SSI1_CPSR.B6;
    sbit  SSI_CPSR_CPSDVSR7_SSI1_CPSR_bit at SSI1_CPSR.B7;

sfr unsigned long   volatile SSI1_IM              absolute 0x40009014;
    sbit  SSI_IM_RORIM_SSI1_IM_bit at SSI1_IM.B0;
    sbit  SSI_IM_RTIM_SSI1_IM_bit at SSI1_IM.B1;
    sbit  SSI_IM_RXIM_SSI1_IM_bit at SSI1_IM.B2;
    sbit  SSI_IM_TXIM_SSI1_IM_bit at SSI1_IM.B3;

sfr unsigned long   volatile SSI1_RIS             absolute 0x40009018;
    sbit  SSI_RIS_RORRIS_SSI1_RIS_bit at SSI1_RIS.B0;
    sbit  SSI_RIS_RTRIS_SSI1_RIS_bit at SSI1_RIS.B1;
    sbit  SSI_RIS_RXRIS_SSI1_RIS_bit at SSI1_RIS.B2;
    sbit  SSI_RIS_TXRIS_SSI1_RIS_bit at SSI1_RIS.B3;

sfr unsigned long   volatile SSI1_MIS             absolute 0x4000901C;
    sbit  SSI_MIS_RORMIS_SSI1_MIS_bit at SSI1_MIS.B0;
    sbit  SSI_MIS_RTMIS_SSI1_MIS_bit at SSI1_MIS.B1;
    sbit  SSI_MIS_RXMIS_SSI1_MIS_bit at SSI1_MIS.B2;
    sbit  SSI_MIS_TXMIS_SSI1_MIS_bit at SSI1_MIS.B3;

sfr unsigned long   volatile SSI1_ICR             absolute 0x40009020;
    sbit  SSI_ICR_RORIC_SSI1_ICR_bit at SSI1_ICR.B0;
    sbit  SSI_ICR_RTIC_SSI1_ICR_bit at SSI1_ICR.B1;

sfr unsigned long   volatile SSI1_DMACTL          absolute 0x40009024;
    sbit  SSI_DMACTL_RXDMAE_SSI1_DMACTL_bit at SSI1_DMACTL.B0;
    sbit  SSI_DMACTL_TXDMAE_SSI1_DMACTL_bit at SSI1_DMACTL.B1;

sfr unsigned long   volatile SSI1_CC              absolute 0x40009FC8;
    sbit  SSI_CC_CS0_SSI1_CC_bit at SSI1_CC.B0;
    sbit  SSI_CC_CS1_SSI1_CC_bit at SSI1_CC.B1;
    sbit  SSI_CC_CS2_SSI1_CC_bit at SSI1_CC.B2;
    sbit  SSI_CC_CS3_SSI1_CC_bit at SSI1_CC.B3;

sfr unsigned long   volatile SSI2_CR0             absolute 0x4000A000;
    sbit  SSI_CR0_DSS0_SSI2_CR0_bit at SSI2_CR0.B0;
    sbit  SSI_CR0_DSS1_SSI2_CR0_bit at SSI2_CR0.B1;
    sbit  SSI_CR0_DSS2_SSI2_CR0_bit at SSI2_CR0.B2;
    sbit  SSI_CR0_DSS3_SSI2_CR0_bit at SSI2_CR0.B3;
    sbit  SSI_CR0_FRF4_SSI2_CR0_bit at SSI2_CR0.B4;
    sbit  SSI_CR0_FRF5_SSI2_CR0_bit at SSI2_CR0.B5;
    sbit  SSI_CR0_SPO_SSI2_CR0_bit at SSI2_CR0.B6;
    sbit  SSI_CR0_SPH_SSI2_CR0_bit at SSI2_CR0.B7;
    sbit  SSI_CR0_SCR8_SSI2_CR0_bit at SSI2_CR0.B8;
    sbit  SSI_CR0_SCR9_SSI2_CR0_bit at SSI2_CR0.B9;
    sbit  SSI_CR0_SCR10_SSI2_CR0_bit at SSI2_CR0.B10;
    sbit  SSI_CR0_SCR11_SSI2_CR0_bit at SSI2_CR0.B11;
    sbit  SSI_CR0_SCR12_SSI2_CR0_bit at SSI2_CR0.B12;
    sbit  SSI_CR0_SCR13_SSI2_CR0_bit at SSI2_CR0.B13;
    sbit  SSI_CR0_SCR14_SSI2_CR0_bit at SSI2_CR0.B14;
    sbit  SSI_CR0_SCR15_SSI2_CR0_bit at SSI2_CR0.B15;

sfr unsigned long   volatile SSI2_CR1             absolute 0x4000A004;
    sbit  SSI_CR1_LBM_SSI2_CR1_bit at SSI2_CR1.B0;
    sbit  SSI_CR1_SSE_SSI2_CR1_bit at SSI2_CR1.B1;
    sbit  SSI_CR1_MS_SSI2_CR1_bit at SSI2_CR1.B2;
    sbit  SSI_CR1_SOD_SSI2_CR1_bit at SSI2_CR1.B3;
    sbit  SSI_CR1_EOT_SSI2_CR1_bit at SSI2_CR1.B4;
    sbit  SSI_CR1_SLBY6_SSI2_CR1_bit at SSI2_CR1.B5;

sfr unsigned long   volatile SSI2_DR              absolute 0x4000A008;
    sbit  SSI_DR_DATA0_SSI2_DR_bit at SSI2_DR.B0;
    sbit  SSI_DR_DATA1_SSI2_DR_bit at SSI2_DR.B1;
    sbit  SSI_DR_DATA2_SSI2_DR_bit at SSI2_DR.B2;
    sbit  SSI_DR_DATA3_SSI2_DR_bit at SSI2_DR.B3;
    sbit  SSI_DR_DATA4_SSI2_DR_bit at SSI2_DR.B4;
    sbit  SSI_DR_DATA5_SSI2_DR_bit at SSI2_DR.B5;
    sbit  SSI_DR_DATA6_SSI2_DR_bit at SSI2_DR.B6;
    sbit  SSI_DR_DATA7_SSI2_DR_bit at SSI2_DR.B7;
    sbit  SSI_DR_DATA8_SSI2_DR_bit at SSI2_DR.B8;
    sbit  SSI_DR_DATA9_SSI2_DR_bit at SSI2_DR.B9;
    sbit  SSI_DR_DATA10_SSI2_DR_bit at SSI2_DR.B10;
    sbit  SSI_DR_DATA11_SSI2_DR_bit at SSI2_DR.B11;
    sbit  SSI_DR_DATA12_SSI2_DR_bit at SSI2_DR.B12;
    sbit  SSI_DR_DATA13_SSI2_DR_bit at SSI2_DR.B13;
    sbit  SSI_DR_DATA14_SSI2_DR_bit at SSI2_DR.B14;
    sbit  SSI_DR_DATA15_SSI2_DR_bit at SSI2_DR.B15;

sfr unsigned long   volatile SSI2_SR              absolute 0x4000A00C;
    sbit  SSI_SR_TFE_SSI2_SR_bit at SSI2_SR.B0;
    sbit  SSI_SR_TNF_SSI2_SR_bit at SSI2_SR.B1;
    sbit  SSI_SR_RNE_SSI2_SR_bit at SSI2_SR.B2;
    sbit  SSI_SR_RFF_SSI2_SR_bit at SSI2_SR.B3;
    sbit  SSI_SR_BSY_SSI2_SR_bit at SSI2_SR.B4;

sfr unsigned long   volatile SSI2_CPSR            absolute 0x4000A010;
    sbit  SSI_CPSR_CPSDVSR0_SSI2_CPSR_bit at SSI2_CPSR.B0;
    sbit  SSI_CPSR_CPSDVSR1_SSI2_CPSR_bit at SSI2_CPSR.B1;
    sbit  SSI_CPSR_CPSDVSR2_SSI2_CPSR_bit at SSI2_CPSR.B2;
    sbit  SSI_CPSR_CPSDVSR3_SSI2_CPSR_bit at SSI2_CPSR.B3;
    sbit  SSI_CPSR_CPSDVSR4_SSI2_CPSR_bit at SSI2_CPSR.B4;
    sbit  SSI_CPSR_CPSDVSR5_SSI2_CPSR_bit at SSI2_CPSR.B5;
    sbit  SSI_CPSR_CPSDVSR6_SSI2_CPSR_bit at SSI2_CPSR.B6;
    sbit  SSI_CPSR_CPSDVSR7_SSI2_CPSR_bit at SSI2_CPSR.B7;

sfr unsigned long   volatile SSI2_IM              absolute 0x4000A014;
    sbit  SSI_IM_RORIM_SSI2_IM_bit at SSI2_IM.B0;
    sbit  SSI_IM_RTIM_SSI2_IM_bit at SSI2_IM.B1;
    sbit  SSI_IM_RXIM_SSI2_IM_bit at SSI2_IM.B2;
    sbit  SSI_IM_TXIM_SSI2_IM_bit at SSI2_IM.B3;

sfr unsigned long   volatile SSI2_RIS             absolute 0x4000A018;
    sbit  SSI_RIS_RORRIS_SSI2_RIS_bit at SSI2_RIS.B0;
    sbit  SSI_RIS_RTRIS_SSI2_RIS_bit at SSI2_RIS.B1;
    sbit  SSI_RIS_RXRIS_SSI2_RIS_bit at SSI2_RIS.B2;
    sbit  SSI_RIS_TXRIS_SSI2_RIS_bit at SSI2_RIS.B3;

sfr unsigned long   volatile SSI2_MIS             absolute 0x4000A01C;
    sbit  SSI_MIS_RORMIS_SSI2_MIS_bit at SSI2_MIS.B0;
    sbit  SSI_MIS_RTMIS_SSI2_MIS_bit at SSI2_MIS.B1;
    sbit  SSI_MIS_RXMIS_SSI2_MIS_bit at SSI2_MIS.B2;
    sbit  SSI_MIS_TXMIS_SSI2_MIS_bit at SSI2_MIS.B3;

sfr unsigned long   volatile SSI2_ICR             absolute 0x4000A020;
    sbit  SSI_ICR_RORIC_SSI2_ICR_bit at SSI2_ICR.B0;
    sbit  SSI_ICR_RTIC_SSI2_ICR_bit at SSI2_ICR.B1;

sfr unsigned long   volatile SSI2_DMACTL          absolute 0x4000A024;
    sbit  SSI_DMACTL_RXDMAE_SSI2_DMACTL_bit at SSI2_DMACTL.B0;
    sbit  SSI_DMACTL_TXDMAE_SSI2_DMACTL_bit at SSI2_DMACTL.B1;

sfr unsigned long   volatile SSI2_CC              absolute 0x4000AFC8;
    sbit  SSI_CC_CS0_SSI2_CC_bit at SSI2_CC.B0;
    sbit  SSI_CC_CS1_SSI2_CC_bit at SSI2_CC.B1;
    sbit  SSI_CC_CS2_SSI2_CC_bit at SSI2_CC.B2;
    sbit  SSI_CC_CS3_SSI2_CC_bit at SSI2_CC.B3;

sfr unsigned long   volatile SSI3_CR0             absolute 0x4000B000;
    sbit  SSI_CR0_DSS0_SSI3_CR0_bit at SSI3_CR0.B0;
    sbit  SSI_CR0_DSS1_SSI3_CR0_bit at SSI3_CR0.B1;
    sbit  SSI_CR0_DSS2_SSI3_CR0_bit at SSI3_CR0.B2;
    sbit  SSI_CR0_DSS3_SSI3_CR0_bit at SSI3_CR0.B3;
    sbit  SSI_CR0_FRF4_SSI3_CR0_bit at SSI3_CR0.B4;
    sbit  SSI_CR0_FRF5_SSI3_CR0_bit at SSI3_CR0.B5;
    sbit  SSI_CR0_SPO_SSI3_CR0_bit at SSI3_CR0.B6;
    sbit  SSI_CR0_SPH_SSI3_CR0_bit at SSI3_CR0.B7;
    sbit  SSI_CR0_SCR8_SSI3_CR0_bit at SSI3_CR0.B8;
    sbit  SSI_CR0_SCR9_SSI3_CR0_bit at SSI3_CR0.B9;
    sbit  SSI_CR0_SCR10_SSI3_CR0_bit at SSI3_CR0.B10;
    sbit  SSI_CR0_SCR11_SSI3_CR0_bit at SSI3_CR0.B11;
    sbit  SSI_CR0_SCR12_SSI3_CR0_bit at SSI3_CR0.B12;
    sbit  SSI_CR0_SCR13_SSI3_CR0_bit at SSI3_CR0.B13;
    sbit  SSI_CR0_SCR14_SSI3_CR0_bit at SSI3_CR0.B14;
    sbit  SSI_CR0_SCR15_SSI3_CR0_bit at SSI3_CR0.B15;

sfr unsigned long   volatile SSI3_CR1             absolute 0x4000B004;
    sbit  SSI_CR1_LBM_SSI3_CR1_bit at SSI3_CR1.B0;
    sbit  SSI_CR1_SSE_SSI3_CR1_bit at SSI3_CR1.B1;
    sbit  SSI_CR1_MS_SSI3_CR1_bit at SSI3_CR1.B2;
    sbit  SSI_CR1_SOD_SSI3_CR1_bit at SSI3_CR1.B3;
    sbit  SSI_CR1_EOT_SSI3_CR1_bit at SSI3_CR1.B4;
    sbit  SSI_CR1_SLBY6_SSI3_CR1_bit at SSI3_CR1.B5;

sfr unsigned long   volatile SSI3_DR              absolute 0x4000B008;
    sbit  SSI_DR_DATA0_SSI3_DR_bit at SSI3_DR.B0;
    sbit  SSI_DR_DATA1_SSI3_DR_bit at SSI3_DR.B1;
    sbit  SSI_DR_DATA2_SSI3_DR_bit at SSI3_DR.B2;
    sbit  SSI_DR_DATA3_SSI3_DR_bit at SSI3_DR.B3;
    sbit  SSI_DR_DATA4_SSI3_DR_bit at SSI3_DR.B4;
    sbit  SSI_DR_DATA5_SSI3_DR_bit at SSI3_DR.B5;
    sbit  SSI_DR_DATA6_SSI3_DR_bit at SSI3_DR.B6;
    sbit  SSI_DR_DATA7_SSI3_DR_bit at SSI3_DR.B7;
    sbit  SSI_DR_DATA8_SSI3_DR_bit at SSI3_DR.B8;
    sbit  SSI_DR_DATA9_SSI3_DR_bit at SSI3_DR.B9;
    sbit  SSI_DR_DATA10_SSI3_DR_bit at SSI3_DR.B10;
    sbit  SSI_DR_DATA11_SSI3_DR_bit at SSI3_DR.B11;
    sbit  SSI_DR_DATA12_SSI3_DR_bit at SSI3_DR.B12;
    sbit  SSI_DR_DATA13_SSI3_DR_bit at SSI3_DR.B13;
    sbit  SSI_DR_DATA14_SSI3_DR_bit at SSI3_DR.B14;
    sbit  SSI_DR_DATA15_SSI3_DR_bit at SSI3_DR.B15;

sfr unsigned long   volatile SSI3_SR              absolute 0x4000B00C;
    sbit  SSI_SR_TFE_SSI3_SR_bit at SSI3_SR.B0;
    sbit  SSI_SR_TNF_SSI3_SR_bit at SSI3_SR.B1;
    sbit  SSI_SR_RNE_SSI3_SR_bit at SSI3_SR.B2;
    sbit  SSI_SR_RFF_SSI3_SR_bit at SSI3_SR.B3;
    sbit  SSI_SR_BSY_SSI3_SR_bit at SSI3_SR.B4;

sfr unsigned long   volatile SSI3_CPSR            absolute 0x4000B010;
    sbit  SSI_CPSR_CPSDVSR0_SSI3_CPSR_bit at SSI3_CPSR.B0;
    sbit  SSI_CPSR_CPSDVSR1_SSI3_CPSR_bit at SSI3_CPSR.B1;
    sbit  SSI_CPSR_CPSDVSR2_SSI3_CPSR_bit at SSI3_CPSR.B2;
    sbit  SSI_CPSR_CPSDVSR3_SSI3_CPSR_bit at SSI3_CPSR.B3;
    sbit  SSI_CPSR_CPSDVSR4_SSI3_CPSR_bit at SSI3_CPSR.B4;
    sbit  SSI_CPSR_CPSDVSR5_SSI3_CPSR_bit at SSI3_CPSR.B5;
    sbit  SSI_CPSR_CPSDVSR6_SSI3_CPSR_bit at SSI3_CPSR.B6;
    sbit  SSI_CPSR_CPSDVSR7_SSI3_CPSR_bit at SSI3_CPSR.B7;

sfr unsigned long   volatile SSI3_IM              absolute 0x4000B014;
    sbit  SSI_IM_RORIM_SSI3_IM_bit at SSI3_IM.B0;
    sbit  SSI_IM_RTIM_SSI3_IM_bit at SSI3_IM.B1;
    sbit  SSI_IM_RXIM_SSI3_IM_bit at SSI3_IM.B2;
    sbit  SSI_IM_TXIM_SSI3_IM_bit at SSI3_IM.B3;

sfr unsigned long   volatile SSI3_RIS             absolute 0x4000B018;
    sbit  SSI_RIS_RORRIS_SSI3_RIS_bit at SSI3_RIS.B0;
    sbit  SSI_RIS_RTRIS_SSI3_RIS_bit at SSI3_RIS.B1;
    sbit  SSI_RIS_RXRIS_SSI3_RIS_bit at SSI3_RIS.B2;
    sbit  SSI_RIS_TXRIS_SSI3_RIS_bit at SSI3_RIS.B3;

sfr unsigned long   volatile SSI3_MIS             absolute 0x4000B01C;
    sbit  SSI_MIS_RORMIS_SSI3_MIS_bit at SSI3_MIS.B0;
    sbit  SSI_MIS_RTMIS_SSI3_MIS_bit at SSI3_MIS.B1;
    sbit  SSI_MIS_RXMIS_SSI3_MIS_bit at SSI3_MIS.B2;
    sbit  SSI_MIS_TXMIS_SSI3_MIS_bit at SSI3_MIS.B3;

sfr unsigned long   volatile SSI3_ICR             absolute 0x4000B020;
    sbit  SSI_ICR_RORIC_SSI3_ICR_bit at SSI3_ICR.B0;
    sbit  SSI_ICR_RTIC_SSI3_ICR_bit at SSI3_ICR.B1;

sfr unsigned long   volatile SSI3_DMACTL          absolute 0x4000B024;
    sbit  SSI_DMACTL_RXDMAE_SSI3_DMACTL_bit at SSI3_DMACTL.B0;
    sbit  SSI_DMACTL_TXDMAE_SSI3_DMACTL_bit at SSI3_DMACTL.B1;

sfr unsigned long   volatile SSI3_CC              absolute 0x4000BFC8;
    sbit  SSI_CC_CS0_SSI3_CC_bit at SSI3_CC.B0;
    sbit  SSI_CC_CS1_SSI3_CC_bit at SSI3_CC.B1;
    sbit  SSI_CC_CS2_SSI3_CC_bit at SSI3_CC.B2;
    sbit  SSI_CC_CS3_SSI3_CC_bit at SSI3_CC.B3;

sfr unsigned long   volatile UART0_DR             absolute 0x4000C000;
    const register unsigned short int UART_DR_DATA0 = 0;
    sbit  UART_DR_DATA0_bit at UART0_DR.B0;
    const register unsigned short int UART_DR_DATA1 = 1;
    sbit  UART_DR_DATA1_bit at UART0_DR.B1;
    const register unsigned short int UART_DR_DATA2 = 2;
    sbit  UART_DR_DATA2_bit at UART0_DR.B2;
    const register unsigned short int UART_DR_DATA3 = 3;
    sbit  UART_DR_DATA3_bit at UART0_DR.B3;
    const register unsigned short int UART_DR_DATA4 = 4;
    sbit  UART_DR_DATA4_bit at UART0_DR.B4;
    const register unsigned short int UART_DR_DATA5 = 5;
    sbit  UART_DR_DATA5_bit at UART0_DR.B5;
    const register unsigned short int UART_DR_DATA6 = 6;
    sbit  UART_DR_DATA6_bit at UART0_DR.B6;
    const register unsigned short int UART_DR_DATA7 = 7;
    sbit  UART_DR_DATA7_bit at UART0_DR.B7;
    const register unsigned short int UART_DR_FE = 8;
    sbit  UART_DR_FE_bit at UART0_DR.B8;
    const register unsigned short int UART_DR_PE = 9;
    sbit  UART_DR_PE_bit at UART0_DR.B9;
    const register unsigned short int UART_DR_BE = 10;
    sbit  UART_DR_BE_bit at UART0_DR.B10;
    const register unsigned short int UART_DR_OE = 11;
    sbit  UART_DR_OE_bit at UART0_DR.B11;

sfr unsigned long   volatile UART0_RSR            absolute 0x4000C004;
    const register unsigned short int UART_RSR_FE = 0;
    sbit  UART_RSR_FE_bit at UART0_RSR.B0;
    const register unsigned short int UART_RSR_PE = 1;
    sbit  UART_RSR_PE_bit at UART0_RSR.B1;
    const register unsigned short int UART_RSR_BE = 2;
    sbit  UART_RSR_BE_bit at UART0_RSR.B2;
    const register unsigned short int UART_RSR_OE = 3;
    sbit  UART_RSR_OE_bit at UART0_RSR.B3;

sfr unsigned long   volatile UART0_ECR            absolute 0x4000C004;
    const register unsigned short int UART_ECR_DATA0 = 0;
    sbit  UART_ECR_DATA0_bit at UART0_ECR.B0;
    const register unsigned short int UART_ECR_DATA1 = 1;
    sbit  UART_ECR_DATA1_bit at UART0_ECR.B1;
    const register unsigned short int UART_ECR_DATA2 = 2;
    sbit  UART_ECR_DATA2_bit at UART0_ECR.B2;
    const register unsigned short int UART_ECR_DATA3 = 3;
    sbit  UART_ECR_DATA3_bit at UART0_ECR.B3;
    const register unsigned short int UART_ECR_DATA4 = 4;
    sbit  UART_ECR_DATA4_bit at UART0_ECR.B4;
    const register unsigned short int UART_ECR_DATA5 = 5;
    sbit  UART_ECR_DATA5_bit at UART0_ECR.B5;
    const register unsigned short int UART_ECR_DATA6 = 6;
    sbit  UART_ECR_DATA6_bit at UART0_ECR.B6;
    const register unsigned short int UART_ECR_DATA7 = 7;
    sbit  UART_ECR_DATA7_bit at UART0_ECR.B7;

sfr unsigned long   volatile UART0_FR             absolute 0x4000C018;
    const register unsigned short int UART_FR_CTS = 0;
    sbit  UART_FR_CTS_bit at UART0_FR.B0;
    const register unsigned short int UART_FR_DSR = 1;
    sbit  UART_FR_DSR_bit at UART0_FR.B1;
    const register unsigned short int UART_FR_DCD = 2;
    sbit  UART_FR_DCD_bit at UART0_FR.B2;
    const register unsigned short int UART_FR_BUSY = 3;
    sbit  UART_FR_BUSY_bit at UART0_FR.B3;
    const register unsigned short int UART_FR_RXFE = 4;
    sbit  UART_FR_RXFE_bit at UART0_FR.B4;
    const register unsigned short int UART_FR_TXFF = 5;
    sbit  UART_FR_TXFF_bit at UART0_FR.B5;
    const register unsigned short int UART_FR_RXFF = 6;
    sbit  UART_FR_RXFF_bit at UART0_FR.B6;
    const register unsigned short int UART_FR_TXFE = 7;
    sbit  UART_FR_TXFE_bit at UART0_FR.B7;
    const register unsigned short int UART_FR_RI = 8;
    sbit  UART_FR_RI_bit at UART0_FR.B8;

sfr unsigned long   volatile UART0_ILPR           absolute 0x4000C020;
    const register unsigned short int UART_ILPR_ILPDVSR0 = 0;
    sbit  UART_ILPR_ILPDVSR0_bit at UART0_ILPR.B0;
    const register unsigned short int UART_ILPR_ILPDVSR1 = 1;
    sbit  UART_ILPR_ILPDVSR1_bit at UART0_ILPR.B1;
    const register unsigned short int UART_ILPR_ILPDVSR2 = 2;
    sbit  UART_ILPR_ILPDVSR2_bit at UART0_ILPR.B2;
    const register unsigned short int UART_ILPR_ILPDVSR3 = 3;
    sbit  UART_ILPR_ILPDVSR3_bit at UART0_ILPR.B3;
    const register unsigned short int UART_ILPR_ILPDVSR4 = 4;
    sbit  UART_ILPR_ILPDVSR4_bit at UART0_ILPR.B4;
    const register unsigned short int UART_ILPR_ILPDVSR5 = 5;
    sbit  UART_ILPR_ILPDVSR5_bit at UART0_ILPR.B5;
    const register unsigned short int UART_ILPR_ILPDVSR6 = 6;
    sbit  UART_ILPR_ILPDVSR6_bit at UART0_ILPR.B6;
    const register unsigned short int UART_ILPR_ILPDVSR7 = 7;
    sbit  UART_ILPR_ILPDVSR7_bit at UART0_ILPR.B7;

sfr unsigned long   volatile UART0_IBRD           absolute 0x4000C024;
    const register unsigned short int UART_IBRD_DIVINT0 = 0;
    sbit  UART_IBRD_DIVINT0_bit at UART0_IBRD.B0;
    const register unsigned short int UART_IBRD_DIVINT1 = 1;
    sbit  UART_IBRD_DIVINT1_bit at UART0_IBRD.B1;
    const register unsigned short int UART_IBRD_DIVINT2 = 2;
    sbit  UART_IBRD_DIVINT2_bit at UART0_IBRD.B2;
    const register unsigned short int UART_IBRD_DIVINT3 = 3;
    sbit  UART_IBRD_DIVINT3_bit at UART0_IBRD.B3;
    const register unsigned short int UART_IBRD_DIVINT4 = 4;
    sbit  UART_IBRD_DIVINT4_bit at UART0_IBRD.B4;
    const register unsigned short int UART_IBRD_DIVINT5 = 5;
    sbit  UART_IBRD_DIVINT5_bit at UART0_IBRD.B5;
    const register unsigned short int UART_IBRD_DIVINT6 = 6;
    sbit  UART_IBRD_DIVINT6_bit at UART0_IBRD.B6;
    const register unsigned short int UART_IBRD_DIVINT7 = 7;
    sbit  UART_IBRD_DIVINT7_bit at UART0_IBRD.B7;
    const register unsigned short int UART_IBRD_DIVINT8 = 8;
    sbit  UART_IBRD_DIVINT8_bit at UART0_IBRD.B8;
    const register unsigned short int UART_IBRD_DIVINT9 = 9;
    sbit  UART_IBRD_DIVINT9_bit at UART0_IBRD.B9;
    const register unsigned short int UART_IBRD_DIVINT10 = 10;
    sbit  UART_IBRD_DIVINT10_bit at UART0_IBRD.B10;
    const register unsigned short int UART_IBRD_DIVINT11 = 11;
    sbit  UART_IBRD_DIVINT11_bit at UART0_IBRD.B11;
    const register unsigned short int UART_IBRD_DIVINT12 = 12;
    sbit  UART_IBRD_DIVINT12_bit at UART0_IBRD.B12;
    const register unsigned short int UART_IBRD_DIVINT13 = 13;
    sbit  UART_IBRD_DIVINT13_bit at UART0_IBRD.B13;
    const register unsigned short int UART_IBRD_DIVINT14 = 14;
    sbit  UART_IBRD_DIVINT14_bit at UART0_IBRD.B14;
    const register unsigned short int UART_IBRD_DIVINT15 = 15;
    sbit  UART_IBRD_DIVINT15_bit at UART0_IBRD.B15;

sfr unsigned long   volatile UART0_FBRD           absolute 0x4000C028;
    const register unsigned short int UART_FBRD_DIVFRAC0 = 0;
    sbit  UART_FBRD_DIVFRAC0_bit at UART0_FBRD.B0;
    const register unsigned short int UART_FBRD_DIVFRAC1 = 1;
    sbit  UART_FBRD_DIVFRAC1_bit at UART0_FBRD.B1;
    const register unsigned short int UART_FBRD_DIVFRAC2 = 2;
    sbit  UART_FBRD_DIVFRAC2_bit at UART0_FBRD.B2;
    const register unsigned short int UART_FBRD_DIVFRAC3 = 3;
    sbit  UART_FBRD_DIVFRAC3_bit at UART0_FBRD.B3;
    const register unsigned short int UART_FBRD_DIVFRAC4 = 4;
    sbit  UART_FBRD_DIVFRAC4_bit at UART0_FBRD.B4;
    const register unsigned short int UART_FBRD_DIVFRAC5 = 5;
    sbit  UART_FBRD_DIVFRAC5_bit at UART0_FBRD.B5;

sfr unsigned long   volatile UART0_LCRH           absolute 0x4000C02C;
    const register unsigned short int UART_LCRH_BRK = 0;
    sbit  UART_LCRH_BRK_bit at UART0_LCRH.B0;
    const register unsigned short int UART_LCRH_PEN = 1;
    sbit  UART_LCRH_PEN_bit at UART0_LCRH.B1;
    const register unsigned short int UART_LCRH_EPS = 2;
    sbit  UART_LCRH_EPS_bit at UART0_LCRH.B2;
    const register unsigned short int UART_LCRH_STP2 = 3;
    sbit  UART_LCRH_STP2_bit at UART0_LCRH.B3;
    const register unsigned short int UART_LCRH_FEN = 4;
    sbit  UART_LCRH_FEN_bit at UART0_LCRH.B4;
    const register unsigned short int UART_LCRH_WLEN5 = 5;
    sbit  UART_LCRH_WLEN5_bit at UART0_LCRH.B5;
    const register unsigned short int UART_LCRH_WLEN6 = 6;
    sbit  UART_LCRH_WLEN6_bit at UART0_LCRH.B6;
    const register unsigned short int UART_LCRH_SPS = 7;
    sbit  UART_LCRH_SPS_bit at UART0_LCRH.B7;

sfr unsigned long   volatile UART0_CTL            absolute 0x4000C030;
    const register unsigned short int UART_CTL_UARTEN = 0;
    sbit  UART_CTL_UARTEN_bit at UART0_CTL.B0;
    const register unsigned short int UART_CTL_SIREN = 1;
    sbit  UART_CTL_SIREN_bit at UART0_CTL.B1;
    const register unsigned short int UART_CTL_SIRLP = 2;
    sbit  UART_CTL_SIRLP_bit at UART0_CTL.B2;
    const register unsigned short int UART_CTL_SMART = 3;
    sbit  UART_CTL_SMART_bit at UART0_CTL.B3;
    const register unsigned short int UART_CTL_EOT = 4;
    sbit  UART_CTL_EOT_bit at UART0_CTL.B4;
    const register unsigned short int UART_CTL_HSE = 5;
    sbit  UART_CTL_HSE_bit at UART0_CTL.B5;
    const register unsigned short int UART_CTL_LIN = 6;
    sbit  UART_CTL_LIN_bit at UART0_CTL.B6;
    const register unsigned short int UART_CTL_LBE = 7;
    sbit  UART_CTL_LBE_bit at UART0_CTL.B7;
    const register unsigned short int UART_CTL_TXE = 8;
    sbit  UART_CTL_TXE_bit at UART0_CTL.B8;
    const register unsigned short int UART_CTL_RXE = 9;
    sbit  UART_CTL_RXE_bit at UART0_CTL.B9;
    const register unsigned short int UART_CTL_DTR = 10;
    sbit  UART_CTL_DTR_bit at UART0_CTL.B10;
    const register unsigned short int UART_CTL_RTS = 11;
    sbit  UART_CTL_RTS_bit at UART0_CTL.B11;
    const register unsigned short int UART_CTL_RTSEN = 14;
    sbit  UART_CTL_RTSEN_bit at UART0_CTL.B14;
    const register unsigned short int UART_CTL_CTSEN = 15;
    sbit  UART_CTL_CTSEN_bit at UART0_CTL.B15;

sfr unsigned long   volatile UART0_IFLS           absolute 0x4000C034;
    const register unsigned short int UART_IFLS_TX0 = 0;
    sbit  UART_IFLS_TX0_bit at UART0_IFLS.B0;
    const register unsigned short int UART_IFLS_TX1 = 1;
    sbit  UART_IFLS_TX1_bit at UART0_IFLS.B1;
    const register unsigned short int UART_IFLS_TX2 = 2;
    sbit  UART_IFLS_TX2_bit at UART0_IFLS.B2;
    const register unsigned short int UART_IFLS_RX3 = 3;
    sbit  UART_IFLS_RX3_bit at UART0_IFLS.B3;
    const register unsigned short int UART_IFLS_RX4 = 4;
    sbit  UART_IFLS_RX4_bit at UART0_IFLS.B4;
    const register unsigned short int UART_IFLS_RX5 = 5;
    sbit  UART_IFLS_RX5_bit at UART0_IFLS.B5;

sfr unsigned long   volatile UART0_IM             absolute 0x4000C038;
    const register unsigned short int UART_IM_RIMIM = 0;
    sbit  UART_IM_RIMIM_bit at UART0_IM.B0;
    const register unsigned short int UART_IM_CTSMIM = 1;
    sbit  UART_IM_CTSMIM_bit at UART0_IM.B1;
    const register unsigned short int UART_IM_DCDMIM = 2;
    sbit  UART_IM_DCDMIM_bit at UART0_IM.B2;
    const register unsigned short int UART_IM_DSRMIM = 3;
    sbit  UART_IM_DSRMIM_bit at UART0_IM.B3;
    const register unsigned short int UART_IM_RXIM = 4;
    sbit  UART_IM_RXIM_bit at UART0_IM.B4;
    const register unsigned short int UART_IM_TXIM = 5;
    sbit  UART_IM_TXIM_bit at UART0_IM.B5;
    const register unsigned short int UART_IM_RTIM = 6;
    sbit  UART_IM_RTIM_bit at UART0_IM.B6;
    const register unsigned short int UART_IM_FEIM = 7;
    sbit  UART_IM_FEIM_bit at UART0_IM.B7;
    const register unsigned short int UART_IM_PEIM = 8;
    sbit  UART_IM_PEIM_bit at UART0_IM.B8;
    const register unsigned short int UART_IM_BEIM = 9;
    sbit  UART_IM_BEIM_bit at UART0_IM.B9;
    const register unsigned short int UART_IM_OEIM = 10;
    sbit  UART_IM_OEIM_bit at UART0_IM.B10;
    const register unsigned short int UART_IM_9BITIM = 12;
    sbit  UART_IM_9BITIM_bit at UART0_IM.B12;
    const register unsigned short int UART_IM_LMSBIM = 13;
    sbit  UART_IM_LMSBIM_bit at UART0_IM.B13;
    const register unsigned short int UART_IM_LME1IM = 14;
    sbit  UART_IM_LME1IM_bit at UART0_IM.B14;
    const register unsigned short int UART_IM_LME5IM = 15;
    sbit  UART_IM_LME5IM_bit at UART0_IM.B15;

sfr unsigned long   volatile UART0_RIS            absolute 0x4000C03C;
    const register unsigned short int UART_RIS_RIRIS = 0;
    sbit  UART_RIS_RIRIS_bit at UART0_RIS.B0;
    const register unsigned short int UART_RIS_CTSRIS = 1;
    sbit  UART_RIS_CTSRIS_bit at UART0_RIS.B1;
    const register unsigned short int UART_RIS_DCDRIS = 2;
    sbit  UART_RIS_DCDRIS_bit at UART0_RIS.B2;
    const register unsigned short int UART_RIS_DSRRIS = 3;
    sbit  UART_RIS_DSRRIS_bit at UART0_RIS.B3;
    const register unsigned short int UART_RIS_RXRIS = 4;
    sbit  UART_RIS_RXRIS_bit at UART0_RIS.B4;
    const register unsigned short int UART_RIS_TXRIS = 5;
    sbit  UART_RIS_TXRIS_bit at UART0_RIS.B5;
    const register unsigned short int UART_RIS_RTRIS = 6;
    sbit  UART_RIS_RTRIS_bit at UART0_RIS.B6;
    const register unsigned short int UART_RIS_FERIS = 7;
    sbit  UART_RIS_FERIS_bit at UART0_RIS.B7;
    const register unsigned short int UART_RIS_PERIS = 8;
    sbit  UART_RIS_PERIS_bit at UART0_RIS.B8;
    const register unsigned short int UART_RIS_BERIS = 9;
    sbit  UART_RIS_BERIS_bit at UART0_RIS.B9;
    const register unsigned short int UART_RIS_OERIS = 10;
    sbit  UART_RIS_OERIS_bit at UART0_RIS.B10;
    const register unsigned short int UART_RIS_9BITRIS = 12;
    sbit  UART_RIS_9BITRIS_bit at UART0_RIS.B12;
    const register unsigned short int UART_RIS_LMSBRIS = 13;
    sbit  UART_RIS_LMSBRIS_bit at UART0_RIS.B13;
    const register unsigned short int UART_RIS_LME1RIS = 14;
    sbit  UART_RIS_LME1RIS_bit at UART0_RIS.B14;
    const register unsigned short int UART_RIS_LME5RIS = 15;
    sbit  UART_RIS_LME5RIS_bit at UART0_RIS.B15;

sfr unsigned long   volatile UART0_MIS            absolute 0x4000C040;
    const register unsigned short int UART_MIS_RIMIS = 0;
    sbit  UART_MIS_RIMIS_bit at UART0_MIS.B0;
    const register unsigned short int UART_MIS_CTSMIS = 1;
    sbit  UART_MIS_CTSMIS_bit at UART0_MIS.B1;
    const register unsigned short int UART_MIS_DCDMIS = 2;
    sbit  UART_MIS_DCDMIS_bit at UART0_MIS.B2;
    const register unsigned short int UART_MIS_DSRMIS = 3;
    sbit  UART_MIS_DSRMIS_bit at UART0_MIS.B3;
    const register unsigned short int UART_MIS_RXMIS = 4;
    sbit  UART_MIS_RXMIS_bit at UART0_MIS.B4;
    const register unsigned short int UART_MIS_TXMIS = 5;
    sbit  UART_MIS_TXMIS_bit at UART0_MIS.B5;
    const register unsigned short int UART_MIS_RTMIS = 6;
    sbit  UART_MIS_RTMIS_bit at UART0_MIS.B6;
    const register unsigned short int UART_MIS_FEMIS = 7;
    sbit  UART_MIS_FEMIS_bit at UART0_MIS.B7;
    const register unsigned short int UART_MIS_PEMIS = 8;
    sbit  UART_MIS_PEMIS_bit at UART0_MIS.B8;
    const register unsigned short int UART_MIS_BEMIS = 9;
    sbit  UART_MIS_BEMIS_bit at UART0_MIS.B9;
    const register unsigned short int UART_MIS_OEMIS = 10;
    sbit  UART_MIS_OEMIS_bit at UART0_MIS.B10;
    const register unsigned short int UART_MIS_9BITMIS = 12;
    sbit  UART_MIS_9BITMIS_bit at UART0_MIS.B12;
    const register unsigned short int UART_MIS_LMSBMIS = 13;
    sbit  UART_MIS_LMSBMIS_bit at UART0_MIS.B13;
    const register unsigned short int UART_MIS_LME1MIS = 14;
    sbit  UART_MIS_LME1MIS_bit at UART0_MIS.B14;
    const register unsigned short int UART_MIS_LME5MIS = 15;
    sbit  UART_MIS_LME5MIS_bit at UART0_MIS.B15;

sfr unsigned long   volatile UART0_ICR            absolute 0x4000C044;
    const register unsigned short int UART_ICR_RIMIC = 0;
    sbit  UART_ICR_RIMIC_bit at UART0_ICR.B0;
    const register unsigned short int UART_ICR_CTSMIC = 1;
    sbit  UART_ICR_CTSMIC_bit at UART0_ICR.B1;
    const register unsigned short int UART_ICR_DCDMIC = 2;
    sbit  UART_ICR_DCDMIC_bit at UART0_ICR.B2;
    const register unsigned short int UART_ICR_DSRMIC = 3;
    sbit  UART_ICR_DSRMIC_bit at UART0_ICR.B3;
    const register unsigned short int UART_ICR_RXIC = 4;
    sbit  UART_ICR_RXIC_bit at UART0_ICR.B4;
    const register unsigned short int UART_ICR_TXIC = 5;
    sbit  UART_ICR_TXIC_bit at UART0_ICR.B5;
    const register unsigned short int UART_ICR_RTIC = 6;
    sbit  UART_ICR_RTIC_bit at UART0_ICR.B6;
    const register unsigned short int UART_ICR_FEIC = 7;
    sbit  UART_ICR_FEIC_bit at UART0_ICR.B7;
    const register unsigned short int UART_ICR_PEIC = 8;
    sbit  UART_ICR_PEIC_bit at UART0_ICR.B8;
    const register unsigned short int UART_ICR_BEIC = 9;
    sbit  UART_ICR_BEIC_bit at UART0_ICR.B9;
    const register unsigned short int UART_ICR_OEIC = 10;
    sbit  UART_ICR_OEIC_bit at UART0_ICR.B10;
    const register unsigned short int UART_ICR_9BITIC = 12;
    sbit  UART_ICR_9BITIC_bit at UART0_ICR.B12;
    const register unsigned short int UART_ICR_LMSBIC = 13;
    sbit  UART_ICR_LMSBIC_bit at UART0_ICR.B13;
    const register unsigned short int UART_ICR_LME1IC = 14;
    sbit  UART_ICR_LME1IC_bit at UART0_ICR.B14;
    const register unsigned short int UART_ICR_LME5IC = 15;
    sbit  UART_ICR_LME5IC_bit at UART0_ICR.B15;

sfr unsigned long   volatile UART0_DMACTL         absolute 0x4000C048;
    const register unsigned short int UART_DMACTL_RXDMAE = 0;
    sbit  UART_DMACTL_RXDMAE_bit at UART0_DMACTL.B0;
    const register unsigned short int UART_DMACTL_TXDMAE = 1;
    sbit  UART_DMACTL_TXDMAE_bit at UART0_DMACTL.B1;
    const register unsigned short int UART_DMACTL_DMAERR = 2;
    sbit  UART_DMACTL_DMAERR_bit at UART0_DMACTL.B2;

sfr unsigned long   volatile UART0_LCTL           absolute 0x4000C090;
    const register unsigned short int UART_LCTL_MASTER = 0;
    sbit  UART_LCTL_MASTER_bit at UART0_LCTL.B0;
    const register unsigned short int UART_LCTL_BLEN4 = 4;
    sbit  UART_LCTL_BLEN4_bit at UART0_LCTL.B4;
    const register unsigned short int UART_LCTL_BLEN5 = 5;
    sbit  UART_LCTL_BLEN5_bit at UART0_LCTL.B5;

sfr unsigned long   volatile UART0_LSS            absolute 0x4000C094;
    const register unsigned short int UART_LSS_TSS0 = 0;
    sbit  UART_LSS_TSS0_bit at UART0_LSS.B0;
    const register unsigned short int UART_LSS_TSS1 = 1;
    sbit  UART_LSS_TSS1_bit at UART0_LSS.B1;
    const register unsigned short int UART_LSS_TSS2 = 2;
    sbit  UART_LSS_TSS2_bit at UART0_LSS.B2;
    const register unsigned short int UART_LSS_TSS3 = 3;
    sbit  UART_LSS_TSS3_bit at UART0_LSS.B3;
    const register unsigned short int UART_LSS_TSS4 = 4;
    sbit  UART_LSS_TSS4_bit at UART0_LSS.B4;
    const register unsigned short int UART_LSS_TSS5 = 5;
    sbit  UART_LSS_TSS5_bit at UART0_LSS.B5;
    const register unsigned short int UART_LSS_TSS6 = 6;
    sbit  UART_LSS_TSS6_bit at UART0_LSS.B6;
    const register unsigned short int UART_LSS_TSS7 = 7;
    sbit  UART_LSS_TSS7_bit at UART0_LSS.B7;
    const register unsigned short int UART_LSS_TSS8 = 8;
    sbit  UART_LSS_TSS8_bit at UART0_LSS.B8;
    const register unsigned short int UART_LSS_TSS9 = 9;
    sbit  UART_LSS_TSS9_bit at UART0_LSS.B9;
    const register unsigned short int UART_LSS_TSS10 = 10;
    sbit  UART_LSS_TSS10_bit at UART0_LSS.B10;
    const register unsigned short int UART_LSS_TSS11 = 11;
    sbit  UART_LSS_TSS11_bit at UART0_LSS.B11;
    const register unsigned short int UART_LSS_TSS12 = 12;
    sbit  UART_LSS_TSS12_bit at UART0_LSS.B12;
    const register unsigned short int UART_LSS_TSS13 = 13;
    sbit  UART_LSS_TSS13_bit at UART0_LSS.B13;
    const register unsigned short int UART_LSS_TSS14 = 14;
    sbit  UART_LSS_TSS14_bit at UART0_LSS.B14;
    const register unsigned short int UART_LSS_TSS15 = 15;
    sbit  UART_LSS_TSS15_bit at UART0_LSS.B15;

sfr unsigned long   volatile UART0_LTIM           absolute 0x4000C098;
    const register unsigned short int UART_LTIM_TIMER0 = 0;
    sbit  UART_LTIM_TIMER0_bit at UART0_LTIM.B0;
    const register unsigned short int UART_LTIM_TIMER1 = 1;
    sbit  UART_LTIM_TIMER1_bit at UART0_LTIM.B1;
    const register unsigned short int UART_LTIM_TIMER2 = 2;
    sbit  UART_LTIM_TIMER2_bit at UART0_LTIM.B2;
    const register unsigned short int UART_LTIM_TIMER3 = 3;
    sbit  UART_LTIM_TIMER3_bit at UART0_LTIM.B3;
    const register unsigned short int UART_LTIM_TIMER4 = 4;
    sbit  UART_LTIM_TIMER4_bit at UART0_LTIM.B4;
    const register unsigned short int UART_LTIM_TIMER5 = 5;
    sbit  UART_LTIM_TIMER5_bit at UART0_LTIM.B5;
    const register unsigned short int UART_LTIM_TIMER6 = 6;
    sbit  UART_LTIM_TIMER6_bit at UART0_LTIM.B6;
    const register unsigned short int UART_LTIM_TIMER7 = 7;
    sbit  UART_LTIM_TIMER7_bit at UART0_LTIM.B7;
    const register unsigned short int UART_LTIM_TIMER8 = 8;
    sbit  UART_LTIM_TIMER8_bit at UART0_LTIM.B8;
    const register unsigned short int UART_LTIM_TIMER9 = 9;
    sbit  UART_LTIM_TIMER9_bit at UART0_LTIM.B9;
    const register unsigned short int UART_LTIM_TIMER10 = 10;
    sbit  UART_LTIM_TIMER10_bit at UART0_LTIM.B10;
    const register unsigned short int UART_LTIM_TIMER11 = 11;
    sbit  UART_LTIM_TIMER11_bit at UART0_LTIM.B11;
    const register unsigned short int UART_LTIM_TIMER12 = 12;
    sbit  UART_LTIM_TIMER12_bit at UART0_LTIM.B12;
    const register unsigned short int UART_LTIM_TIMER13 = 13;
    sbit  UART_LTIM_TIMER13_bit at UART0_LTIM.B13;
    const register unsigned short int UART_LTIM_TIMER14 = 14;
    sbit  UART_LTIM_TIMER14_bit at UART0_LTIM.B14;
    const register unsigned short int UART_LTIM_TIMER15 = 15;
    sbit  UART_LTIM_TIMER15_bit at UART0_LTIM.B15;

sfr unsigned long   volatile UART0__9BITADDR      absolute 0x4000C0A4;
    const register unsigned short int UART_9BITADDR_ADDR0 = 0;
    sbit  UART_9BITADDR_ADDR0_bit at UART0__9BITADDR.B0;
    const register unsigned short int UART_9BITADDR_ADDR1 = 1;
    sbit  UART_9BITADDR_ADDR1_bit at UART0__9BITADDR.B1;
    const register unsigned short int UART_9BITADDR_ADDR2 = 2;
    sbit  UART_9BITADDR_ADDR2_bit at UART0__9BITADDR.B2;
    const register unsigned short int UART_9BITADDR_ADDR3 = 3;
    sbit  UART_9BITADDR_ADDR3_bit at UART0__9BITADDR.B3;
    const register unsigned short int UART_9BITADDR_ADDR4 = 4;
    sbit  UART_9BITADDR_ADDR4_bit at UART0__9BITADDR.B4;
    const register unsigned short int UART_9BITADDR_ADDR5 = 5;
    sbit  UART_9BITADDR_ADDR5_bit at UART0__9BITADDR.B5;
    const register unsigned short int UART_9BITADDR_ADDR6 = 6;
    sbit  UART_9BITADDR_ADDR6_bit at UART0__9BITADDR.B6;
    const register unsigned short int UART_9BITADDR_ADDR7 = 7;
    sbit  UART_9BITADDR_ADDR7_bit at UART0__9BITADDR.B7;
    const register unsigned short int UART_9BITADDR_9BITEN = 15;
    sbit  UART_9BITADDR_9BITEN_bit at UART0__9BITADDR.B15;

sfr unsigned long   volatile UART0__9BITAMASK     absolute 0x4000C0A8;
    const register unsigned short int UART_9BITAMASK_MASK0 = 0;
    sbit  UART_9BITAMASK_MASK0_bit at UART0__9BITAMASK.B0;
    const register unsigned short int UART_9BITAMASK_MASK1 = 1;
    sbit  UART_9BITAMASK_MASK1_bit at UART0__9BITAMASK.B1;
    const register unsigned short int UART_9BITAMASK_MASK2 = 2;
    sbit  UART_9BITAMASK_MASK2_bit at UART0__9BITAMASK.B2;
    const register unsigned short int UART_9BITAMASK_MASK3 = 3;
    sbit  UART_9BITAMASK_MASK3_bit at UART0__9BITAMASK.B3;
    const register unsigned short int UART_9BITAMASK_MASK4 = 4;
    sbit  UART_9BITAMASK_MASK4_bit at UART0__9BITAMASK.B4;
    const register unsigned short int UART_9BITAMASK_MASK5 = 5;
    sbit  UART_9BITAMASK_MASK5_bit at UART0__9BITAMASK.B5;
    const register unsigned short int UART_9BITAMASK_MASK6 = 6;
    sbit  UART_9BITAMASK_MASK6_bit at UART0__9BITAMASK.B6;
    const register unsigned short int UART_9BITAMASK_MASK7 = 7;
    sbit  UART_9BITAMASK_MASK7_bit at UART0__9BITAMASK.B7;

sfr unsigned long   volatile UART0_PP             absolute 0x4000CFC0;
    const register unsigned short int UART_PP_SC = 0;
    sbit  UART_PP_SC_bit at UART0_PP.B0;
    const register unsigned short int UART_PP_NB = 1;
    sbit  UART_PP_NB_bit at UART0_PP.B1;

sfr unsigned long   volatile UART0_CC             absolute 0x4000CFC8;
    const register unsigned short int UART_CC_CS0 = 0;
    sbit  UART_CC_CS0_bit at UART0_CC.B0;
    const register unsigned short int UART_CC_CS1 = 1;
    sbit  UART_CC_CS1_bit at UART0_CC.B1;
    const register unsigned short int UART_CC_CS2 = 2;
    sbit  UART_CC_CS2_bit at UART0_CC.B2;
    const register unsigned short int UART_CC_CS3 = 3;
    sbit  UART_CC_CS3_bit at UART0_CC.B3;

sfr unsigned long   volatile UART1_DR             absolute 0x4000D000;
    sbit  UART_DR_DATA0_UART1_DR_bit at UART1_DR.B0;
    sbit  UART_DR_DATA1_UART1_DR_bit at UART1_DR.B1;
    sbit  UART_DR_DATA2_UART1_DR_bit at UART1_DR.B2;
    sbit  UART_DR_DATA3_UART1_DR_bit at UART1_DR.B3;
    sbit  UART_DR_DATA4_UART1_DR_bit at UART1_DR.B4;
    sbit  UART_DR_DATA5_UART1_DR_bit at UART1_DR.B5;
    sbit  UART_DR_DATA6_UART1_DR_bit at UART1_DR.B6;
    sbit  UART_DR_DATA7_UART1_DR_bit at UART1_DR.B7;
    sbit  UART_DR_FE_UART1_DR_bit at UART1_DR.B8;
    sbit  UART_DR_PE_UART1_DR_bit at UART1_DR.B9;
    sbit  UART_DR_BE_UART1_DR_bit at UART1_DR.B10;
    sbit  UART_DR_OE_UART1_DR_bit at UART1_DR.B11;

sfr unsigned long   volatile UART1_RSR            absolute 0x4000D004;
    sbit  UART_RSR_FE_UART1_RSR_bit at UART1_RSR.B0;
    sbit  UART_RSR_PE_UART1_RSR_bit at UART1_RSR.B1;
    sbit  UART_RSR_BE_UART1_RSR_bit at UART1_RSR.B2;
    sbit  UART_RSR_OE_UART1_RSR_bit at UART1_RSR.B3;

sfr unsigned long   volatile UART1_ECR            absolute 0x4000D004;
    sbit  UART_ECR_DATA0_UART1_ECR_bit at UART1_ECR.B0;
    sbit  UART_ECR_DATA1_UART1_ECR_bit at UART1_ECR.B1;
    sbit  UART_ECR_DATA2_UART1_ECR_bit at UART1_ECR.B2;
    sbit  UART_ECR_DATA3_UART1_ECR_bit at UART1_ECR.B3;
    sbit  UART_ECR_DATA4_UART1_ECR_bit at UART1_ECR.B4;
    sbit  UART_ECR_DATA5_UART1_ECR_bit at UART1_ECR.B5;
    sbit  UART_ECR_DATA6_UART1_ECR_bit at UART1_ECR.B6;
    sbit  UART_ECR_DATA7_UART1_ECR_bit at UART1_ECR.B7;

sfr unsigned long   volatile UART1_FR             absolute 0x4000D018;
    sbit  UART_FR_CTS_UART1_FR_bit at UART1_FR.B0;
    sbit  UART_FR_DSR_UART1_FR_bit at UART1_FR.B1;
    sbit  UART_FR_DCD_UART1_FR_bit at UART1_FR.B2;
    sbit  UART_FR_BUSY_UART1_FR_bit at UART1_FR.B3;
    sbit  UART_FR_RXFE_UART1_FR_bit at UART1_FR.B4;
    sbit  UART_FR_TXFF_UART1_FR_bit at UART1_FR.B5;
    sbit  UART_FR_RXFF_UART1_FR_bit at UART1_FR.B6;
    sbit  UART_FR_TXFE_UART1_FR_bit at UART1_FR.B7;
    sbit  UART_FR_RI_UART1_FR_bit at UART1_FR.B8;

sfr unsigned long   volatile UART1_ILPR           absolute 0x4000D020;
    sbit  UART_ILPR_ILPDVSR0_UART1_ILPR_bit at UART1_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART1_ILPR_bit at UART1_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART1_ILPR_bit at UART1_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART1_ILPR_bit at UART1_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART1_ILPR_bit at UART1_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART1_ILPR_bit at UART1_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART1_ILPR_bit at UART1_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART1_ILPR_bit at UART1_ILPR.B7;

sfr unsigned long   volatile UART1_IBRD           absolute 0x4000D024;
    sbit  UART_IBRD_DIVINT0_UART1_IBRD_bit at UART1_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART1_IBRD_bit at UART1_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART1_IBRD_bit at UART1_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART1_IBRD_bit at UART1_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART1_IBRD_bit at UART1_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART1_IBRD_bit at UART1_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART1_IBRD_bit at UART1_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART1_IBRD_bit at UART1_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART1_IBRD_bit at UART1_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART1_IBRD_bit at UART1_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART1_IBRD_bit at UART1_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART1_IBRD_bit at UART1_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART1_IBRD_bit at UART1_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART1_IBRD_bit at UART1_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART1_IBRD_bit at UART1_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART1_IBRD_bit at UART1_IBRD.B15;

sfr unsigned long   volatile UART1_FBRD           absolute 0x4000D028;
    sbit  UART_FBRD_DIVFRAC0_UART1_FBRD_bit at UART1_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART1_FBRD_bit at UART1_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART1_FBRD_bit at UART1_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART1_FBRD_bit at UART1_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART1_FBRD_bit at UART1_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART1_FBRD_bit at UART1_FBRD.B5;

sfr unsigned long   volatile UART1_LCRH           absolute 0x4000D02C;
    sbit  UART_LCRH_BRK_UART1_LCRH_bit at UART1_LCRH.B0;
    sbit  UART_LCRH_PEN_UART1_LCRH_bit at UART1_LCRH.B1;
    sbit  UART_LCRH_EPS_UART1_LCRH_bit at UART1_LCRH.B2;
    sbit  UART_LCRH_STP2_UART1_LCRH_bit at UART1_LCRH.B3;
    sbit  UART_LCRH_FEN_UART1_LCRH_bit at UART1_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART1_LCRH_bit at UART1_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART1_LCRH_bit at UART1_LCRH.B6;
    sbit  UART_LCRH_SPS_UART1_LCRH_bit at UART1_LCRH.B7;

sfr unsigned long   volatile UART1_CTL            absolute 0x4000D030;
    sbit  UART_CTL_UARTEN_UART1_CTL_bit at UART1_CTL.B0;
    sbit  UART_CTL_SIREN_UART1_CTL_bit at UART1_CTL.B1;
    sbit  UART_CTL_SIRLP_UART1_CTL_bit at UART1_CTL.B2;
    sbit  UART_CTL_SMART_UART1_CTL_bit at UART1_CTL.B3;
    sbit  UART_CTL_EOT_UART1_CTL_bit at UART1_CTL.B4;
    sbit  UART_CTL_HSE_UART1_CTL_bit at UART1_CTL.B5;
    sbit  UART_CTL_LIN_UART1_CTL_bit at UART1_CTL.B6;
    sbit  UART_CTL_LBE_UART1_CTL_bit at UART1_CTL.B7;
    sbit  UART_CTL_TXE_UART1_CTL_bit at UART1_CTL.B8;
    sbit  UART_CTL_RXE_UART1_CTL_bit at UART1_CTL.B9;
    sbit  UART_CTL_DTR_UART1_CTL_bit at UART1_CTL.B10;
    sbit  UART_CTL_RTS_UART1_CTL_bit at UART1_CTL.B11;
    sbit  UART_CTL_RTSEN_UART1_CTL_bit at UART1_CTL.B14;
    sbit  UART_CTL_CTSEN_UART1_CTL_bit at UART1_CTL.B15;

sfr unsigned long   volatile UART1_IFLS           absolute 0x4000D034;
    sbit  UART_IFLS_TX0_UART1_IFLS_bit at UART1_IFLS.B0;
    sbit  UART_IFLS_TX1_UART1_IFLS_bit at UART1_IFLS.B1;
    sbit  UART_IFLS_TX2_UART1_IFLS_bit at UART1_IFLS.B2;
    sbit  UART_IFLS_RX3_UART1_IFLS_bit at UART1_IFLS.B3;
    sbit  UART_IFLS_RX4_UART1_IFLS_bit at UART1_IFLS.B4;
    sbit  UART_IFLS_RX5_UART1_IFLS_bit at UART1_IFLS.B5;

sfr unsigned long   volatile UART1_IM             absolute 0x4000D038;
    sbit  UART_IM_RIMIM_UART1_IM_bit at UART1_IM.B0;
    sbit  UART_IM_CTSMIM_UART1_IM_bit at UART1_IM.B1;
    sbit  UART_IM_DCDMIM_UART1_IM_bit at UART1_IM.B2;
    sbit  UART_IM_DSRMIM_UART1_IM_bit at UART1_IM.B3;
    sbit  UART_IM_RXIM_UART1_IM_bit at UART1_IM.B4;
    sbit  UART_IM_TXIM_UART1_IM_bit at UART1_IM.B5;
    sbit  UART_IM_RTIM_UART1_IM_bit at UART1_IM.B6;
    sbit  UART_IM_FEIM_UART1_IM_bit at UART1_IM.B7;
    sbit  UART_IM_PEIM_UART1_IM_bit at UART1_IM.B8;
    sbit  UART_IM_BEIM_UART1_IM_bit at UART1_IM.B9;
    sbit  UART_IM_OEIM_UART1_IM_bit at UART1_IM.B10;
    sbit  UART_IM_9BITIM_UART1_IM_bit at UART1_IM.B12;
    sbit  UART_IM_LMSBIM_UART1_IM_bit at UART1_IM.B13;
    sbit  UART_IM_LME1IM_UART1_IM_bit at UART1_IM.B14;
    sbit  UART_IM_LME5IM_UART1_IM_bit at UART1_IM.B15;

sfr unsigned long   volatile UART1_RIS            absolute 0x4000D03C;
    sbit  UART_RIS_RIRIS_UART1_RIS_bit at UART1_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART1_RIS_bit at UART1_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART1_RIS_bit at UART1_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART1_RIS_bit at UART1_RIS.B3;
    sbit  UART_RIS_RXRIS_UART1_RIS_bit at UART1_RIS.B4;
    sbit  UART_RIS_TXRIS_UART1_RIS_bit at UART1_RIS.B5;
    sbit  UART_RIS_RTRIS_UART1_RIS_bit at UART1_RIS.B6;
    sbit  UART_RIS_FERIS_UART1_RIS_bit at UART1_RIS.B7;
    sbit  UART_RIS_PERIS_UART1_RIS_bit at UART1_RIS.B8;
    sbit  UART_RIS_BERIS_UART1_RIS_bit at UART1_RIS.B9;
    sbit  UART_RIS_OERIS_UART1_RIS_bit at UART1_RIS.B10;
    sbit  UART_RIS_9BITRIS_UART1_RIS_bit at UART1_RIS.B12;
    sbit  UART_RIS_LMSBRIS_UART1_RIS_bit at UART1_RIS.B13;
    sbit  UART_RIS_LME1RIS_UART1_RIS_bit at UART1_RIS.B14;
    sbit  UART_RIS_LME5RIS_UART1_RIS_bit at UART1_RIS.B15;

sfr unsigned long   volatile UART1_MIS            absolute 0x4000D040;
    sbit  UART_MIS_RIMIS_UART1_MIS_bit at UART1_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART1_MIS_bit at UART1_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART1_MIS_bit at UART1_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART1_MIS_bit at UART1_MIS.B3;
    sbit  UART_MIS_RXMIS_UART1_MIS_bit at UART1_MIS.B4;
    sbit  UART_MIS_TXMIS_UART1_MIS_bit at UART1_MIS.B5;
    sbit  UART_MIS_RTMIS_UART1_MIS_bit at UART1_MIS.B6;
    sbit  UART_MIS_FEMIS_UART1_MIS_bit at UART1_MIS.B7;
    sbit  UART_MIS_PEMIS_UART1_MIS_bit at UART1_MIS.B8;
    sbit  UART_MIS_BEMIS_UART1_MIS_bit at UART1_MIS.B9;
    sbit  UART_MIS_OEMIS_UART1_MIS_bit at UART1_MIS.B10;
    sbit  UART_MIS_9BITMIS_UART1_MIS_bit at UART1_MIS.B12;
    sbit  UART_MIS_LMSBMIS_UART1_MIS_bit at UART1_MIS.B13;
    sbit  UART_MIS_LME1MIS_UART1_MIS_bit at UART1_MIS.B14;
    sbit  UART_MIS_LME5MIS_UART1_MIS_bit at UART1_MIS.B15;

sfr unsigned long   volatile UART1_ICR            absolute 0x4000D044;
    sbit  UART_ICR_RIMIC_UART1_ICR_bit at UART1_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART1_ICR_bit at UART1_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART1_ICR_bit at UART1_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART1_ICR_bit at UART1_ICR.B3;
    sbit  UART_ICR_RXIC_UART1_ICR_bit at UART1_ICR.B4;
    sbit  UART_ICR_TXIC_UART1_ICR_bit at UART1_ICR.B5;
    sbit  UART_ICR_RTIC_UART1_ICR_bit at UART1_ICR.B6;
    sbit  UART_ICR_FEIC_UART1_ICR_bit at UART1_ICR.B7;
    sbit  UART_ICR_PEIC_UART1_ICR_bit at UART1_ICR.B8;
    sbit  UART_ICR_BEIC_UART1_ICR_bit at UART1_ICR.B9;
    sbit  UART_ICR_OEIC_UART1_ICR_bit at UART1_ICR.B10;
    sbit  UART_ICR_9BITIC_UART1_ICR_bit at UART1_ICR.B12;
    sbit  UART_ICR_LMSBIC_UART1_ICR_bit at UART1_ICR.B13;
    sbit  UART_ICR_LME1IC_UART1_ICR_bit at UART1_ICR.B14;
    sbit  UART_ICR_LME5IC_UART1_ICR_bit at UART1_ICR.B15;

sfr unsigned long   volatile UART1_DMACTL         absolute 0x4000D048;
    sbit  UART_DMACTL_RXDMAE_UART1_DMACTL_bit at UART1_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART1_DMACTL_bit at UART1_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART1_DMACTL_bit at UART1_DMACTL.B2;

sfr unsigned long   volatile UART1_LCTL           absolute 0x4000D090;
    sbit  UART_LCTL_MASTER_UART1_LCTL_bit at UART1_LCTL.B0;
    sbit  UART_LCTL_BLEN4_UART1_LCTL_bit at UART1_LCTL.B4;
    sbit  UART_LCTL_BLEN5_UART1_LCTL_bit at UART1_LCTL.B5;

sfr unsigned long   volatile UART1_LSS            absolute 0x4000D094;
    sbit  UART_LSS_TSS0_UART1_LSS_bit at UART1_LSS.B0;
    sbit  UART_LSS_TSS1_UART1_LSS_bit at UART1_LSS.B1;
    sbit  UART_LSS_TSS2_UART1_LSS_bit at UART1_LSS.B2;
    sbit  UART_LSS_TSS3_UART1_LSS_bit at UART1_LSS.B3;
    sbit  UART_LSS_TSS4_UART1_LSS_bit at UART1_LSS.B4;
    sbit  UART_LSS_TSS5_UART1_LSS_bit at UART1_LSS.B5;
    sbit  UART_LSS_TSS6_UART1_LSS_bit at UART1_LSS.B6;
    sbit  UART_LSS_TSS7_UART1_LSS_bit at UART1_LSS.B7;
    sbit  UART_LSS_TSS8_UART1_LSS_bit at UART1_LSS.B8;
    sbit  UART_LSS_TSS9_UART1_LSS_bit at UART1_LSS.B9;
    sbit  UART_LSS_TSS10_UART1_LSS_bit at UART1_LSS.B10;
    sbit  UART_LSS_TSS11_UART1_LSS_bit at UART1_LSS.B11;
    sbit  UART_LSS_TSS12_UART1_LSS_bit at UART1_LSS.B12;
    sbit  UART_LSS_TSS13_UART1_LSS_bit at UART1_LSS.B13;
    sbit  UART_LSS_TSS14_UART1_LSS_bit at UART1_LSS.B14;
    sbit  UART_LSS_TSS15_UART1_LSS_bit at UART1_LSS.B15;

sfr unsigned long   volatile UART1_LTIM           absolute 0x4000D098;
    sbit  UART_LTIM_TIMER0_UART1_LTIM_bit at UART1_LTIM.B0;
    sbit  UART_LTIM_TIMER1_UART1_LTIM_bit at UART1_LTIM.B1;
    sbit  UART_LTIM_TIMER2_UART1_LTIM_bit at UART1_LTIM.B2;
    sbit  UART_LTIM_TIMER3_UART1_LTIM_bit at UART1_LTIM.B3;
    sbit  UART_LTIM_TIMER4_UART1_LTIM_bit at UART1_LTIM.B4;
    sbit  UART_LTIM_TIMER5_UART1_LTIM_bit at UART1_LTIM.B5;
    sbit  UART_LTIM_TIMER6_UART1_LTIM_bit at UART1_LTIM.B6;
    sbit  UART_LTIM_TIMER7_UART1_LTIM_bit at UART1_LTIM.B7;
    sbit  UART_LTIM_TIMER8_UART1_LTIM_bit at UART1_LTIM.B8;
    sbit  UART_LTIM_TIMER9_UART1_LTIM_bit at UART1_LTIM.B9;
    sbit  UART_LTIM_TIMER10_UART1_LTIM_bit at UART1_LTIM.B10;
    sbit  UART_LTIM_TIMER11_UART1_LTIM_bit at UART1_LTIM.B11;
    sbit  UART_LTIM_TIMER12_UART1_LTIM_bit at UART1_LTIM.B12;
    sbit  UART_LTIM_TIMER13_UART1_LTIM_bit at UART1_LTIM.B13;
    sbit  UART_LTIM_TIMER14_UART1_LTIM_bit at UART1_LTIM.B14;
    sbit  UART_LTIM_TIMER15_UART1_LTIM_bit at UART1_LTIM.B15;

sfr unsigned long   volatile UART1__9BITADDR      absolute 0x4000D0A4;
    sbit  UART_9BITADDR_ADDR0_UART1__9BITADDR_bit at UART1__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART1__9BITADDR_bit at UART1__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART1__9BITADDR_bit at UART1__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART1__9BITADDR_bit at UART1__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART1__9BITADDR_bit at UART1__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART1__9BITADDR_bit at UART1__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART1__9BITADDR_bit at UART1__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART1__9BITADDR_bit at UART1__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART1__9BITADDR_bit at UART1__9BITADDR.B15;

sfr unsigned long   volatile UART1__9BITAMASK     absolute 0x4000D0A8;
    sbit  UART_9BITAMASK_MASK0_UART1__9BITAMASK_bit at UART1__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART1__9BITAMASK_bit at UART1__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART1__9BITAMASK_bit at UART1__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART1__9BITAMASK_bit at UART1__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART1__9BITAMASK_bit at UART1__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART1__9BITAMASK_bit at UART1__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART1__9BITAMASK_bit at UART1__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART1__9BITAMASK_bit at UART1__9BITAMASK.B7;

sfr unsigned long   volatile UART1_PP             absolute 0x4000DFC0;
    sbit  UART_PP_SC_UART1_PP_bit at UART1_PP.B0;
    sbit  UART_PP_NB_UART1_PP_bit at UART1_PP.B1;

sfr unsigned long   volatile UART1_CC             absolute 0x4000DFC8;
    sbit  UART_CC_CS0_UART1_CC_bit at UART1_CC.B0;
    sbit  UART_CC_CS1_UART1_CC_bit at UART1_CC.B1;
    sbit  UART_CC_CS2_UART1_CC_bit at UART1_CC.B2;
    sbit  UART_CC_CS3_UART1_CC_bit at UART1_CC.B3;

sfr unsigned long   volatile UART2_DR             absolute 0x4000E000;
    sbit  UART_DR_DATA0_UART2_DR_bit at UART2_DR.B0;
    sbit  UART_DR_DATA1_UART2_DR_bit at UART2_DR.B1;
    sbit  UART_DR_DATA2_UART2_DR_bit at UART2_DR.B2;
    sbit  UART_DR_DATA3_UART2_DR_bit at UART2_DR.B3;
    sbit  UART_DR_DATA4_UART2_DR_bit at UART2_DR.B4;
    sbit  UART_DR_DATA5_UART2_DR_bit at UART2_DR.B5;
    sbit  UART_DR_DATA6_UART2_DR_bit at UART2_DR.B6;
    sbit  UART_DR_DATA7_UART2_DR_bit at UART2_DR.B7;
    sbit  UART_DR_FE_UART2_DR_bit at UART2_DR.B8;
    sbit  UART_DR_PE_UART2_DR_bit at UART2_DR.B9;
    sbit  UART_DR_BE_UART2_DR_bit at UART2_DR.B10;
    sbit  UART_DR_OE_UART2_DR_bit at UART2_DR.B11;

sfr unsigned long   volatile UART2_RSR            absolute 0x4000E004;
    sbit  UART_RSR_FE_UART2_RSR_bit at UART2_RSR.B0;
    sbit  UART_RSR_PE_UART2_RSR_bit at UART2_RSR.B1;
    sbit  UART_RSR_BE_UART2_RSR_bit at UART2_RSR.B2;
    sbit  UART_RSR_OE_UART2_RSR_bit at UART2_RSR.B3;

sfr unsigned long   volatile UART2_ECR            absolute 0x4000E004;
    sbit  UART_ECR_DATA0_UART2_ECR_bit at UART2_ECR.B0;
    sbit  UART_ECR_DATA1_UART2_ECR_bit at UART2_ECR.B1;
    sbit  UART_ECR_DATA2_UART2_ECR_bit at UART2_ECR.B2;
    sbit  UART_ECR_DATA3_UART2_ECR_bit at UART2_ECR.B3;
    sbit  UART_ECR_DATA4_UART2_ECR_bit at UART2_ECR.B4;
    sbit  UART_ECR_DATA5_UART2_ECR_bit at UART2_ECR.B5;
    sbit  UART_ECR_DATA6_UART2_ECR_bit at UART2_ECR.B6;
    sbit  UART_ECR_DATA7_UART2_ECR_bit at UART2_ECR.B7;

sfr unsigned long   volatile UART2_FR             absolute 0x4000E018;
    sbit  UART_FR_CTS_UART2_FR_bit at UART2_FR.B0;
    sbit  UART_FR_DSR_UART2_FR_bit at UART2_FR.B1;
    sbit  UART_FR_DCD_UART2_FR_bit at UART2_FR.B2;
    sbit  UART_FR_BUSY_UART2_FR_bit at UART2_FR.B3;
    sbit  UART_FR_RXFE_UART2_FR_bit at UART2_FR.B4;
    sbit  UART_FR_TXFF_UART2_FR_bit at UART2_FR.B5;
    sbit  UART_FR_RXFF_UART2_FR_bit at UART2_FR.B6;
    sbit  UART_FR_TXFE_UART2_FR_bit at UART2_FR.B7;
    sbit  UART_FR_RI_UART2_FR_bit at UART2_FR.B8;

sfr unsigned long   volatile UART2_ILPR           absolute 0x4000E020;
    sbit  UART_ILPR_ILPDVSR0_UART2_ILPR_bit at UART2_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART2_ILPR_bit at UART2_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART2_ILPR_bit at UART2_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART2_ILPR_bit at UART2_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART2_ILPR_bit at UART2_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART2_ILPR_bit at UART2_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART2_ILPR_bit at UART2_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART2_ILPR_bit at UART2_ILPR.B7;

sfr unsigned long   volatile UART2_IBRD           absolute 0x4000E024;
    sbit  UART_IBRD_DIVINT0_UART2_IBRD_bit at UART2_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART2_IBRD_bit at UART2_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART2_IBRD_bit at UART2_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART2_IBRD_bit at UART2_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART2_IBRD_bit at UART2_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART2_IBRD_bit at UART2_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART2_IBRD_bit at UART2_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART2_IBRD_bit at UART2_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART2_IBRD_bit at UART2_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART2_IBRD_bit at UART2_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART2_IBRD_bit at UART2_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART2_IBRD_bit at UART2_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART2_IBRD_bit at UART2_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART2_IBRD_bit at UART2_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART2_IBRD_bit at UART2_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART2_IBRD_bit at UART2_IBRD.B15;

sfr unsigned long   volatile UART2_FBRD           absolute 0x4000E028;
    sbit  UART_FBRD_DIVFRAC0_UART2_FBRD_bit at UART2_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART2_FBRD_bit at UART2_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART2_FBRD_bit at UART2_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART2_FBRD_bit at UART2_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART2_FBRD_bit at UART2_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART2_FBRD_bit at UART2_FBRD.B5;

sfr unsigned long   volatile UART2_LCRH           absolute 0x4000E02C;
    sbit  UART_LCRH_BRK_UART2_LCRH_bit at UART2_LCRH.B0;
    sbit  UART_LCRH_PEN_UART2_LCRH_bit at UART2_LCRH.B1;
    sbit  UART_LCRH_EPS_UART2_LCRH_bit at UART2_LCRH.B2;
    sbit  UART_LCRH_STP2_UART2_LCRH_bit at UART2_LCRH.B3;
    sbit  UART_LCRH_FEN_UART2_LCRH_bit at UART2_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART2_LCRH_bit at UART2_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART2_LCRH_bit at UART2_LCRH.B6;
    sbit  UART_LCRH_SPS_UART2_LCRH_bit at UART2_LCRH.B7;

sfr unsigned long   volatile UART2_CTL            absolute 0x4000E030;
    sbit  UART_CTL_UARTEN_UART2_CTL_bit at UART2_CTL.B0;
    sbit  UART_CTL_SIREN_UART2_CTL_bit at UART2_CTL.B1;
    sbit  UART_CTL_SIRLP_UART2_CTL_bit at UART2_CTL.B2;
    sbit  UART_CTL_SMART_UART2_CTL_bit at UART2_CTL.B3;
    sbit  UART_CTL_EOT_UART2_CTL_bit at UART2_CTL.B4;
    sbit  UART_CTL_HSE_UART2_CTL_bit at UART2_CTL.B5;
    sbit  UART_CTL_LIN_UART2_CTL_bit at UART2_CTL.B6;
    sbit  UART_CTL_LBE_UART2_CTL_bit at UART2_CTL.B7;
    sbit  UART_CTL_TXE_UART2_CTL_bit at UART2_CTL.B8;
    sbit  UART_CTL_RXE_UART2_CTL_bit at UART2_CTL.B9;
    sbit  UART_CTL_DTR_UART2_CTL_bit at UART2_CTL.B10;
    sbit  UART_CTL_RTS_UART2_CTL_bit at UART2_CTL.B11;
    sbit  UART_CTL_RTSEN_UART2_CTL_bit at UART2_CTL.B14;
    sbit  UART_CTL_CTSEN_UART2_CTL_bit at UART2_CTL.B15;

sfr unsigned long   volatile UART2_IFLS           absolute 0x4000E034;
    sbit  UART_IFLS_TX0_UART2_IFLS_bit at UART2_IFLS.B0;
    sbit  UART_IFLS_TX1_UART2_IFLS_bit at UART2_IFLS.B1;
    sbit  UART_IFLS_TX2_UART2_IFLS_bit at UART2_IFLS.B2;
    sbit  UART_IFLS_RX3_UART2_IFLS_bit at UART2_IFLS.B3;
    sbit  UART_IFLS_RX4_UART2_IFLS_bit at UART2_IFLS.B4;
    sbit  UART_IFLS_RX5_UART2_IFLS_bit at UART2_IFLS.B5;

sfr unsigned long   volatile UART2_IM             absolute 0x4000E038;
    sbit  UART_IM_RIMIM_UART2_IM_bit at UART2_IM.B0;
    sbit  UART_IM_CTSMIM_UART2_IM_bit at UART2_IM.B1;
    sbit  UART_IM_DCDMIM_UART2_IM_bit at UART2_IM.B2;
    sbit  UART_IM_DSRMIM_UART2_IM_bit at UART2_IM.B3;
    sbit  UART_IM_RXIM_UART2_IM_bit at UART2_IM.B4;
    sbit  UART_IM_TXIM_UART2_IM_bit at UART2_IM.B5;
    sbit  UART_IM_RTIM_UART2_IM_bit at UART2_IM.B6;
    sbit  UART_IM_FEIM_UART2_IM_bit at UART2_IM.B7;
    sbit  UART_IM_PEIM_UART2_IM_bit at UART2_IM.B8;
    sbit  UART_IM_BEIM_UART2_IM_bit at UART2_IM.B9;
    sbit  UART_IM_OEIM_UART2_IM_bit at UART2_IM.B10;
    sbit  UART_IM_9BITIM_UART2_IM_bit at UART2_IM.B12;
    sbit  UART_IM_LMSBIM_UART2_IM_bit at UART2_IM.B13;
    sbit  UART_IM_LME1IM_UART2_IM_bit at UART2_IM.B14;
    sbit  UART_IM_LME5IM_UART2_IM_bit at UART2_IM.B15;

sfr unsigned long   volatile UART2_RIS            absolute 0x4000E03C;
    sbit  UART_RIS_RIRIS_UART2_RIS_bit at UART2_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART2_RIS_bit at UART2_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART2_RIS_bit at UART2_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART2_RIS_bit at UART2_RIS.B3;
    sbit  UART_RIS_RXRIS_UART2_RIS_bit at UART2_RIS.B4;
    sbit  UART_RIS_TXRIS_UART2_RIS_bit at UART2_RIS.B5;
    sbit  UART_RIS_RTRIS_UART2_RIS_bit at UART2_RIS.B6;
    sbit  UART_RIS_FERIS_UART2_RIS_bit at UART2_RIS.B7;
    sbit  UART_RIS_PERIS_UART2_RIS_bit at UART2_RIS.B8;
    sbit  UART_RIS_BERIS_UART2_RIS_bit at UART2_RIS.B9;
    sbit  UART_RIS_OERIS_UART2_RIS_bit at UART2_RIS.B10;
    sbit  UART_RIS_9BITRIS_UART2_RIS_bit at UART2_RIS.B12;
    sbit  UART_RIS_LMSBRIS_UART2_RIS_bit at UART2_RIS.B13;
    sbit  UART_RIS_LME1RIS_UART2_RIS_bit at UART2_RIS.B14;
    sbit  UART_RIS_LME5RIS_UART2_RIS_bit at UART2_RIS.B15;

sfr unsigned long   volatile UART2_MIS            absolute 0x4000E040;
    sbit  UART_MIS_RIMIS_UART2_MIS_bit at UART2_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART2_MIS_bit at UART2_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART2_MIS_bit at UART2_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART2_MIS_bit at UART2_MIS.B3;
    sbit  UART_MIS_RXMIS_UART2_MIS_bit at UART2_MIS.B4;
    sbit  UART_MIS_TXMIS_UART2_MIS_bit at UART2_MIS.B5;
    sbit  UART_MIS_RTMIS_UART2_MIS_bit at UART2_MIS.B6;
    sbit  UART_MIS_FEMIS_UART2_MIS_bit at UART2_MIS.B7;
    sbit  UART_MIS_PEMIS_UART2_MIS_bit at UART2_MIS.B8;
    sbit  UART_MIS_BEMIS_UART2_MIS_bit at UART2_MIS.B9;
    sbit  UART_MIS_OEMIS_UART2_MIS_bit at UART2_MIS.B10;
    sbit  UART_MIS_9BITMIS_UART2_MIS_bit at UART2_MIS.B12;
    sbit  UART_MIS_LMSBMIS_UART2_MIS_bit at UART2_MIS.B13;
    sbit  UART_MIS_LME1MIS_UART2_MIS_bit at UART2_MIS.B14;
    sbit  UART_MIS_LME5MIS_UART2_MIS_bit at UART2_MIS.B15;

sfr unsigned long   volatile UART2_ICR            absolute 0x4000E044;
    sbit  UART_ICR_RIMIC_UART2_ICR_bit at UART2_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART2_ICR_bit at UART2_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART2_ICR_bit at UART2_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART2_ICR_bit at UART2_ICR.B3;
    sbit  UART_ICR_RXIC_UART2_ICR_bit at UART2_ICR.B4;
    sbit  UART_ICR_TXIC_UART2_ICR_bit at UART2_ICR.B5;
    sbit  UART_ICR_RTIC_UART2_ICR_bit at UART2_ICR.B6;
    sbit  UART_ICR_FEIC_UART2_ICR_bit at UART2_ICR.B7;
    sbit  UART_ICR_PEIC_UART2_ICR_bit at UART2_ICR.B8;
    sbit  UART_ICR_BEIC_UART2_ICR_bit at UART2_ICR.B9;
    sbit  UART_ICR_OEIC_UART2_ICR_bit at UART2_ICR.B10;
    sbit  UART_ICR_9BITIC_UART2_ICR_bit at UART2_ICR.B12;
    sbit  UART_ICR_LMSBIC_UART2_ICR_bit at UART2_ICR.B13;
    sbit  UART_ICR_LME1IC_UART2_ICR_bit at UART2_ICR.B14;
    sbit  UART_ICR_LME5IC_UART2_ICR_bit at UART2_ICR.B15;

sfr unsigned long   volatile UART2_DMACTL         absolute 0x4000E048;
    sbit  UART_DMACTL_RXDMAE_UART2_DMACTL_bit at UART2_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART2_DMACTL_bit at UART2_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART2_DMACTL_bit at UART2_DMACTL.B2;

sfr unsigned long   volatile UART2_LCTL           absolute 0x4000E090;
    sbit  UART_LCTL_MASTER_UART2_LCTL_bit at UART2_LCTL.B0;
    sbit  UART_LCTL_BLEN4_UART2_LCTL_bit at UART2_LCTL.B4;
    sbit  UART_LCTL_BLEN5_UART2_LCTL_bit at UART2_LCTL.B5;

sfr unsigned long   volatile UART2_LSS            absolute 0x4000E094;
    sbit  UART_LSS_TSS0_UART2_LSS_bit at UART2_LSS.B0;
    sbit  UART_LSS_TSS1_UART2_LSS_bit at UART2_LSS.B1;
    sbit  UART_LSS_TSS2_UART2_LSS_bit at UART2_LSS.B2;
    sbit  UART_LSS_TSS3_UART2_LSS_bit at UART2_LSS.B3;
    sbit  UART_LSS_TSS4_UART2_LSS_bit at UART2_LSS.B4;
    sbit  UART_LSS_TSS5_UART2_LSS_bit at UART2_LSS.B5;
    sbit  UART_LSS_TSS6_UART2_LSS_bit at UART2_LSS.B6;
    sbit  UART_LSS_TSS7_UART2_LSS_bit at UART2_LSS.B7;
    sbit  UART_LSS_TSS8_UART2_LSS_bit at UART2_LSS.B8;
    sbit  UART_LSS_TSS9_UART2_LSS_bit at UART2_LSS.B9;
    sbit  UART_LSS_TSS10_UART2_LSS_bit at UART2_LSS.B10;
    sbit  UART_LSS_TSS11_UART2_LSS_bit at UART2_LSS.B11;
    sbit  UART_LSS_TSS12_UART2_LSS_bit at UART2_LSS.B12;
    sbit  UART_LSS_TSS13_UART2_LSS_bit at UART2_LSS.B13;
    sbit  UART_LSS_TSS14_UART2_LSS_bit at UART2_LSS.B14;
    sbit  UART_LSS_TSS15_UART2_LSS_bit at UART2_LSS.B15;

sfr unsigned long   volatile UART2_LTIM           absolute 0x4000E098;
    sbit  UART_LTIM_TIMER0_UART2_LTIM_bit at UART2_LTIM.B0;
    sbit  UART_LTIM_TIMER1_UART2_LTIM_bit at UART2_LTIM.B1;
    sbit  UART_LTIM_TIMER2_UART2_LTIM_bit at UART2_LTIM.B2;
    sbit  UART_LTIM_TIMER3_UART2_LTIM_bit at UART2_LTIM.B3;
    sbit  UART_LTIM_TIMER4_UART2_LTIM_bit at UART2_LTIM.B4;
    sbit  UART_LTIM_TIMER5_UART2_LTIM_bit at UART2_LTIM.B5;
    sbit  UART_LTIM_TIMER6_UART2_LTIM_bit at UART2_LTIM.B6;
    sbit  UART_LTIM_TIMER7_UART2_LTIM_bit at UART2_LTIM.B7;
    sbit  UART_LTIM_TIMER8_UART2_LTIM_bit at UART2_LTIM.B8;
    sbit  UART_LTIM_TIMER9_UART2_LTIM_bit at UART2_LTIM.B9;
    sbit  UART_LTIM_TIMER10_UART2_LTIM_bit at UART2_LTIM.B10;
    sbit  UART_LTIM_TIMER11_UART2_LTIM_bit at UART2_LTIM.B11;
    sbit  UART_LTIM_TIMER12_UART2_LTIM_bit at UART2_LTIM.B12;
    sbit  UART_LTIM_TIMER13_UART2_LTIM_bit at UART2_LTIM.B13;
    sbit  UART_LTIM_TIMER14_UART2_LTIM_bit at UART2_LTIM.B14;
    sbit  UART_LTIM_TIMER15_UART2_LTIM_bit at UART2_LTIM.B15;

sfr unsigned long   volatile UART2__9BITADDR      absolute 0x4000E0A4;
    sbit  UART_9BITADDR_ADDR0_UART2__9BITADDR_bit at UART2__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART2__9BITADDR_bit at UART2__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART2__9BITADDR_bit at UART2__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART2__9BITADDR_bit at UART2__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART2__9BITADDR_bit at UART2__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART2__9BITADDR_bit at UART2__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART2__9BITADDR_bit at UART2__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART2__9BITADDR_bit at UART2__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART2__9BITADDR_bit at UART2__9BITADDR.B15;

sfr unsigned long   volatile UART2__9BITAMASK     absolute 0x4000E0A8;
    sbit  UART_9BITAMASK_MASK0_UART2__9BITAMASK_bit at UART2__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART2__9BITAMASK_bit at UART2__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART2__9BITAMASK_bit at UART2__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART2__9BITAMASK_bit at UART2__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART2__9BITAMASK_bit at UART2__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART2__9BITAMASK_bit at UART2__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART2__9BITAMASK_bit at UART2__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART2__9BITAMASK_bit at UART2__9BITAMASK.B7;

sfr unsigned long   volatile UART2_PP             absolute 0x4000EFC0;
    sbit  UART_PP_SC_UART2_PP_bit at UART2_PP.B0;
    sbit  UART_PP_NB_UART2_PP_bit at UART2_PP.B1;

sfr unsigned long   volatile UART2_CC             absolute 0x4000EFC8;
    sbit  UART_CC_CS0_UART2_CC_bit at UART2_CC.B0;
    sbit  UART_CC_CS1_UART2_CC_bit at UART2_CC.B1;
    sbit  UART_CC_CS2_UART2_CC_bit at UART2_CC.B2;
    sbit  UART_CC_CS3_UART2_CC_bit at UART2_CC.B3;

sfr unsigned long   volatile UART3_DR             absolute 0x4000F000;
    sbit  UART_DR_DATA0_UART3_DR_bit at UART3_DR.B0;
    sbit  UART_DR_DATA1_UART3_DR_bit at UART3_DR.B1;
    sbit  UART_DR_DATA2_UART3_DR_bit at UART3_DR.B2;
    sbit  UART_DR_DATA3_UART3_DR_bit at UART3_DR.B3;
    sbit  UART_DR_DATA4_UART3_DR_bit at UART3_DR.B4;
    sbit  UART_DR_DATA5_UART3_DR_bit at UART3_DR.B5;
    sbit  UART_DR_DATA6_UART3_DR_bit at UART3_DR.B6;
    sbit  UART_DR_DATA7_UART3_DR_bit at UART3_DR.B7;
    sbit  UART_DR_FE_UART3_DR_bit at UART3_DR.B8;
    sbit  UART_DR_PE_UART3_DR_bit at UART3_DR.B9;
    sbit  UART_DR_BE_UART3_DR_bit at UART3_DR.B10;
    sbit  UART_DR_OE_UART3_DR_bit at UART3_DR.B11;

sfr unsigned long   volatile UART3_RSR            absolute 0x4000F004;
    sbit  UART_RSR_FE_UART3_RSR_bit at UART3_RSR.B0;
    sbit  UART_RSR_PE_UART3_RSR_bit at UART3_RSR.B1;
    sbit  UART_RSR_BE_UART3_RSR_bit at UART3_RSR.B2;
    sbit  UART_RSR_OE_UART3_RSR_bit at UART3_RSR.B3;

sfr unsigned long   volatile UART3_ECR            absolute 0x4000F004;
    sbit  UART_ECR_DATA0_UART3_ECR_bit at UART3_ECR.B0;
    sbit  UART_ECR_DATA1_UART3_ECR_bit at UART3_ECR.B1;
    sbit  UART_ECR_DATA2_UART3_ECR_bit at UART3_ECR.B2;
    sbit  UART_ECR_DATA3_UART3_ECR_bit at UART3_ECR.B3;
    sbit  UART_ECR_DATA4_UART3_ECR_bit at UART3_ECR.B4;
    sbit  UART_ECR_DATA5_UART3_ECR_bit at UART3_ECR.B5;
    sbit  UART_ECR_DATA6_UART3_ECR_bit at UART3_ECR.B6;
    sbit  UART_ECR_DATA7_UART3_ECR_bit at UART3_ECR.B7;

sfr unsigned long   volatile UART3_FR             absolute 0x4000F018;
    sbit  UART_FR_CTS_UART3_FR_bit at UART3_FR.B0;
    sbit  UART_FR_DSR_UART3_FR_bit at UART3_FR.B1;
    sbit  UART_FR_DCD_UART3_FR_bit at UART3_FR.B2;
    sbit  UART_FR_BUSY_UART3_FR_bit at UART3_FR.B3;
    sbit  UART_FR_RXFE_UART3_FR_bit at UART3_FR.B4;
    sbit  UART_FR_TXFF_UART3_FR_bit at UART3_FR.B5;
    sbit  UART_FR_RXFF_UART3_FR_bit at UART3_FR.B6;
    sbit  UART_FR_TXFE_UART3_FR_bit at UART3_FR.B7;
    sbit  UART_FR_RI_UART3_FR_bit at UART3_FR.B8;

sfr unsigned long   volatile UART3_ILPR           absolute 0x4000F020;
    sbit  UART_ILPR_ILPDVSR0_UART3_ILPR_bit at UART3_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART3_ILPR_bit at UART3_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART3_ILPR_bit at UART3_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART3_ILPR_bit at UART3_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART3_ILPR_bit at UART3_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART3_ILPR_bit at UART3_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART3_ILPR_bit at UART3_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART3_ILPR_bit at UART3_ILPR.B7;

sfr unsigned long   volatile UART3_IBRD           absolute 0x4000F024;
    sbit  UART_IBRD_DIVINT0_UART3_IBRD_bit at UART3_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART3_IBRD_bit at UART3_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART3_IBRD_bit at UART3_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART3_IBRD_bit at UART3_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART3_IBRD_bit at UART3_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART3_IBRD_bit at UART3_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART3_IBRD_bit at UART3_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART3_IBRD_bit at UART3_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART3_IBRD_bit at UART3_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART3_IBRD_bit at UART3_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART3_IBRD_bit at UART3_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART3_IBRD_bit at UART3_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART3_IBRD_bit at UART3_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART3_IBRD_bit at UART3_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART3_IBRD_bit at UART3_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART3_IBRD_bit at UART3_IBRD.B15;

sfr unsigned long   volatile UART3_FBRD           absolute 0x4000F028;
    sbit  UART_FBRD_DIVFRAC0_UART3_FBRD_bit at UART3_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART3_FBRD_bit at UART3_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART3_FBRD_bit at UART3_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART3_FBRD_bit at UART3_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART3_FBRD_bit at UART3_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART3_FBRD_bit at UART3_FBRD.B5;

sfr unsigned long   volatile UART3_LCRH           absolute 0x4000F02C;
    sbit  UART_LCRH_BRK_UART3_LCRH_bit at UART3_LCRH.B0;
    sbit  UART_LCRH_PEN_UART3_LCRH_bit at UART3_LCRH.B1;
    sbit  UART_LCRH_EPS_UART3_LCRH_bit at UART3_LCRH.B2;
    sbit  UART_LCRH_STP2_UART3_LCRH_bit at UART3_LCRH.B3;
    sbit  UART_LCRH_FEN_UART3_LCRH_bit at UART3_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART3_LCRH_bit at UART3_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART3_LCRH_bit at UART3_LCRH.B6;
    sbit  UART_LCRH_SPS_UART3_LCRH_bit at UART3_LCRH.B7;

sfr unsigned long   volatile UART3_CTL            absolute 0x4000F030;
    sbit  UART_CTL_UARTEN_UART3_CTL_bit at UART3_CTL.B0;
    sbit  UART_CTL_SIREN_UART3_CTL_bit at UART3_CTL.B1;
    sbit  UART_CTL_SIRLP_UART3_CTL_bit at UART3_CTL.B2;
    sbit  UART_CTL_SMART_UART3_CTL_bit at UART3_CTL.B3;
    sbit  UART_CTL_EOT_UART3_CTL_bit at UART3_CTL.B4;
    sbit  UART_CTL_HSE_UART3_CTL_bit at UART3_CTL.B5;
    sbit  UART_CTL_LIN_UART3_CTL_bit at UART3_CTL.B6;
    sbit  UART_CTL_LBE_UART3_CTL_bit at UART3_CTL.B7;
    sbit  UART_CTL_TXE_UART3_CTL_bit at UART3_CTL.B8;
    sbit  UART_CTL_RXE_UART3_CTL_bit at UART3_CTL.B9;
    sbit  UART_CTL_DTR_UART3_CTL_bit at UART3_CTL.B10;
    sbit  UART_CTL_RTS_UART3_CTL_bit at UART3_CTL.B11;
    sbit  UART_CTL_RTSEN_UART3_CTL_bit at UART3_CTL.B14;
    sbit  UART_CTL_CTSEN_UART3_CTL_bit at UART3_CTL.B15;

sfr unsigned long   volatile UART3_IFLS           absolute 0x4000F034;
    sbit  UART_IFLS_TX0_UART3_IFLS_bit at UART3_IFLS.B0;
    sbit  UART_IFLS_TX1_UART3_IFLS_bit at UART3_IFLS.B1;
    sbit  UART_IFLS_TX2_UART3_IFLS_bit at UART3_IFLS.B2;
    sbit  UART_IFLS_RX3_UART3_IFLS_bit at UART3_IFLS.B3;
    sbit  UART_IFLS_RX4_UART3_IFLS_bit at UART3_IFLS.B4;
    sbit  UART_IFLS_RX5_UART3_IFLS_bit at UART3_IFLS.B5;

sfr unsigned long   volatile UART3_IM             absolute 0x4000F038;
    sbit  UART_IM_RIMIM_UART3_IM_bit at UART3_IM.B0;
    sbit  UART_IM_CTSMIM_UART3_IM_bit at UART3_IM.B1;
    sbit  UART_IM_DCDMIM_UART3_IM_bit at UART3_IM.B2;
    sbit  UART_IM_DSRMIM_UART3_IM_bit at UART3_IM.B3;
    sbit  UART_IM_RXIM_UART3_IM_bit at UART3_IM.B4;
    sbit  UART_IM_TXIM_UART3_IM_bit at UART3_IM.B5;
    sbit  UART_IM_RTIM_UART3_IM_bit at UART3_IM.B6;
    sbit  UART_IM_FEIM_UART3_IM_bit at UART3_IM.B7;
    sbit  UART_IM_PEIM_UART3_IM_bit at UART3_IM.B8;
    sbit  UART_IM_BEIM_UART3_IM_bit at UART3_IM.B9;
    sbit  UART_IM_OEIM_UART3_IM_bit at UART3_IM.B10;
    sbit  UART_IM_9BITIM_UART3_IM_bit at UART3_IM.B12;
    sbit  UART_IM_LMSBIM_UART3_IM_bit at UART3_IM.B13;
    sbit  UART_IM_LME1IM_UART3_IM_bit at UART3_IM.B14;
    sbit  UART_IM_LME5IM_UART3_IM_bit at UART3_IM.B15;

sfr unsigned long   volatile UART3_RIS            absolute 0x4000F03C;
    sbit  UART_RIS_RIRIS_UART3_RIS_bit at UART3_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART3_RIS_bit at UART3_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART3_RIS_bit at UART3_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART3_RIS_bit at UART3_RIS.B3;
    sbit  UART_RIS_RXRIS_UART3_RIS_bit at UART3_RIS.B4;
    sbit  UART_RIS_TXRIS_UART3_RIS_bit at UART3_RIS.B5;
    sbit  UART_RIS_RTRIS_UART3_RIS_bit at UART3_RIS.B6;
    sbit  UART_RIS_FERIS_UART3_RIS_bit at UART3_RIS.B7;
    sbit  UART_RIS_PERIS_UART3_RIS_bit at UART3_RIS.B8;
    sbit  UART_RIS_BERIS_UART3_RIS_bit at UART3_RIS.B9;
    sbit  UART_RIS_OERIS_UART3_RIS_bit at UART3_RIS.B10;
    sbit  UART_RIS_9BITRIS_UART3_RIS_bit at UART3_RIS.B12;
    sbit  UART_RIS_LMSBRIS_UART3_RIS_bit at UART3_RIS.B13;
    sbit  UART_RIS_LME1RIS_UART3_RIS_bit at UART3_RIS.B14;
    sbit  UART_RIS_LME5RIS_UART3_RIS_bit at UART3_RIS.B15;

sfr unsigned long   volatile UART3_MIS            absolute 0x4000F040;
    sbit  UART_MIS_RIMIS_UART3_MIS_bit at UART3_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART3_MIS_bit at UART3_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART3_MIS_bit at UART3_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART3_MIS_bit at UART3_MIS.B3;
    sbit  UART_MIS_RXMIS_UART3_MIS_bit at UART3_MIS.B4;
    sbit  UART_MIS_TXMIS_UART3_MIS_bit at UART3_MIS.B5;
    sbit  UART_MIS_RTMIS_UART3_MIS_bit at UART3_MIS.B6;
    sbit  UART_MIS_FEMIS_UART3_MIS_bit at UART3_MIS.B7;
    sbit  UART_MIS_PEMIS_UART3_MIS_bit at UART3_MIS.B8;
    sbit  UART_MIS_BEMIS_UART3_MIS_bit at UART3_MIS.B9;
    sbit  UART_MIS_OEMIS_UART3_MIS_bit at UART3_MIS.B10;
    sbit  UART_MIS_9BITMIS_UART3_MIS_bit at UART3_MIS.B12;
    sbit  UART_MIS_LMSBMIS_UART3_MIS_bit at UART3_MIS.B13;
    sbit  UART_MIS_LME1MIS_UART3_MIS_bit at UART3_MIS.B14;
    sbit  UART_MIS_LME5MIS_UART3_MIS_bit at UART3_MIS.B15;

sfr unsigned long   volatile UART3_ICR            absolute 0x4000F044;
    sbit  UART_ICR_RIMIC_UART3_ICR_bit at UART3_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART3_ICR_bit at UART3_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART3_ICR_bit at UART3_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART3_ICR_bit at UART3_ICR.B3;
    sbit  UART_ICR_RXIC_UART3_ICR_bit at UART3_ICR.B4;
    sbit  UART_ICR_TXIC_UART3_ICR_bit at UART3_ICR.B5;
    sbit  UART_ICR_RTIC_UART3_ICR_bit at UART3_ICR.B6;
    sbit  UART_ICR_FEIC_UART3_ICR_bit at UART3_ICR.B7;
    sbit  UART_ICR_PEIC_UART3_ICR_bit at UART3_ICR.B8;
    sbit  UART_ICR_BEIC_UART3_ICR_bit at UART3_ICR.B9;
    sbit  UART_ICR_OEIC_UART3_ICR_bit at UART3_ICR.B10;
    sbit  UART_ICR_9BITIC_UART3_ICR_bit at UART3_ICR.B12;
    sbit  UART_ICR_LMSBIC_UART3_ICR_bit at UART3_ICR.B13;
    sbit  UART_ICR_LME1IC_UART3_ICR_bit at UART3_ICR.B14;
    sbit  UART_ICR_LME5IC_UART3_ICR_bit at UART3_ICR.B15;

sfr unsigned long   volatile UART3_DMACTL         absolute 0x4000F048;
    sbit  UART_DMACTL_RXDMAE_UART3_DMACTL_bit at UART3_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART3_DMACTL_bit at UART3_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART3_DMACTL_bit at UART3_DMACTL.B2;

sfr unsigned long   volatile UART3_LCTL           absolute 0x4000F090;
    sbit  UART_LCTL_MASTER_UART3_LCTL_bit at UART3_LCTL.B0;
    sbit  UART_LCTL_BLEN4_UART3_LCTL_bit at UART3_LCTL.B4;
    sbit  UART_LCTL_BLEN5_UART3_LCTL_bit at UART3_LCTL.B5;

sfr unsigned long   volatile UART3_LSS            absolute 0x4000F094;
    sbit  UART_LSS_TSS0_UART3_LSS_bit at UART3_LSS.B0;
    sbit  UART_LSS_TSS1_UART3_LSS_bit at UART3_LSS.B1;
    sbit  UART_LSS_TSS2_UART3_LSS_bit at UART3_LSS.B2;
    sbit  UART_LSS_TSS3_UART3_LSS_bit at UART3_LSS.B3;
    sbit  UART_LSS_TSS4_UART3_LSS_bit at UART3_LSS.B4;
    sbit  UART_LSS_TSS5_UART3_LSS_bit at UART3_LSS.B5;
    sbit  UART_LSS_TSS6_UART3_LSS_bit at UART3_LSS.B6;
    sbit  UART_LSS_TSS7_UART3_LSS_bit at UART3_LSS.B7;
    sbit  UART_LSS_TSS8_UART3_LSS_bit at UART3_LSS.B8;
    sbit  UART_LSS_TSS9_UART3_LSS_bit at UART3_LSS.B9;
    sbit  UART_LSS_TSS10_UART3_LSS_bit at UART3_LSS.B10;
    sbit  UART_LSS_TSS11_UART3_LSS_bit at UART3_LSS.B11;
    sbit  UART_LSS_TSS12_UART3_LSS_bit at UART3_LSS.B12;
    sbit  UART_LSS_TSS13_UART3_LSS_bit at UART3_LSS.B13;
    sbit  UART_LSS_TSS14_UART3_LSS_bit at UART3_LSS.B14;
    sbit  UART_LSS_TSS15_UART3_LSS_bit at UART3_LSS.B15;

sfr unsigned long   volatile UART3_LTIM           absolute 0x4000F098;
    sbit  UART_LTIM_TIMER0_UART3_LTIM_bit at UART3_LTIM.B0;
    sbit  UART_LTIM_TIMER1_UART3_LTIM_bit at UART3_LTIM.B1;
    sbit  UART_LTIM_TIMER2_UART3_LTIM_bit at UART3_LTIM.B2;
    sbit  UART_LTIM_TIMER3_UART3_LTIM_bit at UART3_LTIM.B3;
    sbit  UART_LTIM_TIMER4_UART3_LTIM_bit at UART3_LTIM.B4;
    sbit  UART_LTIM_TIMER5_UART3_LTIM_bit at UART3_LTIM.B5;
    sbit  UART_LTIM_TIMER6_UART3_LTIM_bit at UART3_LTIM.B6;
    sbit  UART_LTIM_TIMER7_UART3_LTIM_bit at UART3_LTIM.B7;
    sbit  UART_LTIM_TIMER8_UART3_LTIM_bit at UART3_LTIM.B8;
    sbit  UART_LTIM_TIMER9_UART3_LTIM_bit at UART3_LTIM.B9;
    sbit  UART_LTIM_TIMER10_UART3_LTIM_bit at UART3_LTIM.B10;
    sbit  UART_LTIM_TIMER11_UART3_LTIM_bit at UART3_LTIM.B11;
    sbit  UART_LTIM_TIMER12_UART3_LTIM_bit at UART3_LTIM.B12;
    sbit  UART_LTIM_TIMER13_UART3_LTIM_bit at UART3_LTIM.B13;
    sbit  UART_LTIM_TIMER14_UART3_LTIM_bit at UART3_LTIM.B14;
    sbit  UART_LTIM_TIMER15_UART3_LTIM_bit at UART3_LTIM.B15;

sfr unsigned long   volatile UART3__9BITADDR      absolute 0x4000F0A4;
    sbit  UART_9BITADDR_ADDR0_UART3__9BITADDR_bit at UART3__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART3__9BITADDR_bit at UART3__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART3__9BITADDR_bit at UART3__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART3__9BITADDR_bit at UART3__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART3__9BITADDR_bit at UART3__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART3__9BITADDR_bit at UART3__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART3__9BITADDR_bit at UART3__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART3__9BITADDR_bit at UART3__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART3__9BITADDR_bit at UART3__9BITADDR.B15;

sfr unsigned long   volatile UART3__9BITAMASK     absolute 0x4000F0A8;
    sbit  UART_9BITAMASK_MASK0_UART3__9BITAMASK_bit at UART3__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART3__9BITAMASK_bit at UART3__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART3__9BITAMASK_bit at UART3__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART3__9BITAMASK_bit at UART3__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART3__9BITAMASK_bit at UART3__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART3__9BITAMASK_bit at UART3__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART3__9BITAMASK_bit at UART3__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART3__9BITAMASK_bit at UART3__9BITAMASK.B7;

sfr unsigned long   volatile UART3_PP             absolute 0x4000FFC0;
    sbit  UART_PP_SC_UART3_PP_bit at UART3_PP.B0;
    sbit  UART_PP_NB_UART3_PP_bit at UART3_PP.B1;

sfr unsigned long   volatile UART3_CC             absolute 0x4000FFC8;
    sbit  UART_CC_CS0_UART3_CC_bit at UART3_CC.B0;
    sbit  UART_CC_CS1_UART3_CC_bit at UART3_CC.B1;
    sbit  UART_CC_CS2_UART3_CC_bit at UART3_CC.B2;
    sbit  UART_CC_CS3_UART3_CC_bit at UART3_CC.B3;

sfr unsigned long   volatile UART4_DR             absolute 0x40010000;
    sbit  UART_DR_DATA0_UART4_DR_bit at UART4_DR.B0;
    sbit  UART_DR_DATA1_UART4_DR_bit at UART4_DR.B1;
    sbit  UART_DR_DATA2_UART4_DR_bit at UART4_DR.B2;
    sbit  UART_DR_DATA3_UART4_DR_bit at UART4_DR.B3;
    sbit  UART_DR_DATA4_UART4_DR_bit at UART4_DR.B4;
    sbit  UART_DR_DATA5_UART4_DR_bit at UART4_DR.B5;
    sbit  UART_DR_DATA6_UART4_DR_bit at UART4_DR.B6;
    sbit  UART_DR_DATA7_UART4_DR_bit at UART4_DR.B7;
    sbit  UART_DR_FE_UART4_DR_bit at UART4_DR.B8;
    sbit  UART_DR_PE_UART4_DR_bit at UART4_DR.B9;
    sbit  UART_DR_BE_UART4_DR_bit at UART4_DR.B10;
    sbit  UART_DR_OE_UART4_DR_bit at UART4_DR.B11;

sfr unsigned long   volatile UART4_RSR            absolute 0x40010004;
    sbit  UART_RSR_FE_UART4_RSR_bit at UART4_RSR.B0;
    sbit  UART_RSR_PE_UART4_RSR_bit at UART4_RSR.B1;
    sbit  UART_RSR_BE_UART4_RSR_bit at UART4_RSR.B2;
    sbit  UART_RSR_OE_UART4_RSR_bit at UART4_RSR.B3;

sfr unsigned long   volatile UART4_ECR            absolute 0x40010004;
    sbit  UART_ECR_DATA0_UART4_ECR_bit at UART4_ECR.B0;
    sbit  UART_ECR_DATA1_UART4_ECR_bit at UART4_ECR.B1;
    sbit  UART_ECR_DATA2_UART4_ECR_bit at UART4_ECR.B2;
    sbit  UART_ECR_DATA3_UART4_ECR_bit at UART4_ECR.B3;
    sbit  UART_ECR_DATA4_UART4_ECR_bit at UART4_ECR.B4;
    sbit  UART_ECR_DATA5_UART4_ECR_bit at UART4_ECR.B5;
    sbit  UART_ECR_DATA6_UART4_ECR_bit at UART4_ECR.B6;
    sbit  UART_ECR_DATA7_UART4_ECR_bit at UART4_ECR.B7;

sfr unsigned long   volatile UART4_FR             absolute 0x40010018;
    sbit  UART_FR_CTS_UART4_FR_bit at UART4_FR.B0;
    sbit  UART_FR_DSR_UART4_FR_bit at UART4_FR.B1;
    sbit  UART_FR_DCD_UART4_FR_bit at UART4_FR.B2;
    sbit  UART_FR_BUSY_UART4_FR_bit at UART4_FR.B3;
    sbit  UART_FR_RXFE_UART4_FR_bit at UART4_FR.B4;
    sbit  UART_FR_TXFF_UART4_FR_bit at UART4_FR.B5;
    sbit  UART_FR_RXFF_UART4_FR_bit at UART4_FR.B6;
    sbit  UART_FR_TXFE_UART4_FR_bit at UART4_FR.B7;
    sbit  UART_FR_RI_UART4_FR_bit at UART4_FR.B8;

sfr unsigned long   volatile UART4_ILPR           absolute 0x40010020;
    sbit  UART_ILPR_ILPDVSR0_UART4_ILPR_bit at UART4_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART4_ILPR_bit at UART4_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART4_ILPR_bit at UART4_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART4_ILPR_bit at UART4_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART4_ILPR_bit at UART4_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART4_ILPR_bit at UART4_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART4_ILPR_bit at UART4_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART4_ILPR_bit at UART4_ILPR.B7;

sfr unsigned long   volatile UART4_IBRD           absolute 0x40010024;
    sbit  UART_IBRD_DIVINT0_UART4_IBRD_bit at UART4_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART4_IBRD_bit at UART4_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART4_IBRD_bit at UART4_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART4_IBRD_bit at UART4_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART4_IBRD_bit at UART4_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART4_IBRD_bit at UART4_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART4_IBRD_bit at UART4_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART4_IBRD_bit at UART4_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART4_IBRD_bit at UART4_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART4_IBRD_bit at UART4_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART4_IBRD_bit at UART4_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART4_IBRD_bit at UART4_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART4_IBRD_bit at UART4_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART4_IBRD_bit at UART4_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART4_IBRD_bit at UART4_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART4_IBRD_bit at UART4_IBRD.B15;

sfr unsigned long   volatile UART4_FBRD           absolute 0x40010028;
    sbit  UART_FBRD_DIVFRAC0_UART4_FBRD_bit at UART4_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART4_FBRD_bit at UART4_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART4_FBRD_bit at UART4_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART4_FBRD_bit at UART4_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART4_FBRD_bit at UART4_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART4_FBRD_bit at UART4_FBRD.B5;

sfr unsigned long   volatile UART4_LCRH           absolute 0x4001002C;
    sbit  UART_LCRH_BRK_UART4_LCRH_bit at UART4_LCRH.B0;
    sbit  UART_LCRH_PEN_UART4_LCRH_bit at UART4_LCRH.B1;
    sbit  UART_LCRH_EPS_UART4_LCRH_bit at UART4_LCRH.B2;
    sbit  UART_LCRH_STP2_UART4_LCRH_bit at UART4_LCRH.B3;
    sbit  UART_LCRH_FEN_UART4_LCRH_bit at UART4_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART4_LCRH_bit at UART4_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART4_LCRH_bit at UART4_LCRH.B6;
    sbit  UART_LCRH_SPS_UART4_LCRH_bit at UART4_LCRH.B7;

sfr unsigned long   volatile UART4_CTL            absolute 0x40010030;
    sbit  UART_CTL_UARTEN_UART4_CTL_bit at UART4_CTL.B0;
    sbit  UART_CTL_SIREN_UART4_CTL_bit at UART4_CTL.B1;
    sbit  UART_CTL_SIRLP_UART4_CTL_bit at UART4_CTL.B2;
    sbit  UART_CTL_SMART_UART4_CTL_bit at UART4_CTL.B3;
    sbit  UART_CTL_EOT_UART4_CTL_bit at UART4_CTL.B4;
    sbit  UART_CTL_HSE_UART4_CTL_bit at UART4_CTL.B5;
    sbit  UART_CTL_LIN_UART4_CTL_bit at UART4_CTL.B6;
    sbit  UART_CTL_LBE_UART4_CTL_bit at UART4_CTL.B7;
    sbit  UART_CTL_TXE_UART4_CTL_bit at UART4_CTL.B8;
    sbit  UART_CTL_RXE_UART4_CTL_bit at UART4_CTL.B9;
    sbit  UART_CTL_DTR_UART4_CTL_bit at UART4_CTL.B10;
    sbit  UART_CTL_RTS_UART4_CTL_bit at UART4_CTL.B11;
    sbit  UART_CTL_RTSEN_UART4_CTL_bit at UART4_CTL.B14;
    sbit  UART_CTL_CTSEN_UART4_CTL_bit at UART4_CTL.B15;

sfr unsigned long   volatile UART4_IFLS           absolute 0x40010034;
    sbit  UART_IFLS_TX0_UART4_IFLS_bit at UART4_IFLS.B0;
    sbit  UART_IFLS_TX1_UART4_IFLS_bit at UART4_IFLS.B1;
    sbit  UART_IFLS_TX2_UART4_IFLS_bit at UART4_IFLS.B2;
    sbit  UART_IFLS_RX3_UART4_IFLS_bit at UART4_IFLS.B3;
    sbit  UART_IFLS_RX4_UART4_IFLS_bit at UART4_IFLS.B4;
    sbit  UART_IFLS_RX5_UART4_IFLS_bit at UART4_IFLS.B5;

sfr unsigned long   volatile UART4_IM             absolute 0x40010038;
    sbit  UART_IM_RIMIM_UART4_IM_bit at UART4_IM.B0;
    sbit  UART_IM_CTSMIM_UART4_IM_bit at UART4_IM.B1;
    sbit  UART_IM_DCDMIM_UART4_IM_bit at UART4_IM.B2;
    sbit  UART_IM_DSRMIM_UART4_IM_bit at UART4_IM.B3;
    sbit  UART_IM_RXIM_UART4_IM_bit at UART4_IM.B4;
    sbit  UART_IM_TXIM_UART4_IM_bit at UART4_IM.B5;
    sbit  UART_IM_RTIM_UART4_IM_bit at UART4_IM.B6;
    sbit  UART_IM_FEIM_UART4_IM_bit at UART4_IM.B7;
    sbit  UART_IM_PEIM_UART4_IM_bit at UART4_IM.B8;
    sbit  UART_IM_BEIM_UART4_IM_bit at UART4_IM.B9;
    sbit  UART_IM_OEIM_UART4_IM_bit at UART4_IM.B10;
    sbit  UART_IM_9BITIM_UART4_IM_bit at UART4_IM.B12;
    sbit  UART_IM_LMSBIM_UART4_IM_bit at UART4_IM.B13;
    sbit  UART_IM_LME1IM_UART4_IM_bit at UART4_IM.B14;
    sbit  UART_IM_LME5IM_UART4_IM_bit at UART4_IM.B15;

sfr unsigned long   volatile UART4_RIS            absolute 0x4001003C;
    sbit  UART_RIS_RIRIS_UART4_RIS_bit at UART4_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART4_RIS_bit at UART4_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART4_RIS_bit at UART4_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART4_RIS_bit at UART4_RIS.B3;
    sbit  UART_RIS_RXRIS_UART4_RIS_bit at UART4_RIS.B4;
    sbit  UART_RIS_TXRIS_UART4_RIS_bit at UART4_RIS.B5;
    sbit  UART_RIS_RTRIS_UART4_RIS_bit at UART4_RIS.B6;
    sbit  UART_RIS_FERIS_UART4_RIS_bit at UART4_RIS.B7;
    sbit  UART_RIS_PERIS_UART4_RIS_bit at UART4_RIS.B8;
    sbit  UART_RIS_BERIS_UART4_RIS_bit at UART4_RIS.B9;
    sbit  UART_RIS_OERIS_UART4_RIS_bit at UART4_RIS.B10;
    sbit  UART_RIS_9BITRIS_UART4_RIS_bit at UART4_RIS.B12;
    sbit  UART_RIS_LMSBRIS_UART4_RIS_bit at UART4_RIS.B13;
    sbit  UART_RIS_LME1RIS_UART4_RIS_bit at UART4_RIS.B14;
    sbit  UART_RIS_LME5RIS_UART4_RIS_bit at UART4_RIS.B15;

sfr unsigned long   volatile UART4_MIS            absolute 0x40010040;
    sbit  UART_MIS_RIMIS_UART4_MIS_bit at UART4_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART4_MIS_bit at UART4_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART4_MIS_bit at UART4_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART4_MIS_bit at UART4_MIS.B3;
    sbit  UART_MIS_RXMIS_UART4_MIS_bit at UART4_MIS.B4;
    sbit  UART_MIS_TXMIS_UART4_MIS_bit at UART4_MIS.B5;
    sbit  UART_MIS_RTMIS_UART4_MIS_bit at UART4_MIS.B6;
    sbit  UART_MIS_FEMIS_UART4_MIS_bit at UART4_MIS.B7;
    sbit  UART_MIS_PEMIS_UART4_MIS_bit at UART4_MIS.B8;
    sbit  UART_MIS_BEMIS_UART4_MIS_bit at UART4_MIS.B9;
    sbit  UART_MIS_OEMIS_UART4_MIS_bit at UART4_MIS.B10;
    sbit  UART_MIS_9BITMIS_UART4_MIS_bit at UART4_MIS.B12;
    sbit  UART_MIS_LMSBMIS_UART4_MIS_bit at UART4_MIS.B13;
    sbit  UART_MIS_LME1MIS_UART4_MIS_bit at UART4_MIS.B14;
    sbit  UART_MIS_LME5MIS_UART4_MIS_bit at UART4_MIS.B15;

sfr unsigned long   volatile UART4_ICR            absolute 0x40010044;
    sbit  UART_ICR_RIMIC_UART4_ICR_bit at UART4_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART4_ICR_bit at UART4_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART4_ICR_bit at UART4_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART4_ICR_bit at UART4_ICR.B3;
    sbit  UART_ICR_RXIC_UART4_ICR_bit at UART4_ICR.B4;
    sbit  UART_ICR_TXIC_UART4_ICR_bit at UART4_ICR.B5;
    sbit  UART_ICR_RTIC_UART4_ICR_bit at UART4_ICR.B6;
    sbit  UART_ICR_FEIC_UART4_ICR_bit at UART4_ICR.B7;
    sbit  UART_ICR_PEIC_UART4_ICR_bit at UART4_ICR.B8;
    sbit  UART_ICR_BEIC_UART4_ICR_bit at UART4_ICR.B9;
    sbit  UART_ICR_OEIC_UART4_ICR_bit at UART4_ICR.B10;
    sbit  UART_ICR_9BITIC_UART4_ICR_bit at UART4_ICR.B12;
    sbit  UART_ICR_LMSBIC_UART4_ICR_bit at UART4_ICR.B13;
    sbit  UART_ICR_LME1IC_UART4_ICR_bit at UART4_ICR.B14;
    sbit  UART_ICR_LME5IC_UART4_ICR_bit at UART4_ICR.B15;

sfr unsigned long   volatile UART4_DMACTL         absolute 0x40010048;
    sbit  UART_DMACTL_RXDMAE_UART4_DMACTL_bit at UART4_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART4_DMACTL_bit at UART4_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART4_DMACTL_bit at UART4_DMACTL.B2;

sfr unsigned long   volatile UART4_LCTL           absolute 0x40010090;
    sbit  UART_LCTL_MASTER_UART4_LCTL_bit at UART4_LCTL.B0;
    sbit  UART_LCTL_BLEN4_UART4_LCTL_bit at UART4_LCTL.B4;
    sbit  UART_LCTL_BLEN5_UART4_LCTL_bit at UART4_LCTL.B5;

sfr unsigned long   volatile UART4_LSS            absolute 0x40010094;
    sbit  UART_LSS_TSS0_UART4_LSS_bit at UART4_LSS.B0;
    sbit  UART_LSS_TSS1_UART4_LSS_bit at UART4_LSS.B1;
    sbit  UART_LSS_TSS2_UART4_LSS_bit at UART4_LSS.B2;
    sbit  UART_LSS_TSS3_UART4_LSS_bit at UART4_LSS.B3;
    sbit  UART_LSS_TSS4_UART4_LSS_bit at UART4_LSS.B4;
    sbit  UART_LSS_TSS5_UART4_LSS_bit at UART4_LSS.B5;
    sbit  UART_LSS_TSS6_UART4_LSS_bit at UART4_LSS.B6;
    sbit  UART_LSS_TSS7_UART4_LSS_bit at UART4_LSS.B7;
    sbit  UART_LSS_TSS8_UART4_LSS_bit at UART4_LSS.B8;
    sbit  UART_LSS_TSS9_UART4_LSS_bit at UART4_LSS.B9;
    sbit  UART_LSS_TSS10_UART4_LSS_bit at UART4_LSS.B10;
    sbit  UART_LSS_TSS11_UART4_LSS_bit at UART4_LSS.B11;
    sbit  UART_LSS_TSS12_UART4_LSS_bit at UART4_LSS.B12;
    sbit  UART_LSS_TSS13_UART4_LSS_bit at UART4_LSS.B13;
    sbit  UART_LSS_TSS14_UART4_LSS_bit at UART4_LSS.B14;
    sbit  UART_LSS_TSS15_UART4_LSS_bit at UART4_LSS.B15;

sfr unsigned long   volatile UART4_LTIM           absolute 0x40010098;
    sbit  UART_LTIM_TIMER0_UART4_LTIM_bit at UART4_LTIM.B0;
    sbit  UART_LTIM_TIMER1_UART4_LTIM_bit at UART4_LTIM.B1;
    sbit  UART_LTIM_TIMER2_UART4_LTIM_bit at UART4_LTIM.B2;
    sbit  UART_LTIM_TIMER3_UART4_LTIM_bit at UART4_LTIM.B3;
    sbit  UART_LTIM_TIMER4_UART4_LTIM_bit at UART4_LTIM.B4;
    sbit  UART_LTIM_TIMER5_UART4_LTIM_bit at UART4_LTIM.B5;
    sbit  UART_LTIM_TIMER6_UART4_LTIM_bit at UART4_LTIM.B6;
    sbit  UART_LTIM_TIMER7_UART4_LTIM_bit at UART4_LTIM.B7;
    sbit  UART_LTIM_TIMER8_UART4_LTIM_bit at UART4_LTIM.B8;
    sbit  UART_LTIM_TIMER9_UART4_LTIM_bit at UART4_LTIM.B9;
    sbit  UART_LTIM_TIMER10_UART4_LTIM_bit at UART4_LTIM.B10;
    sbit  UART_LTIM_TIMER11_UART4_LTIM_bit at UART4_LTIM.B11;
    sbit  UART_LTIM_TIMER12_UART4_LTIM_bit at UART4_LTIM.B12;
    sbit  UART_LTIM_TIMER13_UART4_LTIM_bit at UART4_LTIM.B13;
    sbit  UART_LTIM_TIMER14_UART4_LTIM_bit at UART4_LTIM.B14;
    sbit  UART_LTIM_TIMER15_UART4_LTIM_bit at UART4_LTIM.B15;

sfr unsigned long   volatile UART4__9BITADDR      absolute 0x400100A4;
    sbit  UART_9BITADDR_ADDR0_UART4__9BITADDR_bit at UART4__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART4__9BITADDR_bit at UART4__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART4__9BITADDR_bit at UART4__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART4__9BITADDR_bit at UART4__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART4__9BITADDR_bit at UART4__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART4__9BITADDR_bit at UART4__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART4__9BITADDR_bit at UART4__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART4__9BITADDR_bit at UART4__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART4__9BITADDR_bit at UART4__9BITADDR.B15;

sfr unsigned long   volatile UART4__9BITAMASK     absolute 0x400100A8;
    sbit  UART_9BITAMASK_MASK0_UART4__9BITAMASK_bit at UART4__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART4__9BITAMASK_bit at UART4__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART4__9BITAMASK_bit at UART4__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART4__9BITAMASK_bit at UART4__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART4__9BITAMASK_bit at UART4__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART4__9BITAMASK_bit at UART4__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART4__9BITAMASK_bit at UART4__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART4__9BITAMASK_bit at UART4__9BITAMASK.B7;

sfr unsigned long   volatile UART4_PP             absolute 0x40010FC0;
    sbit  UART_PP_SC_UART4_PP_bit at UART4_PP.B0;
    sbit  UART_PP_NB_UART4_PP_bit at UART4_PP.B1;

sfr unsigned long   volatile UART4_CC             absolute 0x40010FC8;
    sbit  UART_CC_CS0_UART4_CC_bit at UART4_CC.B0;
    sbit  UART_CC_CS1_UART4_CC_bit at UART4_CC.B1;
    sbit  UART_CC_CS2_UART4_CC_bit at UART4_CC.B2;
    sbit  UART_CC_CS3_UART4_CC_bit at UART4_CC.B3;

sfr unsigned long   volatile UART5_DR             absolute 0x40011000;
    sbit  UART_DR_DATA0_UART5_DR_bit at UART5_DR.B0;
    sbit  UART_DR_DATA1_UART5_DR_bit at UART5_DR.B1;
    sbit  UART_DR_DATA2_UART5_DR_bit at UART5_DR.B2;
    sbit  UART_DR_DATA3_UART5_DR_bit at UART5_DR.B3;
    sbit  UART_DR_DATA4_UART5_DR_bit at UART5_DR.B4;
    sbit  UART_DR_DATA5_UART5_DR_bit at UART5_DR.B5;
    sbit  UART_DR_DATA6_UART5_DR_bit at UART5_DR.B6;
    sbit  UART_DR_DATA7_UART5_DR_bit at UART5_DR.B7;
    sbit  UART_DR_FE_UART5_DR_bit at UART5_DR.B8;
    sbit  UART_DR_PE_UART5_DR_bit at UART5_DR.B9;
    sbit  UART_DR_BE_UART5_DR_bit at UART5_DR.B10;
    sbit  UART_DR_OE_UART5_DR_bit at UART5_DR.B11;

sfr unsigned long   volatile UART5_RSR            absolute 0x40011004;
    sbit  UART_RSR_FE_UART5_RSR_bit at UART5_RSR.B0;
    sbit  UART_RSR_PE_UART5_RSR_bit at UART5_RSR.B1;
    sbit  UART_RSR_BE_UART5_RSR_bit at UART5_RSR.B2;
    sbit  UART_RSR_OE_UART5_RSR_bit at UART5_RSR.B3;

sfr unsigned long   volatile UART5_ECR            absolute 0x40011004;
    sbit  UART_ECR_DATA0_UART5_ECR_bit at UART5_ECR.B0;
    sbit  UART_ECR_DATA1_UART5_ECR_bit at UART5_ECR.B1;
    sbit  UART_ECR_DATA2_UART5_ECR_bit at UART5_ECR.B2;
    sbit  UART_ECR_DATA3_UART5_ECR_bit at UART5_ECR.B3;
    sbit  UART_ECR_DATA4_UART5_ECR_bit at UART5_ECR.B4;
    sbit  UART_ECR_DATA5_UART5_ECR_bit at UART5_ECR.B5;
    sbit  UART_ECR_DATA6_UART5_ECR_bit at UART5_ECR.B6;
    sbit  UART_ECR_DATA7_UART5_ECR_bit at UART5_ECR.B7;

sfr unsigned long   volatile UART5_FR             absolute 0x40011018;
    sbit  UART_FR_CTS_UART5_FR_bit at UART5_FR.B0;
    sbit  UART_FR_DSR_UART5_FR_bit at UART5_FR.B1;
    sbit  UART_FR_DCD_UART5_FR_bit at UART5_FR.B2;
    sbit  UART_FR_BUSY_UART5_FR_bit at UART5_FR.B3;
    sbit  UART_FR_RXFE_UART5_FR_bit at UART5_FR.B4;
    sbit  UART_FR_TXFF_UART5_FR_bit at UART5_FR.B5;
    sbit  UART_FR_RXFF_UART5_FR_bit at UART5_FR.B6;
    sbit  UART_FR_TXFE_UART5_FR_bit at UART5_FR.B7;
    sbit  UART_FR_RI_UART5_FR_bit at UART5_FR.B8;

sfr unsigned long   volatile UART5_ILPR           absolute 0x40011020;
    sbit  UART_ILPR_ILPDVSR0_UART5_ILPR_bit at UART5_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART5_ILPR_bit at UART5_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART5_ILPR_bit at UART5_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART5_ILPR_bit at UART5_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART5_ILPR_bit at UART5_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART5_ILPR_bit at UART5_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART5_ILPR_bit at UART5_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART5_ILPR_bit at UART5_ILPR.B7;

sfr unsigned long   volatile UART5_IBRD           absolute 0x40011024;
    sbit  UART_IBRD_DIVINT0_UART5_IBRD_bit at UART5_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART5_IBRD_bit at UART5_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART5_IBRD_bit at UART5_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART5_IBRD_bit at UART5_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART5_IBRD_bit at UART5_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART5_IBRD_bit at UART5_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART5_IBRD_bit at UART5_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART5_IBRD_bit at UART5_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART5_IBRD_bit at UART5_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART5_IBRD_bit at UART5_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART5_IBRD_bit at UART5_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART5_IBRD_bit at UART5_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART5_IBRD_bit at UART5_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART5_IBRD_bit at UART5_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART5_IBRD_bit at UART5_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART5_IBRD_bit at UART5_IBRD.B15;

sfr unsigned long   volatile UART5_FBRD           absolute 0x40011028;
    sbit  UART_FBRD_DIVFRAC0_UART5_FBRD_bit at UART5_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART5_FBRD_bit at UART5_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART5_FBRD_bit at UART5_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART5_FBRD_bit at UART5_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART5_FBRD_bit at UART5_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART5_FBRD_bit at UART5_FBRD.B5;

sfr unsigned long   volatile UART5_LCRH           absolute 0x4001102C;
    sbit  UART_LCRH_BRK_UART5_LCRH_bit at UART5_LCRH.B0;
    sbit  UART_LCRH_PEN_UART5_LCRH_bit at UART5_LCRH.B1;
    sbit  UART_LCRH_EPS_UART5_LCRH_bit at UART5_LCRH.B2;
    sbit  UART_LCRH_STP2_UART5_LCRH_bit at UART5_LCRH.B3;
    sbit  UART_LCRH_FEN_UART5_LCRH_bit at UART5_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART5_LCRH_bit at UART5_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART5_LCRH_bit at UART5_LCRH.B6;
    sbit  UART_LCRH_SPS_UART5_LCRH_bit at UART5_LCRH.B7;

sfr unsigned long   volatile UART5_CTL            absolute 0x40011030;
    sbit  UART_CTL_UARTEN_UART5_CTL_bit at UART5_CTL.B0;
    sbit  UART_CTL_SIREN_UART5_CTL_bit at UART5_CTL.B1;
    sbit  UART_CTL_SIRLP_UART5_CTL_bit at UART5_CTL.B2;
    sbit  UART_CTL_SMART_UART5_CTL_bit at UART5_CTL.B3;
    sbit  UART_CTL_EOT_UART5_CTL_bit at UART5_CTL.B4;
    sbit  UART_CTL_HSE_UART5_CTL_bit at UART5_CTL.B5;
    sbit  UART_CTL_LIN_UART5_CTL_bit at UART5_CTL.B6;
    sbit  UART_CTL_LBE_UART5_CTL_bit at UART5_CTL.B7;
    sbit  UART_CTL_TXE_UART5_CTL_bit at UART5_CTL.B8;
    sbit  UART_CTL_RXE_UART5_CTL_bit at UART5_CTL.B9;
    sbit  UART_CTL_DTR_UART5_CTL_bit at UART5_CTL.B10;
    sbit  UART_CTL_RTS_UART5_CTL_bit at UART5_CTL.B11;
    sbit  UART_CTL_RTSEN_UART5_CTL_bit at UART5_CTL.B14;
    sbit  UART_CTL_CTSEN_UART5_CTL_bit at UART5_CTL.B15;

sfr unsigned long   volatile UART5_IFLS           absolute 0x40011034;
    sbit  UART_IFLS_TX0_UART5_IFLS_bit at UART5_IFLS.B0;
    sbit  UART_IFLS_TX1_UART5_IFLS_bit at UART5_IFLS.B1;
    sbit  UART_IFLS_TX2_UART5_IFLS_bit at UART5_IFLS.B2;
    sbit  UART_IFLS_RX3_UART5_IFLS_bit at UART5_IFLS.B3;
    sbit  UART_IFLS_RX4_UART5_IFLS_bit at UART5_IFLS.B4;
    sbit  UART_IFLS_RX5_UART5_IFLS_bit at UART5_IFLS.B5;

sfr unsigned long   volatile UART5_IM             absolute 0x40011038;
    sbit  UART_IM_RIMIM_UART5_IM_bit at UART5_IM.B0;
    sbit  UART_IM_CTSMIM_UART5_IM_bit at UART5_IM.B1;
    sbit  UART_IM_DCDMIM_UART5_IM_bit at UART5_IM.B2;
    sbit  UART_IM_DSRMIM_UART5_IM_bit at UART5_IM.B3;
    sbit  UART_IM_RXIM_UART5_IM_bit at UART5_IM.B4;
    sbit  UART_IM_TXIM_UART5_IM_bit at UART5_IM.B5;
    sbit  UART_IM_RTIM_UART5_IM_bit at UART5_IM.B6;
    sbit  UART_IM_FEIM_UART5_IM_bit at UART5_IM.B7;
    sbit  UART_IM_PEIM_UART5_IM_bit at UART5_IM.B8;
    sbit  UART_IM_BEIM_UART5_IM_bit at UART5_IM.B9;
    sbit  UART_IM_OEIM_UART5_IM_bit at UART5_IM.B10;
    sbit  UART_IM_9BITIM_UART5_IM_bit at UART5_IM.B12;
    sbit  UART_IM_LMSBIM_UART5_IM_bit at UART5_IM.B13;
    sbit  UART_IM_LME1IM_UART5_IM_bit at UART5_IM.B14;
    sbit  UART_IM_LME5IM_UART5_IM_bit at UART5_IM.B15;

sfr unsigned long   volatile UART5_RIS            absolute 0x4001103C;
    sbit  UART_RIS_RIRIS_UART5_RIS_bit at UART5_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART5_RIS_bit at UART5_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART5_RIS_bit at UART5_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART5_RIS_bit at UART5_RIS.B3;
    sbit  UART_RIS_RXRIS_UART5_RIS_bit at UART5_RIS.B4;
    sbit  UART_RIS_TXRIS_UART5_RIS_bit at UART5_RIS.B5;
    sbit  UART_RIS_RTRIS_UART5_RIS_bit at UART5_RIS.B6;
    sbit  UART_RIS_FERIS_UART5_RIS_bit at UART5_RIS.B7;
    sbit  UART_RIS_PERIS_UART5_RIS_bit at UART5_RIS.B8;
    sbit  UART_RIS_BERIS_UART5_RIS_bit at UART5_RIS.B9;
    sbit  UART_RIS_OERIS_UART5_RIS_bit at UART5_RIS.B10;
    sbit  UART_RIS_9BITRIS_UART5_RIS_bit at UART5_RIS.B12;
    sbit  UART_RIS_LMSBRIS_UART5_RIS_bit at UART5_RIS.B13;
    sbit  UART_RIS_LME1RIS_UART5_RIS_bit at UART5_RIS.B14;
    sbit  UART_RIS_LME5RIS_UART5_RIS_bit at UART5_RIS.B15;

sfr unsigned long   volatile UART5_MIS            absolute 0x40011040;
    sbit  UART_MIS_RIMIS_UART5_MIS_bit at UART5_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART5_MIS_bit at UART5_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART5_MIS_bit at UART5_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART5_MIS_bit at UART5_MIS.B3;
    sbit  UART_MIS_RXMIS_UART5_MIS_bit at UART5_MIS.B4;
    sbit  UART_MIS_TXMIS_UART5_MIS_bit at UART5_MIS.B5;
    sbit  UART_MIS_RTMIS_UART5_MIS_bit at UART5_MIS.B6;
    sbit  UART_MIS_FEMIS_UART5_MIS_bit at UART5_MIS.B7;
    sbit  UART_MIS_PEMIS_UART5_MIS_bit at UART5_MIS.B8;
    sbit  UART_MIS_BEMIS_UART5_MIS_bit at UART5_MIS.B9;
    sbit  UART_MIS_OEMIS_UART5_MIS_bit at UART5_MIS.B10;
    sbit  UART_MIS_9BITMIS_UART5_MIS_bit at UART5_MIS.B12;
    sbit  UART_MIS_LMSBMIS_UART5_MIS_bit at UART5_MIS.B13;
    sbit  UART_MIS_LME1MIS_UART5_MIS_bit at UART5_MIS.B14;
    sbit  UART_MIS_LME5MIS_UART5_MIS_bit at UART5_MIS.B15;

sfr unsigned long   volatile UART5_ICR            absolute 0x40011044;
    sbit  UART_ICR_RIMIC_UART5_ICR_bit at UART5_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART5_ICR_bit at UART5_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART5_ICR_bit at UART5_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART5_ICR_bit at UART5_ICR.B3;
    sbit  UART_ICR_RXIC_UART5_ICR_bit at UART5_ICR.B4;
    sbit  UART_ICR_TXIC_UART5_ICR_bit at UART5_ICR.B5;
    sbit  UART_ICR_RTIC_UART5_ICR_bit at UART5_ICR.B6;
    sbit  UART_ICR_FEIC_UART5_ICR_bit at UART5_ICR.B7;
    sbit  UART_ICR_PEIC_UART5_ICR_bit at UART5_ICR.B8;
    sbit  UART_ICR_BEIC_UART5_ICR_bit at UART5_ICR.B9;
    sbit  UART_ICR_OEIC_UART5_ICR_bit at UART5_ICR.B10;
    sbit  UART_ICR_9BITIC_UART5_ICR_bit at UART5_ICR.B12;
    sbit  UART_ICR_LMSBIC_UART5_ICR_bit at UART5_ICR.B13;
    sbit  UART_ICR_LME1IC_UART5_ICR_bit at UART5_ICR.B14;
    sbit  UART_ICR_LME5IC_UART5_ICR_bit at UART5_ICR.B15;

sfr unsigned long   volatile UART5_DMACTL         absolute 0x40011048;
    sbit  UART_DMACTL_RXDMAE_UART5_DMACTL_bit at UART5_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART5_DMACTL_bit at UART5_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART5_DMACTL_bit at UART5_DMACTL.B2;

sfr unsigned long   volatile UART5_LCTL           absolute 0x40011090;
    sbit  UART_LCTL_MASTER_UART5_LCTL_bit at UART5_LCTL.B0;
    sbit  UART_LCTL_BLEN4_UART5_LCTL_bit at UART5_LCTL.B4;
    sbit  UART_LCTL_BLEN5_UART5_LCTL_bit at UART5_LCTL.B5;

sfr unsigned long   volatile UART5_LSS            absolute 0x40011094;
    sbit  UART_LSS_TSS0_UART5_LSS_bit at UART5_LSS.B0;
    sbit  UART_LSS_TSS1_UART5_LSS_bit at UART5_LSS.B1;
    sbit  UART_LSS_TSS2_UART5_LSS_bit at UART5_LSS.B2;
    sbit  UART_LSS_TSS3_UART5_LSS_bit at UART5_LSS.B3;
    sbit  UART_LSS_TSS4_UART5_LSS_bit at UART5_LSS.B4;
    sbit  UART_LSS_TSS5_UART5_LSS_bit at UART5_LSS.B5;
    sbit  UART_LSS_TSS6_UART5_LSS_bit at UART5_LSS.B6;
    sbit  UART_LSS_TSS7_UART5_LSS_bit at UART5_LSS.B7;
    sbit  UART_LSS_TSS8_UART5_LSS_bit at UART5_LSS.B8;
    sbit  UART_LSS_TSS9_UART5_LSS_bit at UART5_LSS.B9;
    sbit  UART_LSS_TSS10_UART5_LSS_bit at UART5_LSS.B10;
    sbit  UART_LSS_TSS11_UART5_LSS_bit at UART5_LSS.B11;
    sbit  UART_LSS_TSS12_UART5_LSS_bit at UART5_LSS.B12;
    sbit  UART_LSS_TSS13_UART5_LSS_bit at UART5_LSS.B13;
    sbit  UART_LSS_TSS14_UART5_LSS_bit at UART5_LSS.B14;
    sbit  UART_LSS_TSS15_UART5_LSS_bit at UART5_LSS.B15;

sfr unsigned long   volatile UART5_LTIM           absolute 0x40011098;
    sbit  UART_LTIM_TIMER0_UART5_LTIM_bit at UART5_LTIM.B0;
    sbit  UART_LTIM_TIMER1_UART5_LTIM_bit at UART5_LTIM.B1;
    sbit  UART_LTIM_TIMER2_UART5_LTIM_bit at UART5_LTIM.B2;
    sbit  UART_LTIM_TIMER3_UART5_LTIM_bit at UART5_LTIM.B3;
    sbit  UART_LTIM_TIMER4_UART5_LTIM_bit at UART5_LTIM.B4;
    sbit  UART_LTIM_TIMER5_UART5_LTIM_bit at UART5_LTIM.B5;
    sbit  UART_LTIM_TIMER6_UART5_LTIM_bit at UART5_LTIM.B6;
    sbit  UART_LTIM_TIMER7_UART5_LTIM_bit at UART5_LTIM.B7;
    sbit  UART_LTIM_TIMER8_UART5_LTIM_bit at UART5_LTIM.B8;
    sbit  UART_LTIM_TIMER9_UART5_LTIM_bit at UART5_LTIM.B9;
    sbit  UART_LTIM_TIMER10_UART5_LTIM_bit at UART5_LTIM.B10;
    sbit  UART_LTIM_TIMER11_UART5_LTIM_bit at UART5_LTIM.B11;
    sbit  UART_LTIM_TIMER12_UART5_LTIM_bit at UART5_LTIM.B12;
    sbit  UART_LTIM_TIMER13_UART5_LTIM_bit at UART5_LTIM.B13;
    sbit  UART_LTIM_TIMER14_UART5_LTIM_bit at UART5_LTIM.B14;
    sbit  UART_LTIM_TIMER15_UART5_LTIM_bit at UART5_LTIM.B15;

sfr unsigned long   volatile UART5__9BITADDR      absolute 0x400110A4;
    sbit  UART_9BITADDR_ADDR0_UART5__9BITADDR_bit at UART5__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART5__9BITADDR_bit at UART5__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART5__9BITADDR_bit at UART5__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART5__9BITADDR_bit at UART5__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART5__9BITADDR_bit at UART5__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART5__9BITADDR_bit at UART5__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART5__9BITADDR_bit at UART5__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART5__9BITADDR_bit at UART5__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART5__9BITADDR_bit at UART5__9BITADDR.B15;

sfr unsigned long   volatile UART5__9BITAMASK     absolute 0x400110A8;
    sbit  UART_9BITAMASK_MASK0_UART5__9BITAMASK_bit at UART5__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART5__9BITAMASK_bit at UART5__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART5__9BITAMASK_bit at UART5__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART5__9BITAMASK_bit at UART5__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART5__9BITAMASK_bit at UART5__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART5__9BITAMASK_bit at UART5__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART5__9BITAMASK_bit at UART5__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART5__9BITAMASK_bit at UART5__9BITAMASK.B7;

sfr unsigned long   volatile UART5_PP             absolute 0x40011FC0;
    sbit  UART_PP_SC_UART5_PP_bit at UART5_PP.B0;
    sbit  UART_PP_NB_UART5_PP_bit at UART5_PP.B1;

sfr unsigned long   volatile UART5_CC             absolute 0x40011FC8;
    sbit  UART_CC_CS0_UART5_CC_bit at UART5_CC.B0;
    sbit  UART_CC_CS1_UART5_CC_bit at UART5_CC.B1;
    sbit  UART_CC_CS2_UART5_CC_bit at UART5_CC.B2;
    sbit  UART_CC_CS3_UART5_CC_bit at UART5_CC.B3;

sfr unsigned long   volatile UART6_DR             absolute 0x40012000;
    sbit  UART_DR_DATA0_UART6_DR_bit at UART6_DR.B0;
    sbit  UART_DR_DATA1_UART6_DR_bit at UART6_DR.B1;
    sbit  UART_DR_DATA2_UART6_DR_bit at UART6_DR.B2;
    sbit  UART_DR_DATA3_UART6_DR_bit at UART6_DR.B3;
    sbit  UART_DR_DATA4_UART6_DR_bit at UART6_DR.B4;
    sbit  UART_DR_DATA5_UART6_DR_bit at UART6_DR.B5;
    sbit  UART_DR_DATA6_UART6_DR_bit at UART6_DR.B6;
    sbit  UART_DR_DATA7_UART6_DR_bit at UART6_DR.B7;
    sbit  UART_DR_FE_UART6_DR_bit at UART6_DR.B8;
    sbit  UART_DR_PE_UART6_DR_bit at UART6_DR.B9;
    sbit  UART_DR_BE_UART6_DR_bit at UART6_DR.B10;
    sbit  UART_DR_OE_UART6_DR_bit at UART6_DR.B11;

sfr unsigned long   volatile UART6_RSR            absolute 0x40012004;
    sbit  UART_RSR_FE_UART6_RSR_bit at UART6_RSR.B0;
    sbit  UART_RSR_PE_UART6_RSR_bit at UART6_RSR.B1;
    sbit  UART_RSR_BE_UART6_RSR_bit at UART6_RSR.B2;
    sbit  UART_RSR_OE_UART6_RSR_bit at UART6_RSR.B3;

sfr unsigned long   volatile UART6_ECR            absolute 0x40012004;
    sbit  UART_ECR_DATA0_UART6_ECR_bit at UART6_ECR.B0;
    sbit  UART_ECR_DATA1_UART6_ECR_bit at UART6_ECR.B1;
    sbit  UART_ECR_DATA2_UART6_ECR_bit at UART6_ECR.B2;
    sbit  UART_ECR_DATA3_UART6_ECR_bit at UART6_ECR.B3;
    sbit  UART_ECR_DATA4_UART6_ECR_bit at UART6_ECR.B4;
    sbit  UART_ECR_DATA5_UART6_ECR_bit at UART6_ECR.B5;
    sbit  UART_ECR_DATA6_UART6_ECR_bit at UART6_ECR.B6;
    sbit  UART_ECR_DATA7_UART6_ECR_bit at UART6_ECR.B7;

sfr unsigned long   volatile UART6_FR             absolute 0x40012018;
    sbit  UART_FR_CTS_UART6_FR_bit at UART6_FR.B0;
    sbit  UART_FR_DSR_UART6_FR_bit at UART6_FR.B1;
    sbit  UART_FR_DCD_UART6_FR_bit at UART6_FR.B2;
    sbit  UART_FR_BUSY_UART6_FR_bit at UART6_FR.B3;
    sbit  UART_FR_RXFE_UART6_FR_bit at UART6_FR.B4;
    sbit  UART_FR_TXFF_UART6_FR_bit at UART6_FR.B5;
    sbit  UART_FR_RXFF_UART6_FR_bit at UART6_FR.B6;
    sbit  UART_FR_TXFE_UART6_FR_bit at UART6_FR.B7;
    sbit  UART_FR_RI_UART6_FR_bit at UART6_FR.B8;

sfr unsigned long   volatile UART6_ILPR           absolute 0x40012020;
    sbit  UART_ILPR_ILPDVSR0_UART6_ILPR_bit at UART6_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART6_ILPR_bit at UART6_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART6_ILPR_bit at UART6_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART6_ILPR_bit at UART6_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART6_ILPR_bit at UART6_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART6_ILPR_bit at UART6_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART6_ILPR_bit at UART6_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART6_ILPR_bit at UART6_ILPR.B7;

sfr unsigned long   volatile UART6_IBRD           absolute 0x40012024;
    sbit  UART_IBRD_DIVINT0_UART6_IBRD_bit at UART6_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART6_IBRD_bit at UART6_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART6_IBRD_bit at UART6_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART6_IBRD_bit at UART6_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART6_IBRD_bit at UART6_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART6_IBRD_bit at UART6_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART6_IBRD_bit at UART6_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART6_IBRD_bit at UART6_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART6_IBRD_bit at UART6_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART6_IBRD_bit at UART6_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART6_IBRD_bit at UART6_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART6_IBRD_bit at UART6_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART6_IBRD_bit at UART6_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART6_IBRD_bit at UART6_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART6_IBRD_bit at UART6_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART6_IBRD_bit at UART6_IBRD.B15;

sfr unsigned long   volatile UART6_FBRD           absolute 0x40012028;
    sbit  UART_FBRD_DIVFRAC0_UART6_FBRD_bit at UART6_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART6_FBRD_bit at UART6_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART6_FBRD_bit at UART6_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART6_FBRD_bit at UART6_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART6_FBRD_bit at UART6_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART6_FBRD_bit at UART6_FBRD.B5;

sfr unsigned long   volatile UART6_LCRH           absolute 0x4001202C;
    sbit  UART_LCRH_BRK_UART6_LCRH_bit at UART6_LCRH.B0;
    sbit  UART_LCRH_PEN_UART6_LCRH_bit at UART6_LCRH.B1;
    sbit  UART_LCRH_EPS_UART6_LCRH_bit at UART6_LCRH.B2;
    sbit  UART_LCRH_STP2_UART6_LCRH_bit at UART6_LCRH.B3;
    sbit  UART_LCRH_FEN_UART6_LCRH_bit at UART6_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART6_LCRH_bit at UART6_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART6_LCRH_bit at UART6_LCRH.B6;
    sbit  UART_LCRH_SPS_UART6_LCRH_bit at UART6_LCRH.B7;

sfr unsigned long   volatile UART6_CTL            absolute 0x40012030;
    sbit  UART_CTL_UARTEN_UART6_CTL_bit at UART6_CTL.B0;
    sbit  UART_CTL_SIREN_UART6_CTL_bit at UART6_CTL.B1;
    sbit  UART_CTL_SIRLP_UART6_CTL_bit at UART6_CTL.B2;
    sbit  UART_CTL_SMART_UART6_CTL_bit at UART6_CTL.B3;
    sbit  UART_CTL_EOT_UART6_CTL_bit at UART6_CTL.B4;
    sbit  UART_CTL_HSE_UART6_CTL_bit at UART6_CTL.B5;
    sbit  UART_CTL_LIN_UART6_CTL_bit at UART6_CTL.B6;
    sbit  UART_CTL_LBE_UART6_CTL_bit at UART6_CTL.B7;
    sbit  UART_CTL_TXE_UART6_CTL_bit at UART6_CTL.B8;
    sbit  UART_CTL_RXE_UART6_CTL_bit at UART6_CTL.B9;
    sbit  UART_CTL_DTR_UART6_CTL_bit at UART6_CTL.B10;
    sbit  UART_CTL_RTS_UART6_CTL_bit at UART6_CTL.B11;
    sbit  UART_CTL_RTSEN_UART6_CTL_bit at UART6_CTL.B14;
    sbit  UART_CTL_CTSEN_UART6_CTL_bit at UART6_CTL.B15;

sfr unsigned long   volatile UART6_IFLS           absolute 0x40012034;
    sbit  UART_IFLS_TX0_UART6_IFLS_bit at UART6_IFLS.B0;
    sbit  UART_IFLS_TX1_UART6_IFLS_bit at UART6_IFLS.B1;
    sbit  UART_IFLS_TX2_UART6_IFLS_bit at UART6_IFLS.B2;
    sbit  UART_IFLS_RX3_UART6_IFLS_bit at UART6_IFLS.B3;
    sbit  UART_IFLS_RX4_UART6_IFLS_bit at UART6_IFLS.B4;
    sbit  UART_IFLS_RX5_UART6_IFLS_bit at UART6_IFLS.B5;

sfr unsigned long   volatile UART6_IM             absolute 0x40012038;
    sbit  UART_IM_RIMIM_UART6_IM_bit at UART6_IM.B0;
    sbit  UART_IM_CTSMIM_UART6_IM_bit at UART6_IM.B1;
    sbit  UART_IM_DCDMIM_UART6_IM_bit at UART6_IM.B2;
    sbit  UART_IM_DSRMIM_UART6_IM_bit at UART6_IM.B3;
    sbit  UART_IM_RXIM_UART6_IM_bit at UART6_IM.B4;
    sbit  UART_IM_TXIM_UART6_IM_bit at UART6_IM.B5;
    sbit  UART_IM_RTIM_UART6_IM_bit at UART6_IM.B6;
    sbit  UART_IM_FEIM_UART6_IM_bit at UART6_IM.B7;
    sbit  UART_IM_PEIM_UART6_IM_bit at UART6_IM.B8;
    sbit  UART_IM_BEIM_UART6_IM_bit at UART6_IM.B9;
    sbit  UART_IM_OEIM_UART6_IM_bit at UART6_IM.B10;
    sbit  UART_IM_9BITIM_UART6_IM_bit at UART6_IM.B12;
    sbit  UART_IM_LMSBIM_UART6_IM_bit at UART6_IM.B13;
    sbit  UART_IM_LME1IM_UART6_IM_bit at UART6_IM.B14;
    sbit  UART_IM_LME5IM_UART6_IM_bit at UART6_IM.B15;

sfr unsigned long   volatile UART6_RIS            absolute 0x4001203C;
    sbit  UART_RIS_RIRIS_UART6_RIS_bit at UART6_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART6_RIS_bit at UART6_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART6_RIS_bit at UART6_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART6_RIS_bit at UART6_RIS.B3;
    sbit  UART_RIS_RXRIS_UART6_RIS_bit at UART6_RIS.B4;
    sbit  UART_RIS_TXRIS_UART6_RIS_bit at UART6_RIS.B5;
    sbit  UART_RIS_RTRIS_UART6_RIS_bit at UART6_RIS.B6;
    sbit  UART_RIS_FERIS_UART6_RIS_bit at UART6_RIS.B7;
    sbit  UART_RIS_PERIS_UART6_RIS_bit at UART6_RIS.B8;
    sbit  UART_RIS_BERIS_UART6_RIS_bit at UART6_RIS.B9;
    sbit  UART_RIS_OERIS_UART6_RIS_bit at UART6_RIS.B10;
    sbit  UART_RIS_9BITRIS_UART6_RIS_bit at UART6_RIS.B12;
    sbit  UART_RIS_LMSBRIS_UART6_RIS_bit at UART6_RIS.B13;
    sbit  UART_RIS_LME1RIS_UART6_RIS_bit at UART6_RIS.B14;
    sbit  UART_RIS_LME5RIS_UART6_RIS_bit at UART6_RIS.B15;

sfr unsigned long   volatile UART6_MIS            absolute 0x40012040;
    sbit  UART_MIS_RIMIS_UART6_MIS_bit at UART6_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART6_MIS_bit at UART6_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART6_MIS_bit at UART6_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART6_MIS_bit at UART6_MIS.B3;
    sbit  UART_MIS_RXMIS_UART6_MIS_bit at UART6_MIS.B4;
    sbit  UART_MIS_TXMIS_UART6_MIS_bit at UART6_MIS.B5;
    sbit  UART_MIS_RTMIS_UART6_MIS_bit at UART6_MIS.B6;
    sbit  UART_MIS_FEMIS_UART6_MIS_bit at UART6_MIS.B7;
    sbit  UART_MIS_PEMIS_UART6_MIS_bit at UART6_MIS.B8;
    sbit  UART_MIS_BEMIS_UART6_MIS_bit at UART6_MIS.B9;
    sbit  UART_MIS_OEMIS_UART6_MIS_bit at UART6_MIS.B10;
    sbit  UART_MIS_9BITMIS_UART6_MIS_bit at UART6_MIS.B12;
    sbit  UART_MIS_LMSBMIS_UART6_MIS_bit at UART6_MIS.B13;
    sbit  UART_MIS_LME1MIS_UART6_MIS_bit at UART6_MIS.B14;
    sbit  UART_MIS_LME5MIS_UART6_MIS_bit at UART6_MIS.B15;

sfr unsigned long   volatile UART6_ICR            absolute 0x40012044;
    sbit  UART_ICR_RIMIC_UART6_ICR_bit at UART6_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART6_ICR_bit at UART6_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART6_ICR_bit at UART6_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART6_ICR_bit at UART6_ICR.B3;
    sbit  UART_ICR_RXIC_UART6_ICR_bit at UART6_ICR.B4;
    sbit  UART_ICR_TXIC_UART6_ICR_bit at UART6_ICR.B5;
    sbit  UART_ICR_RTIC_UART6_ICR_bit at UART6_ICR.B6;
    sbit  UART_ICR_FEIC_UART6_ICR_bit at UART6_ICR.B7;
    sbit  UART_ICR_PEIC_UART6_ICR_bit at UART6_ICR.B8;
    sbit  UART_ICR_BEIC_UART6_ICR_bit at UART6_ICR.B9;
    sbit  UART_ICR_OEIC_UART6_ICR_bit at UART6_ICR.B10;
    sbit  UART_ICR_9BITIC_UART6_ICR_bit at UART6_ICR.B12;
    sbit  UART_ICR_LMSBIC_UART6_ICR_bit at UART6_ICR.B13;
    sbit  UART_ICR_LME1IC_UART6_ICR_bit at UART6_ICR.B14;
    sbit  UART_ICR_LME5IC_UART6_ICR_bit at UART6_ICR.B15;

sfr unsigned long   volatile UART6_DMACTL         absolute 0x40012048;
    sbit  UART_DMACTL_RXDMAE_UART6_DMACTL_bit at UART6_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART6_DMACTL_bit at UART6_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART6_DMACTL_bit at UART6_DMACTL.B2;

sfr unsigned long   volatile UART6_LCTL           absolute 0x40012090;
    sbit  UART_LCTL_MASTER_UART6_LCTL_bit at UART6_LCTL.B0;
    sbit  UART_LCTL_BLEN4_UART6_LCTL_bit at UART6_LCTL.B4;
    sbit  UART_LCTL_BLEN5_UART6_LCTL_bit at UART6_LCTL.B5;

sfr unsigned long   volatile UART6_LSS            absolute 0x40012094;
    sbit  UART_LSS_TSS0_UART6_LSS_bit at UART6_LSS.B0;
    sbit  UART_LSS_TSS1_UART6_LSS_bit at UART6_LSS.B1;
    sbit  UART_LSS_TSS2_UART6_LSS_bit at UART6_LSS.B2;
    sbit  UART_LSS_TSS3_UART6_LSS_bit at UART6_LSS.B3;
    sbit  UART_LSS_TSS4_UART6_LSS_bit at UART6_LSS.B4;
    sbit  UART_LSS_TSS5_UART6_LSS_bit at UART6_LSS.B5;
    sbit  UART_LSS_TSS6_UART6_LSS_bit at UART6_LSS.B6;
    sbit  UART_LSS_TSS7_UART6_LSS_bit at UART6_LSS.B7;
    sbit  UART_LSS_TSS8_UART6_LSS_bit at UART6_LSS.B8;
    sbit  UART_LSS_TSS9_UART6_LSS_bit at UART6_LSS.B9;
    sbit  UART_LSS_TSS10_UART6_LSS_bit at UART6_LSS.B10;
    sbit  UART_LSS_TSS11_UART6_LSS_bit at UART6_LSS.B11;
    sbit  UART_LSS_TSS12_UART6_LSS_bit at UART6_LSS.B12;
    sbit  UART_LSS_TSS13_UART6_LSS_bit at UART6_LSS.B13;
    sbit  UART_LSS_TSS14_UART6_LSS_bit at UART6_LSS.B14;
    sbit  UART_LSS_TSS15_UART6_LSS_bit at UART6_LSS.B15;

sfr unsigned long   volatile UART6_LTIM           absolute 0x40012098;
    sbit  UART_LTIM_TIMER0_UART6_LTIM_bit at UART6_LTIM.B0;
    sbit  UART_LTIM_TIMER1_UART6_LTIM_bit at UART6_LTIM.B1;
    sbit  UART_LTIM_TIMER2_UART6_LTIM_bit at UART6_LTIM.B2;
    sbit  UART_LTIM_TIMER3_UART6_LTIM_bit at UART6_LTIM.B3;
    sbit  UART_LTIM_TIMER4_UART6_LTIM_bit at UART6_LTIM.B4;
    sbit  UART_LTIM_TIMER5_UART6_LTIM_bit at UART6_LTIM.B5;
    sbit  UART_LTIM_TIMER6_UART6_LTIM_bit at UART6_LTIM.B6;
    sbit  UART_LTIM_TIMER7_UART6_LTIM_bit at UART6_LTIM.B7;
    sbit  UART_LTIM_TIMER8_UART6_LTIM_bit at UART6_LTIM.B8;
    sbit  UART_LTIM_TIMER9_UART6_LTIM_bit at UART6_LTIM.B9;
    sbit  UART_LTIM_TIMER10_UART6_LTIM_bit at UART6_LTIM.B10;
    sbit  UART_LTIM_TIMER11_UART6_LTIM_bit at UART6_LTIM.B11;
    sbit  UART_LTIM_TIMER12_UART6_LTIM_bit at UART6_LTIM.B12;
    sbit  UART_LTIM_TIMER13_UART6_LTIM_bit at UART6_LTIM.B13;
    sbit  UART_LTIM_TIMER14_UART6_LTIM_bit at UART6_LTIM.B14;
    sbit  UART_LTIM_TIMER15_UART6_LTIM_bit at UART6_LTIM.B15;

sfr unsigned long   volatile UART6__9BITADDR      absolute 0x400120A4;
    sbit  UART_9BITADDR_ADDR0_UART6__9BITADDR_bit at UART6__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART6__9BITADDR_bit at UART6__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART6__9BITADDR_bit at UART6__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART6__9BITADDR_bit at UART6__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART6__9BITADDR_bit at UART6__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART6__9BITADDR_bit at UART6__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART6__9BITADDR_bit at UART6__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART6__9BITADDR_bit at UART6__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART6__9BITADDR_bit at UART6__9BITADDR.B15;

sfr unsigned long   volatile UART6__9BITAMASK     absolute 0x400120A8;
    sbit  UART_9BITAMASK_MASK0_UART6__9BITAMASK_bit at UART6__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART6__9BITAMASK_bit at UART6__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART6__9BITAMASK_bit at UART6__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART6__9BITAMASK_bit at UART6__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART6__9BITAMASK_bit at UART6__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART6__9BITAMASK_bit at UART6__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART6__9BITAMASK_bit at UART6__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART6__9BITAMASK_bit at UART6__9BITAMASK.B7;

sfr unsigned long   volatile UART6_PP             absolute 0x40012FC0;
    sbit  UART_PP_SC_UART6_PP_bit at UART6_PP.B0;
    sbit  UART_PP_NB_UART6_PP_bit at UART6_PP.B1;

sfr unsigned long   volatile UART6_CC             absolute 0x40012FC8;
    sbit  UART_CC_CS0_UART6_CC_bit at UART6_CC.B0;
    sbit  UART_CC_CS1_UART6_CC_bit at UART6_CC.B1;
    sbit  UART_CC_CS2_UART6_CC_bit at UART6_CC.B2;
    sbit  UART_CC_CS3_UART6_CC_bit at UART6_CC.B3;

sfr unsigned long   volatile UART7_DR             absolute 0x40013000;
    sbit  UART_DR_DATA0_UART7_DR_bit at UART7_DR.B0;
    sbit  UART_DR_DATA1_UART7_DR_bit at UART7_DR.B1;
    sbit  UART_DR_DATA2_UART7_DR_bit at UART7_DR.B2;
    sbit  UART_DR_DATA3_UART7_DR_bit at UART7_DR.B3;
    sbit  UART_DR_DATA4_UART7_DR_bit at UART7_DR.B4;
    sbit  UART_DR_DATA5_UART7_DR_bit at UART7_DR.B5;
    sbit  UART_DR_DATA6_UART7_DR_bit at UART7_DR.B6;
    sbit  UART_DR_DATA7_UART7_DR_bit at UART7_DR.B7;
    sbit  UART_DR_FE_UART7_DR_bit at UART7_DR.B8;
    sbit  UART_DR_PE_UART7_DR_bit at UART7_DR.B9;
    sbit  UART_DR_BE_UART7_DR_bit at UART7_DR.B10;
    sbit  UART_DR_OE_UART7_DR_bit at UART7_DR.B11;

sfr unsigned long   volatile UART7_RSR            absolute 0x40013004;
    sbit  UART_RSR_FE_UART7_RSR_bit at UART7_RSR.B0;
    sbit  UART_RSR_PE_UART7_RSR_bit at UART7_RSR.B1;
    sbit  UART_RSR_BE_UART7_RSR_bit at UART7_RSR.B2;
    sbit  UART_RSR_OE_UART7_RSR_bit at UART7_RSR.B3;

sfr unsigned long   volatile UART7_ECR            absolute 0x40013004;
    sbit  UART_ECR_DATA0_UART7_ECR_bit at UART7_ECR.B0;
    sbit  UART_ECR_DATA1_UART7_ECR_bit at UART7_ECR.B1;
    sbit  UART_ECR_DATA2_UART7_ECR_bit at UART7_ECR.B2;
    sbit  UART_ECR_DATA3_UART7_ECR_bit at UART7_ECR.B3;
    sbit  UART_ECR_DATA4_UART7_ECR_bit at UART7_ECR.B4;
    sbit  UART_ECR_DATA5_UART7_ECR_bit at UART7_ECR.B5;
    sbit  UART_ECR_DATA6_UART7_ECR_bit at UART7_ECR.B6;
    sbit  UART_ECR_DATA7_UART7_ECR_bit at UART7_ECR.B7;

sfr unsigned long   volatile UART7_FR             absolute 0x40013018;
    sbit  UART_FR_CTS_UART7_FR_bit at UART7_FR.B0;
    sbit  UART_FR_DSR_UART7_FR_bit at UART7_FR.B1;
    sbit  UART_FR_DCD_UART7_FR_bit at UART7_FR.B2;
    sbit  UART_FR_BUSY_UART7_FR_bit at UART7_FR.B3;
    sbit  UART_FR_RXFE_UART7_FR_bit at UART7_FR.B4;
    sbit  UART_FR_TXFF_UART7_FR_bit at UART7_FR.B5;
    sbit  UART_FR_RXFF_UART7_FR_bit at UART7_FR.B6;
    sbit  UART_FR_TXFE_UART7_FR_bit at UART7_FR.B7;
    sbit  UART_FR_RI_UART7_FR_bit at UART7_FR.B8;

sfr unsigned long   volatile UART7_ILPR           absolute 0x40013020;
    sbit  UART_ILPR_ILPDVSR0_UART7_ILPR_bit at UART7_ILPR.B0;
    sbit  UART_ILPR_ILPDVSR1_UART7_ILPR_bit at UART7_ILPR.B1;
    sbit  UART_ILPR_ILPDVSR2_UART7_ILPR_bit at UART7_ILPR.B2;
    sbit  UART_ILPR_ILPDVSR3_UART7_ILPR_bit at UART7_ILPR.B3;
    sbit  UART_ILPR_ILPDVSR4_UART7_ILPR_bit at UART7_ILPR.B4;
    sbit  UART_ILPR_ILPDVSR5_UART7_ILPR_bit at UART7_ILPR.B5;
    sbit  UART_ILPR_ILPDVSR6_UART7_ILPR_bit at UART7_ILPR.B6;
    sbit  UART_ILPR_ILPDVSR7_UART7_ILPR_bit at UART7_ILPR.B7;

sfr unsigned long   volatile UART7_IBRD           absolute 0x40013024;
    sbit  UART_IBRD_DIVINT0_UART7_IBRD_bit at UART7_IBRD.B0;
    sbit  UART_IBRD_DIVINT1_UART7_IBRD_bit at UART7_IBRD.B1;
    sbit  UART_IBRD_DIVINT2_UART7_IBRD_bit at UART7_IBRD.B2;
    sbit  UART_IBRD_DIVINT3_UART7_IBRD_bit at UART7_IBRD.B3;
    sbit  UART_IBRD_DIVINT4_UART7_IBRD_bit at UART7_IBRD.B4;
    sbit  UART_IBRD_DIVINT5_UART7_IBRD_bit at UART7_IBRD.B5;
    sbit  UART_IBRD_DIVINT6_UART7_IBRD_bit at UART7_IBRD.B6;
    sbit  UART_IBRD_DIVINT7_UART7_IBRD_bit at UART7_IBRD.B7;
    sbit  UART_IBRD_DIVINT8_UART7_IBRD_bit at UART7_IBRD.B8;
    sbit  UART_IBRD_DIVINT9_UART7_IBRD_bit at UART7_IBRD.B9;
    sbit  UART_IBRD_DIVINT10_UART7_IBRD_bit at UART7_IBRD.B10;
    sbit  UART_IBRD_DIVINT11_UART7_IBRD_bit at UART7_IBRD.B11;
    sbit  UART_IBRD_DIVINT12_UART7_IBRD_bit at UART7_IBRD.B12;
    sbit  UART_IBRD_DIVINT13_UART7_IBRD_bit at UART7_IBRD.B13;
    sbit  UART_IBRD_DIVINT14_UART7_IBRD_bit at UART7_IBRD.B14;
    sbit  UART_IBRD_DIVINT15_UART7_IBRD_bit at UART7_IBRD.B15;

sfr unsigned long   volatile UART7_FBRD           absolute 0x40013028;
    sbit  UART_FBRD_DIVFRAC0_UART7_FBRD_bit at UART7_FBRD.B0;
    sbit  UART_FBRD_DIVFRAC1_UART7_FBRD_bit at UART7_FBRD.B1;
    sbit  UART_FBRD_DIVFRAC2_UART7_FBRD_bit at UART7_FBRD.B2;
    sbit  UART_FBRD_DIVFRAC3_UART7_FBRD_bit at UART7_FBRD.B3;
    sbit  UART_FBRD_DIVFRAC4_UART7_FBRD_bit at UART7_FBRD.B4;
    sbit  UART_FBRD_DIVFRAC5_UART7_FBRD_bit at UART7_FBRD.B5;

sfr unsigned long   volatile UART7_LCRH           absolute 0x4001302C;
    sbit  UART_LCRH_BRK_UART7_LCRH_bit at UART7_LCRH.B0;
    sbit  UART_LCRH_PEN_UART7_LCRH_bit at UART7_LCRH.B1;
    sbit  UART_LCRH_EPS_UART7_LCRH_bit at UART7_LCRH.B2;
    sbit  UART_LCRH_STP2_UART7_LCRH_bit at UART7_LCRH.B3;
    sbit  UART_LCRH_FEN_UART7_LCRH_bit at UART7_LCRH.B4;
    sbit  UART_LCRH_WLEN5_UART7_LCRH_bit at UART7_LCRH.B5;
    sbit  UART_LCRH_WLEN6_UART7_LCRH_bit at UART7_LCRH.B6;
    sbit  UART_LCRH_SPS_UART7_LCRH_bit at UART7_LCRH.B7;

sfr unsigned long   volatile UART7_CTL            absolute 0x40013030;
    sbit  UART_CTL_UARTEN_UART7_CTL_bit at UART7_CTL.B0;
    sbit  UART_CTL_SIREN_UART7_CTL_bit at UART7_CTL.B1;
    sbit  UART_CTL_SIRLP_UART7_CTL_bit at UART7_CTL.B2;
    sbit  UART_CTL_SMART_UART7_CTL_bit at UART7_CTL.B3;
    sbit  UART_CTL_EOT_UART7_CTL_bit at UART7_CTL.B4;
    sbit  UART_CTL_HSE_UART7_CTL_bit at UART7_CTL.B5;
    sbit  UART_CTL_LIN_UART7_CTL_bit at UART7_CTL.B6;
    sbit  UART_CTL_LBE_UART7_CTL_bit at UART7_CTL.B7;
    sbit  UART_CTL_TXE_UART7_CTL_bit at UART7_CTL.B8;
    sbit  UART_CTL_RXE_UART7_CTL_bit at UART7_CTL.B9;
    sbit  UART_CTL_DTR_UART7_CTL_bit at UART7_CTL.B10;
    sbit  UART_CTL_RTS_UART7_CTL_bit at UART7_CTL.B11;
    sbit  UART_CTL_RTSEN_UART7_CTL_bit at UART7_CTL.B14;
    sbit  UART_CTL_CTSEN_UART7_CTL_bit at UART7_CTL.B15;

sfr unsigned long   volatile UART7_IFLS           absolute 0x40013034;
    sbit  UART_IFLS_TX0_UART7_IFLS_bit at UART7_IFLS.B0;
    sbit  UART_IFLS_TX1_UART7_IFLS_bit at UART7_IFLS.B1;
    sbit  UART_IFLS_TX2_UART7_IFLS_bit at UART7_IFLS.B2;
    sbit  UART_IFLS_RX3_UART7_IFLS_bit at UART7_IFLS.B3;
    sbit  UART_IFLS_RX4_UART7_IFLS_bit at UART7_IFLS.B4;
    sbit  UART_IFLS_RX5_UART7_IFLS_bit at UART7_IFLS.B5;

sfr unsigned long   volatile UART7_IM             absolute 0x40013038;
    sbit  UART_IM_RIMIM_UART7_IM_bit at UART7_IM.B0;
    sbit  UART_IM_CTSMIM_UART7_IM_bit at UART7_IM.B1;
    sbit  UART_IM_DCDMIM_UART7_IM_bit at UART7_IM.B2;
    sbit  UART_IM_DSRMIM_UART7_IM_bit at UART7_IM.B3;
    sbit  UART_IM_RXIM_UART7_IM_bit at UART7_IM.B4;
    sbit  UART_IM_TXIM_UART7_IM_bit at UART7_IM.B5;
    sbit  UART_IM_RTIM_UART7_IM_bit at UART7_IM.B6;
    sbit  UART_IM_FEIM_UART7_IM_bit at UART7_IM.B7;
    sbit  UART_IM_PEIM_UART7_IM_bit at UART7_IM.B8;
    sbit  UART_IM_BEIM_UART7_IM_bit at UART7_IM.B9;
    sbit  UART_IM_OEIM_UART7_IM_bit at UART7_IM.B10;
    sbit  UART_IM_9BITIM_UART7_IM_bit at UART7_IM.B12;
    sbit  UART_IM_LMSBIM_UART7_IM_bit at UART7_IM.B13;
    sbit  UART_IM_LME1IM_UART7_IM_bit at UART7_IM.B14;
    sbit  UART_IM_LME5IM_UART7_IM_bit at UART7_IM.B15;

sfr unsigned long   volatile UART7_RIS            absolute 0x4001303C;
    sbit  UART_RIS_RIRIS_UART7_RIS_bit at UART7_RIS.B0;
    sbit  UART_RIS_CTSRIS_UART7_RIS_bit at UART7_RIS.B1;
    sbit  UART_RIS_DCDRIS_UART7_RIS_bit at UART7_RIS.B2;
    sbit  UART_RIS_DSRRIS_UART7_RIS_bit at UART7_RIS.B3;
    sbit  UART_RIS_RXRIS_UART7_RIS_bit at UART7_RIS.B4;
    sbit  UART_RIS_TXRIS_UART7_RIS_bit at UART7_RIS.B5;
    sbit  UART_RIS_RTRIS_UART7_RIS_bit at UART7_RIS.B6;
    sbit  UART_RIS_FERIS_UART7_RIS_bit at UART7_RIS.B7;
    sbit  UART_RIS_PERIS_UART7_RIS_bit at UART7_RIS.B8;
    sbit  UART_RIS_BERIS_UART7_RIS_bit at UART7_RIS.B9;
    sbit  UART_RIS_OERIS_UART7_RIS_bit at UART7_RIS.B10;
    sbit  UART_RIS_9BITRIS_UART7_RIS_bit at UART7_RIS.B12;
    sbit  UART_RIS_LMSBRIS_UART7_RIS_bit at UART7_RIS.B13;
    sbit  UART_RIS_LME1RIS_UART7_RIS_bit at UART7_RIS.B14;
    sbit  UART_RIS_LME5RIS_UART7_RIS_bit at UART7_RIS.B15;

sfr unsigned long   volatile UART7_MIS            absolute 0x40013040;
    sbit  UART_MIS_RIMIS_UART7_MIS_bit at UART7_MIS.B0;
    sbit  UART_MIS_CTSMIS_UART7_MIS_bit at UART7_MIS.B1;
    sbit  UART_MIS_DCDMIS_UART7_MIS_bit at UART7_MIS.B2;
    sbit  UART_MIS_DSRMIS_UART7_MIS_bit at UART7_MIS.B3;
    sbit  UART_MIS_RXMIS_UART7_MIS_bit at UART7_MIS.B4;
    sbit  UART_MIS_TXMIS_UART7_MIS_bit at UART7_MIS.B5;
    sbit  UART_MIS_RTMIS_UART7_MIS_bit at UART7_MIS.B6;
    sbit  UART_MIS_FEMIS_UART7_MIS_bit at UART7_MIS.B7;
    sbit  UART_MIS_PEMIS_UART7_MIS_bit at UART7_MIS.B8;
    sbit  UART_MIS_BEMIS_UART7_MIS_bit at UART7_MIS.B9;
    sbit  UART_MIS_OEMIS_UART7_MIS_bit at UART7_MIS.B10;
    sbit  UART_MIS_9BITMIS_UART7_MIS_bit at UART7_MIS.B12;
    sbit  UART_MIS_LMSBMIS_UART7_MIS_bit at UART7_MIS.B13;
    sbit  UART_MIS_LME1MIS_UART7_MIS_bit at UART7_MIS.B14;
    sbit  UART_MIS_LME5MIS_UART7_MIS_bit at UART7_MIS.B15;

sfr unsigned long   volatile UART7_ICR            absolute 0x40013044;
    sbit  UART_ICR_RIMIC_UART7_ICR_bit at UART7_ICR.B0;
    sbit  UART_ICR_CTSMIC_UART7_ICR_bit at UART7_ICR.B1;
    sbit  UART_ICR_DCDMIC_UART7_ICR_bit at UART7_ICR.B2;
    sbit  UART_ICR_DSRMIC_UART7_ICR_bit at UART7_ICR.B3;
    sbit  UART_ICR_RXIC_UART7_ICR_bit at UART7_ICR.B4;
    sbit  UART_ICR_TXIC_UART7_ICR_bit at UART7_ICR.B5;
    sbit  UART_ICR_RTIC_UART7_ICR_bit at UART7_ICR.B6;
    sbit  UART_ICR_FEIC_UART7_ICR_bit at UART7_ICR.B7;
    sbit  UART_ICR_PEIC_UART7_ICR_bit at UART7_ICR.B8;
    sbit  UART_ICR_BEIC_UART7_ICR_bit at UART7_ICR.B9;
    sbit  UART_ICR_OEIC_UART7_ICR_bit at UART7_ICR.B10;
    sbit  UART_ICR_9BITIC_UART7_ICR_bit at UART7_ICR.B12;
    sbit  UART_ICR_LMSBIC_UART7_ICR_bit at UART7_ICR.B13;
    sbit  UART_ICR_LME1IC_UART7_ICR_bit at UART7_ICR.B14;
    sbit  UART_ICR_LME5IC_UART7_ICR_bit at UART7_ICR.B15;

sfr unsigned long   volatile UART7_DMACTL         absolute 0x40013048;
    sbit  UART_DMACTL_RXDMAE_UART7_DMACTL_bit at UART7_DMACTL.B0;
    sbit  UART_DMACTL_TXDMAE_UART7_DMACTL_bit at UART7_DMACTL.B1;
    sbit  UART_DMACTL_DMAERR_UART7_DMACTL_bit at UART7_DMACTL.B2;

sfr unsigned long   volatile UART7_LCTL           absolute 0x40013090;
    sbit  UART_LCTL_MASTER_UART7_LCTL_bit at UART7_LCTL.B0;
    sbit  UART_LCTL_BLEN4_UART7_LCTL_bit at UART7_LCTL.B4;
    sbit  UART_LCTL_BLEN5_UART7_LCTL_bit at UART7_LCTL.B5;

sfr unsigned long   volatile UART7_LSS            absolute 0x40013094;
    sbit  UART_LSS_TSS0_UART7_LSS_bit at UART7_LSS.B0;
    sbit  UART_LSS_TSS1_UART7_LSS_bit at UART7_LSS.B1;
    sbit  UART_LSS_TSS2_UART7_LSS_bit at UART7_LSS.B2;
    sbit  UART_LSS_TSS3_UART7_LSS_bit at UART7_LSS.B3;
    sbit  UART_LSS_TSS4_UART7_LSS_bit at UART7_LSS.B4;
    sbit  UART_LSS_TSS5_UART7_LSS_bit at UART7_LSS.B5;
    sbit  UART_LSS_TSS6_UART7_LSS_bit at UART7_LSS.B6;
    sbit  UART_LSS_TSS7_UART7_LSS_bit at UART7_LSS.B7;
    sbit  UART_LSS_TSS8_UART7_LSS_bit at UART7_LSS.B8;
    sbit  UART_LSS_TSS9_UART7_LSS_bit at UART7_LSS.B9;
    sbit  UART_LSS_TSS10_UART7_LSS_bit at UART7_LSS.B10;
    sbit  UART_LSS_TSS11_UART7_LSS_bit at UART7_LSS.B11;
    sbit  UART_LSS_TSS12_UART7_LSS_bit at UART7_LSS.B12;
    sbit  UART_LSS_TSS13_UART7_LSS_bit at UART7_LSS.B13;
    sbit  UART_LSS_TSS14_UART7_LSS_bit at UART7_LSS.B14;
    sbit  UART_LSS_TSS15_UART7_LSS_bit at UART7_LSS.B15;

sfr unsigned long   volatile UART7_LTIM           absolute 0x40013098;
    sbit  UART_LTIM_TIMER0_UART7_LTIM_bit at UART7_LTIM.B0;
    sbit  UART_LTIM_TIMER1_UART7_LTIM_bit at UART7_LTIM.B1;
    sbit  UART_LTIM_TIMER2_UART7_LTIM_bit at UART7_LTIM.B2;
    sbit  UART_LTIM_TIMER3_UART7_LTIM_bit at UART7_LTIM.B3;
    sbit  UART_LTIM_TIMER4_UART7_LTIM_bit at UART7_LTIM.B4;
    sbit  UART_LTIM_TIMER5_UART7_LTIM_bit at UART7_LTIM.B5;
    sbit  UART_LTIM_TIMER6_UART7_LTIM_bit at UART7_LTIM.B6;
    sbit  UART_LTIM_TIMER7_UART7_LTIM_bit at UART7_LTIM.B7;
    sbit  UART_LTIM_TIMER8_UART7_LTIM_bit at UART7_LTIM.B8;
    sbit  UART_LTIM_TIMER9_UART7_LTIM_bit at UART7_LTIM.B9;
    sbit  UART_LTIM_TIMER10_UART7_LTIM_bit at UART7_LTIM.B10;
    sbit  UART_LTIM_TIMER11_UART7_LTIM_bit at UART7_LTIM.B11;
    sbit  UART_LTIM_TIMER12_UART7_LTIM_bit at UART7_LTIM.B12;
    sbit  UART_LTIM_TIMER13_UART7_LTIM_bit at UART7_LTIM.B13;
    sbit  UART_LTIM_TIMER14_UART7_LTIM_bit at UART7_LTIM.B14;
    sbit  UART_LTIM_TIMER15_UART7_LTIM_bit at UART7_LTIM.B15;

sfr unsigned long   volatile UART7__9BITADDR      absolute 0x400130A4;
    sbit  UART_9BITADDR_ADDR0_UART7__9BITADDR_bit at UART7__9BITADDR.B0;
    sbit  UART_9BITADDR_ADDR1_UART7__9BITADDR_bit at UART7__9BITADDR.B1;
    sbit  UART_9BITADDR_ADDR2_UART7__9BITADDR_bit at UART7__9BITADDR.B2;
    sbit  UART_9BITADDR_ADDR3_UART7__9BITADDR_bit at UART7__9BITADDR.B3;
    sbit  UART_9BITADDR_ADDR4_UART7__9BITADDR_bit at UART7__9BITADDR.B4;
    sbit  UART_9BITADDR_ADDR5_UART7__9BITADDR_bit at UART7__9BITADDR.B5;
    sbit  UART_9BITADDR_ADDR6_UART7__9BITADDR_bit at UART7__9BITADDR.B6;
    sbit  UART_9BITADDR_ADDR7_UART7__9BITADDR_bit at UART7__9BITADDR.B7;
    sbit  UART_9BITADDR_9BITEN_UART7__9BITADDR_bit at UART7__9BITADDR.B15;

sfr unsigned long   volatile UART7__9BITAMASK     absolute 0x400130A8;
    sbit  UART_9BITAMASK_MASK0_UART7__9BITAMASK_bit at UART7__9BITAMASK.B0;
    sbit  UART_9BITAMASK_MASK1_UART7__9BITAMASK_bit at UART7__9BITAMASK.B1;
    sbit  UART_9BITAMASK_MASK2_UART7__9BITAMASK_bit at UART7__9BITAMASK.B2;
    sbit  UART_9BITAMASK_MASK3_UART7__9BITAMASK_bit at UART7__9BITAMASK.B3;
    sbit  UART_9BITAMASK_MASK4_UART7__9BITAMASK_bit at UART7__9BITAMASK.B4;
    sbit  UART_9BITAMASK_MASK5_UART7__9BITAMASK_bit at UART7__9BITAMASK.B5;
    sbit  UART_9BITAMASK_MASK6_UART7__9BITAMASK_bit at UART7__9BITAMASK.B6;
    sbit  UART_9BITAMASK_MASK7_UART7__9BITAMASK_bit at UART7__9BITAMASK.B7;

sfr unsigned long   volatile UART7_PP             absolute 0x40013FC0;
    sbit  UART_PP_SC_UART7_PP_bit at UART7_PP.B0;
    sbit  UART_PP_NB_UART7_PP_bit at UART7_PP.B1;

sfr unsigned long   volatile UART7_CC             absolute 0x40013FC8;
    sbit  UART_CC_CS0_UART7_CC_bit at UART7_CC.B0;
    sbit  UART_CC_CS1_UART7_CC_bit at UART7_CC.B1;
    sbit  UART_CC_CS2_UART7_CC_bit at UART7_CC.B2;
    sbit  UART_CC_CS3_UART7_CC_bit at UART7_CC.B3;

sfr unsigned long   volatile I2C0_MSA             absolute 0x40020000;
    const register unsigned short int I2C_MSA_RS = 0;
    sbit  I2C_MSA_RS_bit at I2C0_MSA.B0;
    const register unsigned short int I2C_MSA_SA1 = 1;
    sbit  I2C_MSA_SA1_bit at I2C0_MSA.B1;
    const register unsigned short int I2C_MSA_SA2 = 2;
    sbit  I2C_MSA_SA2_bit at I2C0_MSA.B2;
    const register unsigned short int I2C_MSA_SA3 = 3;
    sbit  I2C_MSA_SA3_bit at I2C0_MSA.B3;
    const register unsigned short int I2C_MSA_SA4 = 4;
    sbit  I2C_MSA_SA4_bit at I2C0_MSA.B4;
    const register unsigned short int I2C_MSA_SA5 = 5;
    sbit  I2C_MSA_SA5_bit at I2C0_MSA.B5;
    const register unsigned short int I2C_MSA_SA6 = 6;
    sbit  I2C_MSA_SA6_bit at I2C0_MSA.B6;
    const register unsigned short int I2C_MSA_SA7 = 7;
    sbit  I2C_MSA_SA7_bit at I2C0_MSA.B7;

sfr unsigned long   volatile I2C0_SOAR            absolute 0x40020800;
    const register unsigned short int I2C_SOAR_OAR0 = 0;
    sbit  I2C_SOAR_OAR0_bit at I2C0_SOAR.B0;
    const register unsigned short int I2C_SOAR_OAR1 = 1;
    sbit  I2C_SOAR_OAR1_bit at I2C0_SOAR.B1;
    const register unsigned short int I2C_SOAR_OAR2 = 2;
    sbit  I2C_SOAR_OAR2_bit at I2C0_SOAR.B2;
    const register unsigned short int I2C_SOAR_OAR3 = 3;
    sbit  I2C_SOAR_OAR3_bit at I2C0_SOAR.B3;
    const register unsigned short int I2C_SOAR_OAR4 = 4;
    sbit  I2C_SOAR_OAR4_bit at I2C0_SOAR.B4;
    const register unsigned short int I2C_SOAR_OAR5 = 5;
    sbit  I2C_SOAR_OAR5_bit at I2C0_SOAR.B5;
    const register unsigned short int I2C_SOAR_OAR6 = 6;
    sbit  I2C_SOAR_OAR6_bit at I2C0_SOAR.B6;

sfr unsigned long   volatile I2C0_SCSR            absolute 0x40020804;
    const register unsigned short int I2C_SCSR_RREQ = 0;
    sbit  I2C_SCSR_RREQ_bit at I2C0_SCSR.B0;
    const register unsigned short int I2C_SCSR_FBR = 2;
    sbit  I2C_SCSR_FBR_bit at I2C0_SCSR.B2;
    const register unsigned short int I2C_SCSR_OAR2SEL = 3;
    sbit  I2C_SCSR_OAR2SEL_bit at I2C0_SCSR.B3;

    const register unsigned short int I2C_SCSR_DA = 0;
    sbit  I2C_SCSR_DA_bit at I2C0_SCSR.B0;
    const register unsigned short int I2C_SCSR_TREQ = 1;
    sbit  I2C_SCSR_TREQ_bit at I2C0_SCSR.B1;

sfr unsigned long   volatile I2C0_MCS             absolute 0x40020004;
    const register unsigned short int I2C_MCS_RUN = 0;
    sbit  I2C_MCS_RUN_bit at I2C0_MCS.B0;
    const register unsigned short int I2C_MCS_START = 1;
    sbit  I2C_MCS_START_bit at I2C0_MCS.B1;
    const register unsigned short int I2C_MCS_ADRACK = 2;
    sbit  I2C_MCS_ADRACK_bit at I2C0_MCS.B2;
    const register unsigned short int I2C_MCS_ACK = 3;
    sbit  I2C_MCS_ACK_bit at I2C0_MCS.B3;
    const register unsigned short int I2C_MCS_ARBLST = 4;
    sbit  I2C_MCS_ARBLST_bit at I2C0_MCS.B4;
    const register unsigned short int I2C_MCS_IDLE = 5;
    sbit  I2C_MCS_IDLE_bit at I2C0_MCS.B5;
    const register unsigned short int I2C_MCS_BUSBSY = 6;
    sbit  I2C_MCS_BUSBSY_bit at I2C0_MCS.B6;
    const register unsigned short int I2C_MCS_CLKTO = 7;
    sbit  I2C_MCS_CLKTO_bit at I2C0_MCS.B7;

    const register unsigned short int I2C_MCS_BUSY = 0;
    sbit  I2C_MCS_BUSY_bit at I2C0_MCS.B0;
    const register unsigned short int I2C_MCS_ERROR = 1;
    sbit  I2C_MCS_ERROR_bit at I2C0_MCS.B1;
    const register unsigned short int I2C_MCS_STOP = 2;
    sbit  I2C_MCS_STOP_bit at I2C0_MCS.B2;
    const register unsigned short int I2C_MCS_DATACK = 3;
    sbit  I2C_MCS_DATACK_bit at I2C0_MCS.B3;
    const register unsigned short int I2C_MCS_HS = 4;
    sbit  I2C_MCS_HS_bit at I2C0_MCS.B4;

sfr unsigned long   volatile I2C0_SDR             absolute 0x40020808;
    const register unsigned short int I2C_SDR_DATA0 = 0;
    sbit  I2C_SDR_DATA0_bit at I2C0_SDR.B0;
    const register unsigned short int I2C_SDR_DATA1 = 1;
    sbit  I2C_SDR_DATA1_bit at I2C0_SDR.B1;
    const register unsigned short int I2C_SDR_DATA2 = 2;
    sbit  I2C_SDR_DATA2_bit at I2C0_SDR.B2;
    const register unsigned short int I2C_SDR_DATA3 = 3;
    sbit  I2C_SDR_DATA3_bit at I2C0_SDR.B3;
    const register unsigned short int I2C_SDR_DATA4 = 4;
    sbit  I2C_SDR_DATA4_bit at I2C0_SDR.B4;
    const register unsigned short int I2C_SDR_DATA5 = 5;
    sbit  I2C_SDR_DATA5_bit at I2C0_SDR.B5;
    const register unsigned short int I2C_SDR_DATA6 = 6;
    sbit  I2C_SDR_DATA6_bit at I2C0_SDR.B6;
    const register unsigned short int I2C_SDR_DATA7 = 7;
    sbit  I2C_SDR_DATA7_bit at I2C0_SDR.B7;

sfr unsigned long   volatile I2C0_MDR             absolute 0x40020008;
    const register unsigned short int I2C_MDR_DATA0 = 0;
    sbit  I2C_MDR_DATA0_bit at I2C0_MDR.B0;
    const register unsigned short int I2C_MDR_DATA1 = 1;
    sbit  I2C_MDR_DATA1_bit at I2C0_MDR.B1;
    const register unsigned short int I2C_MDR_DATA2 = 2;
    sbit  I2C_MDR_DATA2_bit at I2C0_MDR.B2;
    const register unsigned short int I2C_MDR_DATA3 = 3;
    sbit  I2C_MDR_DATA3_bit at I2C0_MDR.B3;
    const register unsigned short int I2C_MDR_DATA4 = 4;
    sbit  I2C_MDR_DATA4_bit at I2C0_MDR.B4;
    const register unsigned short int I2C_MDR_DATA5 = 5;
    sbit  I2C_MDR_DATA5_bit at I2C0_MDR.B5;
    const register unsigned short int I2C_MDR_DATA6 = 6;
    sbit  I2C_MDR_DATA6_bit at I2C0_MDR.B6;
    const register unsigned short int I2C_MDR_DATA7 = 7;
    sbit  I2C_MDR_DATA7_bit at I2C0_MDR.B7;

sfr unsigned long   volatile I2C0_MTPR            absolute 0x4002000C;
    const register unsigned short int I2C_MTPR_TPR0 = 0;
    sbit  I2C_MTPR_TPR0_bit at I2C0_MTPR.B0;
    const register unsigned short int I2C_MTPR_TPR1 = 1;
    sbit  I2C_MTPR_TPR1_bit at I2C0_MTPR.B1;
    const register unsigned short int I2C_MTPR_TPR2 = 2;
    sbit  I2C_MTPR_TPR2_bit at I2C0_MTPR.B2;
    const register unsigned short int I2C_MTPR_TPR3 = 3;
    sbit  I2C_MTPR_TPR3_bit at I2C0_MTPR.B3;
    const register unsigned short int I2C_MTPR_TPR4 = 4;
    sbit  I2C_MTPR_TPR4_bit at I2C0_MTPR.B4;
    const register unsigned short int I2C_MTPR_TPR5 = 5;
    sbit  I2C_MTPR_TPR5_bit at I2C0_MTPR.B5;
    const register unsigned short int I2C_MTPR_TPR6 = 6;
    sbit  I2C_MTPR_TPR6_bit at I2C0_MTPR.B6;
    const register unsigned short int I2C_MTPR_HS = 7;
    sbit  I2C_MTPR_HS_bit at I2C0_MTPR.B7;

sfr unsigned long   volatile I2C0_SIMR            absolute 0x4002080C;
    const register unsigned short int I2C_SIMR_DATAIM = 0;
    sbit  I2C_SIMR_DATAIM_bit at I2C0_SIMR.B0;
    const register unsigned short int I2C_SIMR_STARTIM = 1;
    sbit  I2C_SIMR_STARTIM_bit at I2C0_SIMR.B1;
    const register unsigned short int I2C_SIMR_STOPIM = 2;
    sbit  I2C_SIMR_STOPIM_bit at I2C0_SIMR.B2;

sfr unsigned long   volatile I2C0_SRIS            absolute 0x40020810;
    const register unsigned short int I2C_SRIS_DATARIS = 0;
    sbit  I2C_SRIS_DATARIS_bit at I2C0_SRIS.B0;
    const register unsigned short int I2C_SRIS_STARTRIS = 1;
    sbit  I2C_SRIS_STARTRIS_bit at I2C0_SRIS.B1;
    const register unsigned short int I2C_SRIS_STOPRIS = 2;
    sbit  I2C_SRIS_STOPRIS_bit at I2C0_SRIS.B2;

sfr unsigned long   volatile I2C0_MIMR            absolute 0x40020010;
    const register unsigned short int I2C_MIMR_IM = 0;
    sbit  I2C_MIMR_IM_bit at I2C0_MIMR.B0;
    const register unsigned short int I2C_MIMR_CLKIM = 1;
    sbit  I2C_MIMR_CLKIM_bit at I2C0_MIMR.B1;

sfr unsigned long   volatile I2C0_MRIS            absolute 0x40020014;
    const register unsigned short int I2C_MRIS_RIS = 0;
    sbit  I2C_MRIS_RIS_bit at I2C0_MRIS.B0;
    const register unsigned short int I2C_MRIS_CLKRIS = 1;
    sbit  I2C_MRIS_CLKRIS_bit at I2C0_MRIS.B1;

sfr unsigned long   volatile I2C0_SMIS            absolute 0x40020814;
    const register unsigned short int I2C_SMIS_DATAMIS = 0;
    sbit  I2C_SMIS_DATAMIS_bit at I2C0_SMIS.B0;
    const register unsigned short int I2C_SMIS_STARTMIS = 1;
    sbit  I2C_SMIS_STARTMIS_bit at I2C0_SMIS.B1;
    const register unsigned short int I2C_SMIS_STOPMIS = 2;
    sbit  I2C_SMIS_STOPMIS_bit at I2C0_SMIS.B2;

sfr unsigned long   volatile I2C0_SICR            absolute 0x40020818;
    const register unsigned short int I2C_SICR_DATAIC = 0;
    sbit  I2C_SICR_DATAIC_bit at I2C0_SICR.B0;
    const register unsigned short int I2C_SICR_STARTIC = 1;
    sbit  I2C_SICR_STARTIC_bit at I2C0_SICR.B1;
    const register unsigned short int I2C_SICR_STOPIC = 2;
    sbit  I2C_SICR_STOPIC_bit at I2C0_SICR.B2;

sfr unsigned long   volatile I2C0_MMIS            absolute 0x40020018;
    const register unsigned short int I2C_MMIS_MIS = 0;
    sbit  I2C_MMIS_MIS_bit at I2C0_MMIS.B0;
    const register unsigned short int I2C_MMIS_CLKMIS = 1;
    sbit  I2C_MMIS_CLKMIS_bit at I2C0_MMIS.B1;

sfr unsigned long   volatile I2C0_MICR            absolute 0x4002001C;
    const register unsigned short int I2C_MICR_IC = 0;
    sbit  I2C_MICR_IC_bit at I2C0_MICR.B0;
    const register unsigned short int I2C_MICR_CLKIC = 1;
    sbit  I2C_MICR_CLKIC_bit at I2C0_MICR.B1;

sfr unsigned long   volatile I2C0_SOAR2           absolute 0x4002081C;
    const register unsigned short int I2C_SOAR2_OAR20 = 0;
    sbit  I2C_SOAR2_OAR20_bit at I2C0_SOAR2.B0;
    const register unsigned short int I2C_SOAR2_OAR21 = 1;
    sbit  I2C_SOAR2_OAR21_bit at I2C0_SOAR2.B1;
    const register unsigned short int I2C_SOAR2_OAR22 = 2;
    sbit  I2C_SOAR2_OAR22_bit at I2C0_SOAR2.B2;
    const register unsigned short int I2C_SOAR2_OAR23 = 3;
    sbit  I2C_SOAR2_OAR23_bit at I2C0_SOAR2.B3;
    const register unsigned short int I2C_SOAR2_OAR24 = 4;
    sbit  I2C_SOAR2_OAR24_bit at I2C0_SOAR2.B4;
    const register unsigned short int I2C_SOAR2_OAR25 = 5;
    sbit  I2C_SOAR2_OAR25_bit at I2C0_SOAR2.B5;
    const register unsigned short int I2C_SOAR2_OAR26 = 6;
    sbit  I2C_SOAR2_OAR26_bit at I2C0_SOAR2.B6;
    const register unsigned short int I2C_SOAR2_OAR2EN = 7;
    sbit  I2C_SOAR2_OAR2EN_bit at I2C0_SOAR2.B7;

sfr unsigned long   volatile I2C0_MCR             absolute 0x40020020;
    const register unsigned short int I2C_MCR_LPBK = 0;
    sbit  I2C_MCR_LPBK_bit at I2C0_MCR.B0;
    const register unsigned short int I2C_MCR_MFE = 4;
    sbit  I2C_MCR_MFE_bit at I2C0_MCR.B4;
    const register unsigned short int I2C_MCR_SFE = 5;
    sbit  I2C_MCR_SFE_bit at I2C0_MCR.B5;

sfr unsigned long   volatile I2C0_SACKCTL         absolute 0x40020820;
    const register unsigned short int I2C_SACKCTL_ACKOEN = 0;
    sbit  I2C_SACKCTL_ACKOEN_bit at I2C0_SACKCTL.B0;
    const register unsigned short int I2C_SACKCTL_ACKOVAL = 1;
    sbit  I2C_SACKCTL_ACKOVAL_bit at I2C0_SACKCTL.B1;

sfr unsigned long   volatile I2C0_MCLKOCNT        absolute 0x40020024;
    const register unsigned short int I2C_MCLKOCNT_CNTL0 = 0;
    sbit  I2C_MCLKOCNT_CNTL0_bit at I2C0_MCLKOCNT.B0;
    const register unsigned short int I2C_MCLKOCNT_CNTL1 = 1;
    sbit  I2C_MCLKOCNT_CNTL1_bit at I2C0_MCLKOCNT.B1;
    const register unsigned short int I2C_MCLKOCNT_CNTL2 = 2;
    sbit  I2C_MCLKOCNT_CNTL2_bit at I2C0_MCLKOCNT.B2;
    const register unsigned short int I2C_MCLKOCNT_CNTL3 = 3;
    sbit  I2C_MCLKOCNT_CNTL3_bit at I2C0_MCLKOCNT.B3;
    const register unsigned short int I2C_MCLKOCNT_CNTL4 = 4;
    sbit  I2C_MCLKOCNT_CNTL4_bit at I2C0_MCLKOCNT.B4;
    const register unsigned short int I2C_MCLKOCNT_CNTL5 = 5;
    sbit  I2C_MCLKOCNT_CNTL5_bit at I2C0_MCLKOCNT.B5;
    const register unsigned short int I2C_MCLKOCNT_CNTL6 = 6;
    sbit  I2C_MCLKOCNT_CNTL6_bit at I2C0_MCLKOCNT.B6;
    const register unsigned short int I2C_MCLKOCNT_CNTL7 = 7;
    sbit  I2C_MCLKOCNT_CNTL7_bit at I2C0_MCLKOCNT.B7;

sfr unsigned long   volatile I2C0_MBMON           absolute 0x4002002C;
    const register unsigned short int I2C_MBMON_SCL = 0;
    sbit  I2C_MBMON_SCL_bit at I2C0_MBMON.B0;
    const register unsigned short int I2C_MBMON_SDA = 1;
    sbit  I2C_MBMON_SDA_bit at I2C0_MBMON.B1;

sfr unsigned long   volatile I2C0_PP              absolute 0x40020FC0;
    const register unsigned short int I2C_PP_HS = 0;
    sbit  I2C_PP_HS_bit at I2C0_PP.B0;

sfr unsigned long   volatile I2C0_PC              absolute 0x40020FC4;
    const register unsigned short int I2C_PC_HS = 0;
    sbit  I2C_PC_HS_bit at I2C0_PC.B0;

sfr unsigned long   volatile I2C1_MSA             absolute 0x40021000;
    sbit  I2C_MSA_RS_I2C1_MSA_bit at I2C1_MSA.B0;
    sbit  I2C_MSA_SA1_I2C1_MSA_bit at I2C1_MSA.B1;
    sbit  I2C_MSA_SA2_I2C1_MSA_bit at I2C1_MSA.B2;
    sbit  I2C_MSA_SA3_I2C1_MSA_bit at I2C1_MSA.B3;
    sbit  I2C_MSA_SA4_I2C1_MSA_bit at I2C1_MSA.B4;
    sbit  I2C_MSA_SA5_I2C1_MSA_bit at I2C1_MSA.B5;
    sbit  I2C_MSA_SA6_I2C1_MSA_bit at I2C1_MSA.B6;
    sbit  I2C_MSA_SA7_I2C1_MSA_bit at I2C1_MSA.B7;

sfr unsigned long   volatile I2C1_SOAR            absolute 0x40021800;
    sbit  I2C_SOAR_OAR0_I2C1_SOAR_bit at I2C1_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C1_SOAR_bit at I2C1_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C1_SOAR_bit at I2C1_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C1_SOAR_bit at I2C1_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C1_SOAR_bit at I2C1_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C1_SOAR_bit at I2C1_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C1_SOAR_bit at I2C1_SOAR.B6;

sfr unsigned long   volatile I2C1_SCSR            absolute 0x40021804;
    sbit  I2C_SCSR_RREQ_I2C1_SCSR_bit at I2C1_SCSR.B0;
    sbit  I2C_SCSR_FBR_I2C1_SCSR_bit at I2C1_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C1_SCSR_bit at I2C1_SCSR.B3;

    sbit  I2C_SCSR_DA_I2C1_SCSR_bit at I2C1_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C1_SCSR_bit at I2C1_SCSR.B1;

sfr unsigned long   volatile I2C1_MCS             absolute 0x40021004;
    sbit  I2C_MCS_RUN_I2C1_MCS_bit at I2C1_MCS.B0;
    sbit  I2C_MCS_START_I2C1_MCS_bit at I2C1_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C1_MCS_bit at I2C1_MCS.B2;
    sbit  I2C_MCS_ACK_I2C1_MCS_bit at I2C1_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C1_MCS_bit at I2C1_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C1_MCS_bit at I2C1_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C1_MCS_bit at I2C1_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C1_MCS_bit at I2C1_MCS.B7;

    sbit  I2C_MCS_BUSY_I2C1_MCS_bit at I2C1_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C1_MCS_bit at I2C1_MCS.B1;
    sbit  I2C_MCS_STOP_I2C1_MCS_bit at I2C1_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C1_MCS_bit at I2C1_MCS.B3;
    sbit  I2C_MCS_HS_I2C1_MCS_bit at I2C1_MCS.B4;

sfr unsigned long   volatile I2C1_SDR             absolute 0x40021808;
    sbit  I2C_SDR_DATA0_I2C1_SDR_bit at I2C1_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C1_SDR_bit at I2C1_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C1_SDR_bit at I2C1_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C1_SDR_bit at I2C1_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C1_SDR_bit at I2C1_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C1_SDR_bit at I2C1_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C1_SDR_bit at I2C1_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C1_SDR_bit at I2C1_SDR.B7;

sfr unsigned long   volatile I2C1_MDR             absolute 0x40021008;
    sbit  I2C_MDR_DATA0_I2C1_MDR_bit at I2C1_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C1_MDR_bit at I2C1_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C1_MDR_bit at I2C1_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C1_MDR_bit at I2C1_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C1_MDR_bit at I2C1_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C1_MDR_bit at I2C1_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C1_MDR_bit at I2C1_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C1_MDR_bit at I2C1_MDR.B7;

sfr unsigned long   volatile I2C1_MTPR            absolute 0x4002100C;
    sbit  I2C_MTPR_TPR0_I2C1_MTPR_bit at I2C1_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C1_MTPR_bit at I2C1_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C1_MTPR_bit at I2C1_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C1_MTPR_bit at I2C1_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C1_MTPR_bit at I2C1_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C1_MTPR_bit at I2C1_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C1_MTPR_bit at I2C1_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C1_MTPR_bit at I2C1_MTPR.B7;

sfr unsigned long   volatile I2C1_SIMR            absolute 0x4002180C;
    sbit  I2C_SIMR_DATAIM_I2C1_SIMR_bit at I2C1_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C1_SIMR_bit at I2C1_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C1_SIMR_bit at I2C1_SIMR.B2;

sfr unsigned long   volatile I2C1_SRIS            absolute 0x40021810;
    sbit  I2C_SRIS_DATARIS_I2C1_SRIS_bit at I2C1_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C1_SRIS_bit at I2C1_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C1_SRIS_bit at I2C1_SRIS.B2;

sfr unsigned long   volatile I2C1_MIMR            absolute 0x40021010;
    sbit  I2C_MIMR_IM_I2C1_MIMR_bit at I2C1_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C1_MIMR_bit at I2C1_MIMR.B1;

sfr unsigned long   volatile I2C1_MRIS            absolute 0x40021014;
    sbit  I2C_MRIS_RIS_I2C1_MRIS_bit at I2C1_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C1_MRIS_bit at I2C1_MRIS.B1;

sfr unsigned long   volatile I2C1_SMIS            absolute 0x40021814;
    sbit  I2C_SMIS_DATAMIS_I2C1_SMIS_bit at I2C1_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C1_SMIS_bit at I2C1_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C1_SMIS_bit at I2C1_SMIS.B2;

sfr unsigned long   volatile I2C1_SICR            absolute 0x40021818;
    sbit  I2C_SICR_DATAIC_I2C1_SICR_bit at I2C1_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C1_SICR_bit at I2C1_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C1_SICR_bit at I2C1_SICR.B2;

sfr unsigned long   volatile I2C1_MMIS            absolute 0x40021018;
    sbit  I2C_MMIS_MIS_I2C1_MMIS_bit at I2C1_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C1_MMIS_bit at I2C1_MMIS.B1;

sfr unsigned long   volatile I2C1_MICR            absolute 0x4002101C;
    sbit  I2C_MICR_IC_I2C1_MICR_bit at I2C1_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C1_MICR_bit at I2C1_MICR.B1;

sfr unsigned long   volatile I2C1_SOAR2           absolute 0x4002181C;
    sbit  I2C_SOAR2_OAR20_I2C1_SOAR2_bit at I2C1_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C1_SOAR2_bit at I2C1_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C1_SOAR2_bit at I2C1_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C1_SOAR2_bit at I2C1_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C1_SOAR2_bit at I2C1_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C1_SOAR2_bit at I2C1_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C1_SOAR2_bit at I2C1_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C1_SOAR2_bit at I2C1_SOAR2.B7;

sfr unsigned long   volatile I2C1_MCR             absolute 0x40021020;
    sbit  I2C_MCR_LPBK_I2C1_MCR_bit at I2C1_MCR.B0;
    sbit  I2C_MCR_MFE_I2C1_MCR_bit at I2C1_MCR.B4;
    sbit  I2C_MCR_SFE_I2C1_MCR_bit at I2C1_MCR.B5;

sfr unsigned long   volatile I2C1_SACKCTL         absolute 0x40021820;
    sbit  I2C_SACKCTL_ACKOEN_I2C1_SACKCTL_bit at I2C1_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C1_SACKCTL_bit at I2C1_SACKCTL.B1;

sfr unsigned long   volatile I2C1_MCLKOCNT        absolute 0x40021024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C1_MCLKOCNT_bit at I2C1_MCLKOCNT.B7;

sfr unsigned long   volatile I2C1_MBMON           absolute 0x4002102C;
    sbit  I2C_MBMON_SCL_I2C1_MBMON_bit at I2C1_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C1_MBMON_bit at I2C1_MBMON.B1;

sfr unsigned long   volatile I2C1_PP              absolute 0x40021FC0;
    sbit  I2C_PP_HS_I2C1_PP_bit at I2C1_PP.B0;

sfr unsigned long   volatile I2C1_PC              absolute 0x40021FC4;
    sbit  I2C_PC_HS_I2C1_PC_bit at I2C1_PC.B0;

sfr unsigned long   volatile I2C2_MSA             absolute 0x40022000;
    sbit  I2C_MSA_RS_I2C2_MSA_bit at I2C2_MSA.B0;
    sbit  I2C_MSA_SA1_I2C2_MSA_bit at I2C2_MSA.B1;
    sbit  I2C_MSA_SA2_I2C2_MSA_bit at I2C2_MSA.B2;
    sbit  I2C_MSA_SA3_I2C2_MSA_bit at I2C2_MSA.B3;
    sbit  I2C_MSA_SA4_I2C2_MSA_bit at I2C2_MSA.B4;
    sbit  I2C_MSA_SA5_I2C2_MSA_bit at I2C2_MSA.B5;
    sbit  I2C_MSA_SA6_I2C2_MSA_bit at I2C2_MSA.B6;
    sbit  I2C_MSA_SA7_I2C2_MSA_bit at I2C2_MSA.B7;

sfr unsigned long   volatile I2C2_SOAR            absolute 0x40022800;
    sbit  I2C_SOAR_OAR0_I2C2_SOAR_bit at I2C2_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C2_SOAR_bit at I2C2_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C2_SOAR_bit at I2C2_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C2_SOAR_bit at I2C2_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C2_SOAR_bit at I2C2_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C2_SOAR_bit at I2C2_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C2_SOAR_bit at I2C2_SOAR.B6;

sfr unsigned long   volatile I2C2_SCSR            absolute 0x40022804;
    sbit  I2C_SCSR_RREQ_I2C2_SCSR_bit at I2C2_SCSR.B0;
    sbit  I2C_SCSR_FBR_I2C2_SCSR_bit at I2C2_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C2_SCSR_bit at I2C2_SCSR.B3;

    sbit  I2C_SCSR_DA_I2C2_SCSR_bit at I2C2_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C2_SCSR_bit at I2C2_SCSR.B1;

sfr unsigned long   volatile I2C2_MCS             absolute 0x40022004;
    sbit  I2C_MCS_RUN_I2C2_MCS_bit at I2C2_MCS.B0;
    sbit  I2C_MCS_START_I2C2_MCS_bit at I2C2_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C2_MCS_bit at I2C2_MCS.B2;
    sbit  I2C_MCS_ACK_I2C2_MCS_bit at I2C2_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C2_MCS_bit at I2C2_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C2_MCS_bit at I2C2_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C2_MCS_bit at I2C2_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C2_MCS_bit at I2C2_MCS.B7;

    sbit  I2C_MCS_BUSY_I2C2_MCS_bit at I2C2_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C2_MCS_bit at I2C2_MCS.B1;
    sbit  I2C_MCS_STOP_I2C2_MCS_bit at I2C2_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C2_MCS_bit at I2C2_MCS.B3;
    sbit  I2C_MCS_HS_I2C2_MCS_bit at I2C2_MCS.B4;

sfr unsigned long   volatile I2C2_SDR             absolute 0x40022808;
    sbit  I2C_SDR_DATA0_I2C2_SDR_bit at I2C2_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C2_SDR_bit at I2C2_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C2_SDR_bit at I2C2_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C2_SDR_bit at I2C2_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C2_SDR_bit at I2C2_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C2_SDR_bit at I2C2_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C2_SDR_bit at I2C2_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C2_SDR_bit at I2C2_SDR.B7;

sfr unsigned long   volatile I2C2_MDR             absolute 0x40022008;
    sbit  I2C_MDR_DATA0_I2C2_MDR_bit at I2C2_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C2_MDR_bit at I2C2_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C2_MDR_bit at I2C2_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C2_MDR_bit at I2C2_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C2_MDR_bit at I2C2_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C2_MDR_bit at I2C2_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C2_MDR_bit at I2C2_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C2_MDR_bit at I2C2_MDR.B7;

sfr unsigned long   volatile I2C2_MTPR            absolute 0x4002200C;
    sbit  I2C_MTPR_TPR0_I2C2_MTPR_bit at I2C2_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C2_MTPR_bit at I2C2_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C2_MTPR_bit at I2C2_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C2_MTPR_bit at I2C2_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C2_MTPR_bit at I2C2_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C2_MTPR_bit at I2C2_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C2_MTPR_bit at I2C2_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C2_MTPR_bit at I2C2_MTPR.B7;

sfr unsigned long   volatile I2C2_SIMR            absolute 0x4002280C;
    sbit  I2C_SIMR_DATAIM_I2C2_SIMR_bit at I2C2_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C2_SIMR_bit at I2C2_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C2_SIMR_bit at I2C2_SIMR.B2;

sfr unsigned long   volatile I2C2_SRIS            absolute 0x40022810;
    sbit  I2C_SRIS_DATARIS_I2C2_SRIS_bit at I2C2_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C2_SRIS_bit at I2C2_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C2_SRIS_bit at I2C2_SRIS.B2;

sfr unsigned long   volatile I2C2_MIMR            absolute 0x40022010;
    sbit  I2C_MIMR_IM_I2C2_MIMR_bit at I2C2_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C2_MIMR_bit at I2C2_MIMR.B1;

sfr unsigned long   volatile I2C2_MRIS            absolute 0x40022014;
    sbit  I2C_MRIS_RIS_I2C2_MRIS_bit at I2C2_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C2_MRIS_bit at I2C2_MRIS.B1;

sfr unsigned long   volatile I2C2_SMIS            absolute 0x40022814;
    sbit  I2C_SMIS_DATAMIS_I2C2_SMIS_bit at I2C2_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C2_SMIS_bit at I2C2_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C2_SMIS_bit at I2C2_SMIS.B2;

sfr unsigned long   volatile I2C2_SICR            absolute 0x40022818;
    sbit  I2C_SICR_DATAIC_I2C2_SICR_bit at I2C2_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C2_SICR_bit at I2C2_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C2_SICR_bit at I2C2_SICR.B2;

sfr unsigned long   volatile I2C2_MMIS            absolute 0x40022018;
    sbit  I2C_MMIS_MIS_I2C2_MMIS_bit at I2C2_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C2_MMIS_bit at I2C2_MMIS.B1;

sfr unsigned long   volatile I2C2_MICR            absolute 0x4002201C;
    sbit  I2C_MICR_IC_I2C2_MICR_bit at I2C2_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C2_MICR_bit at I2C2_MICR.B1;

sfr unsigned long   volatile I2C2_SOAR2           absolute 0x4002281C;
    sbit  I2C_SOAR2_OAR20_I2C2_SOAR2_bit at I2C2_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C2_SOAR2_bit at I2C2_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C2_SOAR2_bit at I2C2_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C2_SOAR2_bit at I2C2_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C2_SOAR2_bit at I2C2_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C2_SOAR2_bit at I2C2_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C2_SOAR2_bit at I2C2_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C2_SOAR2_bit at I2C2_SOAR2.B7;

sfr unsigned long   volatile I2C2_MCR             absolute 0x40022020;
    sbit  I2C_MCR_LPBK_I2C2_MCR_bit at I2C2_MCR.B0;
    sbit  I2C_MCR_MFE_I2C2_MCR_bit at I2C2_MCR.B4;
    sbit  I2C_MCR_SFE_I2C2_MCR_bit at I2C2_MCR.B5;

sfr unsigned long   volatile I2C2_SACKCTL         absolute 0x40022820;
    sbit  I2C_SACKCTL_ACKOEN_I2C2_SACKCTL_bit at I2C2_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C2_SACKCTL_bit at I2C2_SACKCTL.B1;

sfr unsigned long   volatile I2C2_MCLKOCNT        absolute 0x40022024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C2_MCLKOCNT_bit at I2C2_MCLKOCNT.B7;

sfr unsigned long   volatile I2C2_MBMON           absolute 0x4002202C;
    sbit  I2C_MBMON_SCL_I2C2_MBMON_bit at I2C2_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C2_MBMON_bit at I2C2_MBMON.B1;

sfr unsigned long   volatile I2C2_PP              absolute 0x40022FC0;
    sbit  I2C_PP_HS_I2C2_PP_bit at I2C2_PP.B0;

sfr unsigned long   volatile I2C2_PC              absolute 0x40022FC4;
    sbit  I2C_PC_HS_I2C2_PC_bit at I2C2_PC.B0;

sfr unsigned long   volatile I2C3_MSA             absolute 0x40023000;
    sbit  I2C_MSA_RS_I2C3_MSA_bit at I2C3_MSA.B0;
    sbit  I2C_MSA_SA1_I2C3_MSA_bit at I2C3_MSA.B1;
    sbit  I2C_MSA_SA2_I2C3_MSA_bit at I2C3_MSA.B2;
    sbit  I2C_MSA_SA3_I2C3_MSA_bit at I2C3_MSA.B3;
    sbit  I2C_MSA_SA4_I2C3_MSA_bit at I2C3_MSA.B4;
    sbit  I2C_MSA_SA5_I2C3_MSA_bit at I2C3_MSA.B5;
    sbit  I2C_MSA_SA6_I2C3_MSA_bit at I2C3_MSA.B6;
    sbit  I2C_MSA_SA7_I2C3_MSA_bit at I2C3_MSA.B7;

sfr unsigned long   volatile I2C3_SOAR            absolute 0x40023800;
    sbit  I2C_SOAR_OAR0_I2C3_SOAR_bit at I2C3_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C3_SOAR_bit at I2C3_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C3_SOAR_bit at I2C3_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C3_SOAR_bit at I2C3_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C3_SOAR_bit at I2C3_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C3_SOAR_bit at I2C3_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C3_SOAR_bit at I2C3_SOAR.B6;

sfr unsigned long   volatile I2C3_SCSR            absolute 0x40023804;
    sbit  I2C_SCSR_RREQ_I2C3_SCSR_bit at I2C3_SCSR.B0;
    sbit  I2C_SCSR_FBR_I2C3_SCSR_bit at I2C3_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C3_SCSR_bit at I2C3_SCSR.B3;

    sbit  I2C_SCSR_DA_I2C3_SCSR_bit at I2C3_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C3_SCSR_bit at I2C3_SCSR.B1;

sfr unsigned long   volatile I2C3_MCS             absolute 0x40023004;
    sbit  I2C_MCS_RUN_I2C3_MCS_bit at I2C3_MCS.B0;
    sbit  I2C_MCS_START_I2C3_MCS_bit at I2C3_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C3_MCS_bit at I2C3_MCS.B2;
    sbit  I2C_MCS_ACK_I2C3_MCS_bit at I2C3_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C3_MCS_bit at I2C3_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C3_MCS_bit at I2C3_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C3_MCS_bit at I2C3_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C3_MCS_bit at I2C3_MCS.B7;

    sbit  I2C_MCS_BUSY_I2C3_MCS_bit at I2C3_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C3_MCS_bit at I2C3_MCS.B1;
    sbit  I2C_MCS_STOP_I2C3_MCS_bit at I2C3_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C3_MCS_bit at I2C3_MCS.B3;
    sbit  I2C_MCS_HS_I2C3_MCS_bit at I2C3_MCS.B4;

sfr unsigned long   volatile I2C3_SDR             absolute 0x40023808;
    sbit  I2C_SDR_DATA0_I2C3_SDR_bit at I2C3_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C3_SDR_bit at I2C3_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C3_SDR_bit at I2C3_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C3_SDR_bit at I2C3_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C3_SDR_bit at I2C3_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C3_SDR_bit at I2C3_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C3_SDR_bit at I2C3_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C3_SDR_bit at I2C3_SDR.B7;

sfr unsigned long   volatile I2C3_MDR             absolute 0x40023008;
    sbit  I2C_MDR_DATA0_I2C3_MDR_bit at I2C3_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C3_MDR_bit at I2C3_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C3_MDR_bit at I2C3_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C3_MDR_bit at I2C3_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C3_MDR_bit at I2C3_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C3_MDR_bit at I2C3_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C3_MDR_bit at I2C3_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C3_MDR_bit at I2C3_MDR.B7;

sfr unsigned long   volatile I2C3_MTPR            absolute 0x4002300C;
    sbit  I2C_MTPR_TPR0_I2C3_MTPR_bit at I2C3_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C3_MTPR_bit at I2C3_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C3_MTPR_bit at I2C3_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C3_MTPR_bit at I2C3_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C3_MTPR_bit at I2C3_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C3_MTPR_bit at I2C3_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C3_MTPR_bit at I2C3_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C3_MTPR_bit at I2C3_MTPR.B7;

sfr unsigned long   volatile I2C3_SIMR            absolute 0x4002380C;
    sbit  I2C_SIMR_DATAIM_I2C3_SIMR_bit at I2C3_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C3_SIMR_bit at I2C3_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C3_SIMR_bit at I2C3_SIMR.B2;

sfr unsigned long   volatile I2C3_SRIS            absolute 0x40023810;
    sbit  I2C_SRIS_DATARIS_I2C3_SRIS_bit at I2C3_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C3_SRIS_bit at I2C3_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C3_SRIS_bit at I2C3_SRIS.B2;

sfr unsigned long   volatile I2C3_MIMR            absolute 0x40023010;
    sbit  I2C_MIMR_IM_I2C3_MIMR_bit at I2C3_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C3_MIMR_bit at I2C3_MIMR.B1;

sfr unsigned long   volatile I2C3_MRIS            absolute 0x40023014;
    sbit  I2C_MRIS_RIS_I2C3_MRIS_bit at I2C3_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C3_MRIS_bit at I2C3_MRIS.B1;

sfr unsigned long   volatile I2C3_SMIS            absolute 0x40023814;
    sbit  I2C_SMIS_DATAMIS_I2C3_SMIS_bit at I2C3_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C3_SMIS_bit at I2C3_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C3_SMIS_bit at I2C3_SMIS.B2;

sfr unsigned long   volatile I2C3_SICR            absolute 0x40023818;
    sbit  I2C_SICR_DATAIC_I2C3_SICR_bit at I2C3_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C3_SICR_bit at I2C3_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C3_SICR_bit at I2C3_SICR.B2;

sfr unsigned long   volatile I2C3_MMIS            absolute 0x40023018;
    sbit  I2C_MMIS_MIS_I2C3_MMIS_bit at I2C3_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C3_MMIS_bit at I2C3_MMIS.B1;

sfr unsigned long   volatile I2C3_MICR            absolute 0x4002301C;
    sbit  I2C_MICR_IC_I2C3_MICR_bit at I2C3_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C3_MICR_bit at I2C3_MICR.B1;

sfr unsigned long   volatile I2C3_SOAR2           absolute 0x4002381C;
    sbit  I2C_SOAR2_OAR20_I2C3_SOAR2_bit at I2C3_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C3_SOAR2_bit at I2C3_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C3_SOAR2_bit at I2C3_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C3_SOAR2_bit at I2C3_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C3_SOAR2_bit at I2C3_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C3_SOAR2_bit at I2C3_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C3_SOAR2_bit at I2C3_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C3_SOAR2_bit at I2C3_SOAR2.B7;

sfr unsigned long   volatile I2C3_MCR             absolute 0x40023020;
    sbit  I2C_MCR_LPBK_I2C3_MCR_bit at I2C3_MCR.B0;
    sbit  I2C_MCR_MFE_I2C3_MCR_bit at I2C3_MCR.B4;
    sbit  I2C_MCR_SFE_I2C3_MCR_bit at I2C3_MCR.B5;

sfr unsigned long   volatile I2C3_SACKCTL         absolute 0x40023820;
    sbit  I2C_SACKCTL_ACKOEN_I2C3_SACKCTL_bit at I2C3_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C3_SACKCTL_bit at I2C3_SACKCTL.B1;

sfr unsigned long   volatile I2C3_MCLKOCNT        absolute 0x40023024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C3_MCLKOCNT_bit at I2C3_MCLKOCNT.B7;

sfr unsigned long   volatile I2C3_MBMON           absolute 0x4002302C;
    sbit  I2C_MBMON_SCL_I2C3_MBMON_bit at I2C3_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C3_MBMON_bit at I2C3_MBMON.B1;

sfr unsigned long   volatile I2C3_PP              absolute 0x40023FC0;
    sbit  I2C_PP_HS_I2C3_PP_bit at I2C3_PP.B0;

sfr unsigned long   volatile I2C3_PC              absolute 0x40023FC4;
    sbit  I2C_PC_HS_I2C3_PC_bit at I2C3_PC.B0;

sfr unsigned long   volatile GPIO_PORTE           absolute 0x40024000;
sfr unsigned long   volatile GPIO_PORTE_DATA_BITS absolute 0x40024000;
sfr unsigned long   volatile GPIO_PORTE_DATA      absolute 0x400243FC;
    const register unsigned short int GPIO_PORTE_DATA0 = 0;
    sbit  GPIO_PORTE_DATA0_bit at GPIO_PORTE_DATA.B0;
    const register unsigned short int GPIO_PORTE_DATA1 = 1;
    sbit  GPIO_PORTE_DATA1_bit at GPIO_PORTE_DATA.B1;
    const register unsigned short int GPIO_PORTE_DATA4 = 4;
    sbit  GPIO_PORTE_DATA4_bit at GPIO_PORTE_DATA.B4;
    const register unsigned short int GPIO_PORTE_DATA5 = 5;
    sbit  GPIO_PORTE_DATA5_bit at GPIO_PORTE_DATA.B5;
    const register unsigned short int GPIO_PORTE_DATA6 = 6;
    sbit  GPIO_PORTE_DATA6_bit at GPIO_PORTE_DATA.B6;
    const register unsigned short int GPIO_PORTE_DATA7 = 7;
    sbit  GPIO_PORTE_DATA7_bit at GPIO_PORTE_DATA.B7;
sfr unsigned long   volatile GPIO_PORTE_DIR       absolute 0x40024400;
    const register unsigned short int GPIO_PORTE_DIR0 = 0;
    sbit  GPIO_PORTE_DIR0_bit at GPIO_PORTE_DIR.B0;
    const register unsigned short int GPIO_PORTE_DIR1 = 1;
    sbit  GPIO_PORTE_DIR1_bit at GPIO_PORTE_DIR.B1;
    const register unsigned short int GPIO_PORTE_DIR4 = 4;
    sbit  GPIO_PORTE_DIR4_bit at GPIO_PORTE_DIR.B4;
    const register unsigned short int GPIO_PORTE_DIR5 = 5;
    sbit  GPIO_PORTE_DIR5_bit at GPIO_PORTE_DIR.B5;
    const register unsigned short int GPIO_PORTE_DIR6 = 6;
    sbit  GPIO_PORTE_DIR6_bit at GPIO_PORTE_DIR.B6;
    const register unsigned short int GPIO_PORTE_DIR7 = 7;
    sbit  GPIO_PORTE_DIR7_bit at GPIO_PORTE_DIR.B7;
sfr unsigned long   volatile GPIO_PORTE_IS        absolute 0x40024404;
sfr unsigned long   volatile GPIO_PORTE_IBE       absolute 0x40024408;
sfr unsigned long   volatile GPIO_PORTE_IEV       absolute 0x4002440C;
sfr unsigned long   volatile GPIO_PORTE_IM        absolute 0x40024410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTE_IM_bit at GPIO_PORTE_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTE_IM_bit at GPIO_PORTE_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTE_IM_bit at GPIO_PORTE_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTE_IM_bit at GPIO_PORTE_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTE_IM_bit at GPIO_PORTE_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTE_IM_bit at GPIO_PORTE_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTE_IM_bit at GPIO_PORTE_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTE_IM_bit at GPIO_PORTE_IM.B7;

sfr unsigned long   volatile GPIO_PORTE_RIS       absolute 0x40024414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTE_RIS_bit at GPIO_PORTE_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTE_RIS_bit at GPIO_PORTE_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTE_RIS_bit at GPIO_PORTE_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTE_RIS_bit at GPIO_PORTE_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTE_RIS_bit at GPIO_PORTE_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTE_RIS_bit at GPIO_PORTE_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTE_RIS_bit at GPIO_PORTE_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTE_RIS_bit at GPIO_PORTE_RIS.B7;

sfr unsigned long   volatile GPIO_PORTE_MIS       absolute 0x40024418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTE_MIS_bit at GPIO_PORTE_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTE_MIS_bit at GPIO_PORTE_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTE_MIS_bit at GPIO_PORTE_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTE_MIS_bit at GPIO_PORTE_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTE_MIS_bit at GPIO_PORTE_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTE_MIS_bit at GPIO_PORTE_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTE_MIS_bit at GPIO_PORTE_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTE_MIS_bit at GPIO_PORTE_MIS.B7;

sfr unsigned long   volatile GPIO_PORTE_ICR       absolute 0x4002441C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTE_ICR_bit at GPIO_PORTE_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTE_ICR_bit at GPIO_PORTE_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTE_ICR_bit at GPIO_PORTE_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTE_ICR_bit at GPIO_PORTE_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTE_ICR_bit at GPIO_PORTE_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTE_ICR_bit at GPIO_PORTE_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTE_ICR_bit at GPIO_PORTE_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTE_ICR_bit at GPIO_PORTE_ICR.B7;

sfr unsigned long   volatile GPIO_PORTE_AFSEL     absolute 0x40024420;
    const register unsigned short int GPIO_PORTE_AFSEL0 = 0;
    sbit  GPIO_PORTE_AFSEL0_bit at GPIO_PORTE_AFSEL.B0;
    const register unsigned short int GPIO_PORTE_AFSEL1 = 1;
    sbit  GPIO_PORTE_AFSEL1_bit at GPIO_PORTE_AFSEL.B1;
    const register unsigned short int GPIO_PORTE_AFSEL4 = 4;
    sbit  GPIO_PORTE_AFSEL4_bit at GPIO_PORTE_AFSEL.B4;
    const register unsigned short int GPIO_PORTE_AFSEL5 = 5;
    sbit  GPIO_PORTE_AFSEL5_bit at GPIO_PORTE_AFSEL.B5;
    const register unsigned short int GPIO_PORTE_AFSEL6 = 6;
    sbit  GPIO_PORTE_AFSEL6_bit at GPIO_PORTE_AFSEL.B6;
    const register unsigned short int GPIO_PORTE_AFSEL7 = 7;
    sbit  GPIO_PORTE_AFSEL7_bit at GPIO_PORTE_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTE_DR2R      absolute 0x40024500;
sfr unsigned long   volatile GPIO_PORTE_DR4R      absolute 0x40024504;
sfr unsigned long   volatile GPIO_PORTE_DR8R      absolute 0x40024508;
sfr unsigned long   volatile GPIO_PORTE_ODR       absolute 0x4002450C;
sfr unsigned long   volatile GPIO_PORTE_PUR       absolute 0x40024510;
sfr unsigned long   volatile GPIO_PORTE_PDR       absolute 0x40024514;
sfr unsigned long   volatile GPIO_PORTE_SLR       absolute 0x40024518;
sfr unsigned long   volatile GPIO_PORTE_DEN       absolute 0x4002451C;
    const register unsigned short int GPIO_PORTE_DEN0 = 0;
    sbit  GPIO_PORTE_DEN0_bit at GPIO_PORTE_DEN.B0;
    const register unsigned short int GPIO_PORTE_DEN1 = 1;
    sbit  GPIO_PORTE_DEN1_bit at GPIO_PORTE_DEN.B1;
    const register unsigned short int GPIO_PORTE_DEN4 = 4;
    sbit  GPIO_PORTE_DEN4_bit at GPIO_PORTE_DEN.B4;
    const register unsigned short int GPIO_PORTE_DEN5 = 5;
    sbit  GPIO_PORTE_DEN5_bit at GPIO_PORTE_DEN.B5;
    const register unsigned short int GPIO_PORTE_DEN6 = 6;
    sbit  GPIO_PORTE_DEN6_bit at GPIO_PORTE_DEN.B6;
    const register unsigned short int GPIO_PORTE_DEN7 = 7;
    sbit  GPIO_PORTE_DEN7_bit at GPIO_PORTE_DEN.B7;
sfr unsigned long   volatile GPIO_PORTE_LOCK      absolute 0x40024520;
    sbit  GPIO_LOCK0_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTE_LOCK_bit at GPIO_PORTE_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTE_CR        absolute 0x40024524;
sfr unsigned long   volatile GPIO_PORTE_AMSEL     absolute 0x40024528;
    const register unsigned short int GPIO_PORTE_AMSEL0 = 0;
    sbit  GPIO_PORTE_AMSEL0_bit at GPIO_PORTE_AMSEL.B0;
    const register unsigned short int GPIO_PORTE_AMSEL1 = 1;
    sbit  GPIO_PORTE_AMSEL1_bit at GPIO_PORTE_AMSEL.B1;
    const register unsigned short int GPIO_PORTE_AMSEL4 = 4;
    sbit  GPIO_PORTE_AMSEL4_bit at GPIO_PORTE_AMSEL.B4;
    const register unsigned short int GPIO_PORTE_AMSEL5 = 5;
    sbit  GPIO_PORTE_AMSEL5_bit at GPIO_PORTE_AMSEL.B5;
    const register unsigned short int GPIO_PORTE_AMSEL6 = 6;
    sbit  GPIO_PORTE_AMSEL6_bit at GPIO_PORTE_AMSEL.B6;
    const register unsigned short int GPIO_PORTE_AMSEL7 = 7;
    sbit  GPIO_PORTE_AMSEL7_bit at GPIO_PORTE_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTE_PCTL      absolute 0x4002452C;
sfr unsigned long   volatile GPIO_PORTE_ADCCTL    absolute 0x40024530;
sfr unsigned long   volatile GPIO_PORTE_DMACTL    absolute 0x40024534;
sfr unsigned long   volatile GPIO_PORTF           absolute 0x40025000;
sfr unsigned long   volatile GPIO_PORTF_DATA_BITS absolute 0x40025000;
sfr unsigned long   volatile GPIO_PORTF_DATA      absolute 0x400253FC;
    const register unsigned short int GPIO_PORTF_DATA0 = 0;
    sbit  GPIO_PORTF_DATA0_bit at GPIO_PORTF_DATA.B0;
    const register unsigned short int GPIO_PORTF_DATA1 = 1;
    sbit  GPIO_PORTF_DATA1_bit at GPIO_PORTF_DATA.B1;
    const register unsigned short int GPIO_PORTF_DATA2 = 2;
    sbit  GPIO_PORTF_DATA2_bit at GPIO_PORTF_DATA.B2;
    const register unsigned short int GPIO_PORTF_DATA3 = 3;
    sbit  GPIO_PORTF_DATA3_bit at GPIO_PORTF_DATA.B3;
    const register unsigned short int GPIO_PORTF_DATA4 = 4;
    sbit  GPIO_PORTF_DATA4_bit at GPIO_PORTF_DATA.B4;
    const register unsigned short int GPIO_PORTF_DATA5 = 5;
    sbit  GPIO_PORTF_DATA5_bit at GPIO_PORTF_DATA.B5;
    const register unsigned short int GPIO_PORTF_DATA6 = 6;
    sbit  GPIO_PORTF_DATA6_bit at GPIO_PORTF_DATA.B6;
    const register unsigned short int GPIO_PORTF_DATA7 = 7;
    sbit  GPIO_PORTF_DATA7_bit at GPIO_PORTF_DATA.B7;
sfr unsigned long   volatile GPIO_PORTF_DIR       absolute 0x40025400;
    const register unsigned short int GPIO_PORTF_DIR0 = 0;
    sbit  GPIO_PORTF_DIR0_bit at GPIO_PORTF_DIR.B0;
    const register unsigned short int GPIO_PORTF_DIR1 = 1;
    sbit  GPIO_PORTF_DIR1_bit at GPIO_PORTF_DIR.B1;
    const register unsigned short int GPIO_PORTF_DIR2 = 2;
    sbit  GPIO_PORTF_DIR2_bit at GPIO_PORTF_DIR.B2;
    const register unsigned short int GPIO_PORTF_DIR3 = 3;
    sbit  GPIO_PORTF_DIR3_bit at GPIO_PORTF_DIR.B3;
    const register unsigned short int GPIO_PORTF_DIR4 = 4;
    sbit  GPIO_PORTF_DIR4_bit at GPIO_PORTF_DIR.B4;
    const register unsigned short int GPIO_PORTF_DIR5 = 5;
    sbit  GPIO_PORTF_DIR5_bit at GPIO_PORTF_DIR.B5;
    const register unsigned short int GPIO_PORTF_DIR6 = 6;
    sbit  GPIO_PORTF_DIR6_bit at GPIO_PORTF_DIR.B6;
    const register unsigned short int GPIO_PORTF_DIR7 = 7;
    sbit  GPIO_PORTF_DIR7_bit at GPIO_PORTF_DIR.B7;
sfr unsigned long   volatile GPIO_PORTF_IS        absolute 0x40025404;
sfr unsigned long   volatile GPIO_PORTF_IBE       absolute 0x40025408;
sfr unsigned long   volatile GPIO_PORTF_IEV       absolute 0x4002540C;
sfr unsigned long   volatile GPIO_PORTF_IM        absolute 0x40025410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTF_IM_bit at GPIO_PORTF_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTF_IM_bit at GPIO_PORTF_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTF_IM_bit at GPIO_PORTF_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTF_IM_bit at GPIO_PORTF_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTF_IM_bit at GPIO_PORTF_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTF_IM_bit at GPIO_PORTF_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTF_IM_bit at GPIO_PORTF_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTF_IM_bit at GPIO_PORTF_IM.B7;

sfr unsigned long   volatile GPIO_PORTF_RIS       absolute 0x40025414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTF_RIS_bit at GPIO_PORTF_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTF_RIS_bit at GPIO_PORTF_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTF_RIS_bit at GPIO_PORTF_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTF_RIS_bit at GPIO_PORTF_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTF_RIS_bit at GPIO_PORTF_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTF_RIS_bit at GPIO_PORTF_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTF_RIS_bit at GPIO_PORTF_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTF_RIS_bit at GPIO_PORTF_RIS.B7;

sfr unsigned long   volatile GPIO_PORTF_MIS       absolute 0x40025418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTF_MIS_bit at GPIO_PORTF_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTF_MIS_bit at GPIO_PORTF_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTF_MIS_bit at GPIO_PORTF_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTF_MIS_bit at GPIO_PORTF_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTF_MIS_bit at GPIO_PORTF_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTF_MIS_bit at GPIO_PORTF_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTF_MIS_bit at GPIO_PORTF_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTF_MIS_bit at GPIO_PORTF_MIS.B7;

sfr unsigned long   volatile GPIO_PORTF_ICR       absolute 0x4002541C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTF_ICR_bit at GPIO_PORTF_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTF_ICR_bit at GPIO_PORTF_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTF_ICR_bit at GPIO_PORTF_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTF_ICR_bit at GPIO_PORTF_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTF_ICR_bit at GPIO_PORTF_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTF_ICR_bit at GPIO_PORTF_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTF_ICR_bit at GPIO_PORTF_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTF_ICR_bit at GPIO_PORTF_ICR.B7;

sfr unsigned long   volatile GPIO_PORTF_AFSEL     absolute 0x40025420;
    const register unsigned short int GPIO_PORTF_AFSEL0 = 0;
    sbit  GPIO_PORTF_AFSEL0_bit at GPIO_PORTF_AFSEL.B0;
    const register unsigned short int GPIO_PORTF_AFSEL1 = 1;
    sbit  GPIO_PORTF_AFSEL1_bit at GPIO_PORTF_AFSEL.B1;
    const register unsigned short int GPIO_PORTF_AFSEL2 = 2;
    sbit  GPIO_PORTF_AFSEL2_bit at GPIO_PORTF_AFSEL.B2;
    const register unsigned short int GPIO_PORTF_AFSEL3 = 3;
    sbit  GPIO_PORTF_AFSEL3_bit at GPIO_PORTF_AFSEL.B3;
    const register unsigned short int GPIO_PORTF_AFSEL4 = 4;
    sbit  GPIO_PORTF_AFSEL4_bit at GPIO_PORTF_AFSEL.B4;
    const register unsigned short int GPIO_PORTF_AFSEL5 = 5;
    sbit  GPIO_PORTF_AFSEL5_bit at GPIO_PORTF_AFSEL.B5;
    const register unsigned short int GPIO_PORTF_AFSEL6 = 6;
    sbit  GPIO_PORTF_AFSEL6_bit at GPIO_PORTF_AFSEL.B6;
    const register unsigned short int GPIO_PORTF_AFSEL7 = 7;
    sbit  GPIO_PORTF_AFSEL7_bit at GPIO_PORTF_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTF_DR2R      absolute 0x40025500;
sfr unsigned long   volatile GPIO_PORTF_DR4R      absolute 0x40025504;
sfr unsigned long   volatile GPIO_PORTF_DR8R      absolute 0x40025508;
sfr unsigned long   volatile GPIO_PORTF_ODR       absolute 0x4002550C;
sfr unsigned long   volatile GPIO_PORTF_PUR       absolute 0x40025510;
sfr unsigned long   volatile GPIO_PORTF_PDR       absolute 0x40025514;
sfr unsigned long   volatile GPIO_PORTF_SLR       absolute 0x40025518;
sfr unsigned long   volatile GPIO_PORTF_DEN       absolute 0x4002551C;
    const register unsigned short int GPIO_PORTF_DEN0 = 0;
    sbit  GPIO_PORTF_DEN0_bit at GPIO_PORTF_DEN.B0;
    const register unsigned short int GPIO_PORTF_DEN1 = 1;
    sbit  GPIO_PORTF_DEN1_bit at GPIO_PORTF_DEN.B1;
    const register unsigned short int GPIO_PORTF_DEN2 = 2;
    sbit  GPIO_PORTF_DEN2_bit at GPIO_PORTF_DEN.B2;
    const register unsigned short int GPIO_PORTF_DEN3 = 3;
    sbit  GPIO_PORTF_DEN3_bit at GPIO_PORTF_DEN.B3;
    const register unsigned short int GPIO_PORTF_DEN4 = 4;
    sbit  GPIO_PORTF_DEN4_bit at GPIO_PORTF_DEN.B4;
    const register unsigned short int GPIO_PORTF_DEN5 = 5;
    sbit  GPIO_PORTF_DEN5_bit at GPIO_PORTF_DEN.B5;
    const register unsigned short int GPIO_PORTF_DEN6 = 6;
    sbit  GPIO_PORTF_DEN6_bit at GPIO_PORTF_DEN.B6;
    const register unsigned short int GPIO_PORTF_DEN7 = 7;
    sbit  GPIO_PORTF_DEN7_bit at GPIO_PORTF_DEN.B7;
sfr unsigned long   volatile GPIO_PORTF_LOCK      absolute 0x40025520;
    sbit  GPIO_LOCK0_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTF_LOCK_bit at GPIO_PORTF_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTF_CR        absolute 0x40025524;
sfr unsigned long   volatile GPIO_PORTF_AMSEL     absolute 0x40025528;
    const register unsigned short int GPIO_PORTF_AMSEL0 = 0;
    sbit  GPIO_PORTF_AMSEL0_bit at GPIO_PORTF_AMSEL.B0;
    const register unsigned short int GPIO_PORTF_AMSEL1 = 1;
    sbit  GPIO_PORTF_AMSEL1_bit at GPIO_PORTF_AMSEL.B1;
    const register unsigned short int GPIO_PORTF_AMSEL2 = 2;
    sbit  GPIO_PORTF_AMSEL2_bit at GPIO_PORTF_AMSEL.B2;
    const register unsigned short int GPIO_PORTF_AMSEL3 = 3;
    sbit  GPIO_PORTF_AMSEL3_bit at GPIO_PORTF_AMSEL.B3;
    const register unsigned short int GPIO_PORTF_AMSEL4 = 4;
    sbit  GPIO_PORTF_AMSEL4_bit at GPIO_PORTF_AMSEL.B4;
    const register unsigned short int GPIO_PORTF_AMSEL5 = 5;
    sbit  GPIO_PORTF_AMSEL5_bit at GPIO_PORTF_AMSEL.B5;
    const register unsigned short int GPIO_PORTF_AMSEL6 = 6;
    sbit  GPIO_PORTF_AMSEL6_bit at GPIO_PORTF_AMSEL.B6;
    const register unsigned short int GPIO_PORTF_AMSEL7 = 7;
    sbit  GPIO_PORTF_AMSEL7_bit at GPIO_PORTF_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTF_PCTL      absolute 0x4002552C;
sfr unsigned long   volatile GPIO_PORTF_ADCCTL    absolute 0x40025530;
sfr unsigned long   volatile GPIO_PORTF_DMACTL    absolute 0x40025534;
sfr unsigned long   volatile GPIO_PORTG           absolute 0x40026000;
sfr unsigned long   volatile GPIO_PORTG_DATA_BITS absolute 0x40026000;
sfr unsigned long   volatile GPIO_PORTG_DATA      absolute 0x400263FC;
    const register unsigned short int GPIO_PORTG_DATA0 = 0;
    sbit  GPIO_PORTG_DATA0_bit at GPIO_PORTG_DATA.B0;
    const register unsigned short int GPIO_PORTG_DATA1 = 1;
    sbit  GPIO_PORTG_DATA1_bit at GPIO_PORTG_DATA.B1;
    const register unsigned short int GPIO_PORTG_DATA2 = 2;
    sbit  GPIO_PORTG_DATA2_bit at GPIO_PORTG_DATA.B2;
    const register unsigned short int GPIO_PORTG_DATA3 = 3;
    sbit  GPIO_PORTG_DATA3_bit at GPIO_PORTG_DATA.B3;
    const register unsigned short int GPIO_PORTG_DATA4 = 4;
    sbit  GPIO_PORTG_DATA4_bit at GPIO_PORTG_DATA.B4;
    const register unsigned short int GPIO_PORTG_DATA5 = 5;
    sbit  GPIO_PORTG_DATA5_bit at GPIO_PORTG_DATA.B5;
    const register unsigned short int GPIO_PORTG_DATA6 = 6;
    sbit  GPIO_PORTG_DATA6_bit at GPIO_PORTG_DATA.B6;
    const register unsigned short int GPIO_PORTG_DATA7 = 7;
    sbit  GPIO_PORTG_DATA7_bit at GPIO_PORTG_DATA.B7;
sfr unsigned long   volatile GPIO_PORTG_DIR       absolute 0x40026400;
    const register unsigned short int GPIO_PORTG_DIR0 = 0;
    sbit  GPIO_PORTG_DIR0_bit at GPIO_PORTG_DIR.B0;
    const register unsigned short int GPIO_PORTG_DIR1 = 1;
    sbit  GPIO_PORTG_DIR1_bit at GPIO_PORTG_DIR.B1;
    const register unsigned short int GPIO_PORTG_DIR2 = 2;
    sbit  GPIO_PORTG_DIR2_bit at GPIO_PORTG_DIR.B2;
    const register unsigned short int GPIO_PORTG_DIR3 = 3;
    sbit  GPIO_PORTG_DIR3_bit at GPIO_PORTG_DIR.B3;
    const register unsigned short int GPIO_PORTG_DIR4 = 4;
    sbit  GPIO_PORTG_DIR4_bit at GPIO_PORTG_DIR.B4;
    const register unsigned short int GPIO_PORTG_DIR5 = 5;
    sbit  GPIO_PORTG_DIR5_bit at GPIO_PORTG_DIR.B5;
    const register unsigned short int GPIO_PORTG_DIR6 = 6;
    sbit  GPIO_PORTG_DIR6_bit at GPIO_PORTG_DIR.B6;
    const register unsigned short int GPIO_PORTG_DIR7 = 7;
    sbit  GPIO_PORTG_DIR7_bit at GPIO_PORTG_DIR.B7;
sfr unsigned long   volatile GPIO_PORTG_IS        absolute 0x40026404;
sfr unsigned long   volatile GPIO_PORTG_IBE       absolute 0x40026408;
sfr unsigned long   volatile GPIO_PORTG_IEV       absolute 0x4002640C;
sfr unsigned long   volatile GPIO_PORTG_IM        absolute 0x40026410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTG_IM_bit at GPIO_PORTG_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTG_IM_bit at GPIO_PORTG_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTG_IM_bit at GPIO_PORTG_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTG_IM_bit at GPIO_PORTG_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTG_IM_bit at GPIO_PORTG_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTG_IM_bit at GPIO_PORTG_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTG_IM_bit at GPIO_PORTG_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTG_IM_bit at GPIO_PORTG_IM.B7;

sfr unsigned long   volatile GPIO_PORTG_RIS       absolute 0x40026414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTG_RIS_bit at GPIO_PORTG_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTG_RIS_bit at GPIO_PORTG_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTG_RIS_bit at GPIO_PORTG_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTG_RIS_bit at GPIO_PORTG_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTG_RIS_bit at GPIO_PORTG_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTG_RIS_bit at GPIO_PORTG_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTG_RIS_bit at GPIO_PORTG_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTG_RIS_bit at GPIO_PORTG_RIS.B7;

sfr unsigned long   volatile GPIO_PORTG_MIS       absolute 0x40026418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTG_MIS_bit at GPIO_PORTG_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTG_MIS_bit at GPIO_PORTG_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTG_MIS_bit at GPIO_PORTG_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTG_MIS_bit at GPIO_PORTG_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTG_MIS_bit at GPIO_PORTG_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTG_MIS_bit at GPIO_PORTG_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTG_MIS_bit at GPIO_PORTG_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTG_MIS_bit at GPIO_PORTG_MIS.B7;

sfr unsigned long   volatile GPIO_PORTG_ICR       absolute 0x4002641C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTG_ICR_bit at GPIO_PORTG_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTG_ICR_bit at GPIO_PORTG_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTG_ICR_bit at GPIO_PORTG_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTG_ICR_bit at GPIO_PORTG_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTG_ICR_bit at GPIO_PORTG_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTG_ICR_bit at GPIO_PORTG_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTG_ICR_bit at GPIO_PORTG_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTG_ICR_bit at GPIO_PORTG_ICR.B7;

sfr unsigned long   volatile GPIO_PORTG_AFSEL     absolute 0x40026420;
    const register unsigned short int GPIO_PORTG_AFSEL0 = 0;
    sbit  GPIO_PORTG_AFSEL0_bit at GPIO_PORTG_AFSEL.B0;
    const register unsigned short int GPIO_PORTG_AFSEL1 = 1;
    sbit  GPIO_PORTG_AFSEL1_bit at GPIO_PORTG_AFSEL.B1;
    const register unsigned short int GPIO_PORTG_AFSEL2 = 2;
    sbit  GPIO_PORTG_AFSEL2_bit at GPIO_PORTG_AFSEL.B2;
    const register unsigned short int GPIO_PORTG_AFSEL3 = 3;
    sbit  GPIO_PORTG_AFSEL3_bit at GPIO_PORTG_AFSEL.B3;
    const register unsigned short int GPIO_PORTG_AFSEL4 = 4;
    sbit  GPIO_PORTG_AFSEL4_bit at GPIO_PORTG_AFSEL.B4;
    const register unsigned short int GPIO_PORTG_AFSEL5 = 5;
    sbit  GPIO_PORTG_AFSEL5_bit at GPIO_PORTG_AFSEL.B5;
    const register unsigned short int GPIO_PORTG_AFSEL6 = 6;
    sbit  GPIO_PORTG_AFSEL6_bit at GPIO_PORTG_AFSEL.B6;
    const register unsigned short int GPIO_PORTG_AFSEL7 = 7;
    sbit  GPIO_PORTG_AFSEL7_bit at GPIO_PORTG_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTG_DR2R      absolute 0x40026500;
sfr unsigned long   volatile GPIO_PORTG_DR4R      absolute 0x40026504;
sfr unsigned long   volatile GPIO_PORTG_DR8R      absolute 0x40026508;
sfr unsigned long   volatile GPIO_PORTG_ODR       absolute 0x4002650C;
sfr unsigned long   volatile GPIO_PORTG_PUR       absolute 0x40026510;
sfr unsigned long   volatile GPIO_PORTG_PDR       absolute 0x40026514;
sfr unsigned long   volatile GPIO_PORTG_SLR       absolute 0x40026518;
sfr unsigned long   volatile GPIO_PORTG_DEN       absolute 0x4002651C;
    const register unsigned short int GPIO_PORTG_DEN0 = 0;
    sbit  GPIO_PORTG_DEN0_bit at GPIO_PORTG_DEN.B0;
    const register unsigned short int GPIO_PORTG_DEN1 = 1;
    sbit  GPIO_PORTG_DEN1_bit at GPIO_PORTG_DEN.B1;
    const register unsigned short int GPIO_PORTG_DEN2 = 2;
    sbit  GPIO_PORTG_DEN2_bit at GPIO_PORTG_DEN.B2;
    const register unsigned short int GPIO_PORTG_DEN3 = 3;
    sbit  GPIO_PORTG_DEN3_bit at GPIO_PORTG_DEN.B3;
    const register unsigned short int GPIO_PORTG_DEN4 = 4;
    sbit  GPIO_PORTG_DEN4_bit at GPIO_PORTG_DEN.B4;
    const register unsigned short int GPIO_PORTG_DEN5 = 5;
    sbit  GPIO_PORTG_DEN5_bit at GPIO_PORTG_DEN.B5;
    const register unsigned short int GPIO_PORTG_DEN6 = 6;
    sbit  GPIO_PORTG_DEN6_bit at GPIO_PORTG_DEN.B6;
    const register unsigned short int GPIO_PORTG_DEN7 = 7;
    sbit  GPIO_PORTG_DEN7_bit at GPIO_PORTG_DEN.B7;
sfr unsigned long   volatile GPIO_PORTG_LOCK      absolute 0x40026520;
    sbit  GPIO_LOCK0_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTG_LOCK_bit at GPIO_PORTG_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTG_CR        absolute 0x40026524;
sfr unsigned long   volatile GPIO_PORTG_AMSEL     absolute 0x40026528;
    const register unsigned short int GPIO_PORTG_AMSEL0 = 0;
    sbit  GPIO_PORTG_AMSEL0_bit at GPIO_PORTG_AMSEL.B0;
    const register unsigned short int GPIO_PORTG_AMSEL1 = 1;
    sbit  GPIO_PORTG_AMSEL1_bit at GPIO_PORTG_AMSEL.B1;
    const register unsigned short int GPIO_PORTG_AMSEL2 = 2;
    sbit  GPIO_PORTG_AMSEL2_bit at GPIO_PORTG_AMSEL.B2;
    const register unsigned short int GPIO_PORTG_AMSEL3 = 3;
    sbit  GPIO_PORTG_AMSEL3_bit at GPIO_PORTG_AMSEL.B3;
    const register unsigned short int GPIO_PORTG_AMSEL4 = 4;
    sbit  GPIO_PORTG_AMSEL4_bit at GPIO_PORTG_AMSEL.B4;
    const register unsigned short int GPIO_PORTG_AMSEL5 = 5;
    sbit  GPIO_PORTG_AMSEL5_bit at GPIO_PORTG_AMSEL.B5;
    const register unsigned short int GPIO_PORTG_AMSEL6 = 6;
    sbit  GPIO_PORTG_AMSEL6_bit at GPIO_PORTG_AMSEL.B6;
    const register unsigned short int GPIO_PORTG_AMSEL7 = 7;
    sbit  GPIO_PORTG_AMSEL7_bit at GPIO_PORTG_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTG_PCTL      absolute 0x4002652C;
sfr unsigned long   volatile GPIO_PORTG_ADCCTL    absolute 0x40026530;
sfr unsigned long   volatile GPIO_PORTG_DMACTL    absolute 0x40026534;
sfr unsigned long   volatile GPIO_PORTH           absolute 0x40027000;
sfr unsigned long   volatile GPIO_PORTH_DATA_BITS absolute 0x40027000;
sfr unsigned long   volatile GPIO_PORTH_DATA      absolute 0x400273FC;
    const register unsigned short int GPIO_PORTH_DATA0 = 0;
    sbit  GPIO_PORTH_DATA0_bit at GPIO_PORTH_DATA.B0;
    const register unsigned short int GPIO_PORTH_DATA1 = 1;
    sbit  GPIO_PORTH_DATA1_bit at GPIO_PORTH_DATA.B1;
    const register unsigned short int GPIO_PORTH_DATA2 = 2;
    sbit  GPIO_PORTH_DATA2_bit at GPIO_PORTH_DATA.B2;
    const register unsigned short int GPIO_PORTH_DATA3 = 3;
    sbit  GPIO_PORTH_DATA3_bit at GPIO_PORTH_DATA.B3;
    const register unsigned short int GPIO_PORTH_DATA4 = 4;
    sbit  GPIO_PORTH_DATA4_bit at GPIO_PORTH_DATA.B4;
    const register unsigned short int GPIO_PORTH_DATA5 = 5;
    sbit  GPIO_PORTH_DATA5_bit at GPIO_PORTH_DATA.B5;
    const register unsigned short int GPIO_PORTH_DATA6 = 6;
    sbit  GPIO_PORTH_DATA6_bit at GPIO_PORTH_DATA.B6;
    const register unsigned short int GPIO_PORTH_DATA7 = 7;
    sbit  GPIO_PORTH_DATA7_bit at GPIO_PORTH_DATA.B7;
sfr unsigned long   volatile GPIO_PORTH_DIR       absolute 0x40027400;
    const register unsigned short int GPIO_PORTH_DIR0 = 0;
    sbit  GPIO_PORTH_DIR0_bit at GPIO_PORTH_DIR.B0;
    const register unsigned short int GPIO_PORTH_DIR1 = 1;
    sbit  GPIO_PORTH_DIR1_bit at GPIO_PORTH_DIR.B1;
    const register unsigned short int GPIO_PORTH_DIR2 = 2;
    sbit  GPIO_PORTH_DIR2_bit at GPIO_PORTH_DIR.B2;
    const register unsigned short int GPIO_PORTH_DIR3 = 3;
    sbit  GPIO_PORTH_DIR3_bit at GPIO_PORTH_DIR.B3;
    const register unsigned short int GPIO_PORTH_DIR4 = 4;
    sbit  GPIO_PORTH_DIR4_bit at GPIO_PORTH_DIR.B4;
    const register unsigned short int GPIO_PORTH_DIR5 = 5;
    sbit  GPIO_PORTH_DIR5_bit at GPIO_PORTH_DIR.B5;
    const register unsigned short int GPIO_PORTH_DIR6 = 6;
    sbit  GPIO_PORTH_DIR6_bit at GPIO_PORTH_DIR.B6;
    const register unsigned short int GPIO_PORTH_DIR7 = 7;
    sbit  GPIO_PORTH_DIR7_bit at GPIO_PORTH_DIR.B7;
sfr unsigned long   volatile GPIO_PORTH_IS        absolute 0x40027404;
sfr unsigned long   volatile GPIO_PORTH_IBE       absolute 0x40027408;
sfr unsigned long   volatile GPIO_PORTH_IEV       absolute 0x4002740C;
sfr unsigned long   volatile GPIO_PORTH_IM        absolute 0x40027410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTH_IM_bit at GPIO_PORTH_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTH_IM_bit at GPIO_PORTH_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTH_IM_bit at GPIO_PORTH_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTH_IM_bit at GPIO_PORTH_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTH_IM_bit at GPIO_PORTH_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTH_IM_bit at GPIO_PORTH_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTH_IM_bit at GPIO_PORTH_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTH_IM_bit at GPIO_PORTH_IM.B7;

sfr unsigned long   volatile GPIO_PORTH_RIS       absolute 0x40027414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTH_RIS_bit at GPIO_PORTH_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTH_RIS_bit at GPIO_PORTH_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTH_RIS_bit at GPIO_PORTH_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTH_RIS_bit at GPIO_PORTH_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTH_RIS_bit at GPIO_PORTH_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTH_RIS_bit at GPIO_PORTH_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTH_RIS_bit at GPIO_PORTH_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTH_RIS_bit at GPIO_PORTH_RIS.B7;

sfr unsigned long   volatile GPIO_PORTH_MIS       absolute 0x40027418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTH_MIS_bit at GPIO_PORTH_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTH_MIS_bit at GPIO_PORTH_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTH_MIS_bit at GPIO_PORTH_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTH_MIS_bit at GPIO_PORTH_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTH_MIS_bit at GPIO_PORTH_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTH_MIS_bit at GPIO_PORTH_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTH_MIS_bit at GPIO_PORTH_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTH_MIS_bit at GPIO_PORTH_MIS.B7;

sfr unsigned long   volatile GPIO_PORTH_ICR       absolute 0x4002741C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTH_ICR_bit at GPIO_PORTH_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTH_ICR_bit at GPIO_PORTH_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTH_ICR_bit at GPIO_PORTH_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTH_ICR_bit at GPIO_PORTH_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTH_ICR_bit at GPIO_PORTH_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTH_ICR_bit at GPIO_PORTH_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTH_ICR_bit at GPIO_PORTH_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTH_ICR_bit at GPIO_PORTH_ICR.B7;

sfr unsigned long   volatile GPIO_PORTH_AFSEL     absolute 0x40027420;
    const register unsigned short int GPIO_PORTH_AFSEL0 = 0;
    sbit  GPIO_PORTH_AFSEL0_bit at GPIO_PORTH_AFSEL.B0;
    const register unsigned short int GPIO_PORTH_AFSEL1 = 1;
    sbit  GPIO_PORTH_AFSEL1_bit at GPIO_PORTH_AFSEL.B1;
    const register unsigned short int GPIO_PORTH_AFSEL2 = 2;
    sbit  GPIO_PORTH_AFSEL2_bit at GPIO_PORTH_AFSEL.B2;
    const register unsigned short int GPIO_PORTH_AFSEL3 = 3;
    sbit  GPIO_PORTH_AFSEL3_bit at GPIO_PORTH_AFSEL.B3;
    const register unsigned short int GPIO_PORTH_AFSEL4 = 4;
    sbit  GPIO_PORTH_AFSEL4_bit at GPIO_PORTH_AFSEL.B4;
    const register unsigned short int GPIO_PORTH_AFSEL5 = 5;
    sbit  GPIO_PORTH_AFSEL5_bit at GPIO_PORTH_AFSEL.B5;
    const register unsigned short int GPIO_PORTH_AFSEL6 = 6;
    sbit  GPIO_PORTH_AFSEL6_bit at GPIO_PORTH_AFSEL.B6;
    const register unsigned short int GPIO_PORTH_AFSEL7 = 7;
    sbit  GPIO_PORTH_AFSEL7_bit at GPIO_PORTH_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTH_DR2R      absolute 0x40027500;
sfr unsigned long   volatile GPIO_PORTH_DR4R      absolute 0x40027504;
sfr unsigned long   volatile GPIO_PORTH_DR8R      absolute 0x40027508;
sfr unsigned long   volatile GPIO_PORTH_ODR       absolute 0x4002750C;
sfr unsigned long   volatile GPIO_PORTH_PUR       absolute 0x40027510;
sfr unsigned long   volatile GPIO_PORTH_PDR       absolute 0x40027514;
sfr unsigned long   volatile GPIO_PORTH_SLR       absolute 0x40027518;
sfr unsigned long   volatile GPIO_PORTH_DEN       absolute 0x4002751C;
    const register unsigned short int GPIO_PORTH_DEN0 = 0;
    sbit  GPIO_PORTH_DEN0_bit at GPIO_PORTH_DEN.B0;
    const register unsigned short int GPIO_PORTH_DEN1 = 1;
    sbit  GPIO_PORTH_DEN1_bit at GPIO_PORTH_DEN.B1;
    const register unsigned short int GPIO_PORTH_DEN2 = 2;
    sbit  GPIO_PORTH_DEN2_bit at GPIO_PORTH_DEN.B2;
    const register unsigned short int GPIO_PORTH_DEN3 = 3;
    sbit  GPIO_PORTH_DEN3_bit at GPIO_PORTH_DEN.B3;
    const register unsigned short int GPIO_PORTH_DEN4 = 4;
    sbit  GPIO_PORTH_DEN4_bit at GPIO_PORTH_DEN.B4;
    const register unsigned short int GPIO_PORTH_DEN5 = 5;
    sbit  GPIO_PORTH_DEN5_bit at GPIO_PORTH_DEN.B5;
    const register unsigned short int GPIO_PORTH_DEN6 = 6;
    sbit  GPIO_PORTH_DEN6_bit at GPIO_PORTH_DEN.B6;
    const register unsigned short int GPIO_PORTH_DEN7 = 7;
    sbit  GPIO_PORTH_DEN7_bit at GPIO_PORTH_DEN.B7;
sfr unsigned long   volatile GPIO_PORTH_LOCK      absolute 0x40027520;
    sbit  GPIO_LOCK0_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTH_LOCK_bit at GPIO_PORTH_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTH_CR        absolute 0x40027524;
sfr unsigned long   volatile GPIO_PORTH_AMSEL     absolute 0x40027528;
    const register unsigned short int GPIO_PORTH_AMSEL0 = 0;
    sbit  GPIO_PORTH_AMSEL0_bit at GPIO_PORTH_AMSEL.B0;
    const register unsigned short int GPIO_PORTH_AMSEL1 = 1;
    sbit  GPIO_PORTH_AMSEL1_bit at GPIO_PORTH_AMSEL.B1;
    const register unsigned short int GPIO_PORTH_AMSEL2 = 2;
    sbit  GPIO_PORTH_AMSEL2_bit at GPIO_PORTH_AMSEL.B2;
    const register unsigned short int GPIO_PORTH_AMSEL3 = 3;
    sbit  GPIO_PORTH_AMSEL3_bit at GPIO_PORTH_AMSEL.B3;
    const register unsigned short int GPIO_PORTH_AMSEL4 = 4;
    sbit  GPIO_PORTH_AMSEL4_bit at GPIO_PORTH_AMSEL.B4;
    const register unsigned short int GPIO_PORTH_AMSEL5 = 5;
    sbit  GPIO_PORTH_AMSEL5_bit at GPIO_PORTH_AMSEL.B5;
    const register unsigned short int GPIO_PORTH_AMSEL6 = 6;
    sbit  GPIO_PORTH_AMSEL6_bit at GPIO_PORTH_AMSEL.B6;
    const register unsigned short int GPIO_PORTH_AMSEL7 = 7;
    sbit  GPIO_PORTH_AMSEL7_bit at GPIO_PORTH_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTH_PCTL      absolute 0x4002752C;
sfr unsigned long   volatile GPIO_PORTH_ADCCTL    absolute 0x40027530;
sfr unsigned long   volatile GPIO_PORTH_DMACTL    absolute 0x40027534;
sfr unsigned long   volatile PWM0_CTL             absolute 0x40028000;
    const register unsigned short int PWM_CTL_GLOBALSYNC0 = 0;
    sbit  PWM_CTL_GLOBALSYNC0_bit at PWM0_CTL.B0;
    const register unsigned short int PWM_CTL_GLOBALSYNC1 = 1;
    sbit  PWM_CTL_GLOBALSYNC1_bit at PWM0_CTL.B1;
    const register unsigned short int PWM_CTL_GLOBALSYNC2 = 2;
    sbit  PWM_CTL_GLOBALSYNC2_bit at PWM0_CTL.B2;
    const register unsigned short int PWM_CTL_GLOBALSYNC3 = 3;
    sbit  PWM_CTL_GLOBALSYNC3_bit at PWM0_CTL.B3;

sfr unsigned long   volatile PWM0_SYNC            absolute 0x40028004;
    const register unsigned short int PWM_SYNC_SYNC0 = 0;
    sbit  PWM_SYNC_SYNC0_bit at PWM0_SYNC.B0;
    const register unsigned short int PWM_SYNC_SYNC1 = 1;
    sbit  PWM_SYNC_SYNC1_bit at PWM0_SYNC.B1;
    const register unsigned short int PWM_SYNC_SYNC2 = 2;
    sbit  PWM_SYNC_SYNC2_bit at PWM0_SYNC.B2;
    const register unsigned short int PWM_SYNC_SYNC3 = 3;
    sbit  PWM_SYNC_SYNC3_bit at PWM0_SYNC.B3;

sfr unsigned long   volatile PWM0_ENABLE          absolute 0x40028008;
    const register unsigned short int PWM_ENABLE_PWM0EN = 0;
    sbit  PWM_ENABLE_PWM0EN_bit at PWM0_ENABLE.B0;
    const register unsigned short int PWM_ENABLE_PWM1EN = 1;
    sbit  PWM_ENABLE_PWM1EN_bit at PWM0_ENABLE.B1;
    const register unsigned short int PWM_ENABLE_PWM2EN = 2;
    sbit  PWM_ENABLE_PWM2EN_bit at PWM0_ENABLE.B2;
    const register unsigned short int PWM_ENABLE_PWM3EN = 3;
    sbit  PWM_ENABLE_PWM3EN_bit at PWM0_ENABLE.B3;
    const register unsigned short int PWM_ENABLE_PWM4EN = 4;
    sbit  PWM_ENABLE_PWM4EN_bit at PWM0_ENABLE.B4;
    const register unsigned short int PWM_ENABLE_PWM5EN = 5;
    sbit  PWM_ENABLE_PWM5EN_bit at PWM0_ENABLE.B5;
    const register unsigned short int PWM_ENABLE_PWM6EN = 6;
    sbit  PWM_ENABLE_PWM6EN_bit at PWM0_ENABLE.B6;
    const register unsigned short int PWM_ENABLE_PWM7EN = 7;
    sbit  PWM_ENABLE_PWM7EN_bit at PWM0_ENABLE.B7;

sfr unsigned long   volatile PWM0_INVERT          absolute 0x4002800C;
    const register unsigned short int PWM_INVERT_PWM0INV = 0;
    sbit  PWM_INVERT_PWM0INV_bit at PWM0_INVERT.B0;
    const register unsigned short int PWM_INVERT_PWM1INV = 1;
    sbit  PWM_INVERT_PWM1INV_bit at PWM0_INVERT.B1;
    const register unsigned short int PWM_INVERT_PWM2INV = 2;
    sbit  PWM_INVERT_PWM2INV_bit at PWM0_INVERT.B2;
    const register unsigned short int PWM_INVERT_PWM3INV = 3;
    sbit  PWM_INVERT_PWM3INV_bit at PWM0_INVERT.B3;
    const register unsigned short int PWM_INVERT_PWM4INV = 4;
    sbit  PWM_INVERT_PWM4INV_bit at PWM0_INVERT.B4;
    const register unsigned short int PWM_INVERT_PWM5INV = 5;
    sbit  PWM_INVERT_PWM5INV_bit at PWM0_INVERT.B5;
    const register unsigned short int PWM_INVERT_PWM6INV = 6;
    sbit  PWM_INVERT_PWM6INV_bit at PWM0_INVERT.B6;
    const register unsigned short int PWM_INVERT_PWM7INV = 7;
    sbit  PWM_INVERT_PWM7INV_bit at PWM0_INVERT.B7;

sfr unsigned long   volatile PWM0_FAULT           absolute 0x40028010;
    const register unsigned short int PWM_FAULT_FAULT0 = 0;
    sbit  PWM_FAULT_FAULT0_bit at PWM0_FAULT.B0;
    const register unsigned short int PWM_FAULT_FAULT1 = 1;
    sbit  PWM_FAULT_FAULT1_bit at PWM0_FAULT.B1;
    const register unsigned short int PWM_FAULT_FAULT2 = 2;
    sbit  PWM_FAULT_FAULT2_bit at PWM0_FAULT.B2;
    const register unsigned short int PWM_FAULT_FAULT3 = 3;
    sbit  PWM_FAULT_FAULT3_bit at PWM0_FAULT.B3;
    const register unsigned short int PWM_FAULT_FAULT4 = 4;
    sbit  PWM_FAULT_FAULT4_bit at PWM0_FAULT.B4;
    const register unsigned short int PWM_FAULT_FAULT5 = 5;
    sbit  PWM_FAULT_FAULT5_bit at PWM0_FAULT.B5;
    const register unsigned short int PWM_FAULT_FAULT6 = 6;
    sbit  PWM_FAULT_FAULT6_bit at PWM0_FAULT.B6;
    const register unsigned short int PWM_FAULT_FAULT7 = 7;
    sbit  PWM_FAULT_FAULT7_bit at PWM0_FAULT.B7;

sfr unsigned long   volatile PWM0_INTEN           absolute 0x40028014;
    const register unsigned short int PWM_INTEN_INTPWM0 = 0;
    sbit  PWM_INTEN_INTPWM0_bit at PWM0_INTEN.B0;
    const register unsigned short int PWM_INTEN_INTPWM1 = 1;
    sbit  PWM_INTEN_INTPWM1_bit at PWM0_INTEN.B1;
    const register unsigned short int PWM_INTEN_INTPWM2 = 2;
    sbit  PWM_INTEN_INTPWM2_bit at PWM0_INTEN.B2;
    const register unsigned short int PWM_INTEN_INTPWM3 = 3;
    sbit  PWM_INTEN_INTPWM3_bit at PWM0_INTEN.B3;
    const register unsigned short int PWM_INTEN_INTFAULT0 = 16;
    sbit  PWM_INTEN_INTFAULT0_bit at PWM0_INTEN.B16;
    const register unsigned short int PWM_INTEN_INTFAULT1 = 17;
    sbit  PWM_INTEN_INTFAULT1_bit at PWM0_INTEN.B17;
    const register unsigned short int PWM_INTEN_INTFAULT2 = 18;
    sbit  PWM_INTEN_INTFAULT2_bit at PWM0_INTEN.B18;
    const register unsigned short int PWM_INTEN_INTFAULT3 = 19;
    sbit  PWM_INTEN_INTFAULT3_bit at PWM0_INTEN.B19;

sfr unsigned long   volatile PWM0_RIS             absolute 0x40028018;
    const register unsigned short int PWM_RIS_INTPWM0 = 0;
    sbit  PWM_RIS_INTPWM0_bit at PWM0_RIS.B0;
    const register unsigned short int PWM_RIS_INTPWM1 = 1;
    sbit  PWM_RIS_INTPWM1_bit at PWM0_RIS.B1;
    const register unsigned short int PWM_RIS_INTPWM2 = 2;
    sbit  PWM_RIS_INTPWM2_bit at PWM0_RIS.B2;
    const register unsigned short int PWM_RIS_INTPWM3 = 3;
    sbit  PWM_RIS_INTPWM3_bit at PWM0_RIS.B3;
    const register unsigned short int PWM_RIS_INTFAULT0 = 16;
    sbit  PWM_RIS_INTFAULT0_bit at PWM0_RIS.B16;
    const register unsigned short int PWM_RIS_INTFAULT1 = 17;
    sbit  PWM_RIS_INTFAULT1_bit at PWM0_RIS.B17;
    const register unsigned short int PWM_RIS_INTFAULT2 = 18;
    sbit  PWM_RIS_INTFAULT2_bit at PWM0_RIS.B18;
    const register unsigned short int PWM_RIS_INTFAULT3 = 19;
    sbit  PWM_RIS_INTFAULT3_bit at PWM0_RIS.B19;

sfr unsigned long   volatile PWM0_ISC             absolute 0x4002801C;
    const register unsigned short int PWM_ISC_INTPWM0 = 0;
    sbit  PWM_ISC_INTPWM0_bit at PWM0_ISC.B0;
    const register unsigned short int PWM_ISC_INTPWM1 = 1;
    sbit  PWM_ISC_INTPWM1_bit at PWM0_ISC.B1;
    const register unsigned short int PWM_ISC_INTPWM2 = 2;
    sbit  PWM_ISC_INTPWM2_bit at PWM0_ISC.B2;
    const register unsigned short int PWM_ISC_INTPWM3 = 3;
    sbit  PWM_ISC_INTPWM3_bit at PWM0_ISC.B3;
    const register unsigned short int PWM_ISC_INTFAULT0 = 16;
    sbit  PWM_ISC_INTFAULT0_bit at PWM0_ISC.B16;
    const register unsigned short int PWM_ISC_INTFAULT1 = 17;
    sbit  PWM_ISC_INTFAULT1_bit at PWM0_ISC.B17;
    const register unsigned short int PWM_ISC_INTFAULT2 = 18;
    sbit  PWM_ISC_INTFAULT2_bit at PWM0_ISC.B18;
    const register unsigned short int PWM_ISC_INTFAULT3 = 19;
    sbit  PWM_ISC_INTFAULT3_bit at PWM0_ISC.B19;

sfr unsigned long   volatile PWM0_STATUS          absolute 0x40028020;
    const register unsigned short int PWM_STATUS_FAULT0 = 0;
    sbit  PWM_STATUS_FAULT0_bit at PWM0_STATUS.B0;
    const register unsigned short int PWM_STATUS_FAULT1 = 1;
    sbit  PWM_STATUS_FAULT1_bit at PWM0_STATUS.B1;
    const register unsigned short int PWM_STATUS_FAULT2 = 2;
    sbit  PWM_STATUS_FAULT2_bit at PWM0_STATUS.B2;
    const register unsigned short int PWM_STATUS_FAULT3 = 3;
    sbit  PWM_STATUS_FAULT3_bit at PWM0_STATUS.B3;

sfr unsigned long   volatile PWM0_FAULTVAL        absolute 0x40028024;
    const register unsigned short int PWM_FAULTVAL_PWM0 = 0;
    sbit  PWM_FAULTVAL_PWM0_bit at PWM0_FAULTVAL.B0;
    const register unsigned short int PWM_FAULTVAL_PWM1 = 1;
    sbit  PWM_FAULTVAL_PWM1_bit at PWM0_FAULTVAL.B1;
    const register unsigned short int PWM_FAULTVAL_PWM2 = 2;
    sbit  PWM_FAULTVAL_PWM2_bit at PWM0_FAULTVAL.B2;
    const register unsigned short int PWM_FAULTVAL_PWM3 = 3;
    sbit  PWM_FAULTVAL_PWM3_bit at PWM0_FAULTVAL.B3;
    const register unsigned short int PWM_FAULTVAL_PWM4 = 4;
    sbit  PWM_FAULTVAL_PWM4_bit at PWM0_FAULTVAL.B4;
    const register unsigned short int PWM_FAULTVAL_PWM5 = 5;
    sbit  PWM_FAULTVAL_PWM5_bit at PWM0_FAULTVAL.B5;
    const register unsigned short int PWM_FAULTVAL_PWM6 = 6;
    sbit  PWM_FAULTVAL_PWM6_bit at PWM0_FAULTVAL.B6;
    const register unsigned short int PWM_FAULTVAL_PWM7 = 7;
    sbit  PWM_FAULTVAL_PWM7_bit at PWM0_FAULTVAL.B7;

sfr unsigned long   volatile PWM0_ENUPD           absolute 0x40028028;
    const register unsigned short int PWM_ENUPD_ENUPD00 = 0;
    sbit  PWM_ENUPD_ENUPD00_bit at PWM0_ENUPD.B0;
    const register unsigned short int PWM_ENUPD_ENUPD01 = 1;
    sbit  PWM_ENUPD_ENUPD01_bit at PWM0_ENUPD.B1;
    const register unsigned short int PWM_ENUPD_ENUPD12 = 2;
    sbit  PWM_ENUPD_ENUPD12_bit at PWM0_ENUPD.B2;
    const register unsigned short int PWM_ENUPD_ENUPD13 = 3;
    sbit  PWM_ENUPD_ENUPD13_bit at PWM0_ENUPD.B3;
    const register unsigned short int PWM_ENUPD_ENUPD24 = 4;
    sbit  PWM_ENUPD_ENUPD24_bit at PWM0_ENUPD.B4;
    const register unsigned short int PWM_ENUPD_ENUPD25 = 5;
    sbit  PWM_ENUPD_ENUPD25_bit at PWM0_ENUPD.B5;
    const register unsigned short int PWM_ENUPD_ENUPD36 = 6;
    sbit  PWM_ENUPD_ENUPD36_bit at PWM0_ENUPD.B6;
    const register unsigned short int PWM_ENUPD_ENUPD37 = 7;
    sbit  PWM_ENUPD_ENUPD37_bit at PWM0_ENUPD.B7;
    const register unsigned short int PWM_ENUPD_ENUPD48 = 8;
    sbit  PWM_ENUPD_ENUPD48_bit at PWM0_ENUPD.B8;
    const register unsigned short int PWM_ENUPD_ENUPD49 = 9;
    sbit  PWM_ENUPD_ENUPD49_bit at PWM0_ENUPD.B9;
    const register unsigned short int PWM_ENUPD_ENUPD510 = 10;
    sbit  PWM_ENUPD_ENUPD510_bit at PWM0_ENUPD.B10;
    const register unsigned short int PWM_ENUPD_ENUPD511 = 11;
    sbit  PWM_ENUPD_ENUPD511_bit at PWM0_ENUPD.B11;
    const register unsigned short int PWM_ENUPD_ENUPD612 = 12;
    sbit  PWM_ENUPD_ENUPD612_bit at PWM0_ENUPD.B12;
    const register unsigned short int PWM_ENUPD_ENUPD613 = 13;
    sbit  PWM_ENUPD_ENUPD613_bit at PWM0_ENUPD.B13;
    const register unsigned short int PWM_ENUPD_ENUPD714 = 14;
    sbit  PWM_ENUPD_ENUPD714_bit at PWM0_ENUPD.B14;
    const register unsigned short int PWM_ENUPD_ENUPD715 = 15;
    sbit  PWM_ENUPD_ENUPD715_bit at PWM0_ENUPD.B15;

sfr unsigned long   volatile PWM0__0_CTL          absolute 0x40028040;
    const register unsigned short int PWM_0_CTL_ENABLE = 0;
    sbit  PWM_0_CTL_ENABLE_bit at PWM0__0_CTL.B0;
    const register unsigned short int PWM_0_CTL_MODE = 1;
    sbit  PWM_0_CTL_MODE_bit at PWM0__0_CTL.B1;
    const register unsigned short int PWM_0_CTL_DEBUG = 2;
    sbit  PWM_0_CTL_DEBUG_bit at PWM0__0_CTL.B2;
    const register unsigned short int PWM_0_CTL_LOADUPD = 3;
    sbit  PWM_0_CTL_LOADUPD_bit at PWM0__0_CTL.B3;
    const register unsigned short int PWM_0_CTL_CMPAUPD = 4;
    sbit  PWM_0_CTL_CMPAUPD_bit at PWM0__0_CTL.B4;
    const register unsigned short int PWM_0_CTL_CMPBUPD = 5;
    sbit  PWM_0_CTL_CMPBUPD_bit at PWM0__0_CTL.B5;
    const register unsigned short int PWM_0_CTL_GENAUPD6 = 6;
    sbit  PWM_0_CTL_GENAUPD6_bit at PWM0__0_CTL.B6;
    const register unsigned short int PWM_0_CTL_GENAUPD7 = 7;
    sbit  PWM_0_CTL_GENAUPD7_bit at PWM0__0_CTL.B7;
    const register unsigned short int PWM_0_CTL_GENBUPD8 = 8;
    sbit  PWM_0_CTL_GENBUPD8_bit at PWM0__0_CTL.B8;
    const register unsigned short int PWM_0_CTL_GENBUPD9 = 9;
    sbit  PWM_0_CTL_GENBUPD9_bit at PWM0__0_CTL.B9;
    const register unsigned short int PWM_0_CTL_DBCTLUPD10 = 10;
    sbit  PWM_0_CTL_DBCTLUPD10_bit at PWM0__0_CTL.B10;
    const register unsigned short int PWM_0_CTL_DBCTLUPD11 = 11;
    sbit  PWM_0_CTL_DBCTLUPD11_bit at PWM0__0_CTL.B11;
    const register unsigned short int PWM_0_CTL_DBRISEUPD12 = 12;
    sbit  PWM_0_CTL_DBRISEUPD12_bit at PWM0__0_CTL.B12;
    const register unsigned short int PWM_0_CTL_DBRISEUPD13 = 13;
    sbit  PWM_0_CTL_DBRISEUPD13_bit at PWM0__0_CTL.B13;
    const register unsigned short int PWM_0_CTL_DBFALLUPD14 = 14;
    sbit  PWM_0_CTL_DBFALLUPD14_bit at PWM0__0_CTL.B14;
    const register unsigned short int PWM_0_CTL_DBFALLUPD15 = 15;
    sbit  PWM_0_CTL_DBFALLUPD15_bit at PWM0__0_CTL.B15;
    const register unsigned short int PWM_0_CTL_FLTSRC = 16;
    sbit  PWM_0_CTL_FLTSRC_bit at PWM0__0_CTL.B16;
    const register unsigned short int PWM_0_CTL_MINFLTPER = 17;
    sbit  PWM_0_CTL_MINFLTPER_bit at PWM0__0_CTL.B17;
    const register unsigned short int PWM_0_CTL_LATCH = 18;
    sbit  PWM_0_CTL_LATCH_bit at PWM0__0_CTL.B18;

sfr unsigned long   volatile PWM0__0_INTEN        absolute 0x40028044;
    const register unsigned short int PWM_0_INTEN_INTCNTZERO = 0;
    sbit  PWM_0_INTEN_INTCNTZERO_bit at PWM0__0_INTEN.B0;
    const register unsigned short int PWM_0_INTEN_INTCNTLOAD = 1;
    sbit  PWM_0_INTEN_INTCNTLOAD_bit at PWM0__0_INTEN.B1;
    const register unsigned short int PWM_0_INTEN_INTCMPAU = 2;
    sbit  PWM_0_INTEN_INTCMPAU_bit at PWM0__0_INTEN.B2;
    const register unsigned short int PWM_0_INTEN_INTCMPAD = 3;
    sbit  PWM_0_INTEN_INTCMPAD_bit at PWM0__0_INTEN.B3;
    const register unsigned short int PWM_0_INTEN_INTCMPBU = 4;
    sbit  PWM_0_INTEN_INTCMPBU_bit at PWM0__0_INTEN.B4;
    const register unsigned short int PWM_0_INTEN_INTCMPBD = 5;
    sbit  PWM_0_INTEN_INTCMPBD_bit at PWM0__0_INTEN.B5;
    const register unsigned short int PWM_0_INTEN_TRCNTZERO = 8;
    sbit  PWM_0_INTEN_TRCNTZERO_bit at PWM0__0_INTEN.B8;
    const register unsigned short int PWM_0_INTEN_TRCNTLOAD = 9;
    sbit  PWM_0_INTEN_TRCNTLOAD_bit at PWM0__0_INTEN.B9;
    const register unsigned short int PWM_0_INTEN_TRCMPAU = 10;
    sbit  PWM_0_INTEN_TRCMPAU_bit at PWM0__0_INTEN.B10;
    const register unsigned short int PWM_0_INTEN_TRCMPAD = 11;
    sbit  PWM_0_INTEN_TRCMPAD_bit at PWM0__0_INTEN.B11;
    const register unsigned short int PWM_0_INTEN_TRCMPBU = 12;
    sbit  PWM_0_INTEN_TRCMPBU_bit at PWM0__0_INTEN.B12;
    const register unsigned short int PWM_0_INTEN_TRCMPBD = 13;
    sbit  PWM_0_INTEN_TRCMPBD_bit at PWM0__0_INTEN.B13;

sfr unsigned long   volatile PWM0__0_RIS          absolute 0x40028048;
    const register unsigned short int PWM_0_RIS_INTCNTZERO = 0;
    sbit  PWM_0_RIS_INTCNTZERO_bit at PWM0__0_RIS.B0;
    const register unsigned short int PWM_0_RIS_INTCNTLOAD = 1;
    sbit  PWM_0_RIS_INTCNTLOAD_bit at PWM0__0_RIS.B1;
    const register unsigned short int PWM_0_RIS_INTCMPAU = 2;
    sbit  PWM_0_RIS_INTCMPAU_bit at PWM0__0_RIS.B2;
    const register unsigned short int PWM_0_RIS_INTCMPAD = 3;
    sbit  PWM_0_RIS_INTCMPAD_bit at PWM0__0_RIS.B3;
    const register unsigned short int PWM_0_RIS_INTCMPBU = 4;
    sbit  PWM_0_RIS_INTCMPBU_bit at PWM0__0_RIS.B4;
    const register unsigned short int PWM_0_RIS_INTCMPBD = 5;
    sbit  PWM_0_RIS_INTCMPBD_bit at PWM0__0_RIS.B5;

sfr unsigned long   volatile PWM0__0_ISC          absolute 0x4002804C;
    const register unsigned short int PWM_0_ISC_INTCNTZERO = 0;
    sbit  PWM_0_ISC_INTCNTZERO_bit at PWM0__0_ISC.B0;
    const register unsigned short int PWM_0_ISC_INTCNTLOAD = 1;
    sbit  PWM_0_ISC_INTCNTLOAD_bit at PWM0__0_ISC.B1;
    const register unsigned short int PWM_0_ISC_INTCMPAU = 2;
    sbit  PWM_0_ISC_INTCMPAU_bit at PWM0__0_ISC.B2;
    const register unsigned short int PWM_0_ISC_INTCMPAD = 3;
    sbit  PWM_0_ISC_INTCMPAD_bit at PWM0__0_ISC.B3;
    const register unsigned short int PWM_0_ISC_INTCMPBU = 4;
    sbit  PWM_0_ISC_INTCMPBU_bit at PWM0__0_ISC.B4;
    const register unsigned short int PWM_0_ISC_INTCMPBD = 5;
    sbit  PWM_0_ISC_INTCMPBD_bit at PWM0__0_ISC.B5;

sfr unsigned long   volatile PWM0__0_LOAD         absolute 0x40028050;
    const register unsigned short int PWM_0_LOAD0 = 0;
    sbit  PWM_0_LOAD0_bit at PWM0__0_LOAD.B0;
    const register unsigned short int PWM_0_LOAD1 = 1;
    sbit  PWM_0_LOAD1_bit at PWM0__0_LOAD.B1;
    const register unsigned short int PWM_0_LOAD2 = 2;
    sbit  PWM_0_LOAD2_bit at PWM0__0_LOAD.B2;
    const register unsigned short int PWM_0_LOAD3 = 3;
    sbit  PWM_0_LOAD3_bit at PWM0__0_LOAD.B3;
    const register unsigned short int PWM_0_LOAD4 = 4;
    sbit  PWM_0_LOAD4_bit at PWM0__0_LOAD.B4;
    const register unsigned short int PWM_0_LOAD5 = 5;
    sbit  PWM_0_LOAD5_bit at PWM0__0_LOAD.B5;
    const register unsigned short int PWM_0_LOAD6 = 6;
    sbit  PWM_0_LOAD6_bit at PWM0__0_LOAD.B6;
    const register unsigned short int PWM_0_LOAD7 = 7;
    sbit  PWM_0_LOAD7_bit at PWM0__0_LOAD.B7;
    const register unsigned short int PWM_0_LOAD8 = 8;
    sbit  PWM_0_LOAD8_bit at PWM0__0_LOAD.B8;
    const register unsigned short int PWM_0_LOAD9 = 9;
    sbit  PWM_0_LOAD9_bit at PWM0__0_LOAD.B9;
    const register unsigned short int PWM_0_LOAD10 = 10;
    sbit  PWM_0_LOAD10_bit at PWM0__0_LOAD.B10;
    const register unsigned short int PWM_0_LOAD11 = 11;
    sbit  PWM_0_LOAD11_bit at PWM0__0_LOAD.B11;
    const register unsigned short int PWM_0_LOAD12 = 12;
    sbit  PWM_0_LOAD12_bit at PWM0__0_LOAD.B12;
    const register unsigned short int PWM_0_LOAD13 = 13;
    sbit  PWM_0_LOAD13_bit at PWM0__0_LOAD.B13;
    const register unsigned short int PWM_0_LOAD14 = 14;
    sbit  PWM_0_LOAD14_bit at PWM0__0_LOAD.B14;
    const register unsigned short int PWM_0_LOAD15 = 15;
    sbit  PWM_0_LOAD15_bit at PWM0__0_LOAD.B15;

sfr unsigned long   volatile PWM0__0_COUNT        absolute 0x40028054;
    const register unsigned short int PWM_0_COUNT0 = 0;
    sbit  PWM_0_COUNT0_bit at PWM0__0_COUNT.B0;
    const register unsigned short int PWM_0_COUNT1 = 1;
    sbit  PWM_0_COUNT1_bit at PWM0__0_COUNT.B1;
    const register unsigned short int PWM_0_COUNT2 = 2;
    sbit  PWM_0_COUNT2_bit at PWM0__0_COUNT.B2;
    const register unsigned short int PWM_0_COUNT3 = 3;
    sbit  PWM_0_COUNT3_bit at PWM0__0_COUNT.B3;
    const register unsigned short int PWM_0_COUNT4 = 4;
    sbit  PWM_0_COUNT4_bit at PWM0__0_COUNT.B4;
    const register unsigned short int PWM_0_COUNT5 = 5;
    sbit  PWM_0_COUNT5_bit at PWM0__0_COUNT.B5;
    const register unsigned short int PWM_0_COUNT6 = 6;
    sbit  PWM_0_COUNT6_bit at PWM0__0_COUNT.B6;
    const register unsigned short int PWM_0_COUNT7 = 7;
    sbit  PWM_0_COUNT7_bit at PWM0__0_COUNT.B7;
    const register unsigned short int PWM_0_COUNT8 = 8;
    sbit  PWM_0_COUNT8_bit at PWM0__0_COUNT.B8;
    const register unsigned short int PWM_0_COUNT9 = 9;
    sbit  PWM_0_COUNT9_bit at PWM0__0_COUNT.B9;
    const register unsigned short int PWM_0_COUNT10 = 10;
    sbit  PWM_0_COUNT10_bit at PWM0__0_COUNT.B10;
    const register unsigned short int PWM_0_COUNT11 = 11;
    sbit  PWM_0_COUNT11_bit at PWM0__0_COUNT.B11;
    const register unsigned short int PWM_0_COUNT12 = 12;
    sbit  PWM_0_COUNT12_bit at PWM0__0_COUNT.B12;
    const register unsigned short int PWM_0_COUNT13 = 13;
    sbit  PWM_0_COUNT13_bit at PWM0__0_COUNT.B13;
    const register unsigned short int PWM_0_COUNT14 = 14;
    sbit  PWM_0_COUNT14_bit at PWM0__0_COUNT.B14;
    const register unsigned short int PWM_0_COUNT15 = 15;
    sbit  PWM_0_COUNT15_bit at PWM0__0_COUNT.B15;

sfr unsigned long   volatile PWM0__0_CMPA         absolute 0x40028058;
    const register unsigned short int PWM_0_CMPA0 = 0;
    sbit  PWM_0_CMPA0_bit at PWM0__0_CMPA.B0;
    const register unsigned short int PWM_0_CMPA1 = 1;
    sbit  PWM_0_CMPA1_bit at PWM0__0_CMPA.B1;
    const register unsigned short int PWM_0_CMPA2 = 2;
    sbit  PWM_0_CMPA2_bit at PWM0__0_CMPA.B2;
    const register unsigned short int PWM_0_CMPA3 = 3;
    sbit  PWM_0_CMPA3_bit at PWM0__0_CMPA.B3;
    const register unsigned short int PWM_0_CMPA4 = 4;
    sbit  PWM_0_CMPA4_bit at PWM0__0_CMPA.B4;
    const register unsigned short int PWM_0_CMPA5 = 5;
    sbit  PWM_0_CMPA5_bit at PWM0__0_CMPA.B5;
    const register unsigned short int PWM_0_CMPA6 = 6;
    sbit  PWM_0_CMPA6_bit at PWM0__0_CMPA.B6;
    const register unsigned short int PWM_0_CMPA7 = 7;
    sbit  PWM_0_CMPA7_bit at PWM0__0_CMPA.B7;
    const register unsigned short int PWM_0_CMPA8 = 8;
    sbit  PWM_0_CMPA8_bit at PWM0__0_CMPA.B8;
    const register unsigned short int PWM_0_CMPA9 = 9;
    sbit  PWM_0_CMPA9_bit at PWM0__0_CMPA.B9;
    const register unsigned short int PWM_0_CMPA10 = 10;
    sbit  PWM_0_CMPA10_bit at PWM0__0_CMPA.B10;
    const register unsigned short int PWM_0_CMPA11 = 11;
    sbit  PWM_0_CMPA11_bit at PWM0__0_CMPA.B11;
    const register unsigned short int PWM_0_CMPA12 = 12;
    sbit  PWM_0_CMPA12_bit at PWM0__0_CMPA.B12;
    const register unsigned short int PWM_0_CMPA13 = 13;
    sbit  PWM_0_CMPA13_bit at PWM0__0_CMPA.B13;
    const register unsigned short int PWM_0_CMPA14 = 14;
    sbit  PWM_0_CMPA14_bit at PWM0__0_CMPA.B14;
    const register unsigned short int PWM_0_CMPA15 = 15;
    sbit  PWM_0_CMPA15_bit at PWM0__0_CMPA.B15;

sfr unsigned long   volatile PWM0__0_CMPB         absolute 0x4002805C;
    const register unsigned short int PWM_0_CMPB0 = 0;
    sbit  PWM_0_CMPB0_bit at PWM0__0_CMPB.B0;
    const register unsigned short int PWM_0_CMPB1 = 1;
    sbit  PWM_0_CMPB1_bit at PWM0__0_CMPB.B1;
    const register unsigned short int PWM_0_CMPB2 = 2;
    sbit  PWM_0_CMPB2_bit at PWM0__0_CMPB.B2;
    const register unsigned short int PWM_0_CMPB3 = 3;
    sbit  PWM_0_CMPB3_bit at PWM0__0_CMPB.B3;
    const register unsigned short int PWM_0_CMPB4 = 4;
    sbit  PWM_0_CMPB4_bit at PWM0__0_CMPB.B4;
    const register unsigned short int PWM_0_CMPB5 = 5;
    sbit  PWM_0_CMPB5_bit at PWM0__0_CMPB.B5;
    const register unsigned short int PWM_0_CMPB6 = 6;
    sbit  PWM_0_CMPB6_bit at PWM0__0_CMPB.B6;
    const register unsigned short int PWM_0_CMPB7 = 7;
    sbit  PWM_0_CMPB7_bit at PWM0__0_CMPB.B7;
    const register unsigned short int PWM_0_CMPB8 = 8;
    sbit  PWM_0_CMPB8_bit at PWM0__0_CMPB.B8;
    const register unsigned short int PWM_0_CMPB9 = 9;
    sbit  PWM_0_CMPB9_bit at PWM0__0_CMPB.B9;
    const register unsigned short int PWM_0_CMPB10 = 10;
    sbit  PWM_0_CMPB10_bit at PWM0__0_CMPB.B10;
    const register unsigned short int PWM_0_CMPB11 = 11;
    sbit  PWM_0_CMPB11_bit at PWM0__0_CMPB.B11;
    const register unsigned short int PWM_0_CMPB12 = 12;
    sbit  PWM_0_CMPB12_bit at PWM0__0_CMPB.B12;
    const register unsigned short int PWM_0_CMPB13 = 13;
    sbit  PWM_0_CMPB13_bit at PWM0__0_CMPB.B13;
    const register unsigned short int PWM_0_CMPB14 = 14;
    sbit  PWM_0_CMPB14_bit at PWM0__0_CMPB.B14;
    const register unsigned short int PWM_0_CMPB15 = 15;
    sbit  PWM_0_CMPB15_bit at PWM0__0_CMPB.B15;

sfr unsigned long   volatile PWM0__0_GENA         absolute 0x40028060;
    const register unsigned short int PWM_0_GENA_ACTZERO0 = 0;
    sbit  PWM_0_GENA_ACTZERO0_bit at PWM0__0_GENA.B0;
    const register unsigned short int PWM_0_GENA_ACTZERO1 = 1;
    sbit  PWM_0_GENA_ACTZERO1_bit at PWM0__0_GENA.B1;
    const register unsigned short int PWM_0_GENA_ACTLOAD2 = 2;
    sbit  PWM_0_GENA_ACTLOAD2_bit at PWM0__0_GENA.B2;
    const register unsigned short int PWM_0_GENA_ACTLOAD3 = 3;
    sbit  PWM_0_GENA_ACTLOAD3_bit at PWM0__0_GENA.B3;
    const register unsigned short int PWM_0_GENA_ACTCMPAU4 = 4;
    sbit  PWM_0_GENA_ACTCMPAU4_bit at PWM0__0_GENA.B4;
    const register unsigned short int PWM_0_GENA_ACTCMPAU5 = 5;
    sbit  PWM_0_GENA_ACTCMPAU5_bit at PWM0__0_GENA.B5;
    const register unsigned short int PWM_0_GENA_ACTCMPAD6 = 6;
    sbit  PWM_0_GENA_ACTCMPAD6_bit at PWM0__0_GENA.B6;
    const register unsigned short int PWM_0_GENA_ACTCMPAD7 = 7;
    sbit  PWM_0_GENA_ACTCMPAD7_bit at PWM0__0_GENA.B7;
    const register unsigned short int PWM_0_GENA_ACTCMPBU8 = 8;
    sbit  PWM_0_GENA_ACTCMPBU8_bit at PWM0__0_GENA.B8;
    const register unsigned short int PWM_0_GENA_ACTCMPBU9 = 9;
    sbit  PWM_0_GENA_ACTCMPBU9_bit at PWM0__0_GENA.B9;
    const register unsigned short int PWM_0_GENA_ACTCMPBD10 = 10;
    sbit  PWM_0_GENA_ACTCMPBD10_bit at PWM0__0_GENA.B10;
    const register unsigned short int PWM_0_GENA_ACTCMPBD11 = 11;
    sbit  PWM_0_GENA_ACTCMPBD11_bit at PWM0__0_GENA.B11;

sfr unsigned long   volatile PWM0__0_GENB         absolute 0x40028064;
    const register unsigned short int PWM_0_GENB_ACTZERO0 = 0;
    sbit  PWM_0_GENB_ACTZERO0_bit at PWM0__0_GENB.B0;
    const register unsigned short int PWM_0_GENB_ACTZERO1 = 1;
    sbit  PWM_0_GENB_ACTZERO1_bit at PWM0__0_GENB.B1;
    const register unsigned short int PWM_0_GENB_ACTLOAD2 = 2;
    sbit  PWM_0_GENB_ACTLOAD2_bit at PWM0__0_GENB.B2;
    const register unsigned short int PWM_0_GENB_ACTLOAD3 = 3;
    sbit  PWM_0_GENB_ACTLOAD3_bit at PWM0__0_GENB.B3;
    const register unsigned short int PWM_0_GENB_ACTCMPAU4 = 4;
    sbit  PWM_0_GENB_ACTCMPAU4_bit at PWM0__0_GENB.B4;
    const register unsigned short int PWM_0_GENB_ACTCMPAU5 = 5;
    sbit  PWM_0_GENB_ACTCMPAU5_bit at PWM0__0_GENB.B5;
    const register unsigned short int PWM_0_GENB_ACTCMPAD6 = 6;
    sbit  PWM_0_GENB_ACTCMPAD6_bit at PWM0__0_GENB.B6;
    const register unsigned short int PWM_0_GENB_ACTCMPAD7 = 7;
    sbit  PWM_0_GENB_ACTCMPAD7_bit at PWM0__0_GENB.B7;
    const register unsigned short int PWM_0_GENB_ACTCMPBU8 = 8;
    sbit  PWM_0_GENB_ACTCMPBU8_bit at PWM0__0_GENB.B8;
    const register unsigned short int PWM_0_GENB_ACTCMPBU9 = 9;
    sbit  PWM_0_GENB_ACTCMPBU9_bit at PWM0__0_GENB.B9;
    const register unsigned short int PWM_0_GENB_ACTCMPBD10 = 10;
    sbit  PWM_0_GENB_ACTCMPBD10_bit at PWM0__0_GENB.B10;
    const register unsigned short int PWM_0_GENB_ACTCMPBD11 = 11;
    sbit  PWM_0_GENB_ACTCMPBD11_bit at PWM0__0_GENB.B11;

sfr unsigned long   volatile PWM0__0_DBCTL        absolute 0x40028068;
    const register unsigned short int PWM_0_DBCTL_ENABLE = 0;
    sbit  PWM_0_DBCTL_ENABLE_bit at PWM0__0_DBCTL.B0;

sfr unsigned long   volatile PWM0__0_DBRISE       absolute 0x4002806C;
    const register unsigned short int PWM_0_DBRISE_DELAY0 = 0;
    sbit  PWM_0_DBRISE_DELAY0_bit at PWM0__0_DBRISE.B0;
    const register unsigned short int PWM_0_DBRISE_DELAY1 = 1;
    sbit  PWM_0_DBRISE_DELAY1_bit at PWM0__0_DBRISE.B1;
    const register unsigned short int PWM_0_DBRISE_DELAY2 = 2;
    sbit  PWM_0_DBRISE_DELAY2_bit at PWM0__0_DBRISE.B2;
    const register unsigned short int PWM_0_DBRISE_DELAY3 = 3;
    sbit  PWM_0_DBRISE_DELAY3_bit at PWM0__0_DBRISE.B3;
    const register unsigned short int PWM_0_DBRISE_DELAY4 = 4;
    sbit  PWM_0_DBRISE_DELAY4_bit at PWM0__0_DBRISE.B4;
    const register unsigned short int PWM_0_DBRISE_DELAY5 = 5;
    sbit  PWM_0_DBRISE_DELAY5_bit at PWM0__0_DBRISE.B5;
    const register unsigned short int PWM_0_DBRISE_DELAY6 = 6;
    sbit  PWM_0_DBRISE_DELAY6_bit at PWM0__0_DBRISE.B6;
    const register unsigned short int PWM_0_DBRISE_DELAY7 = 7;
    sbit  PWM_0_DBRISE_DELAY7_bit at PWM0__0_DBRISE.B7;
    const register unsigned short int PWM_0_DBRISE_DELAY8 = 8;
    sbit  PWM_0_DBRISE_DELAY8_bit at PWM0__0_DBRISE.B8;
    const register unsigned short int PWM_0_DBRISE_DELAY9 = 9;
    sbit  PWM_0_DBRISE_DELAY9_bit at PWM0__0_DBRISE.B9;
    const register unsigned short int PWM_0_DBRISE_DELAY10 = 10;
    sbit  PWM_0_DBRISE_DELAY10_bit at PWM0__0_DBRISE.B10;
    const register unsigned short int PWM_0_DBRISE_DELAY11 = 11;
    sbit  PWM_0_DBRISE_DELAY11_bit at PWM0__0_DBRISE.B11;

sfr unsigned long   volatile PWM0__0_DBFALL       absolute 0x40028070;
    const register unsigned short int PWM_0_DBFALL_DELAY0 = 0;
    sbit  PWM_0_DBFALL_DELAY0_bit at PWM0__0_DBFALL.B0;
    const register unsigned short int PWM_0_DBFALL_DELAY1 = 1;
    sbit  PWM_0_DBFALL_DELAY1_bit at PWM0__0_DBFALL.B1;
    const register unsigned short int PWM_0_DBFALL_DELAY2 = 2;
    sbit  PWM_0_DBFALL_DELAY2_bit at PWM0__0_DBFALL.B2;
    const register unsigned short int PWM_0_DBFALL_DELAY3 = 3;
    sbit  PWM_0_DBFALL_DELAY3_bit at PWM0__0_DBFALL.B3;
    const register unsigned short int PWM_0_DBFALL_DELAY4 = 4;
    sbit  PWM_0_DBFALL_DELAY4_bit at PWM0__0_DBFALL.B4;
    const register unsigned short int PWM_0_DBFALL_DELAY5 = 5;
    sbit  PWM_0_DBFALL_DELAY5_bit at PWM0__0_DBFALL.B5;
    const register unsigned short int PWM_0_DBFALL_DELAY6 = 6;
    sbit  PWM_0_DBFALL_DELAY6_bit at PWM0__0_DBFALL.B6;
    const register unsigned short int PWM_0_DBFALL_DELAY7 = 7;
    sbit  PWM_0_DBFALL_DELAY7_bit at PWM0__0_DBFALL.B7;
    const register unsigned short int PWM_0_DBFALL_DELAY8 = 8;
    sbit  PWM_0_DBFALL_DELAY8_bit at PWM0__0_DBFALL.B8;
    const register unsigned short int PWM_0_DBFALL_DELAY9 = 9;
    sbit  PWM_0_DBFALL_DELAY9_bit at PWM0__0_DBFALL.B9;
    const register unsigned short int PWM_0_DBFALL_DELAY10 = 10;
    sbit  PWM_0_DBFALL_DELAY10_bit at PWM0__0_DBFALL.B10;
    const register unsigned short int PWM_0_DBFALL_DELAY11 = 11;
    sbit  PWM_0_DBFALL_DELAY11_bit at PWM0__0_DBFALL.B11;

sfr unsigned long   volatile PWM0__0_FLTSRC0      absolute 0x40028074;
    const register unsigned short int PWM_0_FLTSRC0_FAULT0 = 0;
    sbit  PWM_0_FLTSRC0_FAULT0_bit at PWM0__0_FLTSRC0.B0;
    const register unsigned short int PWM_0_FLTSRC0_FAULT1 = 1;
    sbit  PWM_0_FLTSRC0_FAULT1_bit at PWM0__0_FLTSRC0.B1;
    const register unsigned short int PWM_0_FLTSRC0_FAULT2 = 2;
    sbit  PWM_0_FLTSRC0_FAULT2_bit at PWM0__0_FLTSRC0.B2;
    const register unsigned short int PWM_0_FLTSRC0_FAULT3 = 3;
    sbit  PWM_0_FLTSRC0_FAULT3_bit at PWM0__0_FLTSRC0.B3;

sfr unsigned long   volatile PWM0__0_FLTSRC1      absolute 0x40028078;
    const register unsigned short int PWM_0_FLTSRC1_DCMP0 = 0;
    sbit  PWM_0_FLTSRC1_DCMP0_bit at PWM0__0_FLTSRC1.B0;
    const register unsigned short int PWM_0_FLTSRC1_DCMP1 = 1;
    sbit  PWM_0_FLTSRC1_DCMP1_bit at PWM0__0_FLTSRC1.B1;
    const register unsigned short int PWM_0_FLTSRC1_DCMP2 = 2;
    sbit  PWM_0_FLTSRC1_DCMP2_bit at PWM0__0_FLTSRC1.B2;
    const register unsigned short int PWM_0_FLTSRC1_DCMP3 = 3;
    sbit  PWM_0_FLTSRC1_DCMP3_bit at PWM0__0_FLTSRC1.B3;
    const register unsigned short int PWM_0_FLTSRC1_DCMP4 = 4;
    sbit  PWM_0_FLTSRC1_DCMP4_bit at PWM0__0_FLTSRC1.B4;
    const register unsigned short int PWM_0_FLTSRC1_DCMP5 = 5;
    sbit  PWM_0_FLTSRC1_DCMP5_bit at PWM0__0_FLTSRC1.B5;
    const register unsigned short int PWM_0_FLTSRC1_DCMP6 = 6;
    sbit  PWM_0_FLTSRC1_DCMP6_bit at PWM0__0_FLTSRC1.B6;
    const register unsigned short int PWM_0_FLTSRC1_DCMP7 = 7;
    sbit  PWM_0_FLTSRC1_DCMP7_bit at PWM0__0_FLTSRC1.B7;

sfr unsigned long   volatile PWM0__0_MINFLTPER    absolute 0x4002807C;
    const register unsigned short int PWM_0_MINFLTPER0 = 0;
    sbit  PWM_0_MINFLTPER0_bit at PWM0__0_MINFLTPER.B0;
    const register unsigned short int PWM_0_MINFLTPER1 = 1;
    sbit  PWM_0_MINFLTPER1_bit at PWM0__0_MINFLTPER.B1;
    const register unsigned short int PWM_0_MINFLTPER2 = 2;
    sbit  PWM_0_MINFLTPER2_bit at PWM0__0_MINFLTPER.B2;
    const register unsigned short int PWM_0_MINFLTPER3 = 3;
    sbit  PWM_0_MINFLTPER3_bit at PWM0__0_MINFLTPER.B3;
    const register unsigned short int PWM_0_MINFLTPER4 = 4;
    sbit  PWM_0_MINFLTPER4_bit at PWM0__0_MINFLTPER.B4;
    const register unsigned short int PWM_0_MINFLTPER5 = 5;
    sbit  PWM_0_MINFLTPER5_bit at PWM0__0_MINFLTPER.B5;
    const register unsigned short int PWM_0_MINFLTPER6 = 6;
    sbit  PWM_0_MINFLTPER6_bit at PWM0__0_MINFLTPER.B6;
    const register unsigned short int PWM_0_MINFLTPER7 = 7;
    sbit  PWM_0_MINFLTPER7_bit at PWM0__0_MINFLTPER.B7;
    const register unsigned short int PWM_0_MINFLTPER8 = 8;
    sbit  PWM_0_MINFLTPER8_bit at PWM0__0_MINFLTPER.B8;
    const register unsigned short int PWM_0_MINFLTPER9 = 9;
    sbit  PWM_0_MINFLTPER9_bit at PWM0__0_MINFLTPER.B9;
    const register unsigned short int PWM_0_MINFLTPER10 = 10;
    sbit  PWM_0_MINFLTPER10_bit at PWM0__0_MINFLTPER.B10;
    const register unsigned short int PWM_0_MINFLTPER11 = 11;
    sbit  PWM_0_MINFLTPER11_bit at PWM0__0_MINFLTPER.B11;
    const register unsigned short int PWM_0_MINFLTPER12 = 12;
    sbit  PWM_0_MINFLTPER12_bit at PWM0__0_MINFLTPER.B12;
    const register unsigned short int PWM_0_MINFLTPER13 = 13;
    sbit  PWM_0_MINFLTPER13_bit at PWM0__0_MINFLTPER.B13;
    const register unsigned short int PWM_0_MINFLTPER14 = 14;
    sbit  PWM_0_MINFLTPER14_bit at PWM0__0_MINFLTPER.B14;
    const register unsigned short int PWM_0_MINFLTPER15 = 15;
    sbit  PWM_0_MINFLTPER15_bit at PWM0__0_MINFLTPER.B15;

sfr unsigned long   volatile PWM0__1_CTL          absolute 0x40028080;
    const register unsigned short int PWM_1_CTL_ENABLE = 0;
    sbit  PWM_1_CTL_ENABLE_bit at PWM0__1_CTL.B0;
    const register unsigned short int PWM_1_CTL_MODE = 1;
    sbit  PWM_1_CTL_MODE_bit at PWM0__1_CTL.B1;
    const register unsigned short int PWM_1_CTL_DEBUG = 2;
    sbit  PWM_1_CTL_DEBUG_bit at PWM0__1_CTL.B2;
    const register unsigned short int PWM_1_CTL_LOADUPD = 3;
    sbit  PWM_1_CTL_LOADUPD_bit at PWM0__1_CTL.B3;
    const register unsigned short int PWM_1_CTL_CMPAUPD = 4;
    sbit  PWM_1_CTL_CMPAUPD_bit at PWM0__1_CTL.B4;
    const register unsigned short int PWM_1_CTL_CMPBUPD = 5;
    sbit  PWM_1_CTL_CMPBUPD_bit at PWM0__1_CTL.B5;
    const register unsigned short int PWM_1_CTL_GENAUPD6 = 6;
    sbit  PWM_1_CTL_GENAUPD6_bit at PWM0__1_CTL.B6;
    const register unsigned short int PWM_1_CTL_GENAUPD7 = 7;
    sbit  PWM_1_CTL_GENAUPD7_bit at PWM0__1_CTL.B7;
    const register unsigned short int PWM_1_CTL_GENBUPD8 = 8;
    sbit  PWM_1_CTL_GENBUPD8_bit at PWM0__1_CTL.B8;
    const register unsigned short int PWM_1_CTL_GENBUPD9 = 9;
    sbit  PWM_1_CTL_GENBUPD9_bit at PWM0__1_CTL.B9;
    const register unsigned short int PWM_1_CTL_DBCTLUPD10 = 10;
    sbit  PWM_1_CTL_DBCTLUPD10_bit at PWM0__1_CTL.B10;
    const register unsigned short int PWM_1_CTL_DBCTLUPD11 = 11;
    sbit  PWM_1_CTL_DBCTLUPD11_bit at PWM0__1_CTL.B11;
    const register unsigned short int PWM_1_CTL_DBRISEUPD12 = 12;
    sbit  PWM_1_CTL_DBRISEUPD12_bit at PWM0__1_CTL.B12;
    const register unsigned short int PWM_1_CTL_DBRISEUPD13 = 13;
    sbit  PWM_1_CTL_DBRISEUPD13_bit at PWM0__1_CTL.B13;
    const register unsigned short int PWM_1_CTL_DBFALLUPD14 = 14;
    sbit  PWM_1_CTL_DBFALLUPD14_bit at PWM0__1_CTL.B14;
    const register unsigned short int PWM_1_CTL_DBFALLUPD15 = 15;
    sbit  PWM_1_CTL_DBFALLUPD15_bit at PWM0__1_CTL.B15;
    const register unsigned short int PWM_1_CTL_FLTSRC = 16;
    sbit  PWM_1_CTL_FLTSRC_bit at PWM0__1_CTL.B16;
    const register unsigned short int PWM_1_CTL_MINFLTPER = 17;
    sbit  PWM_1_CTL_MINFLTPER_bit at PWM0__1_CTL.B17;
    const register unsigned short int PWM_1_CTL_LATCH = 18;
    sbit  PWM_1_CTL_LATCH_bit at PWM0__1_CTL.B18;

sfr unsigned long   volatile PWM0__1_INTEN        absolute 0x40028084;
    const register unsigned short int PWM_1_INTEN_INTCNTZERO = 0;
    sbit  PWM_1_INTEN_INTCNTZERO_bit at PWM0__1_INTEN.B0;
    const register unsigned short int PWM_1_INTEN_INTCNTLOAD = 1;
    sbit  PWM_1_INTEN_INTCNTLOAD_bit at PWM0__1_INTEN.B1;
    const register unsigned short int PWM_1_INTEN_INTCMPAU = 2;
    sbit  PWM_1_INTEN_INTCMPAU_bit at PWM0__1_INTEN.B2;
    const register unsigned short int PWM_1_INTEN_INTCMPAD = 3;
    sbit  PWM_1_INTEN_INTCMPAD_bit at PWM0__1_INTEN.B3;
    const register unsigned short int PWM_1_INTEN_INTCMPBU = 4;
    sbit  PWM_1_INTEN_INTCMPBU_bit at PWM0__1_INTEN.B4;
    const register unsigned short int PWM_1_INTEN_INTCMPBD = 5;
    sbit  PWM_1_INTEN_INTCMPBD_bit at PWM0__1_INTEN.B5;
    const register unsigned short int PWM_1_INTEN_TRCNTZERO = 8;
    sbit  PWM_1_INTEN_TRCNTZERO_bit at PWM0__1_INTEN.B8;
    const register unsigned short int PWM_1_INTEN_TRCNTLOAD = 9;
    sbit  PWM_1_INTEN_TRCNTLOAD_bit at PWM0__1_INTEN.B9;
    const register unsigned short int PWM_1_INTEN_TRCMPAU = 10;
    sbit  PWM_1_INTEN_TRCMPAU_bit at PWM0__1_INTEN.B10;
    const register unsigned short int PWM_1_INTEN_TRCMPAD = 11;
    sbit  PWM_1_INTEN_TRCMPAD_bit at PWM0__1_INTEN.B11;
    const register unsigned short int PWM_1_INTEN_TRCMPBU = 12;
    sbit  PWM_1_INTEN_TRCMPBU_bit at PWM0__1_INTEN.B12;
    const register unsigned short int PWM_1_INTEN_TRCMPBD = 13;
    sbit  PWM_1_INTEN_TRCMPBD_bit at PWM0__1_INTEN.B13;

sfr unsigned long   volatile PWM0__1_RIS          absolute 0x40028088;
    const register unsigned short int PWM_1_RIS_INTCNTZERO = 0;
    sbit  PWM_1_RIS_INTCNTZERO_bit at PWM0__1_RIS.B0;
    const register unsigned short int PWM_1_RIS_INTCNTLOAD = 1;
    sbit  PWM_1_RIS_INTCNTLOAD_bit at PWM0__1_RIS.B1;
    const register unsigned short int PWM_1_RIS_INTCMPAU = 2;
    sbit  PWM_1_RIS_INTCMPAU_bit at PWM0__1_RIS.B2;
    const register unsigned short int PWM_1_RIS_INTCMPAD = 3;
    sbit  PWM_1_RIS_INTCMPAD_bit at PWM0__1_RIS.B3;
    const register unsigned short int PWM_1_RIS_INTCMPBU = 4;
    sbit  PWM_1_RIS_INTCMPBU_bit at PWM0__1_RIS.B4;
    const register unsigned short int PWM_1_RIS_INTCMPBD = 5;
    sbit  PWM_1_RIS_INTCMPBD_bit at PWM0__1_RIS.B5;

sfr unsigned long   volatile PWM0__1_ISC          absolute 0x4002808C;
    const register unsigned short int PWM_1_ISC_INTCNTZERO = 0;
    sbit  PWM_1_ISC_INTCNTZERO_bit at PWM0__1_ISC.B0;
    const register unsigned short int PWM_1_ISC_INTCNTLOAD = 1;
    sbit  PWM_1_ISC_INTCNTLOAD_bit at PWM0__1_ISC.B1;
    const register unsigned short int PWM_1_ISC_INTCMPAU = 2;
    sbit  PWM_1_ISC_INTCMPAU_bit at PWM0__1_ISC.B2;
    const register unsigned short int PWM_1_ISC_INTCMPAD = 3;
    sbit  PWM_1_ISC_INTCMPAD_bit at PWM0__1_ISC.B3;
    const register unsigned short int PWM_1_ISC_INTCMPBU = 4;
    sbit  PWM_1_ISC_INTCMPBU_bit at PWM0__1_ISC.B4;
    const register unsigned short int PWM_1_ISC_INTCMPBD = 5;
    sbit  PWM_1_ISC_INTCMPBD_bit at PWM0__1_ISC.B5;

sfr unsigned long   volatile PWM0__1_LOAD         absolute 0x40028090;
    const register unsigned short int PWM_1_LOAD_LOAD0 = 0;
    sbit  PWM_1_LOAD_LOAD0_bit at PWM0__1_LOAD.B0;
    const register unsigned short int PWM_1_LOAD_LOAD1 = 1;
    sbit  PWM_1_LOAD_LOAD1_bit at PWM0__1_LOAD.B1;
    const register unsigned short int PWM_1_LOAD_LOAD2 = 2;
    sbit  PWM_1_LOAD_LOAD2_bit at PWM0__1_LOAD.B2;
    const register unsigned short int PWM_1_LOAD_LOAD3 = 3;
    sbit  PWM_1_LOAD_LOAD3_bit at PWM0__1_LOAD.B3;
    const register unsigned short int PWM_1_LOAD_LOAD4 = 4;
    sbit  PWM_1_LOAD_LOAD4_bit at PWM0__1_LOAD.B4;
    const register unsigned short int PWM_1_LOAD_LOAD5 = 5;
    sbit  PWM_1_LOAD_LOAD5_bit at PWM0__1_LOAD.B5;
    const register unsigned short int PWM_1_LOAD_LOAD6 = 6;
    sbit  PWM_1_LOAD_LOAD6_bit at PWM0__1_LOAD.B6;
    const register unsigned short int PWM_1_LOAD_LOAD7 = 7;
    sbit  PWM_1_LOAD_LOAD7_bit at PWM0__1_LOAD.B7;
    const register unsigned short int PWM_1_LOAD_LOAD8 = 8;
    sbit  PWM_1_LOAD_LOAD8_bit at PWM0__1_LOAD.B8;
    const register unsigned short int PWM_1_LOAD_LOAD9 = 9;
    sbit  PWM_1_LOAD_LOAD9_bit at PWM0__1_LOAD.B9;
    const register unsigned short int PWM_1_LOAD_LOAD10 = 10;
    sbit  PWM_1_LOAD_LOAD10_bit at PWM0__1_LOAD.B10;
    const register unsigned short int PWM_1_LOAD_LOAD11 = 11;
    sbit  PWM_1_LOAD_LOAD11_bit at PWM0__1_LOAD.B11;
    const register unsigned short int PWM_1_LOAD_LOAD12 = 12;
    sbit  PWM_1_LOAD_LOAD12_bit at PWM0__1_LOAD.B12;
    const register unsigned short int PWM_1_LOAD_LOAD13 = 13;
    sbit  PWM_1_LOAD_LOAD13_bit at PWM0__1_LOAD.B13;
    const register unsigned short int PWM_1_LOAD_LOAD14 = 14;
    sbit  PWM_1_LOAD_LOAD14_bit at PWM0__1_LOAD.B14;
    const register unsigned short int PWM_1_LOAD_LOAD15 = 15;
    sbit  PWM_1_LOAD_LOAD15_bit at PWM0__1_LOAD.B15;

sfr unsigned long   volatile PWM0__1_COUNT        absolute 0x40028094;
    const register unsigned short int PWM_1_COUNT_COUNT0 = 0;
    sbit  PWM_1_COUNT_COUNT0_bit at PWM0__1_COUNT.B0;
    const register unsigned short int PWM_1_COUNT_COUNT1 = 1;
    sbit  PWM_1_COUNT_COUNT1_bit at PWM0__1_COUNT.B1;
    const register unsigned short int PWM_1_COUNT_COUNT2 = 2;
    sbit  PWM_1_COUNT_COUNT2_bit at PWM0__1_COUNT.B2;
    const register unsigned short int PWM_1_COUNT_COUNT3 = 3;
    sbit  PWM_1_COUNT_COUNT3_bit at PWM0__1_COUNT.B3;
    const register unsigned short int PWM_1_COUNT_COUNT4 = 4;
    sbit  PWM_1_COUNT_COUNT4_bit at PWM0__1_COUNT.B4;
    const register unsigned short int PWM_1_COUNT_COUNT5 = 5;
    sbit  PWM_1_COUNT_COUNT5_bit at PWM0__1_COUNT.B5;
    const register unsigned short int PWM_1_COUNT_COUNT6 = 6;
    sbit  PWM_1_COUNT_COUNT6_bit at PWM0__1_COUNT.B6;
    const register unsigned short int PWM_1_COUNT_COUNT7 = 7;
    sbit  PWM_1_COUNT_COUNT7_bit at PWM0__1_COUNT.B7;
    const register unsigned short int PWM_1_COUNT_COUNT8 = 8;
    sbit  PWM_1_COUNT_COUNT8_bit at PWM0__1_COUNT.B8;
    const register unsigned short int PWM_1_COUNT_COUNT9 = 9;
    sbit  PWM_1_COUNT_COUNT9_bit at PWM0__1_COUNT.B9;
    const register unsigned short int PWM_1_COUNT_COUNT10 = 10;
    sbit  PWM_1_COUNT_COUNT10_bit at PWM0__1_COUNT.B10;
    const register unsigned short int PWM_1_COUNT_COUNT11 = 11;
    sbit  PWM_1_COUNT_COUNT11_bit at PWM0__1_COUNT.B11;
    const register unsigned short int PWM_1_COUNT_COUNT12 = 12;
    sbit  PWM_1_COUNT_COUNT12_bit at PWM0__1_COUNT.B12;
    const register unsigned short int PWM_1_COUNT_COUNT13 = 13;
    sbit  PWM_1_COUNT_COUNT13_bit at PWM0__1_COUNT.B13;
    const register unsigned short int PWM_1_COUNT_COUNT14 = 14;
    sbit  PWM_1_COUNT_COUNT14_bit at PWM0__1_COUNT.B14;
    const register unsigned short int PWM_1_COUNT_COUNT15 = 15;
    sbit  PWM_1_COUNT_COUNT15_bit at PWM0__1_COUNT.B15;

sfr unsigned long   volatile PWM0__1_CMPA         absolute 0x40028098;
    const register unsigned short int PWM_1_CMPA_COMPA0 = 0;
    sbit  PWM_1_CMPA_COMPA0_bit at PWM0__1_CMPA.B0;
    const register unsigned short int PWM_1_CMPA_COMPA1 = 1;
    sbit  PWM_1_CMPA_COMPA1_bit at PWM0__1_CMPA.B1;
    const register unsigned short int PWM_1_CMPA_COMPA2 = 2;
    sbit  PWM_1_CMPA_COMPA2_bit at PWM0__1_CMPA.B2;
    const register unsigned short int PWM_1_CMPA_COMPA3 = 3;
    sbit  PWM_1_CMPA_COMPA3_bit at PWM0__1_CMPA.B3;
    const register unsigned short int PWM_1_CMPA_COMPA4 = 4;
    sbit  PWM_1_CMPA_COMPA4_bit at PWM0__1_CMPA.B4;
    const register unsigned short int PWM_1_CMPA_COMPA5 = 5;
    sbit  PWM_1_CMPA_COMPA5_bit at PWM0__1_CMPA.B5;
    const register unsigned short int PWM_1_CMPA_COMPA6 = 6;
    sbit  PWM_1_CMPA_COMPA6_bit at PWM0__1_CMPA.B6;
    const register unsigned short int PWM_1_CMPA_COMPA7 = 7;
    sbit  PWM_1_CMPA_COMPA7_bit at PWM0__1_CMPA.B7;
    const register unsigned short int PWM_1_CMPA_COMPA8 = 8;
    sbit  PWM_1_CMPA_COMPA8_bit at PWM0__1_CMPA.B8;
    const register unsigned short int PWM_1_CMPA_COMPA9 = 9;
    sbit  PWM_1_CMPA_COMPA9_bit at PWM0__1_CMPA.B9;
    const register unsigned short int PWM_1_CMPA_COMPA10 = 10;
    sbit  PWM_1_CMPA_COMPA10_bit at PWM0__1_CMPA.B10;
    const register unsigned short int PWM_1_CMPA_COMPA11 = 11;
    sbit  PWM_1_CMPA_COMPA11_bit at PWM0__1_CMPA.B11;
    const register unsigned short int PWM_1_CMPA_COMPA12 = 12;
    sbit  PWM_1_CMPA_COMPA12_bit at PWM0__1_CMPA.B12;
    const register unsigned short int PWM_1_CMPA_COMPA13 = 13;
    sbit  PWM_1_CMPA_COMPA13_bit at PWM0__1_CMPA.B13;
    const register unsigned short int PWM_1_CMPA_COMPA14 = 14;
    sbit  PWM_1_CMPA_COMPA14_bit at PWM0__1_CMPA.B14;
    const register unsigned short int PWM_1_CMPA_COMPA15 = 15;
    sbit  PWM_1_CMPA_COMPA15_bit at PWM0__1_CMPA.B15;

sfr unsigned long   volatile PWM0__1_CMPB         absolute 0x4002809C;
    const register unsigned short int PWM_1_CMPB_COMPB0 = 0;
    sbit  PWM_1_CMPB_COMPB0_bit at PWM0__1_CMPB.B0;
    const register unsigned short int PWM_1_CMPB_COMPB1 = 1;
    sbit  PWM_1_CMPB_COMPB1_bit at PWM0__1_CMPB.B1;
    const register unsigned short int PWM_1_CMPB_COMPB2 = 2;
    sbit  PWM_1_CMPB_COMPB2_bit at PWM0__1_CMPB.B2;
    const register unsigned short int PWM_1_CMPB_COMPB3 = 3;
    sbit  PWM_1_CMPB_COMPB3_bit at PWM0__1_CMPB.B3;
    const register unsigned short int PWM_1_CMPB_COMPB4 = 4;
    sbit  PWM_1_CMPB_COMPB4_bit at PWM0__1_CMPB.B4;
    const register unsigned short int PWM_1_CMPB_COMPB5 = 5;
    sbit  PWM_1_CMPB_COMPB5_bit at PWM0__1_CMPB.B5;
    const register unsigned short int PWM_1_CMPB_COMPB6 = 6;
    sbit  PWM_1_CMPB_COMPB6_bit at PWM0__1_CMPB.B6;
    const register unsigned short int PWM_1_CMPB_COMPB7 = 7;
    sbit  PWM_1_CMPB_COMPB7_bit at PWM0__1_CMPB.B7;
    const register unsigned short int PWM_1_CMPB_COMPB8 = 8;
    sbit  PWM_1_CMPB_COMPB8_bit at PWM0__1_CMPB.B8;
    const register unsigned short int PWM_1_CMPB_COMPB9 = 9;
    sbit  PWM_1_CMPB_COMPB9_bit at PWM0__1_CMPB.B9;
    const register unsigned short int PWM_1_CMPB_COMPB10 = 10;
    sbit  PWM_1_CMPB_COMPB10_bit at PWM0__1_CMPB.B10;
    const register unsigned short int PWM_1_CMPB_COMPB11 = 11;
    sbit  PWM_1_CMPB_COMPB11_bit at PWM0__1_CMPB.B11;
    const register unsigned short int PWM_1_CMPB_COMPB12 = 12;
    sbit  PWM_1_CMPB_COMPB12_bit at PWM0__1_CMPB.B12;
    const register unsigned short int PWM_1_CMPB_COMPB13 = 13;
    sbit  PWM_1_CMPB_COMPB13_bit at PWM0__1_CMPB.B13;
    const register unsigned short int PWM_1_CMPB_COMPB14 = 14;
    sbit  PWM_1_CMPB_COMPB14_bit at PWM0__1_CMPB.B14;
    const register unsigned short int PWM_1_CMPB_COMPB15 = 15;
    sbit  PWM_1_CMPB_COMPB15_bit at PWM0__1_CMPB.B15;

sfr unsigned long   volatile PWM0__1_GENA         absolute 0x400280A0;
    const register unsigned short int PWM_1_GENA_ACTZERO0 = 0;
    sbit  PWM_1_GENA_ACTZERO0_bit at PWM0__1_GENA.B0;
    const register unsigned short int PWM_1_GENA_ACTZERO1 = 1;
    sbit  PWM_1_GENA_ACTZERO1_bit at PWM0__1_GENA.B1;
    const register unsigned short int PWM_1_GENA_ACTLOAD2 = 2;
    sbit  PWM_1_GENA_ACTLOAD2_bit at PWM0__1_GENA.B2;
    const register unsigned short int PWM_1_GENA_ACTLOAD3 = 3;
    sbit  PWM_1_GENA_ACTLOAD3_bit at PWM0__1_GENA.B3;
    const register unsigned short int PWM_1_GENA_ACTCMPAU4 = 4;
    sbit  PWM_1_GENA_ACTCMPAU4_bit at PWM0__1_GENA.B4;
    const register unsigned short int PWM_1_GENA_ACTCMPAU5 = 5;
    sbit  PWM_1_GENA_ACTCMPAU5_bit at PWM0__1_GENA.B5;
    const register unsigned short int PWM_1_GENA_ACTCMPAD6 = 6;
    sbit  PWM_1_GENA_ACTCMPAD6_bit at PWM0__1_GENA.B6;
    const register unsigned short int PWM_1_GENA_ACTCMPAD7 = 7;
    sbit  PWM_1_GENA_ACTCMPAD7_bit at PWM0__1_GENA.B7;
    const register unsigned short int PWM_1_GENA_ACTCMPBU8 = 8;
    sbit  PWM_1_GENA_ACTCMPBU8_bit at PWM0__1_GENA.B8;
    const register unsigned short int PWM_1_GENA_ACTCMPBU9 = 9;
    sbit  PWM_1_GENA_ACTCMPBU9_bit at PWM0__1_GENA.B9;
    const register unsigned short int PWM_1_GENA_ACTCMPBD10 = 10;
    sbit  PWM_1_GENA_ACTCMPBD10_bit at PWM0__1_GENA.B10;
    const register unsigned short int PWM_1_GENA_ACTCMPBD11 = 11;
    sbit  PWM_1_GENA_ACTCMPBD11_bit at PWM0__1_GENA.B11;

sfr unsigned long   volatile PWM0__1_GENB         absolute 0x400280A4;
    const register unsigned short int PWM_1_GENB_ACTZERO0 = 0;
    sbit  PWM_1_GENB_ACTZERO0_bit at PWM0__1_GENB.B0;
    const register unsigned short int PWM_1_GENB_ACTZERO1 = 1;
    sbit  PWM_1_GENB_ACTZERO1_bit at PWM0__1_GENB.B1;
    const register unsigned short int PWM_1_GENB_ACTLOAD2 = 2;
    sbit  PWM_1_GENB_ACTLOAD2_bit at PWM0__1_GENB.B2;
    const register unsigned short int PWM_1_GENB_ACTLOAD3 = 3;
    sbit  PWM_1_GENB_ACTLOAD3_bit at PWM0__1_GENB.B3;
    const register unsigned short int PWM_1_GENB_ACTCMPAU4 = 4;
    sbit  PWM_1_GENB_ACTCMPAU4_bit at PWM0__1_GENB.B4;
    const register unsigned short int PWM_1_GENB_ACTCMPAU5 = 5;
    sbit  PWM_1_GENB_ACTCMPAU5_bit at PWM0__1_GENB.B5;
    const register unsigned short int PWM_1_GENB_ACTCMPAD6 = 6;
    sbit  PWM_1_GENB_ACTCMPAD6_bit at PWM0__1_GENB.B6;
    const register unsigned short int PWM_1_GENB_ACTCMPAD7 = 7;
    sbit  PWM_1_GENB_ACTCMPAD7_bit at PWM0__1_GENB.B7;
    const register unsigned short int PWM_1_GENB_ACTCMPBU8 = 8;
    sbit  PWM_1_GENB_ACTCMPBU8_bit at PWM0__1_GENB.B8;
    const register unsigned short int PWM_1_GENB_ACTCMPBU9 = 9;
    sbit  PWM_1_GENB_ACTCMPBU9_bit at PWM0__1_GENB.B9;
    const register unsigned short int PWM_1_GENB_ACTCMPBD10 = 10;
    sbit  PWM_1_GENB_ACTCMPBD10_bit at PWM0__1_GENB.B10;
    const register unsigned short int PWM_1_GENB_ACTCMPBD11 = 11;
    sbit  PWM_1_GENB_ACTCMPBD11_bit at PWM0__1_GENB.B11;

sfr unsigned long   volatile PWM0__1_DBCTL        absolute 0x400280A8;
    const register unsigned short int PWM_1_DBCTL_ENABLE = 0;
    sbit  PWM_1_DBCTL_ENABLE_bit at PWM0__1_DBCTL.B0;

sfr unsigned long   volatile PWM0__1_DBRISE       absolute 0x400280AC;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY0 = 0;
    sbit  PWM_1_DBRISE_RISEDELAY0_bit at PWM0__1_DBRISE.B0;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY1 = 1;
    sbit  PWM_1_DBRISE_RISEDELAY1_bit at PWM0__1_DBRISE.B1;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY2 = 2;
    sbit  PWM_1_DBRISE_RISEDELAY2_bit at PWM0__1_DBRISE.B2;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY3 = 3;
    sbit  PWM_1_DBRISE_RISEDELAY3_bit at PWM0__1_DBRISE.B3;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY4 = 4;
    sbit  PWM_1_DBRISE_RISEDELAY4_bit at PWM0__1_DBRISE.B4;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY5 = 5;
    sbit  PWM_1_DBRISE_RISEDELAY5_bit at PWM0__1_DBRISE.B5;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY6 = 6;
    sbit  PWM_1_DBRISE_RISEDELAY6_bit at PWM0__1_DBRISE.B6;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY7 = 7;
    sbit  PWM_1_DBRISE_RISEDELAY7_bit at PWM0__1_DBRISE.B7;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY8 = 8;
    sbit  PWM_1_DBRISE_RISEDELAY8_bit at PWM0__1_DBRISE.B8;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY9 = 9;
    sbit  PWM_1_DBRISE_RISEDELAY9_bit at PWM0__1_DBRISE.B9;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY10 = 10;
    sbit  PWM_1_DBRISE_RISEDELAY10_bit at PWM0__1_DBRISE.B10;
    const register unsigned short int PWM_1_DBRISE_RISEDELAY11 = 11;
    sbit  PWM_1_DBRISE_RISEDELAY11_bit at PWM0__1_DBRISE.B11;

sfr unsigned long   volatile PWM0__1_DBFALL       absolute 0x400280B0;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY0 = 0;
    sbit  PWM_1_DBFALL_FALLDELAY0_bit at PWM0__1_DBFALL.B0;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY1 = 1;
    sbit  PWM_1_DBFALL_FALLDELAY1_bit at PWM0__1_DBFALL.B1;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY2 = 2;
    sbit  PWM_1_DBFALL_FALLDELAY2_bit at PWM0__1_DBFALL.B2;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY3 = 3;
    sbit  PWM_1_DBFALL_FALLDELAY3_bit at PWM0__1_DBFALL.B3;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY4 = 4;
    sbit  PWM_1_DBFALL_FALLDELAY4_bit at PWM0__1_DBFALL.B4;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY5 = 5;
    sbit  PWM_1_DBFALL_FALLDELAY5_bit at PWM0__1_DBFALL.B5;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY6 = 6;
    sbit  PWM_1_DBFALL_FALLDELAY6_bit at PWM0__1_DBFALL.B6;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY7 = 7;
    sbit  PWM_1_DBFALL_FALLDELAY7_bit at PWM0__1_DBFALL.B7;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY8 = 8;
    sbit  PWM_1_DBFALL_FALLDELAY8_bit at PWM0__1_DBFALL.B8;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY9 = 9;
    sbit  PWM_1_DBFALL_FALLDELAY9_bit at PWM0__1_DBFALL.B9;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY10 = 10;
    sbit  PWM_1_DBFALL_FALLDELAY10_bit at PWM0__1_DBFALL.B10;
    const register unsigned short int PWM_1_DBFALL_FALLDELAY11 = 11;
    sbit  PWM_1_DBFALL_FALLDELAY11_bit at PWM0__1_DBFALL.B11;

sfr unsigned long   volatile PWM0__1_FLTSRC0      absolute 0x400280B4;
    const register unsigned short int PWM_1_FLTSRC0_FAULT0 = 0;
    sbit  PWM_1_FLTSRC0_FAULT0_bit at PWM0__1_FLTSRC0.B0;
    const register unsigned short int PWM_1_FLTSRC0_FAULT1 = 1;
    sbit  PWM_1_FLTSRC0_FAULT1_bit at PWM0__1_FLTSRC0.B1;
    const register unsigned short int PWM_1_FLTSRC0_FAULT2 = 2;
    sbit  PWM_1_FLTSRC0_FAULT2_bit at PWM0__1_FLTSRC0.B2;
    const register unsigned short int PWM_1_FLTSRC0_FAULT3 = 3;
    sbit  PWM_1_FLTSRC0_FAULT3_bit at PWM0__1_FLTSRC0.B3;

sfr unsigned long   volatile PWM0__1_FLTSRC1      absolute 0x400280B8;
    const register unsigned short int PWM_1_FLTSRC1_DCMP0 = 0;
    sbit  PWM_1_FLTSRC1_DCMP0_bit at PWM0__1_FLTSRC1.B0;
    const register unsigned short int PWM_1_FLTSRC1_DCMP1 = 1;
    sbit  PWM_1_FLTSRC1_DCMP1_bit at PWM0__1_FLTSRC1.B1;
    const register unsigned short int PWM_1_FLTSRC1_DCMP2 = 2;
    sbit  PWM_1_FLTSRC1_DCMP2_bit at PWM0__1_FLTSRC1.B2;
    const register unsigned short int PWM_1_FLTSRC1_DCMP3 = 3;
    sbit  PWM_1_FLTSRC1_DCMP3_bit at PWM0__1_FLTSRC1.B3;
    const register unsigned short int PWM_1_FLTSRC1_DCMP4 = 4;
    sbit  PWM_1_FLTSRC1_DCMP4_bit at PWM0__1_FLTSRC1.B4;
    const register unsigned short int PWM_1_FLTSRC1_DCMP5 = 5;
    sbit  PWM_1_FLTSRC1_DCMP5_bit at PWM0__1_FLTSRC1.B5;
    const register unsigned short int PWM_1_FLTSRC1_DCMP6 = 6;
    sbit  PWM_1_FLTSRC1_DCMP6_bit at PWM0__1_FLTSRC1.B6;
    const register unsigned short int PWM_1_FLTSRC1_DCMP7 = 7;
    sbit  PWM_1_FLTSRC1_DCMP7_bit at PWM0__1_FLTSRC1.B7;

sfr unsigned long   volatile PWM0__1_MINFLTPER    absolute 0x400280BC;
    const register unsigned short int PWM_1_MINFLTPER_MFP0 = 0;
    sbit  PWM_1_MINFLTPER_MFP0_bit at PWM0__1_MINFLTPER.B0;
    const register unsigned short int PWM_1_MINFLTPER_MFP1 = 1;
    sbit  PWM_1_MINFLTPER_MFP1_bit at PWM0__1_MINFLTPER.B1;
    const register unsigned short int PWM_1_MINFLTPER_MFP2 = 2;
    sbit  PWM_1_MINFLTPER_MFP2_bit at PWM0__1_MINFLTPER.B2;
    const register unsigned short int PWM_1_MINFLTPER_MFP3 = 3;
    sbit  PWM_1_MINFLTPER_MFP3_bit at PWM0__1_MINFLTPER.B3;
    const register unsigned short int PWM_1_MINFLTPER_MFP4 = 4;
    sbit  PWM_1_MINFLTPER_MFP4_bit at PWM0__1_MINFLTPER.B4;
    const register unsigned short int PWM_1_MINFLTPER_MFP5 = 5;
    sbit  PWM_1_MINFLTPER_MFP5_bit at PWM0__1_MINFLTPER.B5;
    const register unsigned short int PWM_1_MINFLTPER_MFP6 = 6;
    sbit  PWM_1_MINFLTPER_MFP6_bit at PWM0__1_MINFLTPER.B6;
    const register unsigned short int PWM_1_MINFLTPER_MFP7 = 7;
    sbit  PWM_1_MINFLTPER_MFP7_bit at PWM0__1_MINFLTPER.B7;
    const register unsigned short int PWM_1_MINFLTPER_MFP8 = 8;
    sbit  PWM_1_MINFLTPER_MFP8_bit at PWM0__1_MINFLTPER.B8;
    const register unsigned short int PWM_1_MINFLTPER_MFP9 = 9;
    sbit  PWM_1_MINFLTPER_MFP9_bit at PWM0__1_MINFLTPER.B9;
    const register unsigned short int PWM_1_MINFLTPER_MFP10 = 10;
    sbit  PWM_1_MINFLTPER_MFP10_bit at PWM0__1_MINFLTPER.B10;
    const register unsigned short int PWM_1_MINFLTPER_MFP11 = 11;
    sbit  PWM_1_MINFLTPER_MFP11_bit at PWM0__1_MINFLTPER.B11;
    const register unsigned short int PWM_1_MINFLTPER_MFP12 = 12;
    sbit  PWM_1_MINFLTPER_MFP12_bit at PWM0__1_MINFLTPER.B12;
    const register unsigned short int PWM_1_MINFLTPER_MFP13 = 13;
    sbit  PWM_1_MINFLTPER_MFP13_bit at PWM0__1_MINFLTPER.B13;
    const register unsigned short int PWM_1_MINFLTPER_MFP14 = 14;
    sbit  PWM_1_MINFLTPER_MFP14_bit at PWM0__1_MINFLTPER.B14;
    const register unsigned short int PWM_1_MINFLTPER_MFP15 = 15;
    sbit  PWM_1_MINFLTPER_MFP15_bit at PWM0__1_MINFLTPER.B15;

sfr unsigned long   volatile PWM0__2_CTL          absolute 0x400280C0;
    const register unsigned short int PWM_2_CTL_ENABLE = 0;
    sbit  PWM_2_CTL_ENABLE_bit at PWM0__2_CTL.B0;
    const register unsigned short int PWM_2_CTL_MODE = 1;
    sbit  PWM_2_CTL_MODE_bit at PWM0__2_CTL.B1;
    const register unsigned short int PWM_2_CTL_DEBUG = 2;
    sbit  PWM_2_CTL_DEBUG_bit at PWM0__2_CTL.B2;
    const register unsigned short int PWM_2_CTL_LOADUPD = 3;
    sbit  PWM_2_CTL_LOADUPD_bit at PWM0__2_CTL.B3;
    const register unsigned short int PWM_2_CTL_CMPAUPD = 4;
    sbit  PWM_2_CTL_CMPAUPD_bit at PWM0__2_CTL.B4;
    const register unsigned short int PWM_2_CTL_CMPBUPD = 5;
    sbit  PWM_2_CTL_CMPBUPD_bit at PWM0__2_CTL.B5;
    const register unsigned short int PWM_2_CTL_GENAUPD6 = 6;
    sbit  PWM_2_CTL_GENAUPD6_bit at PWM0__2_CTL.B6;
    const register unsigned short int PWM_2_CTL_GENAUPD7 = 7;
    sbit  PWM_2_CTL_GENAUPD7_bit at PWM0__2_CTL.B7;
    const register unsigned short int PWM_2_CTL_GENBUPD8 = 8;
    sbit  PWM_2_CTL_GENBUPD8_bit at PWM0__2_CTL.B8;
    const register unsigned short int PWM_2_CTL_GENBUPD9 = 9;
    sbit  PWM_2_CTL_GENBUPD9_bit at PWM0__2_CTL.B9;
    const register unsigned short int PWM_2_CTL_DBCTLUPD10 = 10;
    sbit  PWM_2_CTL_DBCTLUPD10_bit at PWM0__2_CTL.B10;
    const register unsigned short int PWM_2_CTL_DBCTLUPD11 = 11;
    sbit  PWM_2_CTL_DBCTLUPD11_bit at PWM0__2_CTL.B11;
    const register unsigned short int PWM_2_CTL_DBRISEUPD12 = 12;
    sbit  PWM_2_CTL_DBRISEUPD12_bit at PWM0__2_CTL.B12;
    const register unsigned short int PWM_2_CTL_DBRISEUPD13 = 13;
    sbit  PWM_2_CTL_DBRISEUPD13_bit at PWM0__2_CTL.B13;
    const register unsigned short int PWM_2_CTL_DBFALLUPD14 = 14;
    sbit  PWM_2_CTL_DBFALLUPD14_bit at PWM0__2_CTL.B14;
    const register unsigned short int PWM_2_CTL_DBFALLUPD15 = 15;
    sbit  PWM_2_CTL_DBFALLUPD15_bit at PWM0__2_CTL.B15;
    const register unsigned short int PWM_2_CTL_FLTSRC = 16;
    sbit  PWM_2_CTL_FLTSRC_bit at PWM0__2_CTL.B16;
    const register unsigned short int PWM_2_CTL_MINFLTPER = 17;
    sbit  PWM_2_CTL_MINFLTPER_bit at PWM0__2_CTL.B17;
    const register unsigned short int PWM_2_CTL_LATCH = 18;
    sbit  PWM_2_CTL_LATCH_bit at PWM0__2_CTL.B18;

sfr unsigned long   volatile PWM0__2_INTEN        absolute 0x400280C4;
    const register unsigned short int PWM_2_INTEN_INTCNTZERO = 0;
    sbit  PWM_2_INTEN_INTCNTZERO_bit at PWM0__2_INTEN.B0;
    const register unsigned short int PWM_2_INTEN_INTCNTLOAD = 1;
    sbit  PWM_2_INTEN_INTCNTLOAD_bit at PWM0__2_INTEN.B1;
    const register unsigned short int PWM_2_INTEN_INTCMPAU = 2;
    sbit  PWM_2_INTEN_INTCMPAU_bit at PWM0__2_INTEN.B2;
    const register unsigned short int PWM_2_INTEN_INTCMPAD = 3;
    sbit  PWM_2_INTEN_INTCMPAD_bit at PWM0__2_INTEN.B3;
    const register unsigned short int PWM_2_INTEN_INTCMPBU = 4;
    sbit  PWM_2_INTEN_INTCMPBU_bit at PWM0__2_INTEN.B4;
    const register unsigned short int PWM_2_INTEN_INTCMPBD = 5;
    sbit  PWM_2_INTEN_INTCMPBD_bit at PWM0__2_INTEN.B5;
    const register unsigned short int PWM_2_INTEN_TRCNTZERO = 8;
    sbit  PWM_2_INTEN_TRCNTZERO_bit at PWM0__2_INTEN.B8;
    const register unsigned short int PWM_2_INTEN_TRCNTLOAD = 9;
    sbit  PWM_2_INTEN_TRCNTLOAD_bit at PWM0__2_INTEN.B9;
    const register unsigned short int PWM_2_INTEN_TRCMPAU = 10;
    sbit  PWM_2_INTEN_TRCMPAU_bit at PWM0__2_INTEN.B10;
    const register unsigned short int PWM_2_INTEN_TRCMPAD = 11;
    sbit  PWM_2_INTEN_TRCMPAD_bit at PWM0__2_INTEN.B11;
    const register unsigned short int PWM_2_INTEN_TRCMPBU = 12;
    sbit  PWM_2_INTEN_TRCMPBU_bit at PWM0__2_INTEN.B12;
    const register unsigned short int PWM_2_INTEN_TRCMPBD = 13;
    sbit  PWM_2_INTEN_TRCMPBD_bit at PWM0__2_INTEN.B13;

sfr unsigned long   volatile PWM0__2_RIS          absolute 0x400280C8;
    const register unsigned short int PWM_2_RIS_INTCNTZERO = 0;
    sbit  PWM_2_RIS_INTCNTZERO_bit at PWM0__2_RIS.B0;
    const register unsigned short int PWM_2_RIS_INTCNTLOAD = 1;
    sbit  PWM_2_RIS_INTCNTLOAD_bit at PWM0__2_RIS.B1;
    const register unsigned short int PWM_2_RIS_INTCMPAU = 2;
    sbit  PWM_2_RIS_INTCMPAU_bit at PWM0__2_RIS.B2;
    const register unsigned short int PWM_2_RIS_INTCMPAD = 3;
    sbit  PWM_2_RIS_INTCMPAD_bit at PWM0__2_RIS.B3;
    const register unsigned short int PWM_2_RIS_INTCMPBU = 4;
    sbit  PWM_2_RIS_INTCMPBU_bit at PWM0__2_RIS.B4;
    const register unsigned short int PWM_2_RIS_INTCMPBD = 5;
    sbit  PWM_2_RIS_INTCMPBD_bit at PWM0__2_RIS.B5;

sfr unsigned long   volatile PWM0__2_ISC          absolute 0x400280CC;
    const register unsigned short int PWM_2_ISC_INTCNTZERO = 0;
    sbit  PWM_2_ISC_INTCNTZERO_bit at PWM0__2_ISC.B0;
    const register unsigned short int PWM_2_ISC_INTCNTLOAD = 1;
    sbit  PWM_2_ISC_INTCNTLOAD_bit at PWM0__2_ISC.B1;
    const register unsigned short int PWM_2_ISC_INTCMPAU = 2;
    sbit  PWM_2_ISC_INTCMPAU_bit at PWM0__2_ISC.B2;
    const register unsigned short int PWM_2_ISC_INTCMPAD = 3;
    sbit  PWM_2_ISC_INTCMPAD_bit at PWM0__2_ISC.B3;
    const register unsigned short int PWM_2_ISC_INTCMPBU = 4;
    sbit  PWM_2_ISC_INTCMPBU_bit at PWM0__2_ISC.B4;
    const register unsigned short int PWM_2_ISC_INTCMPBD = 5;
    sbit  PWM_2_ISC_INTCMPBD_bit at PWM0__2_ISC.B5;

sfr unsigned long   volatile PWM0__2_LOAD         absolute 0x400280D0;
    const register unsigned short int PWM_2_LOAD_LOAD0 = 0;
    sbit  PWM_2_LOAD_LOAD0_bit at PWM0__2_LOAD.B0;
    const register unsigned short int PWM_2_LOAD_LOAD1 = 1;
    sbit  PWM_2_LOAD_LOAD1_bit at PWM0__2_LOAD.B1;
    const register unsigned short int PWM_2_LOAD_LOAD2 = 2;
    sbit  PWM_2_LOAD_LOAD2_bit at PWM0__2_LOAD.B2;
    const register unsigned short int PWM_2_LOAD_LOAD3 = 3;
    sbit  PWM_2_LOAD_LOAD3_bit at PWM0__2_LOAD.B3;
    const register unsigned short int PWM_2_LOAD_LOAD4 = 4;
    sbit  PWM_2_LOAD_LOAD4_bit at PWM0__2_LOAD.B4;
    const register unsigned short int PWM_2_LOAD_LOAD5 = 5;
    sbit  PWM_2_LOAD_LOAD5_bit at PWM0__2_LOAD.B5;
    const register unsigned short int PWM_2_LOAD_LOAD6 = 6;
    sbit  PWM_2_LOAD_LOAD6_bit at PWM0__2_LOAD.B6;
    const register unsigned short int PWM_2_LOAD_LOAD7 = 7;
    sbit  PWM_2_LOAD_LOAD7_bit at PWM0__2_LOAD.B7;
    const register unsigned short int PWM_2_LOAD_LOAD8 = 8;
    sbit  PWM_2_LOAD_LOAD8_bit at PWM0__2_LOAD.B8;
    const register unsigned short int PWM_2_LOAD_LOAD9 = 9;
    sbit  PWM_2_LOAD_LOAD9_bit at PWM0__2_LOAD.B9;
    const register unsigned short int PWM_2_LOAD_LOAD10 = 10;
    sbit  PWM_2_LOAD_LOAD10_bit at PWM0__2_LOAD.B10;
    const register unsigned short int PWM_2_LOAD_LOAD11 = 11;
    sbit  PWM_2_LOAD_LOAD11_bit at PWM0__2_LOAD.B11;
    const register unsigned short int PWM_2_LOAD_LOAD12 = 12;
    sbit  PWM_2_LOAD_LOAD12_bit at PWM0__2_LOAD.B12;
    const register unsigned short int PWM_2_LOAD_LOAD13 = 13;
    sbit  PWM_2_LOAD_LOAD13_bit at PWM0__2_LOAD.B13;
    const register unsigned short int PWM_2_LOAD_LOAD14 = 14;
    sbit  PWM_2_LOAD_LOAD14_bit at PWM0__2_LOAD.B14;
    const register unsigned short int PWM_2_LOAD_LOAD15 = 15;
    sbit  PWM_2_LOAD_LOAD15_bit at PWM0__2_LOAD.B15;

sfr unsigned long   volatile PWM0__2_COUNT        absolute 0x400280D4;
    const register unsigned short int PWM_2_COUNT_COUNT0 = 0;
    sbit  PWM_2_COUNT_COUNT0_bit at PWM0__2_COUNT.B0;
    const register unsigned short int PWM_2_COUNT_COUNT1 = 1;
    sbit  PWM_2_COUNT_COUNT1_bit at PWM0__2_COUNT.B1;
    const register unsigned short int PWM_2_COUNT_COUNT2 = 2;
    sbit  PWM_2_COUNT_COUNT2_bit at PWM0__2_COUNT.B2;
    const register unsigned short int PWM_2_COUNT_COUNT3 = 3;
    sbit  PWM_2_COUNT_COUNT3_bit at PWM0__2_COUNT.B3;
    const register unsigned short int PWM_2_COUNT_COUNT4 = 4;
    sbit  PWM_2_COUNT_COUNT4_bit at PWM0__2_COUNT.B4;
    const register unsigned short int PWM_2_COUNT_COUNT5 = 5;
    sbit  PWM_2_COUNT_COUNT5_bit at PWM0__2_COUNT.B5;
    const register unsigned short int PWM_2_COUNT_COUNT6 = 6;
    sbit  PWM_2_COUNT_COUNT6_bit at PWM0__2_COUNT.B6;
    const register unsigned short int PWM_2_COUNT_COUNT7 = 7;
    sbit  PWM_2_COUNT_COUNT7_bit at PWM0__2_COUNT.B7;
    const register unsigned short int PWM_2_COUNT_COUNT8 = 8;
    sbit  PWM_2_COUNT_COUNT8_bit at PWM0__2_COUNT.B8;
    const register unsigned short int PWM_2_COUNT_COUNT9 = 9;
    sbit  PWM_2_COUNT_COUNT9_bit at PWM0__2_COUNT.B9;
    const register unsigned short int PWM_2_COUNT_COUNT10 = 10;
    sbit  PWM_2_COUNT_COUNT10_bit at PWM0__2_COUNT.B10;
    const register unsigned short int PWM_2_COUNT_COUNT11 = 11;
    sbit  PWM_2_COUNT_COUNT11_bit at PWM0__2_COUNT.B11;
    const register unsigned short int PWM_2_COUNT_COUNT12 = 12;
    sbit  PWM_2_COUNT_COUNT12_bit at PWM0__2_COUNT.B12;
    const register unsigned short int PWM_2_COUNT_COUNT13 = 13;
    sbit  PWM_2_COUNT_COUNT13_bit at PWM0__2_COUNT.B13;
    const register unsigned short int PWM_2_COUNT_COUNT14 = 14;
    sbit  PWM_2_COUNT_COUNT14_bit at PWM0__2_COUNT.B14;
    const register unsigned short int PWM_2_COUNT_COUNT15 = 15;
    sbit  PWM_2_COUNT_COUNT15_bit at PWM0__2_COUNT.B15;

sfr unsigned long   volatile PWM0__2_CMPA         absolute 0x400280D8;
    const register unsigned short int PWM_2_CMPA_COMPA0 = 0;
    sbit  PWM_2_CMPA_COMPA0_bit at PWM0__2_CMPA.B0;
    const register unsigned short int PWM_2_CMPA_COMPA1 = 1;
    sbit  PWM_2_CMPA_COMPA1_bit at PWM0__2_CMPA.B1;
    const register unsigned short int PWM_2_CMPA_COMPA2 = 2;
    sbit  PWM_2_CMPA_COMPA2_bit at PWM0__2_CMPA.B2;
    const register unsigned short int PWM_2_CMPA_COMPA3 = 3;
    sbit  PWM_2_CMPA_COMPA3_bit at PWM0__2_CMPA.B3;
    const register unsigned short int PWM_2_CMPA_COMPA4 = 4;
    sbit  PWM_2_CMPA_COMPA4_bit at PWM0__2_CMPA.B4;
    const register unsigned short int PWM_2_CMPA_COMPA5 = 5;
    sbit  PWM_2_CMPA_COMPA5_bit at PWM0__2_CMPA.B5;
    const register unsigned short int PWM_2_CMPA_COMPA6 = 6;
    sbit  PWM_2_CMPA_COMPA6_bit at PWM0__2_CMPA.B6;
    const register unsigned short int PWM_2_CMPA_COMPA7 = 7;
    sbit  PWM_2_CMPA_COMPA7_bit at PWM0__2_CMPA.B7;
    const register unsigned short int PWM_2_CMPA_COMPA8 = 8;
    sbit  PWM_2_CMPA_COMPA8_bit at PWM0__2_CMPA.B8;
    const register unsigned short int PWM_2_CMPA_COMPA9 = 9;
    sbit  PWM_2_CMPA_COMPA9_bit at PWM0__2_CMPA.B9;
    const register unsigned short int PWM_2_CMPA_COMPA10 = 10;
    sbit  PWM_2_CMPA_COMPA10_bit at PWM0__2_CMPA.B10;
    const register unsigned short int PWM_2_CMPA_COMPA11 = 11;
    sbit  PWM_2_CMPA_COMPA11_bit at PWM0__2_CMPA.B11;
    const register unsigned short int PWM_2_CMPA_COMPA12 = 12;
    sbit  PWM_2_CMPA_COMPA12_bit at PWM0__2_CMPA.B12;
    const register unsigned short int PWM_2_CMPA_COMPA13 = 13;
    sbit  PWM_2_CMPA_COMPA13_bit at PWM0__2_CMPA.B13;
    const register unsigned short int PWM_2_CMPA_COMPA14 = 14;
    sbit  PWM_2_CMPA_COMPA14_bit at PWM0__2_CMPA.B14;
    const register unsigned short int PWM_2_CMPA_COMPA15 = 15;
    sbit  PWM_2_CMPA_COMPA15_bit at PWM0__2_CMPA.B15;

sfr unsigned long   volatile PWM0__2_CMPB         absolute 0x400280DC;
    const register unsigned short int PWM_2_CMPB_COMPB0 = 0;
    sbit  PWM_2_CMPB_COMPB0_bit at PWM0__2_CMPB.B0;
    const register unsigned short int PWM_2_CMPB_COMPB1 = 1;
    sbit  PWM_2_CMPB_COMPB1_bit at PWM0__2_CMPB.B1;
    const register unsigned short int PWM_2_CMPB_COMPB2 = 2;
    sbit  PWM_2_CMPB_COMPB2_bit at PWM0__2_CMPB.B2;
    const register unsigned short int PWM_2_CMPB_COMPB3 = 3;
    sbit  PWM_2_CMPB_COMPB3_bit at PWM0__2_CMPB.B3;
    const register unsigned short int PWM_2_CMPB_COMPB4 = 4;
    sbit  PWM_2_CMPB_COMPB4_bit at PWM0__2_CMPB.B4;
    const register unsigned short int PWM_2_CMPB_COMPB5 = 5;
    sbit  PWM_2_CMPB_COMPB5_bit at PWM0__2_CMPB.B5;
    const register unsigned short int PWM_2_CMPB_COMPB6 = 6;
    sbit  PWM_2_CMPB_COMPB6_bit at PWM0__2_CMPB.B6;
    const register unsigned short int PWM_2_CMPB_COMPB7 = 7;
    sbit  PWM_2_CMPB_COMPB7_bit at PWM0__2_CMPB.B7;
    const register unsigned short int PWM_2_CMPB_COMPB8 = 8;
    sbit  PWM_2_CMPB_COMPB8_bit at PWM0__2_CMPB.B8;
    const register unsigned short int PWM_2_CMPB_COMPB9 = 9;
    sbit  PWM_2_CMPB_COMPB9_bit at PWM0__2_CMPB.B9;
    const register unsigned short int PWM_2_CMPB_COMPB10 = 10;
    sbit  PWM_2_CMPB_COMPB10_bit at PWM0__2_CMPB.B10;
    const register unsigned short int PWM_2_CMPB_COMPB11 = 11;
    sbit  PWM_2_CMPB_COMPB11_bit at PWM0__2_CMPB.B11;
    const register unsigned short int PWM_2_CMPB_COMPB12 = 12;
    sbit  PWM_2_CMPB_COMPB12_bit at PWM0__2_CMPB.B12;
    const register unsigned short int PWM_2_CMPB_COMPB13 = 13;
    sbit  PWM_2_CMPB_COMPB13_bit at PWM0__2_CMPB.B13;
    const register unsigned short int PWM_2_CMPB_COMPB14 = 14;
    sbit  PWM_2_CMPB_COMPB14_bit at PWM0__2_CMPB.B14;
    const register unsigned short int PWM_2_CMPB_COMPB15 = 15;
    sbit  PWM_2_CMPB_COMPB15_bit at PWM0__2_CMPB.B15;

sfr unsigned long   volatile PWM0__2_GENA         absolute 0x400280E0;
    const register unsigned short int PWM_2_GENA_ACTZERO0 = 0;
    sbit  PWM_2_GENA_ACTZERO0_bit at PWM0__2_GENA.B0;
    const register unsigned short int PWM_2_GENA_ACTZERO1 = 1;
    sbit  PWM_2_GENA_ACTZERO1_bit at PWM0__2_GENA.B1;
    const register unsigned short int PWM_2_GENA_ACTLOAD2 = 2;
    sbit  PWM_2_GENA_ACTLOAD2_bit at PWM0__2_GENA.B2;
    const register unsigned short int PWM_2_GENA_ACTLOAD3 = 3;
    sbit  PWM_2_GENA_ACTLOAD3_bit at PWM0__2_GENA.B3;
    const register unsigned short int PWM_2_GENA_ACTCMPAU4 = 4;
    sbit  PWM_2_GENA_ACTCMPAU4_bit at PWM0__2_GENA.B4;
    const register unsigned short int PWM_2_GENA_ACTCMPAU5 = 5;
    sbit  PWM_2_GENA_ACTCMPAU5_bit at PWM0__2_GENA.B5;
    const register unsigned short int PWM_2_GENA_ACTCMPAD6 = 6;
    sbit  PWM_2_GENA_ACTCMPAD6_bit at PWM0__2_GENA.B6;
    const register unsigned short int PWM_2_GENA_ACTCMPAD7 = 7;
    sbit  PWM_2_GENA_ACTCMPAD7_bit at PWM0__2_GENA.B7;
    const register unsigned short int PWM_2_GENA_ACTCMPBU8 = 8;
    sbit  PWM_2_GENA_ACTCMPBU8_bit at PWM0__2_GENA.B8;
    const register unsigned short int PWM_2_GENA_ACTCMPBU9 = 9;
    sbit  PWM_2_GENA_ACTCMPBU9_bit at PWM0__2_GENA.B9;
    const register unsigned short int PWM_2_GENA_ACTCMPBD10 = 10;
    sbit  PWM_2_GENA_ACTCMPBD10_bit at PWM0__2_GENA.B10;
    const register unsigned short int PWM_2_GENA_ACTCMPBD11 = 11;
    sbit  PWM_2_GENA_ACTCMPBD11_bit at PWM0__2_GENA.B11;

sfr unsigned long   volatile PWM0__2_GENB         absolute 0x400280E4;
    const register unsigned short int PWM_2_GENB_ACTZERO0 = 0;
    sbit  PWM_2_GENB_ACTZERO0_bit at PWM0__2_GENB.B0;
    const register unsigned short int PWM_2_GENB_ACTZERO1 = 1;
    sbit  PWM_2_GENB_ACTZERO1_bit at PWM0__2_GENB.B1;
    const register unsigned short int PWM_2_GENB_ACTLOAD2 = 2;
    sbit  PWM_2_GENB_ACTLOAD2_bit at PWM0__2_GENB.B2;
    const register unsigned short int PWM_2_GENB_ACTLOAD3 = 3;
    sbit  PWM_2_GENB_ACTLOAD3_bit at PWM0__2_GENB.B3;
    const register unsigned short int PWM_2_GENB_ACTCMPAU4 = 4;
    sbit  PWM_2_GENB_ACTCMPAU4_bit at PWM0__2_GENB.B4;
    const register unsigned short int PWM_2_GENB_ACTCMPAU5 = 5;
    sbit  PWM_2_GENB_ACTCMPAU5_bit at PWM0__2_GENB.B5;
    const register unsigned short int PWM_2_GENB_ACTCMPAD6 = 6;
    sbit  PWM_2_GENB_ACTCMPAD6_bit at PWM0__2_GENB.B6;
    const register unsigned short int PWM_2_GENB_ACTCMPAD7 = 7;
    sbit  PWM_2_GENB_ACTCMPAD7_bit at PWM0__2_GENB.B7;
    const register unsigned short int PWM_2_GENB_ACTCMPBU8 = 8;
    sbit  PWM_2_GENB_ACTCMPBU8_bit at PWM0__2_GENB.B8;
    const register unsigned short int PWM_2_GENB_ACTCMPBU9 = 9;
    sbit  PWM_2_GENB_ACTCMPBU9_bit at PWM0__2_GENB.B9;
    const register unsigned short int PWM_2_GENB_ACTCMPBD10 = 10;
    sbit  PWM_2_GENB_ACTCMPBD10_bit at PWM0__2_GENB.B10;
    const register unsigned short int PWM_2_GENB_ACTCMPBD11 = 11;
    sbit  PWM_2_GENB_ACTCMPBD11_bit at PWM0__2_GENB.B11;

sfr unsigned long   volatile PWM0__2_DBCTL        absolute 0x400280E8;
    const register unsigned short int PWM_2_DBCTL_ENABLE = 0;
    sbit  PWM_2_DBCTL_ENABLE_bit at PWM0__2_DBCTL.B0;

sfr unsigned long   volatile PWM0__2_DBRISE       absolute 0x400280EC;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY0 = 0;
    sbit  PWM_2_DBRISE_RISEDELAY0_bit at PWM0__2_DBRISE.B0;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY1 = 1;
    sbit  PWM_2_DBRISE_RISEDELAY1_bit at PWM0__2_DBRISE.B1;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY2 = 2;
    sbit  PWM_2_DBRISE_RISEDELAY2_bit at PWM0__2_DBRISE.B2;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY3 = 3;
    sbit  PWM_2_DBRISE_RISEDELAY3_bit at PWM0__2_DBRISE.B3;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY4 = 4;
    sbit  PWM_2_DBRISE_RISEDELAY4_bit at PWM0__2_DBRISE.B4;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY5 = 5;
    sbit  PWM_2_DBRISE_RISEDELAY5_bit at PWM0__2_DBRISE.B5;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY6 = 6;
    sbit  PWM_2_DBRISE_RISEDELAY6_bit at PWM0__2_DBRISE.B6;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY7 = 7;
    sbit  PWM_2_DBRISE_RISEDELAY7_bit at PWM0__2_DBRISE.B7;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY8 = 8;
    sbit  PWM_2_DBRISE_RISEDELAY8_bit at PWM0__2_DBRISE.B8;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY9 = 9;
    sbit  PWM_2_DBRISE_RISEDELAY9_bit at PWM0__2_DBRISE.B9;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY10 = 10;
    sbit  PWM_2_DBRISE_RISEDELAY10_bit at PWM0__2_DBRISE.B10;
    const register unsigned short int PWM_2_DBRISE_RISEDELAY11 = 11;
    sbit  PWM_2_DBRISE_RISEDELAY11_bit at PWM0__2_DBRISE.B11;

sfr unsigned long   volatile PWM0__2_DBFALL       absolute 0x400280F0;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY0 = 0;
    sbit  PWM_2_DBFALL_FALLDELAY0_bit at PWM0__2_DBFALL.B0;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY1 = 1;
    sbit  PWM_2_DBFALL_FALLDELAY1_bit at PWM0__2_DBFALL.B1;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY2 = 2;
    sbit  PWM_2_DBFALL_FALLDELAY2_bit at PWM0__2_DBFALL.B2;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY3 = 3;
    sbit  PWM_2_DBFALL_FALLDELAY3_bit at PWM0__2_DBFALL.B3;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY4 = 4;
    sbit  PWM_2_DBFALL_FALLDELAY4_bit at PWM0__2_DBFALL.B4;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY5 = 5;
    sbit  PWM_2_DBFALL_FALLDELAY5_bit at PWM0__2_DBFALL.B5;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY6 = 6;
    sbit  PWM_2_DBFALL_FALLDELAY6_bit at PWM0__2_DBFALL.B6;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY7 = 7;
    sbit  PWM_2_DBFALL_FALLDELAY7_bit at PWM0__2_DBFALL.B7;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY8 = 8;
    sbit  PWM_2_DBFALL_FALLDELAY8_bit at PWM0__2_DBFALL.B8;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY9 = 9;
    sbit  PWM_2_DBFALL_FALLDELAY9_bit at PWM0__2_DBFALL.B9;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY10 = 10;
    sbit  PWM_2_DBFALL_FALLDELAY10_bit at PWM0__2_DBFALL.B10;
    const register unsigned short int PWM_2_DBFALL_FALLDELAY11 = 11;
    sbit  PWM_2_DBFALL_FALLDELAY11_bit at PWM0__2_DBFALL.B11;

sfr unsigned long   volatile PWM0__2_FLTSRC0      absolute 0x400280F4;
    const register unsigned short int PWM_2_FLTSRC0_FAULT0 = 0;
    sbit  PWM_2_FLTSRC0_FAULT0_bit at PWM0__2_FLTSRC0.B0;
    const register unsigned short int PWM_2_FLTSRC0_FAULT1 = 1;
    sbit  PWM_2_FLTSRC0_FAULT1_bit at PWM0__2_FLTSRC0.B1;
    const register unsigned short int PWM_2_FLTSRC0_FAULT2 = 2;
    sbit  PWM_2_FLTSRC0_FAULT2_bit at PWM0__2_FLTSRC0.B2;
    const register unsigned short int PWM_2_FLTSRC0_FAULT3 = 3;
    sbit  PWM_2_FLTSRC0_FAULT3_bit at PWM0__2_FLTSRC0.B3;

sfr unsigned long   volatile PWM0__2_FLTSRC1      absolute 0x400280F8;
    const register unsigned short int PWM_2_FLTSRC1_DCMP0 = 0;
    sbit  PWM_2_FLTSRC1_DCMP0_bit at PWM0__2_FLTSRC1.B0;
    const register unsigned short int PWM_2_FLTSRC1_DCMP1 = 1;
    sbit  PWM_2_FLTSRC1_DCMP1_bit at PWM0__2_FLTSRC1.B1;
    const register unsigned short int PWM_2_FLTSRC1_DCMP2 = 2;
    sbit  PWM_2_FLTSRC1_DCMP2_bit at PWM0__2_FLTSRC1.B2;
    const register unsigned short int PWM_2_FLTSRC1_DCMP3 = 3;
    sbit  PWM_2_FLTSRC1_DCMP3_bit at PWM0__2_FLTSRC1.B3;
    const register unsigned short int PWM_2_FLTSRC1_DCMP4 = 4;
    sbit  PWM_2_FLTSRC1_DCMP4_bit at PWM0__2_FLTSRC1.B4;
    const register unsigned short int PWM_2_FLTSRC1_DCMP5 = 5;
    sbit  PWM_2_FLTSRC1_DCMP5_bit at PWM0__2_FLTSRC1.B5;
    const register unsigned short int PWM_2_FLTSRC1_DCMP6 = 6;
    sbit  PWM_2_FLTSRC1_DCMP6_bit at PWM0__2_FLTSRC1.B6;
    const register unsigned short int PWM_2_FLTSRC1_DCMP7 = 7;
    sbit  PWM_2_FLTSRC1_DCMP7_bit at PWM0__2_FLTSRC1.B7;

sfr unsigned long   volatile PWM0__2_MINFLTPER    absolute 0x400280FC;
    const register unsigned short int PWM_2_MINFLTPER_MFP0 = 0;
    sbit  PWM_2_MINFLTPER_MFP0_bit at PWM0__2_MINFLTPER.B0;
    const register unsigned short int PWM_2_MINFLTPER_MFP1 = 1;
    sbit  PWM_2_MINFLTPER_MFP1_bit at PWM0__2_MINFLTPER.B1;
    const register unsigned short int PWM_2_MINFLTPER_MFP2 = 2;
    sbit  PWM_2_MINFLTPER_MFP2_bit at PWM0__2_MINFLTPER.B2;
    const register unsigned short int PWM_2_MINFLTPER_MFP3 = 3;
    sbit  PWM_2_MINFLTPER_MFP3_bit at PWM0__2_MINFLTPER.B3;
    const register unsigned short int PWM_2_MINFLTPER_MFP4 = 4;
    sbit  PWM_2_MINFLTPER_MFP4_bit at PWM0__2_MINFLTPER.B4;
    const register unsigned short int PWM_2_MINFLTPER_MFP5 = 5;
    sbit  PWM_2_MINFLTPER_MFP5_bit at PWM0__2_MINFLTPER.B5;
    const register unsigned short int PWM_2_MINFLTPER_MFP6 = 6;
    sbit  PWM_2_MINFLTPER_MFP6_bit at PWM0__2_MINFLTPER.B6;
    const register unsigned short int PWM_2_MINFLTPER_MFP7 = 7;
    sbit  PWM_2_MINFLTPER_MFP7_bit at PWM0__2_MINFLTPER.B7;
    const register unsigned short int PWM_2_MINFLTPER_MFP8 = 8;
    sbit  PWM_2_MINFLTPER_MFP8_bit at PWM0__2_MINFLTPER.B8;
    const register unsigned short int PWM_2_MINFLTPER_MFP9 = 9;
    sbit  PWM_2_MINFLTPER_MFP9_bit at PWM0__2_MINFLTPER.B9;
    const register unsigned short int PWM_2_MINFLTPER_MFP10 = 10;
    sbit  PWM_2_MINFLTPER_MFP10_bit at PWM0__2_MINFLTPER.B10;
    const register unsigned short int PWM_2_MINFLTPER_MFP11 = 11;
    sbit  PWM_2_MINFLTPER_MFP11_bit at PWM0__2_MINFLTPER.B11;
    const register unsigned short int PWM_2_MINFLTPER_MFP12 = 12;
    sbit  PWM_2_MINFLTPER_MFP12_bit at PWM0__2_MINFLTPER.B12;
    const register unsigned short int PWM_2_MINFLTPER_MFP13 = 13;
    sbit  PWM_2_MINFLTPER_MFP13_bit at PWM0__2_MINFLTPER.B13;
    const register unsigned short int PWM_2_MINFLTPER_MFP14 = 14;
    sbit  PWM_2_MINFLTPER_MFP14_bit at PWM0__2_MINFLTPER.B14;
    const register unsigned short int PWM_2_MINFLTPER_MFP15 = 15;
    sbit  PWM_2_MINFLTPER_MFP15_bit at PWM0__2_MINFLTPER.B15;

sfr unsigned long   volatile PWM0__3_CTL          absolute 0x40028100;
    const register unsigned short int PWM_3_CTL_ENABLE = 0;
    sbit  PWM_3_CTL_ENABLE_bit at PWM0__3_CTL.B0;
    const register unsigned short int PWM_3_CTL_MODE = 1;
    sbit  PWM_3_CTL_MODE_bit at PWM0__3_CTL.B1;
    const register unsigned short int PWM_3_CTL_DEBUG = 2;
    sbit  PWM_3_CTL_DEBUG_bit at PWM0__3_CTL.B2;
    const register unsigned short int PWM_3_CTL_LOADUPD = 3;
    sbit  PWM_3_CTL_LOADUPD_bit at PWM0__3_CTL.B3;
    const register unsigned short int PWM_3_CTL_CMPAUPD = 4;
    sbit  PWM_3_CTL_CMPAUPD_bit at PWM0__3_CTL.B4;
    const register unsigned short int PWM_3_CTL_CMPBUPD = 5;
    sbit  PWM_3_CTL_CMPBUPD_bit at PWM0__3_CTL.B5;
    const register unsigned short int PWM_3_CTL_GENAUPD6 = 6;
    sbit  PWM_3_CTL_GENAUPD6_bit at PWM0__3_CTL.B6;
    const register unsigned short int PWM_3_CTL_GENAUPD7 = 7;
    sbit  PWM_3_CTL_GENAUPD7_bit at PWM0__3_CTL.B7;
    const register unsigned short int PWM_3_CTL_GENBUPD8 = 8;
    sbit  PWM_3_CTL_GENBUPD8_bit at PWM0__3_CTL.B8;
    const register unsigned short int PWM_3_CTL_GENBUPD9 = 9;
    sbit  PWM_3_CTL_GENBUPD9_bit at PWM0__3_CTL.B9;
    const register unsigned short int PWM_3_CTL_DBCTLUPD10 = 10;
    sbit  PWM_3_CTL_DBCTLUPD10_bit at PWM0__3_CTL.B10;
    const register unsigned short int PWM_3_CTL_DBCTLUPD11 = 11;
    sbit  PWM_3_CTL_DBCTLUPD11_bit at PWM0__3_CTL.B11;
    const register unsigned short int PWM_3_CTL_DBRISEUPD12 = 12;
    sbit  PWM_3_CTL_DBRISEUPD12_bit at PWM0__3_CTL.B12;
    const register unsigned short int PWM_3_CTL_DBRISEUPD13 = 13;
    sbit  PWM_3_CTL_DBRISEUPD13_bit at PWM0__3_CTL.B13;
    const register unsigned short int PWM_3_CTL_DBFALLUPD14 = 14;
    sbit  PWM_3_CTL_DBFALLUPD14_bit at PWM0__3_CTL.B14;
    const register unsigned short int PWM_3_CTL_DBFALLUPD15 = 15;
    sbit  PWM_3_CTL_DBFALLUPD15_bit at PWM0__3_CTL.B15;
    const register unsigned short int PWM_3_CTL_FLTSRC = 16;
    sbit  PWM_3_CTL_FLTSRC_bit at PWM0__3_CTL.B16;
    const register unsigned short int PWM_3_CTL_MINFLTPER = 17;
    sbit  PWM_3_CTL_MINFLTPER_bit at PWM0__3_CTL.B17;
    const register unsigned short int PWM_3_CTL_LATCH = 18;
    sbit  PWM_3_CTL_LATCH_bit at PWM0__3_CTL.B18;

sfr unsigned long   volatile PWM0__3_INTEN        absolute 0x40028104;
    const register unsigned short int PWM_3_INTEN_INTCNTZERO = 0;
    sbit  PWM_3_INTEN_INTCNTZERO_bit at PWM0__3_INTEN.B0;
    const register unsigned short int PWM_3_INTEN_INTCNTLOAD = 1;
    sbit  PWM_3_INTEN_INTCNTLOAD_bit at PWM0__3_INTEN.B1;
    const register unsigned short int PWM_3_INTEN_INTCMPAU = 2;
    sbit  PWM_3_INTEN_INTCMPAU_bit at PWM0__3_INTEN.B2;
    const register unsigned short int PWM_3_INTEN_INTCMPAD = 3;
    sbit  PWM_3_INTEN_INTCMPAD_bit at PWM0__3_INTEN.B3;
    const register unsigned short int PWM_3_INTEN_INTCMPBU = 4;
    sbit  PWM_3_INTEN_INTCMPBU_bit at PWM0__3_INTEN.B4;
    const register unsigned short int PWM_3_INTEN_INTCMPBD = 5;
    sbit  PWM_3_INTEN_INTCMPBD_bit at PWM0__3_INTEN.B5;
    const register unsigned short int PWM_3_INTEN_TRCNTZERO = 8;
    sbit  PWM_3_INTEN_TRCNTZERO_bit at PWM0__3_INTEN.B8;
    const register unsigned short int PWM_3_INTEN_TRCNTLOAD = 9;
    sbit  PWM_3_INTEN_TRCNTLOAD_bit at PWM0__3_INTEN.B9;
    const register unsigned short int PWM_3_INTEN_TRCMPAU = 10;
    sbit  PWM_3_INTEN_TRCMPAU_bit at PWM0__3_INTEN.B10;
    const register unsigned short int PWM_3_INTEN_TRCMPAD = 11;
    sbit  PWM_3_INTEN_TRCMPAD_bit at PWM0__3_INTEN.B11;
    const register unsigned short int PWM_3_INTEN_TRCMPBU = 12;
    sbit  PWM_3_INTEN_TRCMPBU_bit at PWM0__3_INTEN.B12;
    const register unsigned short int PWM_3_INTEN_TRCMPBD = 13;
    sbit  PWM_3_INTEN_TRCMPBD_bit at PWM0__3_INTEN.B13;

sfr unsigned long   volatile PWM0__3_RIS          absolute 0x40028108;
    const register unsigned short int PWM_3_RIS_INTCNTZERO = 0;
    sbit  PWM_3_RIS_INTCNTZERO_bit at PWM0__3_RIS.B0;
    const register unsigned short int PWM_3_RIS_INTCNTLOAD = 1;
    sbit  PWM_3_RIS_INTCNTLOAD_bit at PWM0__3_RIS.B1;
    const register unsigned short int PWM_3_RIS_INTCMPAU = 2;
    sbit  PWM_3_RIS_INTCMPAU_bit at PWM0__3_RIS.B2;
    const register unsigned short int PWM_3_RIS_INTCMPAD = 3;
    sbit  PWM_3_RIS_INTCMPAD_bit at PWM0__3_RIS.B3;
    const register unsigned short int PWM_3_RIS_INTCMPBU = 4;
    sbit  PWM_3_RIS_INTCMPBU_bit at PWM0__3_RIS.B4;
    const register unsigned short int PWM_3_RIS_INTCMPBD = 5;
    sbit  PWM_3_RIS_INTCMPBD_bit at PWM0__3_RIS.B5;

sfr unsigned long   volatile PWM0__3_ISC          absolute 0x4002810C;
    const register unsigned short int PWM_3_ISC_INTCNTZERO = 0;
    sbit  PWM_3_ISC_INTCNTZERO_bit at PWM0__3_ISC.B0;
    const register unsigned short int PWM_3_ISC_INTCNTLOAD = 1;
    sbit  PWM_3_ISC_INTCNTLOAD_bit at PWM0__3_ISC.B1;
    const register unsigned short int PWM_3_ISC_INTCMPAU = 2;
    sbit  PWM_3_ISC_INTCMPAU_bit at PWM0__3_ISC.B2;
    const register unsigned short int PWM_3_ISC_INTCMPAD = 3;
    sbit  PWM_3_ISC_INTCMPAD_bit at PWM0__3_ISC.B3;
    const register unsigned short int PWM_3_ISC_INTCMPBU = 4;
    sbit  PWM_3_ISC_INTCMPBU_bit at PWM0__3_ISC.B4;
    const register unsigned short int PWM_3_ISC_INTCMPBD = 5;
    sbit  PWM_3_ISC_INTCMPBD_bit at PWM0__3_ISC.B5;

sfr unsigned long   volatile PWM0__3_LOAD         absolute 0x40028110;
    const register unsigned short int PWM_3_LOAD_LOAD0 = 0;
    sbit  PWM_3_LOAD_LOAD0_bit at PWM0__3_LOAD.B0;
    const register unsigned short int PWM_3_LOAD_LOAD1 = 1;
    sbit  PWM_3_LOAD_LOAD1_bit at PWM0__3_LOAD.B1;
    const register unsigned short int PWM_3_LOAD_LOAD2 = 2;
    sbit  PWM_3_LOAD_LOAD2_bit at PWM0__3_LOAD.B2;
    const register unsigned short int PWM_3_LOAD_LOAD3 = 3;
    sbit  PWM_3_LOAD_LOAD3_bit at PWM0__3_LOAD.B3;
    const register unsigned short int PWM_3_LOAD_LOAD4 = 4;
    sbit  PWM_3_LOAD_LOAD4_bit at PWM0__3_LOAD.B4;
    const register unsigned short int PWM_3_LOAD_LOAD5 = 5;
    sbit  PWM_3_LOAD_LOAD5_bit at PWM0__3_LOAD.B5;
    const register unsigned short int PWM_3_LOAD_LOAD6 = 6;
    sbit  PWM_3_LOAD_LOAD6_bit at PWM0__3_LOAD.B6;
    const register unsigned short int PWM_3_LOAD_LOAD7 = 7;
    sbit  PWM_3_LOAD_LOAD7_bit at PWM0__3_LOAD.B7;
    const register unsigned short int PWM_3_LOAD_LOAD8 = 8;
    sbit  PWM_3_LOAD_LOAD8_bit at PWM0__3_LOAD.B8;
    const register unsigned short int PWM_3_LOAD_LOAD9 = 9;
    sbit  PWM_3_LOAD_LOAD9_bit at PWM0__3_LOAD.B9;
    const register unsigned short int PWM_3_LOAD_LOAD10 = 10;
    sbit  PWM_3_LOAD_LOAD10_bit at PWM0__3_LOAD.B10;
    const register unsigned short int PWM_3_LOAD_LOAD11 = 11;
    sbit  PWM_3_LOAD_LOAD11_bit at PWM0__3_LOAD.B11;
    const register unsigned short int PWM_3_LOAD_LOAD12 = 12;
    sbit  PWM_3_LOAD_LOAD12_bit at PWM0__3_LOAD.B12;
    const register unsigned short int PWM_3_LOAD_LOAD13 = 13;
    sbit  PWM_3_LOAD_LOAD13_bit at PWM0__3_LOAD.B13;
    const register unsigned short int PWM_3_LOAD_LOAD14 = 14;
    sbit  PWM_3_LOAD_LOAD14_bit at PWM0__3_LOAD.B14;
    const register unsigned short int PWM_3_LOAD_LOAD15 = 15;
    sbit  PWM_3_LOAD_LOAD15_bit at PWM0__3_LOAD.B15;

sfr unsigned long   volatile PWM0__3_COUNT        absolute 0x40028114;
    const register unsigned short int PWM_3_COUNT_COUNT0 = 0;
    sbit  PWM_3_COUNT_COUNT0_bit at PWM0__3_COUNT.B0;
    const register unsigned short int PWM_3_COUNT_COUNT1 = 1;
    sbit  PWM_3_COUNT_COUNT1_bit at PWM0__3_COUNT.B1;
    const register unsigned short int PWM_3_COUNT_COUNT2 = 2;
    sbit  PWM_3_COUNT_COUNT2_bit at PWM0__3_COUNT.B2;
    const register unsigned short int PWM_3_COUNT_COUNT3 = 3;
    sbit  PWM_3_COUNT_COUNT3_bit at PWM0__3_COUNT.B3;
    const register unsigned short int PWM_3_COUNT_COUNT4 = 4;
    sbit  PWM_3_COUNT_COUNT4_bit at PWM0__3_COUNT.B4;
    const register unsigned short int PWM_3_COUNT_COUNT5 = 5;
    sbit  PWM_3_COUNT_COUNT5_bit at PWM0__3_COUNT.B5;
    const register unsigned short int PWM_3_COUNT_COUNT6 = 6;
    sbit  PWM_3_COUNT_COUNT6_bit at PWM0__3_COUNT.B6;
    const register unsigned short int PWM_3_COUNT_COUNT7 = 7;
    sbit  PWM_3_COUNT_COUNT7_bit at PWM0__3_COUNT.B7;
    const register unsigned short int PWM_3_COUNT_COUNT8 = 8;
    sbit  PWM_3_COUNT_COUNT8_bit at PWM0__3_COUNT.B8;
    const register unsigned short int PWM_3_COUNT_COUNT9 = 9;
    sbit  PWM_3_COUNT_COUNT9_bit at PWM0__3_COUNT.B9;
    const register unsigned short int PWM_3_COUNT_COUNT10 = 10;
    sbit  PWM_3_COUNT_COUNT10_bit at PWM0__3_COUNT.B10;
    const register unsigned short int PWM_3_COUNT_COUNT11 = 11;
    sbit  PWM_3_COUNT_COUNT11_bit at PWM0__3_COUNT.B11;
    const register unsigned short int PWM_3_COUNT_COUNT12 = 12;
    sbit  PWM_3_COUNT_COUNT12_bit at PWM0__3_COUNT.B12;
    const register unsigned short int PWM_3_COUNT_COUNT13 = 13;
    sbit  PWM_3_COUNT_COUNT13_bit at PWM0__3_COUNT.B13;
    const register unsigned short int PWM_3_COUNT_COUNT14 = 14;
    sbit  PWM_3_COUNT_COUNT14_bit at PWM0__3_COUNT.B14;
    const register unsigned short int PWM_3_COUNT_COUNT15 = 15;
    sbit  PWM_3_COUNT_COUNT15_bit at PWM0__3_COUNT.B15;

sfr unsigned long   volatile PWM0__3_CMPA         absolute 0x40028118;
    const register unsigned short int PWM_3_CMPA_COMPA0 = 0;
    sbit  PWM_3_CMPA_COMPA0_bit at PWM0__3_CMPA.B0;
    const register unsigned short int PWM_3_CMPA_COMPA1 = 1;
    sbit  PWM_3_CMPA_COMPA1_bit at PWM0__3_CMPA.B1;
    const register unsigned short int PWM_3_CMPA_COMPA2 = 2;
    sbit  PWM_3_CMPA_COMPA2_bit at PWM0__3_CMPA.B2;
    const register unsigned short int PWM_3_CMPA_COMPA3 = 3;
    sbit  PWM_3_CMPA_COMPA3_bit at PWM0__3_CMPA.B3;
    const register unsigned short int PWM_3_CMPA_COMPA4 = 4;
    sbit  PWM_3_CMPA_COMPA4_bit at PWM0__3_CMPA.B4;
    const register unsigned short int PWM_3_CMPA_COMPA5 = 5;
    sbit  PWM_3_CMPA_COMPA5_bit at PWM0__3_CMPA.B5;
    const register unsigned short int PWM_3_CMPA_COMPA6 = 6;
    sbit  PWM_3_CMPA_COMPA6_bit at PWM0__3_CMPA.B6;
    const register unsigned short int PWM_3_CMPA_COMPA7 = 7;
    sbit  PWM_3_CMPA_COMPA7_bit at PWM0__3_CMPA.B7;
    const register unsigned short int PWM_3_CMPA_COMPA8 = 8;
    sbit  PWM_3_CMPA_COMPA8_bit at PWM0__3_CMPA.B8;
    const register unsigned short int PWM_3_CMPA_COMPA9 = 9;
    sbit  PWM_3_CMPA_COMPA9_bit at PWM0__3_CMPA.B9;
    const register unsigned short int PWM_3_CMPA_COMPA10 = 10;
    sbit  PWM_3_CMPA_COMPA10_bit at PWM0__3_CMPA.B10;
    const register unsigned short int PWM_3_CMPA_COMPA11 = 11;
    sbit  PWM_3_CMPA_COMPA11_bit at PWM0__3_CMPA.B11;
    const register unsigned short int PWM_3_CMPA_COMPA12 = 12;
    sbit  PWM_3_CMPA_COMPA12_bit at PWM0__3_CMPA.B12;
    const register unsigned short int PWM_3_CMPA_COMPA13 = 13;
    sbit  PWM_3_CMPA_COMPA13_bit at PWM0__3_CMPA.B13;
    const register unsigned short int PWM_3_CMPA_COMPA14 = 14;
    sbit  PWM_3_CMPA_COMPA14_bit at PWM0__3_CMPA.B14;
    const register unsigned short int PWM_3_CMPA_COMPA15 = 15;
    sbit  PWM_3_CMPA_COMPA15_bit at PWM0__3_CMPA.B15;

sfr unsigned long   volatile PWM0__3_CMPB         absolute 0x4002811C;
    const register unsigned short int PWM_3_CMPB_COMPB0 = 0;
    sbit  PWM_3_CMPB_COMPB0_bit at PWM0__3_CMPB.B0;
    const register unsigned short int PWM_3_CMPB_COMPB1 = 1;
    sbit  PWM_3_CMPB_COMPB1_bit at PWM0__3_CMPB.B1;
    const register unsigned short int PWM_3_CMPB_COMPB2 = 2;
    sbit  PWM_3_CMPB_COMPB2_bit at PWM0__3_CMPB.B2;
    const register unsigned short int PWM_3_CMPB_COMPB3 = 3;
    sbit  PWM_3_CMPB_COMPB3_bit at PWM0__3_CMPB.B3;
    const register unsigned short int PWM_3_CMPB_COMPB4 = 4;
    sbit  PWM_3_CMPB_COMPB4_bit at PWM0__3_CMPB.B4;
    const register unsigned short int PWM_3_CMPB_COMPB5 = 5;
    sbit  PWM_3_CMPB_COMPB5_bit at PWM0__3_CMPB.B5;
    const register unsigned short int PWM_3_CMPB_COMPB6 = 6;
    sbit  PWM_3_CMPB_COMPB6_bit at PWM0__3_CMPB.B6;
    const register unsigned short int PWM_3_CMPB_COMPB7 = 7;
    sbit  PWM_3_CMPB_COMPB7_bit at PWM0__3_CMPB.B7;
    const register unsigned short int PWM_3_CMPB_COMPB8 = 8;
    sbit  PWM_3_CMPB_COMPB8_bit at PWM0__3_CMPB.B8;
    const register unsigned short int PWM_3_CMPB_COMPB9 = 9;
    sbit  PWM_3_CMPB_COMPB9_bit at PWM0__3_CMPB.B9;
    const register unsigned short int PWM_3_CMPB_COMPB10 = 10;
    sbit  PWM_3_CMPB_COMPB10_bit at PWM0__3_CMPB.B10;
    const register unsigned short int PWM_3_CMPB_COMPB11 = 11;
    sbit  PWM_3_CMPB_COMPB11_bit at PWM0__3_CMPB.B11;
    const register unsigned short int PWM_3_CMPB_COMPB12 = 12;
    sbit  PWM_3_CMPB_COMPB12_bit at PWM0__3_CMPB.B12;
    const register unsigned short int PWM_3_CMPB_COMPB13 = 13;
    sbit  PWM_3_CMPB_COMPB13_bit at PWM0__3_CMPB.B13;
    const register unsigned short int PWM_3_CMPB_COMPB14 = 14;
    sbit  PWM_3_CMPB_COMPB14_bit at PWM0__3_CMPB.B14;
    const register unsigned short int PWM_3_CMPB_COMPB15 = 15;
    sbit  PWM_3_CMPB_COMPB15_bit at PWM0__3_CMPB.B15;

sfr unsigned long   volatile PWM0__3_GENA         absolute 0x40028120;
    const register unsigned short int PWM_3_GENA_ACTZERO0 = 0;
    sbit  PWM_3_GENA_ACTZERO0_bit at PWM0__3_GENA.B0;
    const register unsigned short int PWM_3_GENA_ACTZERO1 = 1;
    sbit  PWM_3_GENA_ACTZERO1_bit at PWM0__3_GENA.B1;
    const register unsigned short int PWM_3_GENA_ACTLOAD2 = 2;
    sbit  PWM_3_GENA_ACTLOAD2_bit at PWM0__3_GENA.B2;
    const register unsigned short int PWM_3_GENA_ACTLOAD3 = 3;
    sbit  PWM_3_GENA_ACTLOAD3_bit at PWM0__3_GENA.B3;
    const register unsigned short int PWM_3_GENA_ACTCMPAU4 = 4;
    sbit  PWM_3_GENA_ACTCMPAU4_bit at PWM0__3_GENA.B4;
    const register unsigned short int PWM_3_GENA_ACTCMPAU5 = 5;
    sbit  PWM_3_GENA_ACTCMPAU5_bit at PWM0__3_GENA.B5;
    const register unsigned short int PWM_3_GENA_ACTCMPAD6 = 6;
    sbit  PWM_3_GENA_ACTCMPAD6_bit at PWM0__3_GENA.B6;
    const register unsigned short int PWM_3_GENA_ACTCMPAD7 = 7;
    sbit  PWM_3_GENA_ACTCMPAD7_bit at PWM0__3_GENA.B7;
    const register unsigned short int PWM_3_GENA_ACTCMPBU8 = 8;
    sbit  PWM_3_GENA_ACTCMPBU8_bit at PWM0__3_GENA.B8;
    const register unsigned short int PWM_3_GENA_ACTCMPBU9 = 9;
    sbit  PWM_3_GENA_ACTCMPBU9_bit at PWM0__3_GENA.B9;
    const register unsigned short int PWM_3_GENA_ACTCMPBD10 = 10;
    sbit  PWM_3_GENA_ACTCMPBD10_bit at PWM0__3_GENA.B10;
    const register unsigned short int PWM_3_GENA_ACTCMPBD11 = 11;
    sbit  PWM_3_GENA_ACTCMPBD11_bit at PWM0__3_GENA.B11;

sfr unsigned long   volatile PWM0__3_GENB         absolute 0x40028124;
    const register unsigned short int PWM_3_GENB_ACTZERO0 = 0;
    sbit  PWM_3_GENB_ACTZERO0_bit at PWM0__3_GENB.B0;
    const register unsigned short int PWM_3_GENB_ACTZERO1 = 1;
    sbit  PWM_3_GENB_ACTZERO1_bit at PWM0__3_GENB.B1;
    const register unsigned short int PWM_3_GENB_ACTLOAD2 = 2;
    sbit  PWM_3_GENB_ACTLOAD2_bit at PWM0__3_GENB.B2;
    const register unsigned short int PWM_3_GENB_ACTLOAD3 = 3;
    sbit  PWM_3_GENB_ACTLOAD3_bit at PWM0__3_GENB.B3;
    const register unsigned short int PWM_3_GENB_ACTCMPAU4 = 4;
    sbit  PWM_3_GENB_ACTCMPAU4_bit at PWM0__3_GENB.B4;
    const register unsigned short int PWM_3_GENB_ACTCMPAU5 = 5;
    sbit  PWM_3_GENB_ACTCMPAU5_bit at PWM0__3_GENB.B5;
    const register unsigned short int PWM_3_GENB_ACTCMPAD6 = 6;
    sbit  PWM_3_GENB_ACTCMPAD6_bit at PWM0__3_GENB.B6;
    const register unsigned short int PWM_3_GENB_ACTCMPAD7 = 7;
    sbit  PWM_3_GENB_ACTCMPAD7_bit at PWM0__3_GENB.B7;
    const register unsigned short int PWM_3_GENB_ACTCMPBU8 = 8;
    sbit  PWM_3_GENB_ACTCMPBU8_bit at PWM0__3_GENB.B8;
    const register unsigned short int PWM_3_GENB_ACTCMPBU9 = 9;
    sbit  PWM_3_GENB_ACTCMPBU9_bit at PWM0__3_GENB.B9;
    const register unsigned short int PWM_3_GENB_ACTCMPBD10 = 10;
    sbit  PWM_3_GENB_ACTCMPBD10_bit at PWM0__3_GENB.B10;
    const register unsigned short int PWM_3_GENB_ACTCMPBD11 = 11;
    sbit  PWM_3_GENB_ACTCMPBD11_bit at PWM0__3_GENB.B11;

sfr unsigned long   volatile PWM0__3_DBCTL        absolute 0x40028128;
    const register unsigned short int PWM_3_DBCTL_ENABLE = 0;
    sbit  PWM_3_DBCTL_ENABLE_bit at PWM0__3_DBCTL.B0;

sfr unsigned long   volatile PWM0__3_DBRISE       absolute 0x4002812C;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY0 = 0;
    sbit  PWM_3_DBRISE_RISEDELAY0_bit at PWM0__3_DBRISE.B0;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY1 = 1;
    sbit  PWM_3_DBRISE_RISEDELAY1_bit at PWM0__3_DBRISE.B1;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY2 = 2;
    sbit  PWM_3_DBRISE_RISEDELAY2_bit at PWM0__3_DBRISE.B2;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY3 = 3;
    sbit  PWM_3_DBRISE_RISEDELAY3_bit at PWM0__3_DBRISE.B3;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY4 = 4;
    sbit  PWM_3_DBRISE_RISEDELAY4_bit at PWM0__3_DBRISE.B4;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY5 = 5;
    sbit  PWM_3_DBRISE_RISEDELAY5_bit at PWM0__3_DBRISE.B5;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY6 = 6;
    sbit  PWM_3_DBRISE_RISEDELAY6_bit at PWM0__3_DBRISE.B6;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY7 = 7;
    sbit  PWM_3_DBRISE_RISEDELAY7_bit at PWM0__3_DBRISE.B7;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY8 = 8;
    sbit  PWM_3_DBRISE_RISEDELAY8_bit at PWM0__3_DBRISE.B8;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY9 = 9;
    sbit  PWM_3_DBRISE_RISEDELAY9_bit at PWM0__3_DBRISE.B9;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY10 = 10;
    sbit  PWM_3_DBRISE_RISEDELAY10_bit at PWM0__3_DBRISE.B10;
    const register unsigned short int PWM_3_DBRISE_RISEDELAY11 = 11;
    sbit  PWM_3_DBRISE_RISEDELAY11_bit at PWM0__3_DBRISE.B11;

sfr unsigned long   volatile PWM0__3_DBFALL       absolute 0x40028130;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY0 = 0;
    sbit  PWM_3_DBFALL_FALLDELAY0_bit at PWM0__3_DBFALL.B0;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY1 = 1;
    sbit  PWM_3_DBFALL_FALLDELAY1_bit at PWM0__3_DBFALL.B1;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY2 = 2;
    sbit  PWM_3_DBFALL_FALLDELAY2_bit at PWM0__3_DBFALL.B2;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY3 = 3;
    sbit  PWM_3_DBFALL_FALLDELAY3_bit at PWM0__3_DBFALL.B3;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY4 = 4;
    sbit  PWM_3_DBFALL_FALLDELAY4_bit at PWM0__3_DBFALL.B4;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY5 = 5;
    sbit  PWM_3_DBFALL_FALLDELAY5_bit at PWM0__3_DBFALL.B5;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY6 = 6;
    sbit  PWM_3_DBFALL_FALLDELAY6_bit at PWM0__3_DBFALL.B6;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY7 = 7;
    sbit  PWM_3_DBFALL_FALLDELAY7_bit at PWM0__3_DBFALL.B7;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY8 = 8;
    sbit  PWM_3_DBFALL_FALLDELAY8_bit at PWM0__3_DBFALL.B8;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY9 = 9;
    sbit  PWM_3_DBFALL_FALLDELAY9_bit at PWM0__3_DBFALL.B9;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY10 = 10;
    sbit  PWM_3_DBFALL_FALLDELAY10_bit at PWM0__3_DBFALL.B10;
    const register unsigned short int PWM_3_DBFALL_FALLDELAY11 = 11;
    sbit  PWM_3_DBFALL_FALLDELAY11_bit at PWM0__3_DBFALL.B11;

sfr unsigned long   volatile PWM0__3_FLTSRC0      absolute 0x40028134;
    const register unsigned short int PWM_3_FLTSRC0_FAULT0 = 0;
    sbit  PWM_3_FLTSRC0_FAULT0_bit at PWM0__3_FLTSRC0.B0;
    const register unsigned short int PWM_3_FLTSRC0_FAULT1 = 1;
    sbit  PWM_3_FLTSRC0_FAULT1_bit at PWM0__3_FLTSRC0.B1;
    const register unsigned short int PWM_3_FLTSRC0_FAULT2 = 2;
    sbit  PWM_3_FLTSRC0_FAULT2_bit at PWM0__3_FLTSRC0.B2;
    const register unsigned short int PWM_3_FLTSRC0_FAULT3 = 3;
    sbit  PWM_3_FLTSRC0_FAULT3_bit at PWM0__3_FLTSRC0.B3;

sfr unsigned long   volatile PWM0__3_FLTSRC1      absolute 0x40028138;
    const register unsigned short int PWM_3_FLTSRC1_DCMP0 = 0;
    sbit  PWM_3_FLTSRC1_DCMP0_bit at PWM0__3_FLTSRC1.B0;
    const register unsigned short int PWM_3_FLTSRC1_DCMP1 = 1;
    sbit  PWM_3_FLTSRC1_DCMP1_bit at PWM0__3_FLTSRC1.B1;
    const register unsigned short int PWM_3_FLTSRC1_DCMP2 = 2;
    sbit  PWM_3_FLTSRC1_DCMP2_bit at PWM0__3_FLTSRC1.B2;
    const register unsigned short int PWM_3_FLTSRC1_DCMP3 = 3;
    sbit  PWM_3_FLTSRC1_DCMP3_bit at PWM0__3_FLTSRC1.B3;
    const register unsigned short int PWM_3_FLTSRC1_DCMP4 = 4;
    sbit  PWM_3_FLTSRC1_DCMP4_bit at PWM0__3_FLTSRC1.B4;
    const register unsigned short int PWM_3_FLTSRC1_DCMP5 = 5;
    sbit  PWM_3_FLTSRC1_DCMP5_bit at PWM0__3_FLTSRC1.B5;
    const register unsigned short int PWM_3_FLTSRC1_DCMP6 = 6;
    sbit  PWM_3_FLTSRC1_DCMP6_bit at PWM0__3_FLTSRC1.B6;
    const register unsigned short int PWM_3_FLTSRC1_DCMP7 = 7;
    sbit  PWM_3_FLTSRC1_DCMP7_bit at PWM0__3_FLTSRC1.B7;

sfr unsigned long   volatile PWM0__3_MINFLTPER    absolute 0x4002813C;
    const register unsigned short int PWM_3_MINFLTPER_MFP0 = 0;
    sbit  PWM_3_MINFLTPER_MFP0_bit at PWM0__3_MINFLTPER.B0;
    const register unsigned short int PWM_3_MINFLTPER_MFP1 = 1;
    sbit  PWM_3_MINFLTPER_MFP1_bit at PWM0__3_MINFLTPER.B1;
    const register unsigned short int PWM_3_MINFLTPER_MFP2 = 2;
    sbit  PWM_3_MINFLTPER_MFP2_bit at PWM0__3_MINFLTPER.B2;
    const register unsigned short int PWM_3_MINFLTPER_MFP3 = 3;
    sbit  PWM_3_MINFLTPER_MFP3_bit at PWM0__3_MINFLTPER.B3;
    const register unsigned short int PWM_3_MINFLTPER_MFP4 = 4;
    sbit  PWM_3_MINFLTPER_MFP4_bit at PWM0__3_MINFLTPER.B4;
    const register unsigned short int PWM_3_MINFLTPER_MFP5 = 5;
    sbit  PWM_3_MINFLTPER_MFP5_bit at PWM0__3_MINFLTPER.B5;
    const register unsigned short int PWM_3_MINFLTPER_MFP6 = 6;
    sbit  PWM_3_MINFLTPER_MFP6_bit at PWM0__3_MINFLTPER.B6;
    const register unsigned short int PWM_3_MINFLTPER_MFP7 = 7;
    sbit  PWM_3_MINFLTPER_MFP7_bit at PWM0__3_MINFLTPER.B7;
    const register unsigned short int PWM_3_MINFLTPER_MFP8 = 8;
    sbit  PWM_3_MINFLTPER_MFP8_bit at PWM0__3_MINFLTPER.B8;
    const register unsigned short int PWM_3_MINFLTPER_MFP9 = 9;
    sbit  PWM_3_MINFLTPER_MFP9_bit at PWM0__3_MINFLTPER.B9;
    const register unsigned short int PWM_3_MINFLTPER_MFP10 = 10;
    sbit  PWM_3_MINFLTPER_MFP10_bit at PWM0__3_MINFLTPER.B10;
    const register unsigned short int PWM_3_MINFLTPER_MFP11 = 11;
    sbit  PWM_3_MINFLTPER_MFP11_bit at PWM0__3_MINFLTPER.B11;
    const register unsigned short int PWM_3_MINFLTPER_MFP12 = 12;
    sbit  PWM_3_MINFLTPER_MFP12_bit at PWM0__3_MINFLTPER.B12;
    const register unsigned short int PWM_3_MINFLTPER_MFP13 = 13;
    sbit  PWM_3_MINFLTPER_MFP13_bit at PWM0__3_MINFLTPER.B13;
    const register unsigned short int PWM_3_MINFLTPER_MFP14 = 14;
    sbit  PWM_3_MINFLTPER_MFP14_bit at PWM0__3_MINFLTPER.B14;
    const register unsigned short int PWM_3_MINFLTPER_MFP15 = 15;
    sbit  PWM_3_MINFLTPER_MFP15_bit at PWM0__3_MINFLTPER.B15;

sfr unsigned long   volatile PWM0__0_FLTSEN       absolute 0x40028800;
    const register unsigned short int PWM_0_FLTSEN_FAULT0 = 0;
    sbit  PWM_0_FLTSEN_FAULT0_bit at PWM0__0_FLTSEN.B0;
    const register unsigned short int PWM_0_FLTSEN_FAULT1 = 1;
    sbit  PWM_0_FLTSEN_FAULT1_bit at PWM0__0_FLTSEN.B1;
    const register unsigned short int PWM_0_FLTSEN_FAULT2 = 2;
    sbit  PWM_0_FLTSEN_FAULT2_bit at PWM0__0_FLTSEN.B2;
    const register unsigned short int PWM_0_FLTSEN_FAULT3 = 3;
    sbit  PWM_0_FLTSEN_FAULT3_bit at PWM0__0_FLTSEN.B3;

sfr unsigned long   volatile PWM0__0_FLTSTAT0     absolute 0x40028804;
    const register unsigned short int PWM_0_FLTSTAT0_FAULT0 = 0;
    sbit  PWM_0_FLTSTAT0_FAULT0_bit at PWM0__0_FLTSTAT0.B0;
    const register unsigned short int PWM_0_FLTSTAT0_FAULT1 = 1;
    sbit  PWM_0_FLTSTAT0_FAULT1_bit at PWM0__0_FLTSTAT0.B1;
    const register unsigned short int PWM_0_FLTSTAT0_FAULT2 = 2;
    sbit  PWM_0_FLTSTAT0_FAULT2_bit at PWM0__0_FLTSTAT0.B2;
    const register unsigned short int PWM_0_FLTSTAT0_FAULT3 = 3;
    sbit  PWM_0_FLTSTAT0_FAULT3_bit at PWM0__0_FLTSTAT0.B3;

sfr unsigned long   volatile PWM0__0_FLTSTAT1     absolute 0x40028808;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP0 = 0;
    sbit  PWM_0_FLTSTAT1_DCMP0_bit at PWM0__0_FLTSTAT1.B0;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP1 = 1;
    sbit  PWM_0_FLTSTAT1_DCMP1_bit at PWM0__0_FLTSTAT1.B1;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP2 = 2;
    sbit  PWM_0_FLTSTAT1_DCMP2_bit at PWM0__0_FLTSTAT1.B2;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP3 = 3;
    sbit  PWM_0_FLTSTAT1_DCMP3_bit at PWM0__0_FLTSTAT1.B3;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP4 = 4;
    sbit  PWM_0_FLTSTAT1_DCMP4_bit at PWM0__0_FLTSTAT1.B4;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP5 = 5;
    sbit  PWM_0_FLTSTAT1_DCMP5_bit at PWM0__0_FLTSTAT1.B5;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP6 = 6;
    sbit  PWM_0_FLTSTAT1_DCMP6_bit at PWM0__0_FLTSTAT1.B6;
    const register unsigned short int PWM_0_FLTSTAT1_DCMP7 = 7;
    sbit  PWM_0_FLTSTAT1_DCMP7_bit at PWM0__0_FLTSTAT1.B7;

sfr unsigned long   volatile PWM0__1_FLTSEN       absolute 0x40028880;
    const register unsigned short int PWM_1_FLTSEN_FAULT0 = 0;
    sbit  PWM_1_FLTSEN_FAULT0_bit at PWM0__1_FLTSEN.B0;
    const register unsigned short int PWM_1_FLTSEN_FAULT1 = 1;
    sbit  PWM_1_FLTSEN_FAULT1_bit at PWM0__1_FLTSEN.B1;
    const register unsigned short int PWM_1_FLTSEN_FAULT2 = 2;
    sbit  PWM_1_FLTSEN_FAULT2_bit at PWM0__1_FLTSEN.B2;
    const register unsigned short int PWM_1_FLTSEN_FAULT3 = 3;
    sbit  PWM_1_FLTSEN_FAULT3_bit at PWM0__1_FLTSEN.B3;

sfr unsigned long   volatile PWM0__1_FLTSTAT0     absolute 0x40028884;
    const register unsigned short int PWM_1_FLTSTAT0_FAULT0 = 0;
    sbit  PWM_1_FLTSTAT0_FAULT0_bit at PWM0__1_FLTSTAT0.B0;
    const register unsigned short int PWM_1_FLTSTAT0_FAULT1 = 1;
    sbit  PWM_1_FLTSTAT0_FAULT1_bit at PWM0__1_FLTSTAT0.B1;
    const register unsigned short int PWM_1_FLTSTAT0_FAULT2 = 2;
    sbit  PWM_1_FLTSTAT0_FAULT2_bit at PWM0__1_FLTSTAT0.B2;
    const register unsigned short int PWM_1_FLTSTAT0_FAULT3 = 3;
    sbit  PWM_1_FLTSTAT0_FAULT3_bit at PWM0__1_FLTSTAT0.B3;

sfr unsigned long   volatile PWM0__1_FLTSTAT1     absolute 0x40028888;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP0 = 0;
    sbit  PWM_1_FLTSTAT1_DCMP0_bit at PWM0__1_FLTSTAT1.B0;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP1 = 1;
    sbit  PWM_1_FLTSTAT1_DCMP1_bit at PWM0__1_FLTSTAT1.B1;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP2 = 2;
    sbit  PWM_1_FLTSTAT1_DCMP2_bit at PWM0__1_FLTSTAT1.B2;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP3 = 3;
    sbit  PWM_1_FLTSTAT1_DCMP3_bit at PWM0__1_FLTSTAT1.B3;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP4 = 4;
    sbit  PWM_1_FLTSTAT1_DCMP4_bit at PWM0__1_FLTSTAT1.B4;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP5 = 5;
    sbit  PWM_1_FLTSTAT1_DCMP5_bit at PWM0__1_FLTSTAT1.B5;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP6 = 6;
    sbit  PWM_1_FLTSTAT1_DCMP6_bit at PWM0__1_FLTSTAT1.B6;
    const register unsigned short int PWM_1_FLTSTAT1_DCMP7 = 7;
    sbit  PWM_1_FLTSTAT1_DCMP7_bit at PWM0__1_FLTSTAT1.B7;

sfr unsigned long   volatile PWM0__2_FLTSEN       absolute 0x40028900;
    const register unsigned short int PWM_2_FLTSEN_FAULT0 = 0;
    sbit  PWM_2_FLTSEN_FAULT0_bit at PWM0__2_FLTSEN.B0;
    const register unsigned short int PWM_2_FLTSEN_FAULT1 = 1;
    sbit  PWM_2_FLTSEN_FAULT1_bit at PWM0__2_FLTSEN.B1;
    const register unsigned short int PWM_2_FLTSEN_FAULT2 = 2;
    sbit  PWM_2_FLTSEN_FAULT2_bit at PWM0__2_FLTSEN.B2;
    const register unsigned short int PWM_2_FLTSEN_FAULT3 = 3;
    sbit  PWM_2_FLTSEN_FAULT3_bit at PWM0__2_FLTSEN.B3;

sfr unsigned long   volatile PWM0__2_FLTSTAT0     absolute 0x40028904;
    const register unsigned short int PWM_2_FLTSTAT0_FAULT0 = 0;
    sbit  PWM_2_FLTSTAT0_FAULT0_bit at PWM0__2_FLTSTAT0.B0;
    const register unsigned short int PWM_2_FLTSTAT0_FAULT1 = 1;
    sbit  PWM_2_FLTSTAT0_FAULT1_bit at PWM0__2_FLTSTAT0.B1;
    const register unsigned short int PWM_2_FLTSTAT0_FAULT2 = 2;
    sbit  PWM_2_FLTSTAT0_FAULT2_bit at PWM0__2_FLTSTAT0.B2;
    const register unsigned short int PWM_2_FLTSTAT0_FAULT3 = 3;
    sbit  PWM_2_FLTSTAT0_FAULT3_bit at PWM0__2_FLTSTAT0.B3;

sfr unsigned long   volatile PWM0__2_FLTSTAT1     absolute 0x40028908;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP0 = 0;
    sbit  PWM_2_FLTSTAT1_DCMP0_bit at PWM0__2_FLTSTAT1.B0;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP1 = 1;
    sbit  PWM_2_FLTSTAT1_DCMP1_bit at PWM0__2_FLTSTAT1.B1;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP2 = 2;
    sbit  PWM_2_FLTSTAT1_DCMP2_bit at PWM0__2_FLTSTAT1.B2;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP3 = 3;
    sbit  PWM_2_FLTSTAT1_DCMP3_bit at PWM0__2_FLTSTAT1.B3;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP4 = 4;
    sbit  PWM_2_FLTSTAT1_DCMP4_bit at PWM0__2_FLTSTAT1.B4;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP5 = 5;
    sbit  PWM_2_FLTSTAT1_DCMP5_bit at PWM0__2_FLTSTAT1.B5;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP6 = 6;
    sbit  PWM_2_FLTSTAT1_DCMP6_bit at PWM0__2_FLTSTAT1.B6;
    const register unsigned short int PWM_2_FLTSTAT1_DCMP7 = 7;
    sbit  PWM_2_FLTSTAT1_DCMP7_bit at PWM0__2_FLTSTAT1.B7;

sfr unsigned long   volatile PWM0__3_FLTSEN       absolute 0x40028980;
    const register unsigned short int PWM_3_FLTSEN_FAULT0 = 0;
    sbit  PWM_3_FLTSEN_FAULT0_bit at PWM0__3_FLTSEN.B0;
    const register unsigned short int PWM_3_FLTSEN_FAULT1 = 1;
    sbit  PWM_3_FLTSEN_FAULT1_bit at PWM0__3_FLTSEN.B1;
    const register unsigned short int PWM_3_FLTSEN_FAULT2 = 2;
    sbit  PWM_3_FLTSEN_FAULT2_bit at PWM0__3_FLTSEN.B2;
    const register unsigned short int PWM_3_FLTSEN_FAULT3 = 3;
    sbit  PWM_3_FLTSEN_FAULT3_bit at PWM0__3_FLTSEN.B3;

sfr unsigned long   volatile PWM0__3_FLTSTAT0     absolute 0x40028984;
    const register unsigned short int PWM_3_FLTSTAT0_FAULT0 = 0;
    sbit  PWM_3_FLTSTAT0_FAULT0_bit at PWM0__3_FLTSTAT0.B0;
    const register unsigned short int PWM_3_FLTSTAT0_FAULT1 = 1;
    sbit  PWM_3_FLTSTAT0_FAULT1_bit at PWM0__3_FLTSTAT0.B1;
    const register unsigned short int PWM_3_FLTSTAT0_FAULT2 = 2;
    sbit  PWM_3_FLTSTAT0_FAULT2_bit at PWM0__3_FLTSTAT0.B2;
    const register unsigned short int PWM_3_FLTSTAT0_FAULT3 = 3;
    sbit  PWM_3_FLTSTAT0_FAULT3_bit at PWM0__3_FLTSTAT0.B3;

sfr unsigned long   volatile PWM0__3_FLTSTAT1     absolute 0x40028988;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP0 = 0;
    sbit  PWM_3_FLTSTAT1_DCMP0_bit at PWM0__3_FLTSTAT1.B0;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP1 = 1;
    sbit  PWM_3_FLTSTAT1_DCMP1_bit at PWM0__3_FLTSTAT1.B1;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP2 = 2;
    sbit  PWM_3_FLTSTAT1_DCMP2_bit at PWM0__3_FLTSTAT1.B2;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP3 = 3;
    sbit  PWM_3_FLTSTAT1_DCMP3_bit at PWM0__3_FLTSTAT1.B3;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP4 = 4;
    sbit  PWM_3_FLTSTAT1_DCMP4_bit at PWM0__3_FLTSTAT1.B4;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP5 = 5;
    sbit  PWM_3_FLTSTAT1_DCMP5_bit at PWM0__3_FLTSTAT1.B5;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP6 = 6;
    sbit  PWM_3_FLTSTAT1_DCMP6_bit at PWM0__3_FLTSTAT1.B6;
    const register unsigned short int PWM_3_FLTSTAT1_DCMP7 = 7;
    sbit  PWM_3_FLTSTAT1_DCMP7_bit at PWM0__3_FLTSTAT1.B7;

sfr unsigned long   volatile PWM0_PP              absolute 0x40028FC0;
    const register unsigned short int PWM_PP_GCNT0 = 0;
    sbit  PWM_PP_GCNT0_bit at PWM0_PP.B0;
    const register unsigned short int PWM_PP_GCNT1 = 1;
    sbit  PWM_PP_GCNT1_bit at PWM0_PP.B1;
    const register unsigned short int PWM_PP_GCNT2 = 2;
    sbit  PWM_PP_GCNT2_bit at PWM0_PP.B2;
    const register unsigned short int PWM_PP_GCNT3 = 3;
    sbit  PWM_PP_GCNT3_bit at PWM0_PP.B3;
    const register unsigned short int PWM_PP_FCNT4 = 4;
    sbit  PWM_PP_FCNT4_bit at PWM0_PP.B4;
    const register unsigned short int PWM_PP_FCNT5 = 5;
    sbit  PWM_PP_FCNT5_bit at PWM0_PP.B5;
    const register unsigned short int PWM_PP_FCNT6 = 6;
    sbit  PWM_PP_FCNT6_bit at PWM0_PP.B6;
    const register unsigned short int PWM_PP_FCNT7 = 7;
    sbit  PWM_PP_FCNT7_bit at PWM0_PP.B7;
    const register unsigned short int PWM_PP_ESYNC = 8;
    sbit  PWM_PP_ESYNC_bit at PWM0_PP.B8;
    const register unsigned short int PWM_PP_EFAULT = 9;
    sbit  PWM_PP_EFAULT_bit at PWM0_PP.B9;
    const register unsigned short int PWM_PP_ONE = 10;
    sbit  PWM_PP_ONE_bit at PWM0_PP.B10;

sfr unsigned long   volatile PWM0_PC              absolute 0x40028FC4;
    const register unsigned short int PWM_PC_PWMDIV0 = 0;
    sbit  PWM_PC_PWMDIV0_bit at PWM0_PC.B0;
    const register unsigned short int PWM_PC_PWMDIV1 = 1;
    sbit  PWM_PC_PWMDIV1_bit at PWM0_PC.B1;
    const register unsigned short int PWM_PC_PWMDIV2 = 2;
    sbit  PWM_PC_PWMDIV2_bit at PWM0_PC.B2;
    const register unsigned short int PWM_PC_PWMDIV3 = 3;
    sbit  PWM_PC_PWMDIV3_bit at PWM0_PC.B3;
    const register unsigned short int PWM_PC_PWMDIV4 = 4;
    sbit  PWM_PC_PWMDIV4_bit at PWM0_PC.B4;
    const register unsigned short int PWM_PC_PWMDIV5 = 5;
    sbit  PWM_PC_PWMDIV5_bit at PWM0_PC.B5;
    const register unsigned short int PWM_PC_PWMDIV6 = 6;
    sbit  PWM_PC_PWMDIV6_bit at PWM0_PC.B6;
    const register unsigned short int PWM_PC_PWMDIV7 = 7;
    sbit  PWM_PC_PWMDIV7_bit at PWM0_PC.B7;
    const register unsigned short int PWM_PC_USEPWMDIV = 8;
    sbit  PWM_PC_USEPWMDIV_bit at PWM0_PC.B8;

sfr unsigned long   volatile PWM1_CTL             absolute 0x40029000;
    sbit  PWM_CTL_GLOBALSYNC0_PWM1_CTL_bit at PWM1_CTL.B0;
    sbit  PWM_CTL_GLOBALSYNC1_PWM1_CTL_bit at PWM1_CTL.B1;
    sbit  PWM_CTL_GLOBALSYNC2_PWM1_CTL_bit at PWM1_CTL.B2;
    sbit  PWM_CTL_GLOBALSYNC3_PWM1_CTL_bit at PWM1_CTL.B3;

sfr unsigned long   volatile PWM1_SYNC            absolute 0x40029004;
    sbit  PWM_SYNC_SYNC0_PWM1_SYNC_bit at PWM1_SYNC.B0;
    sbit  PWM_SYNC_SYNC1_PWM1_SYNC_bit at PWM1_SYNC.B1;
    sbit  PWM_SYNC_SYNC2_PWM1_SYNC_bit at PWM1_SYNC.B2;
    sbit  PWM_SYNC_SYNC3_PWM1_SYNC_bit at PWM1_SYNC.B3;

sfr unsigned long   volatile PWM1_ENABLE          absolute 0x40029008;
    sbit  PWM_ENABLE_PWM0EN_PWM1_ENABLE_bit at PWM1_ENABLE.B0;
    sbit  PWM_ENABLE_PWM1EN_PWM1_ENABLE_bit at PWM1_ENABLE.B1;
    sbit  PWM_ENABLE_PWM2EN_PWM1_ENABLE_bit at PWM1_ENABLE.B2;
    sbit  PWM_ENABLE_PWM3EN_PWM1_ENABLE_bit at PWM1_ENABLE.B3;
    sbit  PWM_ENABLE_PWM4EN_PWM1_ENABLE_bit at PWM1_ENABLE.B4;
    sbit  PWM_ENABLE_PWM5EN_PWM1_ENABLE_bit at PWM1_ENABLE.B5;
    sbit  PWM_ENABLE_PWM6EN_PWM1_ENABLE_bit at PWM1_ENABLE.B6;
    sbit  PWM_ENABLE_PWM7EN_PWM1_ENABLE_bit at PWM1_ENABLE.B7;

sfr unsigned long   volatile PWM1_INVERT          absolute 0x4002900C;
    sbit  PWM_INVERT_PWM0INV_PWM1_INVERT_bit at PWM1_INVERT.B0;
    sbit  PWM_INVERT_PWM1INV_PWM1_INVERT_bit at PWM1_INVERT.B1;
    sbit  PWM_INVERT_PWM2INV_PWM1_INVERT_bit at PWM1_INVERT.B2;
    sbit  PWM_INVERT_PWM3INV_PWM1_INVERT_bit at PWM1_INVERT.B3;
    sbit  PWM_INVERT_PWM4INV_PWM1_INVERT_bit at PWM1_INVERT.B4;
    sbit  PWM_INVERT_PWM5INV_PWM1_INVERT_bit at PWM1_INVERT.B5;
    sbit  PWM_INVERT_PWM6INV_PWM1_INVERT_bit at PWM1_INVERT.B6;
    sbit  PWM_INVERT_PWM7INV_PWM1_INVERT_bit at PWM1_INVERT.B7;

sfr unsigned long   volatile PWM1_FAULT           absolute 0x40029010;
    sbit  PWM_FAULT_FAULT0_PWM1_FAULT_bit at PWM1_FAULT.B0;
    sbit  PWM_FAULT_FAULT1_PWM1_FAULT_bit at PWM1_FAULT.B1;
    sbit  PWM_FAULT_FAULT2_PWM1_FAULT_bit at PWM1_FAULT.B2;
    sbit  PWM_FAULT_FAULT3_PWM1_FAULT_bit at PWM1_FAULT.B3;
    sbit  PWM_FAULT_FAULT4_PWM1_FAULT_bit at PWM1_FAULT.B4;
    sbit  PWM_FAULT_FAULT5_PWM1_FAULT_bit at PWM1_FAULT.B5;
    sbit  PWM_FAULT_FAULT6_PWM1_FAULT_bit at PWM1_FAULT.B6;
    sbit  PWM_FAULT_FAULT7_PWM1_FAULT_bit at PWM1_FAULT.B7;

sfr unsigned long   volatile PWM1_INTEN           absolute 0x40029014;
    sbit  PWM_INTEN_INTPWM0_PWM1_INTEN_bit at PWM1_INTEN.B0;
    sbit  PWM_INTEN_INTPWM1_PWM1_INTEN_bit at PWM1_INTEN.B1;
    sbit  PWM_INTEN_INTPWM2_PWM1_INTEN_bit at PWM1_INTEN.B2;
    sbit  PWM_INTEN_INTPWM3_PWM1_INTEN_bit at PWM1_INTEN.B3;
    sbit  PWM_INTEN_INTFAULT0_PWM1_INTEN_bit at PWM1_INTEN.B16;
    sbit  PWM_INTEN_INTFAULT1_PWM1_INTEN_bit at PWM1_INTEN.B17;
    sbit  PWM_INTEN_INTFAULT2_PWM1_INTEN_bit at PWM1_INTEN.B18;
    sbit  PWM_INTEN_INTFAULT3_PWM1_INTEN_bit at PWM1_INTEN.B19;

sfr unsigned long   volatile PWM1_RIS             absolute 0x40029018;
    sbit  PWM_RIS_INTPWM0_PWM1_RIS_bit at PWM1_RIS.B0;
    sbit  PWM_RIS_INTPWM1_PWM1_RIS_bit at PWM1_RIS.B1;
    sbit  PWM_RIS_INTPWM2_PWM1_RIS_bit at PWM1_RIS.B2;
    sbit  PWM_RIS_INTPWM3_PWM1_RIS_bit at PWM1_RIS.B3;
    sbit  PWM_RIS_INTFAULT0_PWM1_RIS_bit at PWM1_RIS.B16;
    sbit  PWM_RIS_INTFAULT1_PWM1_RIS_bit at PWM1_RIS.B17;
    sbit  PWM_RIS_INTFAULT2_PWM1_RIS_bit at PWM1_RIS.B18;
    sbit  PWM_RIS_INTFAULT3_PWM1_RIS_bit at PWM1_RIS.B19;

sfr unsigned long   volatile PWM1_ISC             absolute 0x4002901C;
    sbit  PWM_ISC_INTPWM0_PWM1_ISC_bit at PWM1_ISC.B0;
    sbit  PWM_ISC_INTPWM1_PWM1_ISC_bit at PWM1_ISC.B1;
    sbit  PWM_ISC_INTPWM2_PWM1_ISC_bit at PWM1_ISC.B2;
    sbit  PWM_ISC_INTPWM3_PWM1_ISC_bit at PWM1_ISC.B3;
    sbit  PWM_ISC_INTFAULT0_PWM1_ISC_bit at PWM1_ISC.B16;
    sbit  PWM_ISC_INTFAULT1_PWM1_ISC_bit at PWM1_ISC.B17;
    sbit  PWM_ISC_INTFAULT2_PWM1_ISC_bit at PWM1_ISC.B18;
    sbit  PWM_ISC_INTFAULT3_PWM1_ISC_bit at PWM1_ISC.B19;

sfr unsigned long   volatile PWM1_STATUS          absolute 0x40029020;
    sbit  PWM_STATUS_FAULT0_PWM1_STATUS_bit at PWM1_STATUS.B0;
    sbit  PWM_STATUS_FAULT1_PWM1_STATUS_bit at PWM1_STATUS.B1;
    sbit  PWM_STATUS_FAULT2_PWM1_STATUS_bit at PWM1_STATUS.B2;
    sbit  PWM_STATUS_FAULT3_PWM1_STATUS_bit at PWM1_STATUS.B3;

sfr unsigned long   volatile PWM1_FAULTVAL        absolute 0x40029024;
    sbit  PWM_FAULTVAL_PWM0_PWM1_FAULTVAL_bit at PWM1_FAULTVAL.B0;
    sbit  PWM_FAULTVAL_PWM1_PWM1_FAULTVAL_bit at PWM1_FAULTVAL.B1;
    sbit  PWM_FAULTVAL_PWM2_PWM1_FAULTVAL_bit at PWM1_FAULTVAL.B2;
    sbit  PWM_FAULTVAL_PWM3_PWM1_FAULTVAL_bit at PWM1_FAULTVAL.B3;
    sbit  PWM_FAULTVAL_PWM4_PWM1_FAULTVAL_bit at PWM1_FAULTVAL.B4;
    sbit  PWM_FAULTVAL_PWM5_PWM1_FAULTVAL_bit at PWM1_FAULTVAL.B5;
    sbit  PWM_FAULTVAL_PWM6_PWM1_FAULTVAL_bit at PWM1_FAULTVAL.B6;
    sbit  PWM_FAULTVAL_PWM7_PWM1_FAULTVAL_bit at PWM1_FAULTVAL.B7;

sfr unsigned long   volatile PWM1_ENUPD           absolute 0x40029028;
    sbit  PWM_ENUPD_ENUPD00_PWM1_ENUPD_bit at PWM1_ENUPD.B0;
    sbit  PWM_ENUPD_ENUPD01_PWM1_ENUPD_bit at PWM1_ENUPD.B1;
    sbit  PWM_ENUPD_ENUPD12_PWM1_ENUPD_bit at PWM1_ENUPD.B2;
    sbit  PWM_ENUPD_ENUPD13_PWM1_ENUPD_bit at PWM1_ENUPD.B3;
    sbit  PWM_ENUPD_ENUPD24_PWM1_ENUPD_bit at PWM1_ENUPD.B4;
    sbit  PWM_ENUPD_ENUPD25_PWM1_ENUPD_bit at PWM1_ENUPD.B5;
    sbit  PWM_ENUPD_ENUPD36_PWM1_ENUPD_bit at PWM1_ENUPD.B6;
    sbit  PWM_ENUPD_ENUPD37_PWM1_ENUPD_bit at PWM1_ENUPD.B7;
    sbit  PWM_ENUPD_ENUPD48_PWM1_ENUPD_bit at PWM1_ENUPD.B8;
    sbit  PWM_ENUPD_ENUPD49_PWM1_ENUPD_bit at PWM1_ENUPD.B9;
    sbit  PWM_ENUPD_ENUPD510_PWM1_ENUPD_bit at PWM1_ENUPD.B10;
    sbit  PWM_ENUPD_ENUPD511_PWM1_ENUPD_bit at PWM1_ENUPD.B11;
    sbit  PWM_ENUPD_ENUPD612_PWM1_ENUPD_bit at PWM1_ENUPD.B12;
    sbit  PWM_ENUPD_ENUPD613_PWM1_ENUPD_bit at PWM1_ENUPD.B13;
    sbit  PWM_ENUPD_ENUPD714_PWM1_ENUPD_bit at PWM1_ENUPD.B14;
    sbit  PWM_ENUPD_ENUPD715_PWM1_ENUPD_bit at PWM1_ENUPD.B15;

sfr unsigned long   volatile PWM1__0_CTL          absolute 0x40029040;
    sbit  PWM_0_CTL_ENABLE_PWM1__0_CTL_bit at PWM1__0_CTL.B0;
    sbit  PWM_0_CTL_MODE_PWM1__0_CTL_bit at PWM1__0_CTL.B1;
    sbit  PWM_0_CTL_DEBUG_PWM1__0_CTL_bit at PWM1__0_CTL.B2;
    sbit  PWM_0_CTL_LOADUPD_PWM1__0_CTL_bit at PWM1__0_CTL.B3;
    sbit  PWM_0_CTL_CMPAUPD_PWM1__0_CTL_bit at PWM1__0_CTL.B4;
    sbit  PWM_0_CTL_CMPBUPD_PWM1__0_CTL_bit at PWM1__0_CTL.B5;
    sbit  PWM_0_CTL_GENAUPD6_PWM1__0_CTL_bit at PWM1__0_CTL.B6;
    sbit  PWM_0_CTL_GENAUPD7_PWM1__0_CTL_bit at PWM1__0_CTL.B7;
    sbit  PWM_0_CTL_GENBUPD8_PWM1__0_CTL_bit at PWM1__0_CTL.B8;
    sbit  PWM_0_CTL_GENBUPD9_PWM1__0_CTL_bit at PWM1__0_CTL.B9;
    sbit  PWM_0_CTL_DBCTLUPD10_PWM1__0_CTL_bit at PWM1__0_CTL.B10;
    sbit  PWM_0_CTL_DBCTLUPD11_PWM1__0_CTL_bit at PWM1__0_CTL.B11;
    sbit  PWM_0_CTL_DBRISEUPD12_PWM1__0_CTL_bit at PWM1__0_CTL.B12;
    sbit  PWM_0_CTL_DBRISEUPD13_PWM1__0_CTL_bit at PWM1__0_CTL.B13;
    sbit  PWM_0_CTL_DBFALLUPD14_PWM1__0_CTL_bit at PWM1__0_CTL.B14;
    sbit  PWM_0_CTL_DBFALLUPD15_PWM1__0_CTL_bit at PWM1__0_CTL.B15;
    sbit  PWM_0_CTL_FLTSRC_PWM1__0_CTL_bit at PWM1__0_CTL.B16;
    sbit  PWM_0_CTL_MINFLTPER_PWM1__0_CTL_bit at PWM1__0_CTL.B17;
    sbit  PWM_0_CTL_LATCH_PWM1__0_CTL_bit at PWM1__0_CTL.B18;

sfr unsigned long   volatile PWM1__0_INTEN        absolute 0x40029044;
    sbit  PWM_0_INTEN_INTCNTZERO_PWM1__0_INTEN_bit at PWM1__0_INTEN.B0;
    sbit  PWM_0_INTEN_INTCNTLOAD_PWM1__0_INTEN_bit at PWM1__0_INTEN.B1;
    sbit  PWM_0_INTEN_INTCMPAU_PWM1__0_INTEN_bit at PWM1__0_INTEN.B2;
    sbit  PWM_0_INTEN_INTCMPAD_PWM1__0_INTEN_bit at PWM1__0_INTEN.B3;
    sbit  PWM_0_INTEN_INTCMPBU_PWM1__0_INTEN_bit at PWM1__0_INTEN.B4;
    sbit  PWM_0_INTEN_INTCMPBD_PWM1__0_INTEN_bit at PWM1__0_INTEN.B5;
    sbit  PWM_0_INTEN_TRCNTZERO_PWM1__0_INTEN_bit at PWM1__0_INTEN.B8;
    sbit  PWM_0_INTEN_TRCNTLOAD_PWM1__0_INTEN_bit at PWM1__0_INTEN.B9;
    sbit  PWM_0_INTEN_TRCMPAU_PWM1__0_INTEN_bit at PWM1__0_INTEN.B10;
    sbit  PWM_0_INTEN_TRCMPAD_PWM1__0_INTEN_bit at PWM1__0_INTEN.B11;
    sbit  PWM_0_INTEN_TRCMPBU_PWM1__0_INTEN_bit at PWM1__0_INTEN.B12;
    sbit  PWM_0_INTEN_TRCMPBD_PWM1__0_INTEN_bit at PWM1__0_INTEN.B13;

sfr unsigned long   volatile PWM1__0_RIS          absolute 0x40029048;
    sbit  PWM_0_RIS_INTCNTZERO_PWM1__0_RIS_bit at PWM1__0_RIS.B0;
    sbit  PWM_0_RIS_INTCNTLOAD_PWM1__0_RIS_bit at PWM1__0_RIS.B1;
    sbit  PWM_0_RIS_INTCMPAU_PWM1__0_RIS_bit at PWM1__0_RIS.B2;
    sbit  PWM_0_RIS_INTCMPAD_PWM1__0_RIS_bit at PWM1__0_RIS.B3;
    sbit  PWM_0_RIS_INTCMPBU_PWM1__0_RIS_bit at PWM1__0_RIS.B4;
    sbit  PWM_0_RIS_INTCMPBD_PWM1__0_RIS_bit at PWM1__0_RIS.B5;

sfr unsigned long   volatile PWM1__0_ISC          absolute 0x4002904C;
    sbit  PWM_0_ISC_INTCNTZERO_PWM1__0_ISC_bit at PWM1__0_ISC.B0;
    sbit  PWM_0_ISC_INTCNTLOAD_PWM1__0_ISC_bit at PWM1__0_ISC.B1;
    sbit  PWM_0_ISC_INTCMPAU_PWM1__0_ISC_bit at PWM1__0_ISC.B2;
    sbit  PWM_0_ISC_INTCMPAD_PWM1__0_ISC_bit at PWM1__0_ISC.B3;
    sbit  PWM_0_ISC_INTCMPBU_PWM1__0_ISC_bit at PWM1__0_ISC.B4;
    sbit  PWM_0_ISC_INTCMPBD_PWM1__0_ISC_bit at PWM1__0_ISC.B5;

sfr unsigned long   volatile PWM1__0_LOAD         absolute 0x40029050;
    sbit  PWM_0_LOAD0_PWM1__0_LOAD_bit at PWM1__0_LOAD.B0;
    sbit  PWM_0_LOAD1_PWM1__0_LOAD_bit at PWM1__0_LOAD.B1;
    sbit  PWM_0_LOAD2_PWM1__0_LOAD_bit at PWM1__0_LOAD.B2;
    sbit  PWM_0_LOAD3_PWM1__0_LOAD_bit at PWM1__0_LOAD.B3;
    sbit  PWM_0_LOAD4_PWM1__0_LOAD_bit at PWM1__0_LOAD.B4;
    sbit  PWM_0_LOAD5_PWM1__0_LOAD_bit at PWM1__0_LOAD.B5;
    sbit  PWM_0_LOAD6_PWM1__0_LOAD_bit at PWM1__0_LOAD.B6;
    sbit  PWM_0_LOAD7_PWM1__0_LOAD_bit at PWM1__0_LOAD.B7;
    sbit  PWM_0_LOAD8_PWM1__0_LOAD_bit at PWM1__0_LOAD.B8;
    sbit  PWM_0_LOAD9_PWM1__0_LOAD_bit at PWM1__0_LOAD.B9;
    sbit  PWM_0_LOAD10_PWM1__0_LOAD_bit at PWM1__0_LOAD.B10;
    sbit  PWM_0_LOAD11_PWM1__0_LOAD_bit at PWM1__0_LOAD.B11;
    sbit  PWM_0_LOAD12_PWM1__0_LOAD_bit at PWM1__0_LOAD.B12;
    sbit  PWM_0_LOAD13_PWM1__0_LOAD_bit at PWM1__0_LOAD.B13;
    sbit  PWM_0_LOAD14_PWM1__0_LOAD_bit at PWM1__0_LOAD.B14;
    sbit  PWM_0_LOAD15_PWM1__0_LOAD_bit at PWM1__0_LOAD.B15;

sfr unsigned long   volatile PWM1__0_COUNT        absolute 0x40029054;
    sbit  PWM_0_COUNT0_PWM1__0_COUNT_bit at PWM1__0_COUNT.B0;
    sbit  PWM_0_COUNT1_PWM1__0_COUNT_bit at PWM1__0_COUNT.B1;
    sbit  PWM_0_COUNT2_PWM1__0_COUNT_bit at PWM1__0_COUNT.B2;
    sbit  PWM_0_COUNT3_PWM1__0_COUNT_bit at PWM1__0_COUNT.B3;
    sbit  PWM_0_COUNT4_PWM1__0_COUNT_bit at PWM1__0_COUNT.B4;
    sbit  PWM_0_COUNT5_PWM1__0_COUNT_bit at PWM1__0_COUNT.B5;
    sbit  PWM_0_COUNT6_PWM1__0_COUNT_bit at PWM1__0_COUNT.B6;
    sbit  PWM_0_COUNT7_PWM1__0_COUNT_bit at PWM1__0_COUNT.B7;
    sbit  PWM_0_COUNT8_PWM1__0_COUNT_bit at PWM1__0_COUNT.B8;
    sbit  PWM_0_COUNT9_PWM1__0_COUNT_bit at PWM1__0_COUNT.B9;
    sbit  PWM_0_COUNT10_PWM1__0_COUNT_bit at PWM1__0_COUNT.B10;
    sbit  PWM_0_COUNT11_PWM1__0_COUNT_bit at PWM1__0_COUNT.B11;
    sbit  PWM_0_COUNT12_PWM1__0_COUNT_bit at PWM1__0_COUNT.B12;
    sbit  PWM_0_COUNT13_PWM1__0_COUNT_bit at PWM1__0_COUNT.B13;
    sbit  PWM_0_COUNT14_PWM1__0_COUNT_bit at PWM1__0_COUNT.B14;
    sbit  PWM_0_COUNT15_PWM1__0_COUNT_bit at PWM1__0_COUNT.B15;

sfr unsigned long   volatile PWM1__0_CMPA         absolute 0x40029058;
    sbit  PWM_0_CMPA0_PWM1__0_CMPA_bit at PWM1__0_CMPA.B0;
    sbit  PWM_0_CMPA1_PWM1__0_CMPA_bit at PWM1__0_CMPA.B1;
    sbit  PWM_0_CMPA2_PWM1__0_CMPA_bit at PWM1__0_CMPA.B2;
    sbit  PWM_0_CMPA3_PWM1__0_CMPA_bit at PWM1__0_CMPA.B3;
    sbit  PWM_0_CMPA4_PWM1__0_CMPA_bit at PWM1__0_CMPA.B4;
    sbit  PWM_0_CMPA5_PWM1__0_CMPA_bit at PWM1__0_CMPA.B5;
    sbit  PWM_0_CMPA6_PWM1__0_CMPA_bit at PWM1__0_CMPA.B6;
    sbit  PWM_0_CMPA7_PWM1__0_CMPA_bit at PWM1__0_CMPA.B7;
    sbit  PWM_0_CMPA8_PWM1__0_CMPA_bit at PWM1__0_CMPA.B8;
    sbit  PWM_0_CMPA9_PWM1__0_CMPA_bit at PWM1__0_CMPA.B9;
    sbit  PWM_0_CMPA10_PWM1__0_CMPA_bit at PWM1__0_CMPA.B10;
    sbit  PWM_0_CMPA11_PWM1__0_CMPA_bit at PWM1__0_CMPA.B11;
    sbit  PWM_0_CMPA12_PWM1__0_CMPA_bit at PWM1__0_CMPA.B12;
    sbit  PWM_0_CMPA13_PWM1__0_CMPA_bit at PWM1__0_CMPA.B13;
    sbit  PWM_0_CMPA14_PWM1__0_CMPA_bit at PWM1__0_CMPA.B14;
    sbit  PWM_0_CMPA15_PWM1__0_CMPA_bit at PWM1__0_CMPA.B15;

sfr unsigned long   volatile PWM1__0_CMPB         absolute 0x4002905C;
    sbit  PWM_0_CMPB0_PWM1__0_CMPB_bit at PWM1__0_CMPB.B0;
    sbit  PWM_0_CMPB1_PWM1__0_CMPB_bit at PWM1__0_CMPB.B1;
    sbit  PWM_0_CMPB2_PWM1__0_CMPB_bit at PWM1__0_CMPB.B2;
    sbit  PWM_0_CMPB3_PWM1__0_CMPB_bit at PWM1__0_CMPB.B3;
    sbit  PWM_0_CMPB4_PWM1__0_CMPB_bit at PWM1__0_CMPB.B4;
    sbit  PWM_0_CMPB5_PWM1__0_CMPB_bit at PWM1__0_CMPB.B5;
    sbit  PWM_0_CMPB6_PWM1__0_CMPB_bit at PWM1__0_CMPB.B6;
    sbit  PWM_0_CMPB7_PWM1__0_CMPB_bit at PWM1__0_CMPB.B7;
    sbit  PWM_0_CMPB8_PWM1__0_CMPB_bit at PWM1__0_CMPB.B8;
    sbit  PWM_0_CMPB9_PWM1__0_CMPB_bit at PWM1__0_CMPB.B9;
    sbit  PWM_0_CMPB10_PWM1__0_CMPB_bit at PWM1__0_CMPB.B10;
    sbit  PWM_0_CMPB11_PWM1__0_CMPB_bit at PWM1__0_CMPB.B11;
    sbit  PWM_0_CMPB12_PWM1__0_CMPB_bit at PWM1__0_CMPB.B12;
    sbit  PWM_0_CMPB13_PWM1__0_CMPB_bit at PWM1__0_CMPB.B13;
    sbit  PWM_0_CMPB14_PWM1__0_CMPB_bit at PWM1__0_CMPB.B14;
    sbit  PWM_0_CMPB15_PWM1__0_CMPB_bit at PWM1__0_CMPB.B15;

sfr unsigned long   volatile PWM1__0_GENA         absolute 0x40029060;
    sbit  PWM_0_GENA_ACTZERO0_PWM1__0_GENA_bit at PWM1__0_GENA.B0;
    sbit  PWM_0_GENA_ACTZERO1_PWM1__0_GENA_bit at PWM1__0_GENA.B1;
    sbit  PWM_0_GENA_ACTLOAD2_PWM1__0_GENA_bit at PWM1__0_GENA.B2;
    sbit  PWM_0_GENA_ACTLOAD3_PWM1__0_GENA_bit at PWM1__0_GENA.B3;
    sbit  PWM_0_GENA_ACTCMPAU4_PWM1__0_GENA_bit at PWM1__0_GENA.B4;
    sbit  PWM_0_GENA_ACTCMPAU5_PWM1__0_GENA_bit at PWM1__0_GENA.B5;
    sbit  PWM_0_GENA_ACTCMPAD6_PWM1__0_GENA_bit at PWM1__0_GENA.B6;
    sbit  PWM_0_GENA_ACTCMPAD7_PWM1__0_GENA_bit at PWM1__0_GENA.B7;
    sbit  PWM_0_GENA_ACTCMPBU8_PWM1__0_GENA_bit at PWM1__0_GENA.B8;
    sbit  PWM_0_GENA_ACTCMPBU9_PWM1__0_GENA_bit at PWM1__0_GENA.B9;
    sbit  PWM_0_GENA_ACTCMPBD10_PWM1__0_GENA_bit at PWM1__0_GENA.B10;
    sbit  PWM_0_GENA_ACTCMPBD11_PWM1__0_GENA_bit at PWM1__0_GENA.B11;

sfr unsigned long   volatile PWM1__0_GENB         absolute 0x40029064;
    sbit  PWM_0_GENB_ACTZERO0_PWM1__0_GENB_bit at PWM1__0_GENB.B0;
    sbit  PWM_0_GENB_ACTZERO1_PWM1__0_GENB_bit at PWM1__0_GENB.B1;
    sbit  PWM_0_GENB_ACTLOAD2_PWM1__0_GENB_bit at PWM1__0_GENB.B2;
    sbit  PWM_0_GENB_ACTLOAD3_PWM1__0_GENB_bit at PWM1__0_GENB.B3;
    sbit  PWM_0_GENB_ACTCMPAU4_PWM1__0_GENB_bit at PWM1__0_GENB.B4;
    sbit  PWM_0_GENB_ACTCMPAU5_PWM1__0_GENB_bit at PWM1__0_GENB.B5;
    sbit  PWM_0_GENB_ACTCMPAD6_PWM1__0_GENB_bit at PWM1__0_GENB.B6;
    sbit  PWM_0_GENB_ACTCMPAD7_PWM1__0_GENB_bit at PWM1__0_GENB.B7;
    sbit  PWM_0_GENB_ACTCMPBU8_PWM1__0_GENB_bit at PWM1__0_GENB.B8;
    sbit  PWM_0_GENB_ACTCMPBU9_PWM1__0_GENB_bit at PWM1__0_GENB.B9;
    sbit  PWM_0_GENB_ACTCMPBD10_PWM1__0_GENB_bit at PWM1__0_GENB.B10;
    sbit  PWM_0_GENB_ACTCMPBD11_PWM1__0_GENB_bit at PWM1__0_GENB.B11;

sfr unsigned long   volatile PWM1__0_DBCTL        absolute 0x40029068;
    sbit  PWM_0_DBCTL_ENABLE_PWM1__0_DBCTL_bit at PWM1__0_DBCTL.B0;

sfr unsigned long   volatile PWM1__0_DBRISE       absolute 0x4002906C;
    sbit  PWM_0_DBRISE_DELAY0_PWM1__0_DBRISE_bit at PWM1__0_DBRISE.B0;
    sbit  PWM_0_DBRISE_DELAY1_PWM1__0_DBRISE_bit at PWM1__0_DBRISE.B1;
    sbit  PWM_0_DBRISE_DELAY2_PWM1__0_DBRISE_bit at PWM1__0_DBRISE.B2;
    sbit  PWM_0_DBRISE_DELAY3_PWM1__0_DBRISE_bit at PWM1__0_DBRISE.B3;
    sbit  PWM_0_DBRISE_DELAY4_PWM1__0_DBRISE_bit at PWM1__0_DBRISE.B4;
    sbit  PWM_0_DBRISE_DELAY5_PWM1__0_DBRISE_bit at PWM1__0_DBRISE.B5;
    sbit  PWM_0_DBRISE_DELAY6_PWM1__0_DBRISE_bit at PWM1__0_DBRISE.B6;
    sbit  PWM_0_DBRISE_DELAY7_PWM1__0_DBRISE_bit at PWM1__0_DBRISE.B7;
    sbit  PWM_0_DBRISE_DELAY8_PWM1__0_DBRISE_bit at PWM1__0_DBRISE.B8;
    sbit  PWM_0_DBRISE_DELAY9_PWM1__0_DBRISE_bit at PWM1__0_DBRISE.B9;
    sbit  PWM_0_DBRISE_DELAY10_PWM1__0_DBRISE_bit at PWM1__0_DBRISE.B10;
    sbit  PWM_0_DBRISE_DELAY11_PWM1__0_DBRISE_bit at PWM1__0_DBRISE.B11;

sfr unsigned long   volatile PWM1__0_DBFALL       absolute 0x40029070;
    sbit  PWM_0_DBFALL_DELAY0_PWM1__0_DBFALL_bit at PWM1__0_DBFALL.B0;
    sbit  PWM_0_DBFALL_DELAY1_PWM1__0_DBFALL_bit at PWM1__0_DBFALL.B1;
    sbit  PWM_0_DBFALL_DELAY2_PWM1__0_DBFALL_bit at PWM1__0_DBFALL.B2;
    sbit  PWM_0_DBFALL_DELAY3_PWM1__0_DBFALL_bit at PWM1__0_DBFALL.B3;
    sbit  PWM_0_DBFALL_DELAY4_PWM1__0_DBFALL_bit at PWM1__0_DBFALL.B4;
    sbit  PWM_0_DBFALL_DELAY5_PWM1__0_DBFALL_bit at PWM1__0_DBFALL.B5;
    sbit  PWM_0_DBFALL_DELAY6_PWM1__0_DBFALL_bit at PWM1__0_DBFALL.B6;
    sbit  PWM_0_DBFALL_DELAY7_PWM1__0_DBFALL_bit at PWM1__0_DBFALL.B7;
    sbit  PWM_0_DBFALL_DELAY8_PWM1__0_DBFALL_bit at PWM1__0_DBFALL.B8;
    sbit  PWM_0_DBFALL_DELAY9_PWM1__0_DBFALL_bit at PWM1__0_DBFALL.B9;
    sbit  PWM_0_DBFALL_DELAY10_PWM1__0_DBFALL_bit at PWM1__0_DBFALL.B10;
    sbit  PWM_0_DBFALL_DELAY11_PWM1__0_DBFALL_bit at PWM1__0_DBFALL.B11;

sfr unsigned long   volatile PWM1__0_FLTSRC0      absolute 0x40029074;
    sbit  PWM_0_FLTSRC0_FAULT0_PWM1__0_FLTSRC0_bit at PWM1__0_FLTSRC0.B0;
    sbit  PWM_0_FLTSRC0_FAULT1_PWM1__0_FLTSRC0_bit at PWM1__0_FLTSRC0.B1;
    sbit  PWM_0_FLTSRC0_FAULT2_PWM1__0_FLTSRC0_bit at PWM1__0_FLTSRC0.B2;
    sbit  PWM_0_FLTSRC0_FAULT3_PWM1__0_FLTSRC0_bit at PWM1__0_FLTSRC0.B3;

sfr unsigned long   volatile PWM1__0_FLTSRC1      absolute 0x40029078;
    sbit  PWM_0_FLTSRC1_DCMP0_PWM1__0_FLTSRC1_bit at PWM1__0_FLTSRC1.B0;
    sbit  PWM_0_FLTSRC1_DCMP1_PWM1__0_FLTSRC1_bit at PWM1__0_FLTSRC1.B1;
    sbit  PWM_0_FLTSRC1_DCMP2_PWM1__0_FLTSRC1_bit at PWM1__0_FLTSRC1.B2;
    sbit  PWM_0_FLTSRC1_DCMP3_PWM1__0_FLTSRC1_bit at PWM1__0_FLTSRC1.B3;
    sbit  PWM_0_FLTSRC1_DCMP4_PWM1__0_FLTSRC1_bit at PWM1__0_FLTSRC1.B4;
    sbit  PWM_0_FLTSRC1_DCMP5_PWM1__0_FLTSRC1_bit at PWM1__0_FLTSRC1.B5;
    sbit  PWM_0_FLTSRC1_DCMP6_PWM1__0_FLTSRC1_bit at PWM1__0_FLTSRC1.B6;
    sbit  PWM_0_FLTSRC1_DCMP7_PWM1__0_FLTSRC1_bit at PWM1__0_FLTSRC1.B7;

sfr unsigned long   volatile PWM1__0_MINFLTPER    absolute 0x4002907C;
    sbit  PWM_0_MINFLTPER0_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B0;
    sbit  PWM_0_MINFLTPER1_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B1;
    sbit  PWM_0_MINFLTPER2_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B2;
    sbit  PWM_0_MINFLTPER3_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B3;
    sbit  PWM_0_MINFLTPER4_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B4;
    sbit  PWM_0_MINFLTPER5_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B5;
    sbit  PWM_0_MINFLTPER6_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B6;
    sbit  PWM_0_MINFLTPER7_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B7;
    sbit  PWM_0_MINFLTPER8_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B8;
    sbit  PWM_0_MINFLTPER9_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B9;
    sbit  PWM_0_MINFLTPER10_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B10;
    sbit  PWM_0_MINFLTPER11_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B11;
    sbit  PWM_0_MINFLTPER12_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B12;
    sbit  PWM_0_MINFLTPER13_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B13;
    sbit  PWM_0_MINFLTPER14_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B14;
    sbit  PWM_0_MINFLTPER15_PWM1__0_MINFLTPER_bit at PWM1__0_MINFLTPER.B15;

sfr unsigned long   volatile PWM1__1_CTL          absolute 0x40029080;
    sbit  PWM_1_CTL_ENABLE_PWM1__1_CTL_bit at PWM1__1_CTL.B0;
    sbit  PWM_1_CTL_MODE_PWM1__1_CTL_bit at PWM1__1_CTL.B1;
    sbit  PWM_1_CTL_DEBUG_PWM1__1_CTL_bit at PWM1__1_CTL.B2;
    sbit  PWM_1_CTL_LOADUPD_PWM1__1_CTL_bit at PWM1__1_CTL.B3;
    sbit  PWM_1_CTL_CMPAUPD_PWM1__1_CTL_bit at PWM1__1_CTL.B4;
    sbit  PWM_1_CTL_CMPBUPD_PWM1__1_CTL_bit at PWM1__1_CTL.B5;
    sbit  PWM_1_CTL_GENAUPD6_PWM1__1_CTL_bit at PWM1__1_CTL.B6;
    sbit  PWM_1_CTL_GENAUPD7_PWM1__1_CTL_bit at PWM1__1_CTL.B7;
    sbit  PWM_1_CTL_GENBUPD8_PWM1__1_CTL_bit at PWM1__1_CTL.B8;
    sbit  PWM_1_CTL_GENBUPD9_PWM1__1_CTL_bit at PWM1__1_CTL.B9;
    sbit  PWM_1_CTL_DBCTLUPD10_PWM1__1_CTL_bit at PWM1__1_CTL.B10;
    sbit  PWM_1_CTL_DBCTLUPD11_PWM1__1_CTL_bit at PWM1__1_CTL.B11;
    sbit  PWM_1_CTL_DBRISEUPD12_PWM1__1_CTL_bit at PWM1__1_CTL.B12;
    sbit  PWM_1_CTL_DBRISEUPD13_PWM1__1_CTL_bit at PWM1__1_CTL.B13;
    sbit  PWM_1_CTL_DBFALLUPD14_PWM1__1_CTL_bit at PWM1__1_CTL.B14;
    sbit  PWM_1_CTL_DBFALLUPD15_PWM1__1_CTL_bit at PWM1__1_CTL.B15;
    sbit  PWM_1_CTL_FLTSRC_PWM1__1_CTL_bit at PWM1__1_CTL.B16;
    sbit  PWM_1_CTL_MINFLTPER_PWM1__1_CTL_bit at PWM1__1_CTL.B17;
    sbit  PWM_1_CTL_LATCH_PWM1__1_CTL_bit at PWM1__1_CTL.B18;

sfr unsigned long   volatile PWM1__1_INTEN        absolute 0x40029084;
    sbit  PWM_1_INTEN_INTCNTZERO_PWM1__1_INTEN_bit at PWM1__1_INTEN.B0;
    sbit  PWM_1_INTEN_INTCNTLOAD_PWM1__1_INTEN_bit at PWM1__1_INTEN.B1;
    sbit  PWM_1_INTEN_INTCMPAU_PWM1__1_INTEN_bit at PWM1__1_INTEN.B2;
    sbit  PWM_1_INTEN_INTCMPAD_PWM1__1_INTEN_bit at PWM1__1_INTEN.B3;
    sbit  PWM_1_INTEN_INTCMPBU_PWM1__1_INTEN_bit at PWM1__1_INTEN.B4;
    sbit  PWM_1_INTEN_INTCMPBD_PWM1__1_INTEN_bit at PWM1__1_INTEN.B5;
    sbit  PWM_1_INTEN_TRCNTZERO_PWM1__1_INTEN_bit at PWM1__1_INTEN.B8;
    sbit  PWM_1_INTEN_TRCNTLOAD_PWM1__1_INTEN_bit at PWM1__1_INTEN.B9;
    sbit  PWM_1_INTEN_TRCMPAU_PWM1__1_INTEN_bit at PWM1__1_INTEN.B10;
    sbit  PWM_1_INTEN_TRCMPAD_PWM1__1_INTEN_bit at PWM1__1_INTEN.B11;
    sbit  PWM_1_INTEN_TRCMPBU_PWM1__1_INTEN_bit at PWM1__1_INTEN.B12;
    sbit  PWM_1_INTEN_TRCMPBD_PWM1__1_INTEN_bit at PWM1__1_INTEN.B13;

sfr unsigned long   volatile PWM1__1_RIS          absolute 0x40029088;
    sbit  PWM_1_RIS_INTCNTZERO_PWM1__1_RIS_bit at PWM1__1_RIS.B0;
    sbit  PWM_1_RIS_INTCNTLOAD_PWM1__1_RIS_bit at PWM1__1_RIS.B1;
    sbit  PWM_1_RIS_INTCMPAU_PWM1__1_RIS_bit at PWM1__1_RIS.B2;
    sbit  PWM_1_RIS_INTCMPAD_PWM1__1_RIS_bit at PWM1__1_RIS.B3;
    sbit  PWM_1_RIS_INTCMPBU_PWM1__1_RIS_bit at PWM1__1_RIS.B4;
    sbit  PWM_1_RIS_INTCMPBD_PWM1__1_RIS_bit at PWM1__1_RIS.B5;

sfr unsigned long   volatile PWM1__1_ISC          absolute 0x4002908C;
    sbit  PWM_1_ISC_INTCNTZERO_PWM1__1_ISC_bit at PWM1__1_ISC.B0;
    sbit  PWM_1_ISC_INTCNTLOAD_PWM1__1_ISC_bit at PWM1__1_ISC.B1;
    sbit  PWM_1_ISC_INTCMPAU_PWM1__1_ISC_bit at PWM1__1_ISC.B2;
    sbit  PWM_1_ISC_INTCMPAD_PWM1__1_ISC_bit at PWM1__1_ISC.B3;
    sbit  PWM_1_ISC_INTCMPBU_PWM1__1_ISC_bit at PWM1__1_ISC.B4;
    sbit  PWM_1_ISC_INTCMPBD_PWM1__1_ISC_bit at PWM1__1_ISC.B5;

sfr unsigned long   volatile PWM1__1_LOAD         absolute 0x40029090;
    sbit  PWM_1_LOAD_LOAD0_PWM1__1_LOAD_bit at PWM1__1_LOAD.B0;
    sbit  PWM_1_LOAD_LOAD1_PWM1__1_LOAD_bit at PWM1__1_LOAD.B1;
    sbit  PWM_1_LOAD_LOAD2_PWM1__1_LOAD_bit at PWM1__1_LOAD.B2;
    sbit  PWM_1_LOAD_LOAD3_PWM1__1_LOAD_bit at PWM1__1_LOAD.B3;
    sbit  PWM_1_LOAD_LOAD4_PWM1__1_LOAD_bit at PWM1__1_LOAD.B4;
    sbit  PWM_1_LOAD_LOAD5_PWM1__1_LOAD_bit at PWM1__1_LOAD.B5;
    sbit  PWM_1_LOAD_LOAD6_PWM1__1_LOAD_bit at PWM1__1_LOAD.B6;
    sbit  PWM_1_LOAD_LOAD7_PWM1__1_LOAD_bit at PWM1__1_LOAD.B7;
    sbit  PWM_1_LOAD_LOAD8_PWM1__1_LOAD_bit at PWM1__1_LOAD.B8;
    sbit  PWM_1_LOAD_LOAD9_PWM1__1_LOAD_bit at PWM1__1_LOAD.B9;
    sbit  PWM_1_LOAD_LOAD10_PWM1__1_LOAD_bit at PWM1__1_LOAD.B10;
    sbit  PWM_1_LOAD_LOAD11_PWM1__1_LOAD_bit at PWM1__1_LOAD.B11;
    sbit  PWM_1_LOAD_LOAD12_PWM1__1_LOAD_bit at PWM1__1_LOAD.B12;
    sbit  PWM_1_LOAD_LOAD13_PWM1__1_LOAD_bit at PWM1__1_LOAD.B13;
    sbit  PWM_1_LOAD_LOAD14_PWM1__1_LOAD_bit at PWM1__1_LOAD.B14;
    sbit  PWM_1_LOAD_LOAD15_PWM1__1_LOAD_bit at PWM1__1_LOAD.B15;

sfr unsigned long   volatile PWM1__1_COUNT        absolute 0x40029094;
    sbit  PWM_1_COUNT_COUNT0_PWM1__1_COUNT_bit at PWM1__1_COUNT.B0;
    sbit  PWM_1_COUNT_COUNT1_PWM1__1_COUNT_bit at PWM1__1_COUNT.B1;
    sbit  PWM_1_COUNT_COUNT2_PWM1__1_COUNT_bit at PWM1__1_COUNT.B2;
    sbit  PWM_1_COUNT_COUNT3_PWM1__1_COUNT_bit at PWM1__1_COUNT.B3;
    sbit  PWM_1_COUNT_COUNT4_PWM1__1_COUNT_bit at PWM1__1_COUNT.B4;
    sbit  PWM_1_COUNT_COUNT5_PWM1__1_COUNT_bit at PWM1__1_COUNT.B5;
    sbit  PWM_1_COUNT_COUNT6_PWM1__1_COUNT_bit at PWM1__1_COUNT.B6;
    sbit  PWM_1_COUNT_COUNT7_PWM1__1_COUNT_bit at PWM1__1_COUNT.B7;
    sbit  PWM_1_COUNT_COUNT8_PWM1__1_COUNT_bit at PWM1__1_COUNT.B8;
    sbit  PWM_1_COUNT_COUNT9_PWM1__1_COUNT_bit at PWM1__1_COUNT.B9;
    sbit  PWM_1_COUNT_COUNT10_PWM1__1_COUNT_bit at PWM1__1_COUNT.B10;
    sbit  PWM_1_COUNT_COUNT11_PWM1__1_COUNT_bit at PWM1__1_COUNT.B11;
    sbit  PWM_1_COUNT_COUNT12_PWM1__1_COUNT_bit at PWM1__1_COUNT.B12;
    sbit  PWM_1_COUNT_COUNT13_PWM1__1_COUNT_bit at PWM1__1_COUNT.B13;
    sbit  PWM_1_COUNT_COUNT14_PWM1__1_COUNT_bit at PWM1__1_COUNT.B14;
    sbit  PWM_1_COUNT_COUNT15_PWM1__1_COUNT_bit at PWM1__1_COUNT.B15;

sfr unsigned long   volatile PWM1__1_CMPA         absolute 0x40029098;
    sbit  PWM_1_CMPA_COMPA0_PWM1__1_CMPA_bit at PWM1__1_CMPA.B0;
    sbit  PWM_1_CMPA_COMPA1_PWM1__1_CMPA_bit at PWM1__1_CMPA.B1;
    sbit  PWM_1_CMPA_COMPA2_PWM1__1_CMPA_bit at PWM1__1_CMPA.B2;
    sbit  PWM_1_CMPA_COMPA3_PWM1__1_CMPA_bit at PWM1__1_CMPA.B3;
    sbit  PWM_1_CMPA_COMPA4_PWM1__1_CMPA_bit at PWM1__1_CMPA.B4;
    sbit  PWM_1_CMPA_COMPA5_PWM1__1_CMPA_bit at PWM1__1_CMPA.B5;
    sbit  PWM_1_CMPA_COMPA6_PWM1__1_CMPA_bit at PWM1__1_CMPA.B6;
    sbit  PWM_1_CMPA_COMPA7_PWM1__1_CMPA_bit at PWM1__1_CMPA.B7;
    sbit  PWM_1_CMPA_COMPA8_PWM1__1_CMPA_bit at PWM1__1_CMPA.B8;
    sbit  PWM_1_CMPA_COMPA9_PWM1__1_CMPA_bit at PWM1__1_CMPA.B9;
    sbit  PWM_1_CMPA_COMPA10_PWM1__1_CMPA_bit at PWM1__1_CMPA.B10;
    sbit  PWM_1_CMPA_COMPA11_PWM1__1_CMPA_bit at PWM1__1_CMPA.B11;
    sbit  PWM_1_CMPA_COMPA12_PWM1__1_CMPA_bit at PWM1__1_CMPA.B12;
    sbit  PWM_1_CMPA_COMPA13_PWM1__1_CMPA_bit at PWM1__1_CMPA.B13;
    sbit  PWM_1_CMPA_COMPA14_PWM1__1_CMPA_bit at PWM1__1_CMPA.B14;
    sbit  PWM_1_CMPA_COMPA15_PWM1__1_CMPA_bit at PWM1__1_CMPA.B15;

sfr unsigned long   volatile PWM1__1_CMPB         absolute 0x4002909C;
    sbit  PWM_1_CMPB_COMPB0_PWM1__1_CMPB_bit at PWM1__1_CMPB.B0;
    sbit  PWM_1_CMPB_COMPB1_PWM1__1_CMPB_bit at PWM1__1_CMPB.B1;
    sbit  PWM_1_CMPB_COMPB2_PWM1__1_CMPB_bit at PWM1__1_CMPB.B2;
    sbit  PWM_1_CMPB_COMPB3_PWM1__1_CMPB_bit at PWM1__1_CMPB.B3;
    sbit  PWM_1_CMPB_COMPB4_PWM1__1_CMPB_bit at PWM1__1_CMPB.B4;
    sbit  PWM_1_CMPB_COMPB5_PWM1__1_CMPB_bit at PWM1__1_CMPB.B5;
    sbit  PWM_1_CMPB_COMPB6_PWM1__1_CMPB_bit at PWM1__1_CMPB.B6;
    sbit  PWM_1_CMPB_COMPB7_PWM1__1_CMPB_bit at PWM1__1_CMPB.B7;
    sbit  PWM_1_CMPB_COMPB8_PWM1__1_CMPB_bit at PWM1__1_CMPB.B8;
    sbit  PWM_1_CMPB_COMPB9_PWM1__1_CMPB_bit at PWM1__1_CMPB.B9;
    sbit  PWM_1_CMPB_COMPB10_PWM1__1_CMPB_bit at PWM1__1_CMPB.B10;
    sbit  PWM_1_CMPB_COMPB11_PWM1__1_CMPB_bit at PWM1__1_CMPB.B11;
    sbit  PWM_1_CMPB_COMPB12_PWM1__1_CMPB_bit at PWM1__1_CMPB.B12;
    sbit  PWM_1_CMPB_COMPB13_PWM1__1_CMPB_bit at PWM1__1_CMPB.B13;
    sbit  PWM_1_CMPB_COMPB14_PWM1__1_CMPB_bit at PWM1__1_CMPB.B14;
    sbit  PWM_1_CMPB_COMPB15_PWM1__1_CMPB_bit at PWM1__1_CMPB.B15;

sfr unsigned long   volatile PWM1__1_GENA         absolute 0x400290A0;
    sbit  PWM_1_GENA_ACTZERO0_PWM1__1_GENA_bit at PWM1__1_GENA.B0;
    sbit  PWM_1_GENA_ACTZERO1_PWM1__1_GENA_bit at PWM1__1_GENA.B1;
    sbit  PWM_1_GENA_ACTLOAD2_PWM1__1_GENA_bit at PWM1__1_GENA.B2;
    sbit  PWM_1_GENA_ACTLOAD3_PWM1__1_GENA_bit at PWM1__1_GENA.B3;
    sbit  PWM_1_GENA_ACTCMPAU4_PWM1__1_GENA_bit at PWM1__1_GENA.B4;
    sbit  PWM_1_GENA_ACTCMPAU5_PWM1__1_GENA_bit at PWM1__1_GENA.B5;
    sbit  PWM_1_GENA_ACTCMPAD6_PWM1__1_GENA_bit at PWM1__1_GENA.B6;
    sbit  PWM_1_GENA_ACTCMPAD7_PWM1__1_GENA_bit at PWM1__1_GENA.B7;
    sbit  PWM_1_GENA_ACTCMPBU8_PWM1__1_GENA_bit at PWM1__1_GENA.B8;
    sbit  PWM_1_GENA_ACTCMPBU9_PWM1__1_GENA_bit at PWM1__1_GENA.B9;
    sbit  PWM_1_GENA_ACTCMPBD10_PWM1__1_GENA_bit at PWM1__1_GENA.B10;
    sbit  PWM_1_GENA_ACTCMPBD11_PWM1__1_GENA_bit at PWM1__1_GENA.B11;

sfr unsigned long   volatile PWM1__1_GENB         absolute 0x400290A4;
    sbit  PWM_1_GENB_ACTZERO0_PWM1__1_GENB_bit at PWM1__1_GENB.B0;
    sbit  PWM_1_GENB_ACTZERO1_PWM1__1_GENB_bit at PWM1__1_GENB.B1;
    sbit  PWM_1_GENB_ACTLOAD2_PWM1__1_GENB_bit at PWM1__1_GENB.B2;
    sbit  PWM_1_GENB_ACTLOAD3_PWM1__1_GENB_bit at PWM1__1_GENB.B3;
    sbit  PWM_1_GENB_ACTCMPAU4_PWM1__1_GENB_bit at PWM1__1_GENB.B4;
    sbit  PWM_1_GENB_ACTCMPAU5_PWM1__1_GENB_bit at PWM1__1_GENB.B5;
    sbit  PWM_1_GENB_ACTCMPAD6_PWM1__1_GENB_bit at PWM1__1_GENB.B6;
    sbit  PWM_1_GENB_ACTCMPAD7_PWM1__1_GENB_bit at PWM1__1_GENB.B7;
    sbit  PWM_1_GENB_ACTCMPBU8_PWM1__1_GENB_bit at PWM1__1_GENB.B8;
    sbit  PWM_1_GENB_ACTCMPBU9_PWM1__1_GENB_bit at PWM1__1_GENB.B9;
    sbit  PWM_1_GENB_ACTCMPBD10_PWM1__1_GENB_bit at PWM1__1_GENB.B10;
    sbit  PWM_1_GENB_ACTCMPBD11_PWM1__1_GENB_bit at PWM1__1_GENB.B11;

sfr unsigned long   volatile PWM1__1_DBCTL        absolute 0x400290A8;
    sbit  PWM_1_DBCTL_ENABLE_PWM1__1_DBCTL_bit at PWM1__1_DBCTL.B0;

sfr unsigned long   volatile PWM1__1_DBRISE       absolute 0x400290AC;
    sbit  PWM_1_DBRISE_RISEDELAY0_PWM1__1_DBRISE_bit at PWM1__1_DBRISE.B0;
    sbit  PWM_1_DBRISE_RISEDELAY1_PWM1__1_DBRISE_bit at PWM1__1_DBRISE.B1;
    sbit  PWM_1_DBRISE_RISEDELAY2_PWM1__1_DBRISE_bit at PWM1__1_DBRISE.B2;
    sbit  PWM_1_DBRISE_RISEDELAY3_PWM1__1_DBRISE_bit at PWM1__1_DBRISE.B3;
    sbit  PWM_1_DBRISE_RISEDELAY4_PWM1__1_DBRISE_bit at PWM1__1_DBRISE.B4;
    sbit  PWM_1_DBRISE_RISEDELAY5_PWM1__1_DBRISE_bit at PWM1__1_DBRISE.B5;
    sbit  PWM_1_DBRISE_RISEDELAY6_PWM1__1_DBRISE_bit at PWM1__1_DBRISE.B6;
    sbit  PWM_1_DBRISE_RISEDELAY7_PWM1__1_DBRISE_bit at PWM1__1_DBRISE.B7;
    sbit  PWM_1_DBRISE_RISEDELAY8_PWM1__1_DBRISE_bit at PWM1__1_DBRISE.B8;
    sbit  PWM_1_DBRISE_RISEDELAY9_PWM1__1_DBRISE_bit at PWM1__1_DBRISE.B9;
    sbit  PWM_1_DBRISE_RISEDELAY10_PWM1__1_DBRISE_bit at PWM1__1_DBRISE.B10;
    sbit  PWM_1_DBRISE_RISEDELAY11_PWM1__1_DBRISE_bit at PWM1__1_DBRISE.B11;

sfr unsigned long   volatile PWM1__1_DBFALL       absolute 0x400290B0;
    sbit  PWM_1_DBFALL_FALLDELAY0_PWM1__1_DBFALL_bit at PWM1__1_DBFALL.B0;
    sbit  PWM_1_DBFALL_FALLDELAY1_PWM1__1_DBFALL_bit at PWM1__1_DBFALL.B1;
    sbit  PWM_1_DBFALL_FALLDELAY2_PWM1__1_DBFALL_bit at PWM1__1_DBFALL.B2;
    sbit  PWM_1_DBFALL_FALLDELAY3_PWM1__1_DBFALL_bit at PWM1__1_DBFALL.B3;
    sbit  PWM_1_DBFALL_FALLDELAY4_PWM1__1_DBFALL_bit at PWM1__1_DBFALL.B4;
    sbit  PWM_1_DBFALL_FALLDELAY5_PWM1__1_DBFALL_bit at PWM1__1_DBFALL.B5;
    sbit  PWM_1_DBFALL_FALLDELAY6_PWM1__1_DBFALL_bit at PWM1__1_DBFALL.B6;
    sbit  PWM_1_DBFALL_FALLDELAY7_PWM1__1_DBFALL_bit at PWM1__1_DBFALL.B7;
    sbit  PWM_1_DBFALL_FALLDELAY8_PWM1__1_DBFALL_bit at PWM1__1_DBFALL.B8;
    sbit  PWM_1_DBFALL_FALLDELAY9_PWM1__1_DBFALL_bit at PWM1__1_DBFALL.B9;
    sbit  PWM_1_DBFALL_FALLDELAY10_PWM1__1_DBFALL_bit at PWM1__1_DBFALL.B10;
    sbit  PWM_1_DBFALL_FALLDELAY11_PWM1__1_DBFALL_bit at PWM1__1_DBFALL.B11;

sfr unsigned long   volatile PWM1__1_FLTSRC0      absolute 0x400290B4;
    sbit  PWM_1_FLTSRC0_FAULT0_PWM1__1_FLTSRC0_bit at PWM1__1_FLTSRC0.B0;
    sbit  PWM_1_FLTSRC0_FAULT1_PWM1__1_FLTSRC0_bit at PWM1__1_FLTSRC0.B1;
    sbit  PWM_1_FLTSRC0_FAULT2_PWM1__1_FLTSRC0_bit at PWM1__1_FLTSRC0.B2;
    sbit  PWM_1_FLTSRC0_FAULT3_PWM1__1_FLTSRC0_bit at PWM1__1_FLTSRC0.B3;

sfr unsigned long   volatile PWM1__1_FLTSRC1      absolute 0x400290B8;
    sbit  PWM_1_FLTSRC1_DCMP0_PWM1__1_FLTSRC1_bit at PWM1__1_FLTSRC1.B0;
    sbit  PWM_1_FLTSRC1_DCMP1_PWM1__1_FLTSRC1_bit at PWM1__1_FLTSRC1.B1;
    sbit  PWM_1_FLTSRC1_DCMP2_PWM1__1_FLTSRC1_bit at PWM1__1_FLTSRC1.B2;
    sbit  PWM_1_FLTSRC1_DCMP3_PWM1__1_FLTSRC1_bit at PWM1__1_FLTSRC1.B3;
    sbit  PWM_1_FLTSRC1_DCMP4_PWM1__1_FLTSRC1_bit at PWM1__1_FLTSRC1.B4;
    sbit  PWM_1_FLTSRC1_DCMP5_PWM1__1_FLTSRC1_bit at PWM1__1_FLTSRC1.B5;
    sbit  PWM_1_FLTSRC1_DCMP6_PWM1__1_FLTSRC1_bit at PWM1__1_FLTSRC1.B6;
    sbit  PWM_1_FLTSRC1_DCMP7_PWM1__1_FLTSRC1_bit at PWM1__1_FLTSRC1.B7;

sfr unsigned long   volatile PWM1__1_MINFLTPER    absolute 0x400290BC;
    sbit  PWM_1_MINFLTPER_MFP0_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B0;
    sbit  PWM_1_MINFLTPER_MFP1_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B1;
    sbit  PWM_1_MINFLTPER_MFP2_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B2;
    sbit  PWM_1_MINFLTPER_MFP3_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B3;
    sbit  PWM_1_MINFLTPER_MFP4_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B4;
    sbit  PWM_1_MINFLTPER_MFP5_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B5;
    sbit  PWM_1_MINFLTPER_MFP6_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B6;
    sbit  PWM_1_MINFLTPER_MFP7_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B7;
    sbit  PWM_1_MINFLTPER_MFP8_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B8;
    sbit  PWM_1_MINFLTPER_MFP9_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B9;
    sbit  PWM_1_MINFLTPER_MFP10_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B10;
    sbit  PWM_1_MINFLTPER_MFP11_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B11;
    sbit  PWM_1_MINFLTPER_MFP12_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B12;
    sbit  PWM_1_MINFLTPER_MFP13_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B13;
    sbit  PWM_1_MINFLTPER_MFP14_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B14;
    sbit  PWM_1_MINFLTPER_MFP15_PWM1__1_MINFLTPER_bit at PWM1__1_MINFLTPER.B15;

sfr unsigned long   volatile PWM1__2_CTL          absolute 0x400290C0;
    sbit  PWM_2_CTL_ENABLE_PWM1__2_CTL_bit at PWM1__2_CTL.B0;
    sbit  PWM_2_CTL_MODE_PWM1__2_CTL_bit at PWM1__2_CTL.B1;
    sbit  PWM_2_CTL_DEBUG_PWM1__2_CTL_bit at PWM1__2_CTL.B2;
    sbit  PWM_2_CTL_LOADUPD_PWM1__2_CTL_bit at PWM1__2_CTL.B3;
    sbit  PWM_2_CTL_CMPAUPD_PWM1__2_CTL_bit at PWM1__2_CTL.B4;
    sbit  PWM_2_CTL_CMPBUPD_PWM1__2_CTL_bit at PWM1__2_CTL.B5;
    sbit  PWM_2_CTL_GENAUPD6_PWM1__2_CTL_bit at PWM1__2_CTL.B6;
    sbit  PWM_2_CTL_GENAUPD7_PWM1__2_CTL_bit at PWM1__2_CTL.B7;
    sbit  PWM_2_CTL_GENBUPD8_PWM1__2_CTL_bit at PWM1__2_CTL.B8;
    sbit  PWM_2_CTL_GENBUPD9_PWM1__2_CTL_bit at PWM1__2_CTL.B9;
    sbit  PWM_2_CTL_DBCTLUPD10_PWM1__2_CTL_bit at PWM1__2_CTL.B10;
    sbit  PWM_2_CTL_DBCTLUPD11_PWM1__2_CTL_bit at PWM1__2_CTL.B11;
    sbit  PWM_2_CTL_DBRISEUPD12_PWM1__2_CTL_bit at PWM1__2_CTL.B12;
    sbit  PWM_2_CTL_DBRISEUPD13_PWM1__2_CTL_bit at PWM1__2_CTL.B13;
    sbit  PWM_2_CTL_DBFALLUPD14_PWM1__2_CTL_bit at PWM1__2_CTL.B14;
    sbit  PWM_2_CTL_DBFALLUPD15_PWM1__2_CTL_bit at PWM1__2_CTL.B15;
    sbit  PWM_2_CTL_FLTSRC_PWM1__2_CTL_bit at PWM1__2_CTL.B16;
    sbit  PWM_2_CTL_MINFLTPER_PWM1__2_CTL_bit at PWM1__2_CTL.B17;
    sbit  PWM_2_CTL_LATCH_PWM1__2_CTL_bit at PWM1__2_CTL.B18;

sfr unsigned long   volatile PWM1__2_INTEN        absolute 0x400290C4;
    sbit  PWM_2_INTEN_INTCNTZERO_PWM1__2_INTEN_bit at PWM1__2_INTEN.B0;
    sbit  PWM_2_INTEN_INTCNTLOAD_PWM1__2_INTEN_bit at PWM1__2_INTEN.B1;
    sbit  PWM_2_INTEN_INTCMPAU_PWM1__2_INTEN_bit at PWM1__2_INTEN.B2;
    sbit  PWM_2_INTEN_INTCMPAD_PWM1__2_INTEN_bit at PWM1__2_INTEN.B3;
    sbit  PWM_2_INTEN_INTCMPBU_PWM1__2_INTEN_bit at PWM1__2_INTEN.B4;
    sbit  PWM_2_INTEN_INTCMPBD_PWM1__2_INTEN_bit at PWM1__2_INTEN.B5;
    sbit  PWM_2_INTEN_TRCNTZERO_PWM1__2_INTEN_bit at PWM1__2_INTEN.B8;
    sbit  PWM_2_INTEN_TRCNTLOAD_PWM1__2_INTEN_bit at PWM1__2_INTEN.B9;
    sbit  PWM_2_INTEN_TRCMPAU_PWM1__2_INTEN_bit at PWM1__2_INTEN.B10;
    sbit  PWM_2_INTEN_TRCMPAD_PWM1__2_INTEN_bit at PWM1__2_INTEN.B11;
    sbit  PWM_2_INTEN_TRCMPBU_PWM1__2_INTEN_bit at PWM1__2_INTEN.B12;
    sbit  PWM_2_INTEN_TRCMPBD_PWM1__2_INTEN_bit at PWM1__2_INTEN.B13;

sfr unsigned long   volatile PWM1__2_RIS          absolute 0x400290C8;
    sbit  PWM_2_RIS_INTCNTZERO_PWM1__2_RIS_bit at PWM1__2_RIS.B0;
    sbit  PWM_2_RIS_INTCNTLOAD_PWM1__2_RIS_bit at PWM1__2_RIS.B1;
    sbit  PWM_2_RIS_INTCMPAU_PWM1__2_RIS_bit at PWM1__2_RIS.B2;
    sbit  PWM_2_RIS_INTCMPAD_PWM1__2_RIS_bit at PWM1__2_RIS.B3;
    sbit  PWM_2_RIS_INTCMPBU_PWM1__2_RIS_bit at PWM1__2_RIS.B4;
    sbit  PWM_2_RIS_INTCMPBD_PWM1__2_RIS_bit at PWM1__2_RIS.B5;

sfr unsigned long   volatile PWM1__2_ISC          absolute 0x400290CC;
    sbit  PWM_2_ISC_INTCNTZERO_PWM1__2_ISC_bit at PWM1__2_ISC.B0;
    sbit  PWM_2_ISC_INTCNTLOAD_PWM1__2_ISC_bit at PWM1__2_ISC.B1;
    sbit  PWM_2_ISC_INTCMPAU_PWM1__2_ISC_bit at PWM1__2_ISC.B2;
    sbit  PWM_2_ISC_INTCMPAD_PWM1__2_ISC_bit at PWM1__2_ISC.B3;
    sbit  PWM_2_ISC_INTCMPBU_PWM1__2_ISC_bit at PWM1__2_ISC.B4;
    sbit  PWM_2_ISC_INTCMPBD_PWM1__2_ISC_bit at PWM1__2_ISC.B5;

sfr unsigned long   volatile PWM1__2_LOAD         absolute 0x400290D0;
    sbit  PWM_2_LOAD_LOAD0_PWM1__2_LOAD_bit at PWM1__2_LOAD.B0;
    sbit  PWM_2_LOAD_LOAD1_PWM1__2_LOAD_bit at PWM1__2_LOAD.B1;
    sbit  PWM_2_LOAD_LOAD2_PWM1__2_LOAD_bit at PWM1__2_LOAD.B2;
    sbit  PWM_2_LOAD_LOAD3_PWM1__2_LOAD_bit at PWM1__2_LOAD.B3;
    sbit  PWM_2_LOAD_LOAD4_PWM1__2_LOAD_bit at PWM1__2_LOAD.B4;
    sbit  PWM_2_LOAD_LOAD5_PWM1__2_LOAD_bit at PWM1__2_LOAD.B5;
    sbit  PWM_2_LOAD_LOAD6_PWM1__2_LOAD_bit at PWM1__2_LOAD.B6;
    sbit  PWM_2_LOAD_LOAD7_PWM1__2_LOAD_bit at PWM1__2_LOAD.B7;
    sbit  PWM_2_LOAD_LOAD8_PWM1__2_LOAD_bit at PWM1__2_LOAD.B8;
    sbit  PWM_2_LOAD_LOAD9_PWM1__2_LOAD_bit at PWM1__2_LOAD.B9;
    sbit  PWM_2_LOAD_LOAD10_PWM1__2_LOAD_bit at PWM1__2_LOAD.B10;
    sbit  PWM_2_LOAD_LOAD11_PWM1__2_LOAD_bit at PWM1__2_LOAD.B11;
    sbit  PWM_2_LOAD_LOAD12_PWM1__2_LOAD_bit at PWM1__2_LOAD.B12;
    sbit  PWM_2_LOAD_LOAD13_PWM1__2_LOAD_bit at PWM1__2_LOAD.B13;
    sbit  PWM_2_LOAD_LOAD14_PWM1__2_LOAD_bit at PWM1__2_LOAD.B14;
    sbit  PWM_2_LOAD_LOAD15_PWM1__2_LOAD_bit at PWM1__2_LOAD.B15;

sfr unsigned long   volatile PWM1__2_COUNT        absolute 0x400290D4;
    sbit  PWM_2_COUNT_COUNT0_PWM1__2_COUNT_bit at PWM1__2_COUNT.B0;
    sbit  PWM_2_COUNT_COUNT1_PWM1__2_COUNT_bit at PWM1__2_COUNT.B1;
    sbit  PWM_2_COUNT_COUNT2_PWM1__2_COUNT_bit at PWM1__2_COUNT.B2;
    sbit  PWM_2_COUNT_COUNT3_PWM1__2_COUNT_bit at PWM1__2_COUNT.B3;
    sbit  PWM_2_COUNT_COUNT4_PWM1__2_COUNT_bit at PWM1__2_COUNT.B4;
    sbit  PWM_2_COUNT_COUNT5_PWM1__2_COUNT_bit at PWM1__2_COUNT.B5;
    sbit  PWM_2_COUNT_COUNT6_PWM1__2_COUNT_bit at PWM1__2_COUNT.B6;
    sbit  PWM_2_COUNT_COUNT7_PWM1__2_COUNT_bit at PWM1__2_COUNT.B7;
    sbit  PWM_2_COUNT_COUNT8_PWM1__2_COUNT_bit at PWM1__2_COUNT.B8;
    sbit  PWM_2_COUNT_COUNT9_PWM1__2_COUNT_bit at PWM1__2_COUNT.B9;
    sbit  PWM_2_COUNT_COUNT10_PWM1__2_COUNT_bit at PWM1__2_COUNT.B10;
    sbit  PWM_2_COUNT_COUNT11_PWM1__2_COUNT_bit at PWM1__2_COUNT.B11;
    sbit  PWM_2_COUNT_COUNT12_PWM1__2_COUNT_bit at PWM1__2_COUNT.B12;
    sbit  PWM_2_COUNT_COUNT13_PWM1__2_COUNT_bit at PWM1__2_COUNT.B13;
    sbit  PWM_2_COUNT_COUNT14_PWM1__2_COUNT_bit at PWM1__2_COUNT.B14;
    sbit  PWM_2_COUNT_COUNT15_PWM1__2_COUNT_bit at PWM1__2_COUNT.B15;

sfr unsigned long   volatile PWM1__2_CMPA         absolute 0x400290D8;
    sbit  PWM_2_CMPA_COMPA0_PWM1__2_CMPA_bit at PWM1__2_CMPA.B0;
    sbit  PWM_2_CMPA_COMPA1_PWM1__2_CMPA_bit at PWM1__2_CMPA.B1;
    sbit  PWM_2_CMPA_COMPA2_PWM1__2_CMPA_bit at PWM1__2_CMPA.B2;
    sbit  PWM_2_CMPA_COMPA3_PWM1__2_CMPA_bit at PWM1__2_CMPA.B3;
    sbit  PWM_2_CMPA_COMPA4_PWM1__2_CMPA_bit at PWM1__2_CMPA.B4;
    sbit  PWM_2_CMPA_COMPA5_PWM1__2_CMPA_bit at PWM1__2_CMPA.B5;
    sbit  PWM_2_CMPA_COMPA6_PWM1__2_CMPA_bit at PWM1__2_CMPA.B6;
    sbit  PWM_2_CMPA_COMPA7_PWM1__2_CMPA_bit at PWM1__2_CMPA.B7;
    sbit  PWM_2_CMPA_COMPA8_PWM1__2_CMPA_bit at PWM1__2_CMPA.B8;
    sbit  PWM_2_CMPA_COMPA9_PWM1__2_CMPA_bit at PWM1__2_CMPA.B9;
    sbit  PWM_2_CMPA_COMPA10_PWM1__2_CMPA_bit at PWM1__2_CMPA.B10;
    sbit  PWM_2_CMPA_COMPA11_PWM1__2_CMPA_bit at PWM1__2_CMPA.B11;
    sbit  PWM_2_CMPA_COMPA12_PWM1__2_CMPA_bit at PWM1__2_CMPA.B12;
    sbit  PWM_2_CMPA_COMPA13_PWM1__2_CMPA_bit at PWM1__2_CMPA.B13;
    sbit  PWM_2_CMPA_COMPA14_PWM1__2_CMPA_bit at PWM1__2_CMPA.B14;
    sbit  PWM_2_CMPA_COMPA15_PWM1__2_CMPA_bit at PWM1__2_CMPA.B15;

sfr unsigned long   volatile PWM1__2_CMPB         absolute 0x400290DC;
    sbit  PWM_2_CMPB_COMPB0_PWM1__2_CMPB_bit at PWM1__2_CMPB.B0;
    sbit  PWM_2_CMPB_COMPB1_PWM1__2_CMPB_bit at PWM1__2_CMPB.B1;
    sbit  PWM_2_CMPB_COMPB2_PWM1__2_CMPB_bit at PWM1__2_CMPB.B2;
    sbit  PWM_2_CMPB_COMPB3_PWM1__2_CMPB_bit at PWM1__2_CMPB.B3;
    sbit  PWM_2_CMPB_COMPB4_PWM1__2_CMPB_bit at PWM1__2_CMPB.B4;
    sbit  PWM_2_CMPB_COMPB5_PWM1__2_CMPB_bit at PWM1__2_CMPB.B5;
    sbit  PWM_2_CMPB_COMPB6_PWM1__2_CMPB_bit at PWM1__2_CMPB.B6;
    sbit  PWM_2_CMPB_COMPB7_PWM1__2_CMPB_bit at PWM1__2_CMPB.B7;
    sbit  PWM_2_CMPB_COMPB8_PWM1__2_CMPB_bit at PWM1__2_CMPB.B8;
    sbit  PWM_2_CMPB_COMPB9_PWM1__2_CMPB_bit at PWM1__2_CMPB.B9;
    sbit  PWM_2_CMPB_COMPB10_PWM1__2_CMPB_bit at PWM1__2_CMPB.B10;
    sbit  PWM_2_CMPB_COMPB11_PWM1__2_CMPB_bit at PWM1__2_CMPB.B11;
    sbit  PWM_2_CMPB_COMPB12_PWM1__2_CMPB_bit at PWM1__2_CMPB.B12;
    sbit  PWM_2_CMPB_COMPB13_PWM1__2_CMPB_bit at PWM1__2_CMPB.B13;
    sbit  PWM_2_CMPB_COMPB14_PWM1__2_CMPB_bit at PWM1__2_CMPB.B14;
    sbit  PWM_2_CMPB_COMPB15_PWM1__2_CMPB_bit at PWM1__2_CMPB.B15;

sfr unsigned long   volatile PWM1__2_GENA         absolute 0x400290E0;
    sbit  PWM_2_GENA_ACTZERO0_PWM1__2_GENA_bit at PWM1__2_GENA.B0;
    sbit  PWM_2_GENA_ACTZERO1_PWM1__2_GENA_bit at PWM1__2_GENA.B1;
    sbit  PWM_2_GENA_ACTLOAD2_PWM1__2_GENA_bit at PWM1__2_GENA.B2;
    sbit  PWM_2_GENA_ACTLOAD3_PWM1__2_GENA_bit at PWM1__2_GENA.B3;
    sbit  PWM_2_GENA_ACTCMPAU4_PWM1__2_GENA_bit at PWM1__2_GENA.B4;
    sbit  PWM_2_GENA_ACTCMPAU5_PWM1__2_GENA_bit at PWM1__2_GENA.B5;
    sbit  PWM_2_GENA_ACTCMPAD6_PWM1__2_GENA_bit at PWM1__2_GENA.B6;
    sbit  PWM_2_GENA_ACTCMPAD7_PWM1__2_GENA_bit at PWM1__2_GENA.B7;
    sbit  PWM_2_GENA_ACTCMPBU8_PWM1__2_GENA_bit at PWM1__2_GENA.B8;
    sbit  PWM_2_GENA_ACTCMPBU9_PWM1__2_GENA_bit at PWM1__2_GENA.B9;
    sbit  PWM_2_GENA_ACTCMPBD10_PWM1__2_GENA_bit at PWM1__2_GENA.B10;
    sbit  PWM_2_GENA_ACTCMPBD11_PWM1__2_GENA_bit at PWM1__2_GENA.B11;

sfr unsigned long   volatile PWM1__2_GENB         absolute 0x400290E4;
    sbit  PWM_2_GENB_ACTZERO0_PWM1__2_GENB_bit at PWM1__2_GENB.B0;
    sbit  PWM_2_GENB_ACTZERO1_PWM1__2_GENB_bit at PWM1__2_GENB.B1;
    sbit  PWM_2_GENB_ACTLOAD2_PWM1__2_GENB_bit at PWM1__2_GENB.B2;
    sbit  PWM_2_GENB_ACTLOAD3_PWM1__2_GENB_bit at PWM1__2_GENB.B3;
    sbit  PWM_2_GENB_ACTCMPAU4_PWM1__2_GENB_bit at PWM1__2_GENB.B4;
    sbit  PWM_2_GENB_ACTCMPAU5_PWM1__2_GENB_bit at PWM1__2_GENB.B5;
    sbit  PWM_2_GENB_ACTCMPAD6_PWM1__2_GENB_bit at PWM1__2_GENB.B6;
    sbit  PWM_2_GENB_ACTCMPAD7_PWM1__2_GENB_bit at PWM1__2_GENB.B7;
    sbit  PWM_2_GENB_ACTCMPBU8_PWM1__2_GENB_bit at PWM1__2_GENB.B8;
    sbit  PWM_2_GENB_ACTCMPBU9_PWM1__2_GENB_bit at PWM1__2_GENB.B9;
    sbit  PWM_2_GENB_ACTCMPBD10_PWM1__2_GENB_bit at PWM1__2_GENB.B10;
    sbit  PWM_2_GENB_ACTCMPBD11_PWM1__2_GENB_bit at PWM1__2_GENB.B11;

sfr unsigned long   volatile PWM1__2_DBCTL        absolute 0x400290E8;
    sbit  PWM_2_DBCTL_ENABLE_PWM1__2_DBCTL_bit at PWM1__2_DBCTL.B0;

sfr unsigned long   volatile PWM1__2_DBRISE       absolute 0x400290EC;
    sbit  PWM_2_DBRISE_RISEDELAY0_PWM1__2_DBRISE_bit at PWM1__2_DBRISE.B0;
    sbit  PWM_2_DBRISE_RISEDELAY1_PWM1__2_DBRISE_bit at PWM1__2_DBRISE.B1;
    sbit  PWM_2_DBRISE_RISEDELAY2_PWM1__2_DBRISE_bit at PWM1__2_DBRISE.B2;
    sbit  PWM_2_DBRISE_RISEDELAY3_PWM1__2_DBRISE_bit at PWM1__2_DBRISE.B3;
    sbit  PWM_2_DBRISE_RISEDELAY4_PWM1__2_DBRISE_bit at PWM1__2_DBRISE.B4;
    sbit  PWM_2_DBRISE_RISEDELAY5_PWM1__2_DBRISE_bit at PWM1__2_DBRISE.B5;
    sbit  PWM_2_DBRISE_RISEDELAY6_PWM1__2_DBRISE_bit at PWM1__2_DBRISE.B6;
    sbit  PWM_2_DBRISE_RISEDELAY7_PWM1__2_DBRISE_bit at PWM1__2_DBRISE.B7;
    sbit  PWM_2_DBRISE_RISEDELAY8_PWM1__2_DBRISE_bit at PWM1__2_DBRISE.B8;
    sbit  PWM_2_DBRISE_RISEDELAY9_PWM1__2_DBRISE_bit at PWM1__2_DBRISE.B9;
    sbit  PWM_2_DBRISE_RISEDELAY10_PWM1__2_DBRISE_bit at PWM1__2_DBRISE.B10;
    sbit  PWM_2_DBRISE_RISEDELAY11_PWM1__2_DBRISE_bit at PWM1__2_DBRISE.B11;

sfr unsigned long   volatile PWM1__2_DBFALL       absolute 0x400290F0;
    sbit  PWM_2_DBFALL_FALLDELAY0_PWM1__2_DBFALL_bit at PWM1__2_DBFALL.B0;
    sbit  PWM_2_DBFALL_FALLDELAY1_PWM1__2_DBFALL_bit at PWM1__2_DBFALL.B1;
    sbit  PWM_2_DBFALL_FALLDELAY2_PWM1__2_DBFALL_bit at PWM1__2_DBFALL.B2;
    sbit  PWM_2_DBFALL_FALLDELAY3_PWM1__2_DBFALL_bit at PWM1__2_DBFALL.B3;
    sbit  PWM_2_DBFALL_FALLDELAY4_PWM1__2_DBFALL_bit at PWM1__2_DBFALL.B4;
    sbit  PWM_2_DBFALL_FALLDELAY5_PWM1__2_DBFALL_bit at PWM1__2_DBFALL.B5;
    sbit  PWM_2_DBFALL_FALLDELAY6_PWM1__2_DBFALL_bit at PWM1__2_DBFALL.B6;
    sbit  PWM_2_DBFALL_FALLDELAY7_PWM1__2_DBFALL_bit at PWM1__2_DBFALL.B7;
    sbit  PWM_2_DBFALL_FALLDELAY8_PWM1__2_DBFALL_bit at PWM1__2_DBFALL.B8;
    sbit  PWM_2_DBFALL_FALLDELAY9_PWM1__2_DBFALL_bit at PWM1__2_DBFALL.B9;
    sbit  PWM_2_DBFALL_FALLDELAY10_PWM1__2_DBFALL_bit at PWM1__2_DBFALL.B10;
    sbit  PWM_2_DBFALL_FALLDELAY11_PWM1__2_DBFALL_bit at PWM1__2_DBFALL.B11;

sfr unsigned long   volatile PWM1__2_FLTSRC0      absolute 0x400290F4;
    sbit  PWM_2_FLTSRC0_FAULT0_PWM1__2_FLTSRC0_bit at PWM1__2_FLTSRC0.B0;
    sbit  PWM_2_FLTSRC0_FAULT1_PWM1__2_FLTSRC0_bit at PWM1__2_FLTSRC0.B1;
    sbit  PWM_2_FLTSRC0_FAULT2_PWM1__2_FLTSRC0_bit at PWM1__2_FLTSRC0.B2;
    sbit  PWM_2_FLTSRC0_FAULT3_PWM1__2_FLTSRC0_bit at PWM1__2_FLTSRC0.B3;

sfr unsigned long   volatile PWM1__2_FLTSRC1      absolute 0x400290F8;
    sbit  PWM_2_FLTSRC1_DCMP0_PWM1__2_FLTSRC1_bit at PWM1__2_FLTSRC1.B0;
    sbit  PWM_2_FLTSRC1_DCMP1_PWM1__2_FLTSRC1_bit at PWM1__2_FLTSRC1.B1;
    sbit  PWM_2_FLTSRC1_DCMP2_PWM1__2_FLTSRC1_bit at PWM1__2_FLTSRC1.B2;
    sbit  PWM_2_FLTSRC1_DCMP3_PWM1__2_FLTSRC1_bit at PWM1__2_FLTSRC1.B3;
    sbit  PWM_2_FLTSRC1_DCMP4_PWM1__2_FLTSRC1_bit at PWM1__2_FLTSRC1.B4;
    sbit  PWM_2_FLTSRC1_DCMP5_PWM1__2_FLTSRC1_bit at PWM1__2_FLTSRC1.B5;
    sbit  PWM_2_FLTSRC1_DCMP6_PWM1__2_FLTSRC1_bit at PWM1__2_FLTSRC1.B6;
    sbit  PWM_2_FLTSRC1_DCMP7_PWM1__2_FLTSRC1_bit at PWM1__2_FLTSRC1.B7;

sfr unsigned long   volatile PWM1__2_MINFLTPER    absolute 0x400290FC;
    sbit  PWM_2_MINFLTPER_MFP0_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B0;
    sbit  PWM_2_MINFLTPER_MFP1_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B1;
    sbit  PWM_2_MINFLTPER_MFP2_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B2;
    sbit  PWM_2_MINFLTPER_MFP3_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B3;
    sbit  PWM_2_MINFLTPER_MFP4_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B4;
    sbit  PWM_2_MINFLTPER_MFP5_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B5;
    sbit  PWM_2_MINFLTPER_MFP6_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B6;
    sbit  PWM_2_MINFLTPER_MFP7_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B7;
    sbit  PWM_2_MINFLTPER_MFP8_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B8;
    sbit  PWM_2_MINFLTPER_MFP9_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B9;
    sbit  PWM_2_MINFLTPER_MFP10_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B10;
    sbit  PWM_2_MINFLTPER_MFP11_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B11;
    sbit  PWM_2_MINFLTPER_MFP12_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B12;
    sbit  PWM_2_MINFLTPER_MFP13_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B13;
    sbit  PWM_2_MINFLTPER_MFP14_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B14;
    sbit  PWM_2_MINFLTPER_MFP15_PWM1__2_MINFLTPER_bit at PWM1__2_MINFLTPER.B15;

sfr unsigned long   volatile PWM1__3_CTL          absolute 0x40029100;
    sbit  PWM_3_CTL_ENABLE_PWM1__3_CTL_bit at PWM1__3_CTL.B0;
    sbit  PWM_3_CTL_MODE_PWM1__3_CTL_bit at PWM1__3_CTL.B1;
    sbit  PWM_3_CTL_DEBUG_PWM1__3_CTL_bit at PWM1__3_CTL.B2;
    sbit  PWM_3_CTL_LOADUPD_PWM1__3_CTL_bit at PWM1__3_CTL.B3;
    sbit  PWM_3_CTL_CMPAUPD_PWM1__3_CTL_bit at PWM1__3_CTL.B4;
    sbit  PWM_3_CTL_CMPBUPD_PWM1__3_CTL_bit at PWM1__3_CTL.B5;
    sbit  PWM_3_CTL_GENAUPD6_PWM1__3_CTL_bit at PWM1__3_CTL.B6;
    sbit  PWM_3_CTL_GENAUPD7_PWM1__3_CTL_bit at PWM1__3_CTL.B7;
    sbit  PWM_3_CTL_GENBUPD8_PWM1__3_CTL_bit at PWM1__3_CTL.B8;
    sbit  PWM_3_CTL_GENBUPD9_PWM1__3_CTL_bit at PWM1__3_CTL.B9;
    sbit  PWM_3_CTL_DBCTLUPD10_PWM1__3_CTL_bit at PWM1__3_CTL.B10;
    sbit  PWM_3_CTL_DBCTLUPD11_PWM1__3_CTL_bit at PWM1__3_CTL.B11;
    sbit  PWM_3_CTL_DBRISEUPD12_PWM1__3_CTL_bit at PWM1__3_CTL.B12;
    sbit  PWM_3_CTL_DBRISEUPD13_PWM1__3_CTL_bit at PWM1__3_CTL.B13;
    sbit  PWM_3_CTL_DBFALLUPD14_PWM1__3_CTL_bit at PWM1__3_CTL.B14;
    sbit  PWM_3_CTL_DBFALLUPD15_PWM1__3_CTL_bit at PWM1__3_CTL.B15;
    sbit  PWM_3_CTL_FLTSRC_PWM1__3_CTL_bit at PWM1__3_CTL.B16;
    sbit  PWM_3_CTL_MINFLTPER_PWM1__3_CTL_bit at PWM1__3_CTL.B17;
    sbit  PWM_3_CTL_LATCH_PWM1__3_CTL_bit at PWM1__3_CTL.B18;

sfr unsigned long   volatile PWM1__3_INTEN        absolute 0x40029104;
    sbit  PWM_3_INTEN_INTCNTZERO_PWM1__3_INTEN_bit at PWM1__3_INTEN.B0;
    sbit  PWM_3_INTEN_INTCNTLOAD_PWM1__3_INTEN_bit at PWM1__3_INTEN.B1;
    sbit  PWM_3_INTEN_INTCMPAU_PWM1__3_INTEN_bit at PWM1__3_INTEN.B2;
    sbit  PWM_3_INTEN_INTCMPAD_PWM1__3_INTEN_bit at PWM1__3_INTEN.B3;
    sbit  PWM_3_INTEN_INTCMPBU_PWM1__3_INTEN_bit at PWM1__3_INTEN.B4;
    sbit  PWM_3_INTEN_INTCMPBD_PWM1__3_INTEN_bit at PWM1__3_INTEN.B5;
    sbit  PWM_3_INTEN_TRCNTZERO_PWM1__3_INTEN_bit at PWM1__3_INTEN.B8;
    sbit  PWM_3_INTEN_TRCNTLOAD_PWM1__3_INTEN_bit at PWM1__3_INTEN.B9;
    sbit  PWM_3_INTEN_TRCMPAU_PWM1__3_INTEN_bit at PWM1__3_INTEN.B10;
    sbit  PWM_3_INTEN_TRCMPAD_PWM1__3_INTEN_bit at PWM1__3_INTEN.B11;
    sbit  PWM_3_INTEN_TRCMPBU_PWM1__3_INTEN_bit at PWM1__3_INTEN.B12;
    sbit  PWM_3_INTEN_TRCMPBD_PWM1__3_INTEN_bit at PWM1__3_INTEN.B13;

sfr unsigned long   volatile PWM1__3_RIS          absolute 0x40029108;
    sbit  PWM_3_RIS_INTCNTZERO_PWM1__3_RIS_bit at PWM1__3_RIS.B0;
    sbit  PWM_3_RIS_INTCNTLOAD_PWM1__3_RIS_bit at PWM1__3_RIS.B1;
    sbit  PWM_3_RIS_INTCMPAU_PWM1__3_RIS_bit at PWM1__3_RIS.B2;
    sbit  PWM_3_RIS_INTCMPAD_PWM1__3_RIS_bit at PWM1__3_RIS.B3;
    sbit  PWM_3_RIS_INTCMPBU_PWM1__3_RIS_bit at PWM1__3_RIS.B4;
    sbit  PWM_3_RIS_INTCMPBD_PWM1__3_RIS_bit at PWM1__3_RIS.B5;

sfr unsigned long   volatile PWM1__3_ISC          absolute 0x4002910C;
    sbit  PWM_3_ISC_INTCNTZERO_PWM1__3_ISC_bit at PWM1__3_ISC.B0;
    sbit  PWM_3_ISC_INTCNTLOAD_PWM1__3_ISC_bit at PWM1__3_ISC.B1;
    sbit  PWM_3_ISC_INTCMPAU_PWM1__3_ISC_bit at PWM1__3_ISC.B2;
    sbit  PWM_3_ISC_INTCMPAD_PWM1__3_ISC_bit at PWM1__3_ISC.B3;
    sbit  PWM_3_ISC_INTCMPBU_PWM1__3_ISC_bit at PWM1__3_ISC.B4;
    sbit  PWM_3_ISC_INTCMPBD_PWM1__3_ISC_bit at PWM1__3_ISC.B5;

sfr unsigned long   volatile PWM1__3_LOAD         absolute 0x40029110;
    sbit  PWM_3_LOAD_LOAD0_PWM1__3_LOAD_bit at PWM1__3_LOAD.B0;
    sbit  PWM_3_LOAD_LOAD1_PWM1__3_LOAD_bit at PWM1__3_LOAD.B1;
    sbit  PWM_3_LOAD_LOAD2_PWM1__3_LOAD_bit at PWM1__3_LOAD.B2;
    sbit  PWM_3_LOAD_LOAD3_PWM1__3_LOAD_bit at PWM1__3_LOAD.B3;
    sbit  PWM_3_LOAD_LOAD4_PWM1__3_LOAD_bit at PWM1__3_LOAD.B4;
    sbit  PWM_3_LOAD_LOAD5_PWM1__3_LOAD_bit at PWM1__3_LOAD.B5;
    sbit  PWM_3_LOAD_LOAD6_PWM1__3_LOAD_bit at PWM1__3_LOAD.B6;
    sbit  PWM_3_LOAD_LOAD7_PWM1__3_LOAD_bit at PWM1__3_LOAD.B7;
    sbit  PWM_3_LOAD_LOAD8_PWM1__3_LOAD_bit at PWM1__3_LOAD.B8;
    sbit  PWM_3_LOAD_LOAD9_PWM1__3_LOAD_bit at PWM1__3_LOAD.B9;
    sbit  PWM_3_LOAD_LOAD10_PWM1__3_LOAD_bit at PWM1__3_LOAD.B10;
    sbit  PWM_3_LOAD_LOAD11_PWM1__3_LOAD_bit at PWM1__3_LOAD.B11;
    sbit  PWM_3_LOAD_LOAD12_PWM1__3_LOAD_bit at PWM1__3_LOAD.B12;
    sbit  PWM_3_LOAD_LOAD13_PWM1__3_LOAD_bit at PWM1__3_LOAD.B13;
    sbit  PWM_3_LOAD_LOAD14_PWM1__3_LOAD_bit at PWM1__3_LOAD.B14;
    sbit  PWM_3_LOAD_LOAD15_PWM1__3_LOAD_bit at PWM1__3_LOAD.B15;

sfr unsigned long   volatile PWM1__3_COUNT        absolute 0x40029114;
    sbit  PWM_3_COUNT_COUNT0_PWM1__3_COUNT_bit at PWM1__3_COUNT.B0;
    sbit  PWM_3_COUNT_COUNT1_PWM1__3_COUNT_bit at PWM1__3_COUNT.B1;
    sbit  PWM_3_COUNT_COUNT2_PWM1__3_COUNT_bit at PWM1__3_COUNT.B2;
    sbit  PWM_3_COUNT_COUNT3_PWM1__3_COUNT_bit at PWM1__3_COUNT.B3;
    sbit  PWM_3_COUNT_COUNT4_PWM1__3_COUNT_bit at PWM1__3_COUNT.B4;
    sbit  PWM_3_COUNT_COUNT5_PWM1__3_COUNT_bit at PWM1__3_COUNT.B5;
    sbit  PWM_3_COUNT_COUNT6_PWM1__3_COUNT_bit at PWM1__3_COUNT.B6;
    sbit  PWM_3_COUNT_COUNT7_PWM1__3_COUNT_bit at PWM1__3_COUNT.B7;
    sbit  PWM_3_COUNT_COUNT8_PWM1__3_COUNT_bit at PWM1__3_COUNT.B8;
    sbit  PWM_3_COUNT_COUNT9_PWM1__3_COUNT_bit at PWM1__3_COUNT.B9;
    sbit  PWM_3_COUNT_COUNT10_PWM1__3_COUNT_bit at PWM1__3_COUNT.B10;
    sbit  PWM_3_COUNT_COUNT11_PWM1__3_COUNT_bit at PWM1__3_COUNT.B11;
    sbit  PWM_3_COUNT_COUNT12_PWM1__3_COUNT_bit at PWM1__3_COUNT.B12;
    sbit  PWM_3_COUNT_COUNT13_PWM1__3_COUNT_bit at PWM1__3_COUNT.B13;
    sbit  PWM_3_COUNT_COUNT14_PWM1__3_COUNT_bit at PWM1__3_COUNT.B14;
    sbit  PWM_3_COUNT_COUNT15_PWM1__3_COUNT_bit at PWM1__3_COUNT.B15;

sfr unsigned long   volatile PWM1__3_CMPA         absolute 0x40029118;
    sbit  PWM_3_CMPA_COMPA0_PWM1__3_CMPA_bit at PWM1__3_CMPA.B0;
    sbit  PWM_3_CMPA_COMPA1_PWM1__3_CMPA_bit at PWM1__3_CMPA.B1;
    sbit  PWM_3_CMPA_COMPA2_PWM1__3_CMPA_bit at PWM1__3_CMPA.B2;
    sbit  PWM_3_CMPA_COMPA3_PWM1__3_CMPA_bit at PWM1__3_CMPA.B3;
    sbit  PWM_3_CMPA_COMPA4_PWM1__3_CMPA_bit at PWM1__3_CMPA.B4;
    sbit  PWM_3_CMPA_COMPA5_PWM1__3_CMPA_bit at PWM1__3_CMPA.B5;
    sbit  PWM_3_CMPA_COMPA6_PWM1__3_CMPA_bit at PWM1__3_CMPA.B6;
    sbit  PWM_3_CMPA_COMPA7_PWM1__3_CMPA_bit at PWM1__3_CMPA.B7;
    sbit  PWM_3_CMPA_COMPA8_PWM1__3_CMPA_bit at PWM1__3_CMPA.B8;
    sbit  PWM_3_CMPA_COMPA9_PWM1__3_CMPA_bit at PWM1__3_CMPA.B9;
    sbit  PWM_3_CMPA_COMPA10_PWM1__3_CMPA_bit at PWM1__3_CMPA.B10;
    sbit  PWM_3_CMPA_COMPA11_PWM1__3_CMPA_bit at PWM1__3_CMPA.B11;
    sbit  PWM_3_CMPA_COMPA12_PWM1__3_CMPA_bit at PWM1__3_CMPA.B12;
    sbit  PWM_3_CMPA_COMPA13_PWM1__3_CMPA_bit at PWM1__3_CMPA.B13;
    sbit  PWM_3_CMPA_COMPA14_PWM1__3_CMPA_bit at PWM1__3_CMPA.B14;
    sbit  PWM_3_CMPA_COMPA15_PWM1__3_CMPA_bit at PWM1__3_CMPA.B15;

sfr unsigned long   volatile PWM1__3_CMPB         absolute 0x4002911C;
    sbit  PWM_3_CMPB_COMPB0_PWM1__3_CMPB_bit at PWM1__3_CMPB.B0;
    sbit  PWM_3_CMPB_COMPB1_PWM1__3_CMPB_bit at PWM1__3_CMPB.B1;
    sbit  PWM_3_CMPB_COMPB2_PWM1__3_CMPB_bit at PWM1__3_CMPB.B2;
    sbit  PWM_3_CMPB_COMPB3_PWM1__3_CMPB_bit at PWM1__3_CMPB.B3;
    sbit  PWM_3_CMPB_COMPB4_PWM1__3_CMPB_bit at PWM1__3_CMPB.B4;
    sbit  PWM_3_CMPB_COMPB5_PWM1__3_CMPB_bit at PWM1__3_CMPB.B5;
    sbit  PWM_3_CMPB_COMPB6_PWM1__3_CMPB_bit at PWM1__3_CMPB.B6;
    sbit  PWM_3_CMPB_COMPB7_PWM1__3_CMPB_bit at PWM1__3_CMPB.B7;
    sbit  PWM_3_CMPB_COMPB8_PWM1__3_CMPB_bit at PWM1__3_CMPB.B8;
    sbit  PWM_3_CMPB_COMPB9_PWM1__3_CMPB_bit at PWM1__3_CMPB.B9;
    sbit  PWM_3_CMPB_COMPB10_PWM1__3_CMPB_bit at PWM1__3_CMPB.B10;
    sbit  PWM_3_CMPB_COMPB11_PWM1__3_CMPB_bit at PWM1__3_CMPB.B11;
    sbit  PWM_3_CMPB_COMPB12_PWM1__3_CMPB_bit at PWM1__3_CMPB.B12;
    sbit  PWM_3_CMPB_COMPB13_PWM1__3_CMPB_bit at PWM1__3_CMPB.B13;
    sbit  PWM_3_CMPB_COMPB14_PWM1__3_CMPB_bit at PWM1__3_CMPB.B14;
    sbit  PWM_3_CMPB_COMPB15_PWM1__3_CMPB_bit at PWM1__3_CMPB.B15;

sfr unsigned long   volatile PWM1__3_GENA         absolute 0x40029120;
    sbit  PWM_3_GENA_ACTZERO0_PWM1__3_GENA_bit at PWM1__3_GENA.B0;
    sbit  PWM_3_GENA_ACTZERO1_PWM1__3_GENA_bit at PWM1__3_GENA.B1;
    sbit  PWM_3_GENA_ACTLOAD2_PWM1__3_GENA_bit at PWM1__3_GENA.B2;
    sbit  PWM_3_GENA_ACTLOAD3_PWM1__3_GENA_bit at PWM1__3_GENA.B3;
    sbit  PWM_3_GENA_ACTCMPAU4_PWM1__3_GENA_bit at PWM1__3_GENA.B4;
    sbit  PWM_3_GENA_ACTCMPAU5_PWM1__3_GENA_bit at PWM1__3_GENA.B5;
    sbit  PWM_3_GENA_ACTCMPAD6_PWM1__3_GENA_bit at PWM1__3_GENA.B6;
    sbit  PWM_3_GENA_ACTCMPAD7_PWM1__3_GENA_bit at PWM1__3_GENA.B7;
    sbit  PWM_3_GENA_ACTCMPBU8_PWM1__3_GENA_bit at PWM1__3_GENA.B8;
    sbit  PWM_3_GENA_ACTCMPBU9_PWM1__3_GENA_bit at PWM1__3_GENA.B9;
    sbit  PWM_3_GENA_ACTCMPBD10_PWM1__3_GENA_bit at PWM1__3_GENA.B10;
    sbit  PWM_3_GENA_ACTCMPBD11_PWM1__3_GENA_bit at PWM1__3_GENA.B11;

sfr unsigned long   volatile PWM1__3_GENB         absolute 0x40029124;
    sbit  PWM_3_GENB_ACTZERO0_PWM1__3_GENB_bit at PWM1__3_GENB.B0;
    sbit  PWM_3_GENB_ACTZERO1_PWM1__3_GENB_bit at PWM1__3_GENB.B1;
    sbit  PWM_3_GENB_ACTLOAD2_PWM1__3_GENB_bit at PWM1__3_GENB.B2;
    sbit  PWM_3_GENB_ACTLOAD3_PWM1__3_GENB_bit at PWM1__3_GENB.B3;
    sbit  PWM_3_GENB_ACTCMPAU4_PWM1__3_GENB_bit at PWM1__3_GENB.B4;
    sbit  PWM_3_GENB_ACTCMPAU5_PWM1__3_GENB_bit at PWM1__3_GENB.B5;
    sbit  PWM_3_GENB_ACTCMPAD6_PWM1__3_GENB_bit at PWM1__3_GENB.B6;
    sbit  PWM_3_GENB_ACTCMPAD7_PWM1__3_GENB_bit at PWM1__3_GENB.B7;
    sbit  PWM_3_GENB_ACTCMPBU8_PWM1__3_GENB_bit at PWM1__3_GENB.B8;
    sbit  PWM_3_GENB_ACTCMPBU9_PWM1__3_GENB_bit at PWM1__3_GENB.B9;
    sbit  PWM_3_GENB_ACTCMPBD10_PWM1__3_GENB_bit at PWM1__3_GENB.B10;
    sbit  PWM_3_GENB_ACTCMPBD11_PWM1__3_GENB_bit at PWM1__3_GENB.B11;

sfr unsigned long   volatile PWM1__3_DBCTL        absolute 0x40029128;
    sbit  PWM_3_DBCTL_ENABLE_PWM1__3_DBCTL_bit at PWM1__3_DBCTL.B0;

sfr unsigned long   volatile PWM1__3_DBRISE       absolute 0x4002912C;
    sbit  PWM_3_DBRISE_RISEDELAY0_PWM1__3_DBRISE_bit at PWM1__3_DBRISE.B0;
    sbit  PWM_3_DBRISE_RISEDELAY1_PWM1__3_DBRISE_bit at PWM1__3_DBRISE.B1;
    sbit  PWM_3_DBRISE_RISEDELAY2_PWM1__3_DBRISE_bit at PWM1__3_DBRISE.B2;
    sbit  PWM_3_DBRISE_RISEDELAY3_PWM1__3_DBRISE_bit at PWM1__3_DBRISE.B3;
    sbit  PWM_3_DBRISE_RISEDELAY4_PWM1__3_DBRISE_bit at PWM1__3_DBRISE.B4;
    sbit  PWM_3_DBRISE_RISEDELAY5_PWM1__3_DBRISE_bit at PWM1__3_DBRISE.B5;
    sbit  PWM_3_DBRISE_RISEDELAY6_PWM1__3_DBRISE_bit at PWM1__3_DBRISE.B6;
    sbit  PWM_3_DBRISE_RISEDELAY7_PWM1__3_DBRISE_bit at PWM1__3_DBRISE.B7;
    sbit  PWM_3_DBRISE_RISEDELAY8_PWM1__3_DBRISE_bit at PWM1__3_DBRISE.B8;
    sbit  PWM_3_DBRISE_RISEDELAY9_PWM1__3_DBRISE_bit at PWM1__3_DBRISE.B9;
    sbit  PWM_3_DBRISE_RISEDELAY10_PWM1__3_DBRISE_bit at PWM1__3_DBRISE.B10;
    sbit  PWM_3_DBRISE_RISEDELAY11_PWM1__3_DBRISE_bit at PWM1__3_DBRISE.B11;

sfr unsigned long   volatile PWM1__3_DBFALL       absolute 0x40029130;
    sbit  PWM_3_DBFALL_FALLDELAY0_PWM1__3_DBFALL_bit at PWM1__3_DBFALL.B0;
    sbit  PWM_3_DBFALL_FALLDELAY1_PWM1__3_DBFALL_bit at PWM1__3_DBFALL.B1;
    sbit  PWM_3_DBFALL_FALLDELAY2_PWM1__3_DBFALL_bit at PWM1__3_DBFALL.B2;
    sbit  PWM_3_DBFALL_FALLDELAY3_PWM1__3_DBFALL_bit at PWM1__3_DBFALL.B3;
    sbit  PWM_3_DBFALL_FALLDELAY4_PWM1__3_DBFALL_bit at PWM1__3_DBFALL.B4;
    sbit  PWM_3_DBFALL_FALLDELAY5_PWM1__3_DBFALL_bit at PWM1__3_DBFALL.B5;
    sbit  PWM_3_DBFALL_FALLDELAY6_PWM1__3_DBFALL_bit at PWM1__3_DBFALL.B6;
    sbit  PWM_3_DBFALL_FALLDELAY7_PWM1__3_DBFALL_bit at PWM1__3_DBFALL.B7;
    sbit  PWM_3_DBFALL_FALLDELAY8_PWM1__3_DBFALL_bit at PWM1__3_DBFALL.B8;
    sbit  PWM_3_DBFALL_FALLDELAY9_PWM1__3_DBFALL_bit at PWM1__3_DBFALL.B9;
    sbit  PWM_3_DBFALL_FALLDELAY10_PWM1__3_DBFALL_bit at PWM1__3_DBFALL.B10;
    sbit  PWM_3_DBFALL_FALLDELAY11_PWM1__3_DBFALL_bit at PWM1__3_DBFALL.B11;

sfr unsigned long   volatile PWM1__3_FLTSRC0      absolute 0x40029134;
    sbit  PWM_3_FLTSRC0_FAULT0_PWM1__3_FLTSRC0_bit at PWM1__3_FLTSRC0.B0;
    sbit  PWM_3_FLTSRC0_FAULT1_PWM1__3_FLTSRC0_bit at PWM1__3_FLTSRC0.B1;
    sbit  PWM_3_FLTSRC0_FAULT2_PWM1__3_FLTSRC0_bit at PWM1__3_FLTSRC0.B2;
    sbit  PWM_3_FLTSRC0_FAULT3_PWM1__3_FLTSRC0_bit at PWM1__3_FLTSRC0.B3;

sfr unsigned long   volatile PWM1__3_FLTSRC1      absolute 0x40029138;
    sbit  PWM_3_FLTSRC1_DCMP0_PWM1__3_FLTSRC1_bit at PWM1__3_FLTSRC1.B0;
    sbit  PWM_3_FLTSRC1_DCMP1_PWM1__3_FLTSRC1_bit at PWM1__3_FLTSRC1.B1;
    sbit  PWM_3_FLTSRC1_DCMP2_PWM1__3_FLTSRC1_bit at PWM1__3_FLTSRC1.B2;
    sbit  PWM_3_FLTSRC1_DCMP3_PWM1__3_FLTSRC1_bit at PWM1__3_FLTSRC1.B3;
    sbit  PWM_3_FLTSRC1_DCMP4_PWM1__3_FLTSRC1_bit at PWM1__3_FLTSRC1.B4;
    sbit  PWM_3_FLTSRC1_DCMP5_PWM1__3_FLTSRC1_bit at PWM1__3_FLTSRC1.B5;
    sbit  PWM_3_FLTSRC1_DCMP6_PWM1__3_FLTSRC1_bit at PWM1__3_FLTSRC1.B6;
    sbit  PWM_3_FLTSRC1_DCMP7_PWM1__3_FLTSRC1_bit at PWM1__3_FLTSRC1.B7;

sfr unsigned long   volatile PWM1__3_MINFLTPER    absolute 0x4002913C;
    sbit  PWM_3_MINFLTPER_MFP0_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B0;
    sbit  PWM_3_MINFLTPER_MFP1_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B1;
    sbit  PWM_3_MINFLTPER_MFP2_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B2;
    sbit  PWM_3_MINFLTPER_MFP3_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B3;
    sbit  PWM_3_MINFLTPER_MFP4_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B4;
    sbit  PWM_3_MINFLTPER_MFP5_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B5;
    sbit  PWM_3_MINFLTPER_MFP6_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B6;
    sbit  PWM_3_MINFLTPER_MFP7_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B7;
    sbit  PWM_3_MINFLTPER_MFP8_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B8;
    sbit  PWM_3_MINFLTPER_MFP9_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B9;
    sbit  PWM_3_MINFLTPER_MFP10_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B10;
    sbit  PWM_3_MINFLTPER_MFP11_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B11;
    sbit  PWM_3_MINFLTPER_MFP12_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B12;
    sbit  PWM_3_MINFLTPER_MFP13_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B13;
    sbit  PWM_3_MINFLTPER_MFP14_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B14;
    sbit  PWM_3_MINFLTPER_MFP15_PWM1__3_MINFLTPER_bit at PWM1__3_MINFLTPER.B15;

sfr unsigned long   volatile PWM1__0_FLTSEN       absolute 0x40029800;
    sbit  PWM_0_FLTSEN_FAULT0_PWM1__0_FLTSEN_bit at PWM1__0_FLTSEN.B0;
    sbit  PWM_0_FLTSEN_FAULT1_PWM1__0_FLTSEN_bit at PWM1__0_FLTSEN.B1;
    sbit  PWM_0_FLTSEN_FAULT2_PWM1__0_FLTSEN_bit at PWM1__0_FLTSEN.B2;
    sbit  PWM_0_FLTSEN_FAULT3_PWM1__0_FLTSEN_bit at PWM1__0_FLTSEN.B3;

sfr unsigned long   volatile PWM1__0_FLTSTAT0     absolute 0x40029804;
    sbit  PWM_0_FLTSTAT0_FAULT0_PWM1__0_FLTSTAT0_bit at PWM1__0_FLTSTAT0.B0;
    sbit  PWM_0_FLTSTAT0_FAULT1_PWM1__0_FLTSTAT0_bit at PWM1__0_FLTSTAT0.B1;
    sbit  PWM_0_FLTSTAT0_FAULT2_PWM1__0_FLTSTAT0_bit at PWM1__0_FLTSTAT0.B2;
    sbit  PWM_0_FLTSTAT0_FAULT3_PWM1__0_FLTSTAT0_bit at PWM1__0_FLTSTAT0.B3;

sfr unsigned long   volatile PWM1__0_FLTSTAT1     absolute 0x40029808;
    sbit  PWM_0_FLTSTAT1_DCMP0_PWM1__0_FLTSTAT1_bit at PWM1__0_FLTSTAT1.B0;
    sbit  PWM_0_FLTSTAT1_DCMP1_PWM1__0_FLTSTAT1_bit at PWM1__0_FLTSTAT1.B1;
    sbit  PWM_0_FLTSTAT1_DCMP2_PWM1__0_FLTSTAT1_bit at PWM1__0_FLTSTAT1.B2;
    sbit  PWM_0_FLTSTAT1_DCMP3_PWM1__0_FLTSTAT1_bit at PWM1__0_FLTSTAT1.B3;
    sbit  PWM_0_FLTSTAT1_DCMP4_PWM1__0_FLTSTAT1_bit at PWM1__0_FLTSTAT1.B4;
    sbit  PWM_0_FLTSTAT1_DCMP5_PWM1__0_FLTSTAT1_bit at PWM1__0_FLTSTAT1.B5;
    sbit  PWM_0_FLTSTAT1_DCMP6_PWM1__0_FLTSTAT1_bit at PWM1__0_FLTSTAT1.B6;
    sbit  PWM_0_FLTSTAT1_DCMP7_PWM1__0_FLTSTAT1_bit at PWM1__0_FLTSTAT1.B7;

sfr unsigned long   volatile PWM1__1_FLTSEN       absolute 0x40029880;
    sbit  PWM_1_FLTSEN_FAULT0_PWM1__1_FLTSEN_bit at PWM1__1_FLTSEN.B0;
    sbit  PWM_1_FLTSEN_FAULT1_PWM1__1_FLTSEN_bit at PWM1__1_FLTSEN.B1;
    sbit  PWM_1_FLTSEN_FAULT2_PWM1__1_FLTSEN_bit at PWM1__1_FLTSEN.B2;
    sbit  PWM_1_FLTSEN_FAULT3_PWM1__1_FLTSEN_bit at PWM1__1_FLTSEN.B3;

sfr unsigned long   volatile PWM1__1_FLTSTAT0     absolute 0x40029884;
    sbit  PWM_1_FLTSTAT0_FAULT0_PWM1__1_FLTSTAT0_bit at PWM1__1_FLTSTAT0.B0;
    sbit  PWM_1_FLTSTAT0_FAULT1_PWM1__1_FLTSTAT0_bit at PWM1__1_FLTSTAT0.B1;
    sbit  PWM_1_FLTSTAT0_FAULT2_PWM1__1_FLTSTAT0_bit at PWM1__1_FLTSTAT0.B2;
    sbit  PWM_1_FLTSTAT0_FAULT3_PWM1__1_FLTSTAT0_bit at PWM1__1_FLTSTAT0.B3;

sfr unsigned long   volatile PWM1__1_FLTSTAT1     absolute 0x40029888;
    sbit  PWM_1_FLTSTAT1_DCMP0_PWM1__1_FLTSTAT1_bit at PWM1__1_FLTSTAT1.B0;
    sbit  PWM_1_FLTSTAT1_DCMP1_PWM1__1_FLTSTAT1_bit at PWM1__1_FLTSTAT1.B1;
    sbit  PWM_1_FLTSTAT1_DCMP2_PWM1__1_FLTSTAT1_bit at PWM1__1_FLTSTAT1.B2;
    sbit  PWM_1_FLTSTAT1_DCMP3_PWM1__1_FLTSTAT1_bit at PWM1__1_FLTSTAT1.B3;
    sbit  PWM_1_FLTSTAT1_DCMP4_PWM1__1_FLTSTAT1_bit at PWM1__1_FLTSTAT1.B4;
    sbit  PWM_1_FLTSTAT1_DCMP5_PWM1__1_FLTSTAT1_bit at PWM1__1_FLTSTAT1.B5;
    sbit  PWM_1_FLTSTAT1_DCMP6_PWM1__1_FLTSTAT1_bit at PWM1__1_FLTSTAT1.B6;
    sbit  PWM_1_FLTSTAT1_DCMP7_PWM1__1_FLTSTAT1_bit at PWM1__1_FLTSTAT1.B7;

sfr unsigned long   volatile PWM1__2_FLTSEN       absolute 0x40029900;
    sbit  PWM_2_FLTSEN_FAULT0_PWM1__2_FLTSEN_bit at PWM1__2_FLTSEN.B0;
    sbit  PWM_2_FLTSEN_FAULT1_PWM1__2_FLTSEN_bit at PWM1__2_FLTSEN.B1;
    sbit  PWM_2_FLTSEN_FAULT2_PWM1__2_FLTSEN_bit at PWM1__2_FLTSEN.B2;
    sbit  PWM_2_FLTSEN_FAULT3_PWM1__2_FLTSEN_bit at PWM1__2_FLTSEN.B3;

sfr unsigned long   volatile PWM1__2_FLTSTAT0     absolute 0x40029904;
    sbit  PWM_2_FLTSTAT0_FAULT0_PWM1__2_FLTSTAT0_bit at PWM1__2_FLTSTAT0.B0;
    sbit  PWM_2_FLTSTAT0_FAULT1_PWM1__2_FLTSTAT0_bit at PWM1__2_FLTSTAT0.B1;
    sbit  PWM_2_FLTSTAT0_FAULT2_PWM1__2_FLTSTAT0_bit at PWM1__2_FLTSTAT0.B2;
    sbit  PWM_2_FLTSTAT0_FAULT3_PWM1__2_FLTSTAT0_bit at PWM1__2_FLTSTAT0.B3;

sfr unsigned long   volatile PWM1__2_FLTSTAT1     absolute 0x40029908;
    sbit  PWM_2_FLTSTAT1_DCMP0_PWM1__2_FLTSTAT1_bit at PWM1__2_FLTSTAT1.B0;
    sbit  PWM_2_FLTSTAT1_DCMP1_PWM1__2_FLTSTAT1_bit at PWM1__2_FLTSTAT1.B1;
    sbit  PWM_2_FLTSTAT1_DCMP2_PWM1__2_FLTSTAT1_bit at PWM1__2_FLTSTAT1.B2;
    sbit  PWM_2_FLTSTAT1_DCMP3_PWM1__2_FLTSTAT1_bit at PWM1__2_FLTSTAT1.B3;
    sbit  PWM_2_FLTSTAT1_DCMP4_PWM1__2_FLTSTAT1_bit at PWM1__2_FLTSTAT1.B4;
    sbit  PWM_2_FLTSTAT1_DCMP5_PWM1__2_FLTSTAT1_bit at PWM1__2_FLTSTAT1.B5;
    sbit  PWM_2_FLTSTAT1_DCMP6_PWM1__2_FLTSTAT1_bit at PWM1__2_FLTSTAT1.B6;
    sbit  PWM_2_FLTSTAT1_DCMP7_PWM1__2_FLTSTAT1_bit at PWM1__2_FLTSTAT1.B7;

sfr unsigned long   volatile PWM1__3_FLTSEN       absolute 0x40029980;
    sbit  PWM_3_FLTSEN_FAULT0_PWM1__3_FLTSEN_bit at PWM1__3_FLTSEN.B0;
    sbit  PWM_3_FLTSEN_FAULT1_PWM1__3_FLTSEN_bit at PWM1__3_FLTSEN.B1;
    sbit  PWM_3_FLTSEN_FAULT2_PWM1__3_FLTSEN_bit at PWM1__3_FLTSEN.B2;
    sbit  PWM_3_FLTSEN_FAULT3_PWM1__3_FLTSEN_bit at PWM1__3_FLTSEN.B3;

sfr unsigned long   volatile PWM1__3_FLTSTAT0     absolute 0x40029984;
    sbit  PWM_3_FLTSTAT0_FAULT0_PWM1__3_FLTSTAT0_bit at PWM1__3_FLTSTAT0.B0;
    sbit  PWM_3_FLTSTAT0_FAULT1_PWM1__3_FLTSTAT0_bit at PWM1__3_FLTSTAT0.B1;
    sbit  PWM_3_FLTSTAT0_FAULT2_PWM1__3_FLTSTAT0_bit at PWM1__3_FLTSTAT0.B2;
    sbit  PWM_3_FLTSTAT0_FAULT3_PWM1__3_FLTSTAT0_bit at PWM1__3_FLTSTAT0.B3;

sfr unsigned long   volatile PWM1__3_FLTSTAT1     absolute 0x40029988;
    sbit  PWM_3_FLTSTAT1_DCMP0_PWM1__3_FLTSTAT1_bit at PWM1__3_FLTSTAT1.B0;
    sbit  PWM_3_FLTSTAT1_DCMP1_PWM1__3_FLTSTAT1_bit at PWM1__3_FLTSTAT1.B1;
    sbit  PWM_3_FLTSTAT1_DCMP2_PWM1__3_FLTSTAT1_bit at PWM1__3_FLTSTAT1.B2;
    sbit  PWM_3_FLTSTAT1_DCMP3_PWM1__3_FLTSTAT1_bit at PWM1__3_FLTSTAT1.B3;
    sbit  PWM_3_FLTSTAT1_DCMP4_PWM1__3_FLTSTAT1_bit at PWM1__3_FLTSTAT1.B4;
    sbit  PWM_3_FLTSTAT1_DCMP5_PWM1__3_FLTSTAT1_bit at PWM1__3_FLTSTAT1.B5;
    sbit  PWM_3_FLTSTAT1_DCMP6_PWM1__3_FLTSTAT1_bit at PWM1__3_FLTSTAT1.B6;
    sbit  PWM_3_FLTSTAT1_DCMP7_PWM1__3_FLTSTAT1_bit at PWM1__3_FLTSTAT1.B7;

sfr unsigned long   volatile PWM1_PP              absolute 0x40029FC0;
    sbit  PWM_PP_GCNT0_PWM1_PP_bit at PWM1_PP.B0;
    sbit  PWM_PP_GCNT1_PWM1_PP_bit at PWM1_PP.B1;
    sbit  PWM_PP_GCNT2_PWM1_PP_bit at PWM1_PP.B2;
    sbit  PWM_PP_GCNT3_PWM1_PP_bit at PWM1_PP.B3;
    sbit  PWM_PP_FCNT4_PWM1_PP_bit at PWM1_PP.B4;
    sbit  PWM_PP_FCNT5_PWM1_PP_bit at PWM1_PP.B5;
    sbit  PWM_PP_FCNT6_PWM1_PP_bit at PWM1_PP.B6;
    sbit  PWM_PP_FCNT7_PWM1_PP_bit at PWM1_PP.B7;
    sbit  PWM_PP_ESYNC_PWM1_PP_bit at PWM1_PP.B8;
    sbit  PWM_PP_EFAULT_PWM1_PP_bit at PWM1_PP.B9;
    sbit  PWM_PP_ONE_PWM1_PP_bit at PWM1_PP.B10;

sfr unsigned long   volatile PWM1_PC              absolute 0x40029FC4;
    sbit  PWM_PC_PWMDIV0_PWM1_PC_bit at PWM1_PC.B0;
    sbit  PWM_PC_PWMDIV1_PWM1_PC_bit at PWM1_PC.B1;
    sbit  PWM_PC_PWMDIV2_PWM1_PC_bit at PWM1_PC.B2;
    sbit  PWM_PC_PWMDIV3_PWM1_PC_bit at PWM1_PC.B3;
    sbit  PWM_PC_PWMDIV4_PWM1_PC_bit at PWM1_PC.B4;
    sbit  PWM_PC_PWMDIV5_PWM1_PC_bit at PWM1_PC.B5;
    sbit  PWM_PC_PWMDIV6_PWM1_PC_bit at PWM1_PC.B6;
    sbit  PWM_PC_PWMDIV7_PWM1_PC_bit at PWM1_PC.B7;
    sbit  PWM_PC_USEPWMDIV_PWM1_PC_bit at PWM1_PC.B8;

sfr unsigned long   volatile QEI0_CTL             absolute 0x4002C000;
    const register unsigned short int QEI_CTL_ENABLE = 0;
    sbit  QEI_CTL_ENABLE_bit at QEI0_CTL.B0;
    const register unsigned short int QEI_CTL_SWAP = 1;
    sbit  QEI_CTL_SWAP_bit at QEI0_CTL.B1;
    const register unsigned short int QEI_CTL_SIGMODE = 2;
    sbit  QEI_CTL_SIGMODE_bit at QEI0_CTL.B2;
    const register unsigned short int QEI_CTL_CAPMODE = 3;
    sbit  QEI_CTL_CAPMODE_bit at QEI0_CTL.B3;
    const register unsigned short int QEI_CTL_RESMODE = 4;
    sbit  QEI_CTL_RESMODE_bit at QEI0_CTL.B4;
    const register unsigned short int QEI_CTL_VELEN = 5;
    sbit  QEI_CTL_VELEN_bit at QEI0_CTL.B5;
    const register unsigned short int QEI_CTL_VELDIV6 = 6;
    sbit  QEI_CTL_VELDIV6_bit at QEI0_CTL.B6;
    const register unsigned short int QEI_CTL_VELDIV7 = 7;
    sbit  QEI_CTL_VELDIV7_bit at QEI0_CTL.B7;
    const register unsigned short int QEI_CTL_VELDIV8 = 8;
    sbit  QEI_CTL_VELDIV8_bit at QEI0_CTL.B8;
    const register unsigned short int QEI_CTL_INVA = 9;
    sbit  QEI_CTL_INVA_bit at QEI0_CTL.B9;
    const register unsigned short int QEI_CTL_INVB = 10;
    sbit  QEI_CTL_INVB_bit at QEI0_CTL.B10;
    const register unsigned short int QEI_CTL_INVI = 11;
    sbit  QEI_CTL_INVI_bit at QEI0_CTL.B11;
    const register unsigned short int QEI_CTL_STALLEN = 12;
    sbit  QEI_CTL_STALLEN_bit at QEI0_CTL.B12;
    const register unsigned short int QEI_CTL_FILTEN = 13;
    sbit  QEI_CTL_FILTEN_bit at QEI0_CTL.B13;
    const register unsigned short int QEI_CTL_FILTCNT16 = 16;
    sbit  QEI_CTL_FILTCNT16_bit at QEI0_CTL.B16;
    const register unsigned short int QEI_CTL_FILTCNT17 = 17;
    sbit  QEI_CTL_FILTCNT17_bit at QEI0_CTL.B17;
    const register unsigned short int QEI_CTL_FILTCNT18 = 18;
    sbit  QEI_CTL_FILTCNT18_bit at QEI0_CTL.B18;
    const register unsigned short int QEI_CTL_FILTCNT19 = 19;
    sbit  QEI_CTL_FILTCNT19_bit at QEI0_CTL.B19;

sfr unsigned long   volatile QEI0_STAT            absolute 0x4002C004;
    const register unsigned short int QEI_STAT_ERROR = 0;
    sbit  QEI_STAT_ERROR_bit at QEI0_STAT.B0;
    const register unsigned short int QEI_STAT_DIRECTION = 1;
    sbit  QEI_STAT_DIRECTION_bit at QEI0_STAT.B1;

sfr unsigned long   volatile QEI0_POS             absolute 0x4002C008;
    const register unsigned short int QEI_POS0 = 0;
    sbit  QEI_POS0_bit at QEI0_POS.B0;
    const register unsigned short int QEI_POS1 = 1;
    sbit  QEI_POS1_bit at QEI0_POS.B1;
    const register unsigned short int QEI_POS2 = 2;
    sbit  QEI_POS2_bit at QEI0_POS.B2;
    const register unsigned short int QEI_POS3 = 3;
    sbit  QEI_POS3_bit at QEI0_POS.B3;
    const register unsigned short int QEI_POS4 = 4;
    sbit  QEI_POS4_bit at QEI0_POS.B4;
    const register unsigned short int QEI_POS5 = 5;
    sbit  QEI_POS5_bit at QEI0_POS.B5;
    const register unsigned short int QEI_POS6 = 6;
    sbit  QEI_POS6_bit at QEI0_POS.B6;
    const register unsigned short int QEI_POS7 = 7;
    sbit  QEI_POS7_bit at QEI0_POS.B7;
    const register unsigned short int QEI_POS8 = 8;
    sbit  QEI_POS8_bit at QEI0_POS.B8;
    const register unsigned short int QEI_POS9 = 9;
    sbit  QEI_POS9_bit at QEI0_POS.B9;
    const register unsigned short int QEI_POS10 = 10;
    sbit  QEI_POS10_bit at QEI0_POS.B10;
    const register unsigned short int QEI_POS11 = 11;
    sbit  QEI_POS11_bit at QEI0_POS.B11;
    const register unsigned short int QEI_POS12 = 12;
    sbit  QEI_POS12_bit at QEI0_POS.B12;
    const register unsigned short int QEI_POS13 = 13;
    sbit  QEI_POS13_bit at QEI0_POS.B13;
    const register unsigned short int QEI_POS14 = 14;
    sbit  QEI_POS14_bit at QEI0_POS.B14;
    const register unsigned short int QEI_POS15 = 15;
    sbit  QEI_POS15_bit at QEI0_POS.B15;
    const register unsigned short int QEI_POS16 = 16;
    sbit  QEI_POS16_bit at QEI0_POS.B16;
    const register unsigned short int QEI_POS17 = 17;
    sbit  QEI_POS17_bit at QEI0_POS.B17;
    const register unsigned short int QEI_POS18 = 18;
    sbit  QEI_POS18_bit at QEI0_POS.B18;
    const register unsigned short int QEI_POS19 = 19;
    sbit  QEI_POS19_bit at QEI0_POS.B19;
    const register unsigned short int QEI_POS20 = 20;
    sbit  QEI_POS20_bit at QEI0_POS.B20;
    const register unsigned short int QEI_POS21 = 21;
    sbit  QEI_POS21_bit at QEI0_POS.B21;
    const register unsigned short int QEI_POS22 = 22;
    sbit  QEI_POS22_bit at QEI0_POS.B22;
    const register unsigned short int QEI_POS23 = 23;
    sbit  QEI_POS23_bit at QEI0_POS.B23;
    const register unsigned short int QEI_POS24 = 24;
    sbit  QEI_POS24_bit at QEI0_POS.B24;
    const register unsigned short int QEI_POS25 = 25;
    sbit  QEI_POS25_bit at QEI0_POS.B25;
    const register unsigned short int QEI_POS26 = 26;
    sbit  QEI_POS26_bit at QEI0_POS.B26;
    const register unsigned short int QEI_POS27 = 27;
    sbit  QEI_POS27_bit at QEI0_POS.B27;
    const register unsigned short int QEI_POS28 = 28;
    sbit  QEI_POS28_bit at QEI0_POS.B28;
    const register unsigned short int QEI_POS29 = 29;
    sbit  QEI_POS29_bit at QEI0_POS.B29;
    const register unsigned short int QEI_POS30 = 30;
    sbit  QEI_POS30_bit at QEI0_POS.B30;
    const register unsigned short int QEI_POS31 = 31;
    sbit  QEI_POS31_bit at QEI0_POS.B31;

sfr unsigned long   volatile QEI0_MAXPOS          absolute 0x4002C00C;
    const register unsigned short int QEI_MAXPOS0 = 0;
    sbit  QEI_MAXPOS0_bit at QEI0_MAXPOS.B0;
    const register unsigned short int QEI_MAXPOS1 = 1;
    sbit  QEI_MAXPOS1_bit at QEI0_MAXPOS.B1;
    const register unsigned short int QEI_MAXPOS2 = 2;
    sbit  QEI_MAXPOS2_bit at QEI0_MAXPOS.B2;
    const register unsigned short int QEI_MAXPOS3 = 3;
    sbit  QEI_MAXPOS3_bit at QEI0_MAXPOS.B3;
    const register unsigned short int QEI_MAXPOS4 = 4;
    sbit  QEI_MAXPOS4_bit at QEI0_MAXPOS.B4;
    const register unsigned short int QEI_MAXPOS5 = 5;
    sbit  QEI_MAXPOS5_bit at QEI0_MAXPOS.B5;
    const register unsigned short int QEI_MAXPOS6 = 6;
    sbit  QEI_MAXPOS6_bit at QEI0_MAXPOS.B6;
    const register unsigned short int QEI_MAXPOS7 = 7;
    sbit  QEI_MAXPOS7_bit at QEI0_MAXPOS.B7;
    const register unsigned short int QEI_MAXPOS8 = 8;
    sbit  QEI_MAXPOS8_bit at QEI0_MAXPOS.B8;
    const register unsigned short int QEI_MAXPOS9 = 9;
    sbit  QEI_MAXPOS9_bit at QEI0_MAXPOS.B9;
    const register unsigned short int QEI_MAXPOS10 = 10;
    sbit  QEI_MAXPOS10_bit at QEI0_MAXPOS.B10;
    const register unsigned short int QEI_MAXPOS11 = 11;
    sbit  QEI_MAXPOS11_bit at QEI0_MAXPOS.B11;
    const register unsigned short int QEI_MAXPOS12 = 12;
    sbit  QEI_MAXPOS12_bit at QEI0_MAXPOS.B12;
    const register unsigned short int QEI_MAXPOS13 = 13;
    sbit  QEI_MAXPOS13_bit at QEI0_MAXPOS.B13;
    const register unsigned short int QEI_MAXPOS14 = 14;
    sbit  QEI_MAXPOS14_bit at QEI0_MAXPOS.B14;
    const register unsigned short int QEI_MAXPOS15 = 15;
    sbit  QEI_MAXPOS15_bit at QEI0_MAXPOS.B15;
    const register unsigned short int QEI_MAXPOS16 = 16;
    sbit  QEI_MAXPOS16_bit at QEI0_MAXPOS.B16;
    const register unsigned short int QEI_MAXPOS17 = 17;
    sbit  QEI_MAXPOS17_bit at QEI0_MAXPOS.B17;
    const register unsigned short int QEI_MAXPOS18 = 18;
    sbit  QEI_MAXPOS18_bit at QEI0_MAXPOS.B18;
    const register unsigned short int QEI_MAXPOS19 = 19;
    sbit  QEI_MAXPOS19_bit at QEI0_MAXPOS.B19;
    const register unsigned short int QEI_MAXPOS20 = 20;
    sbit  QEI_MAXPOS20_bit at QEI0_MAXPOS.B20;
    const register unsigned short int QEI_MAXPOS21 = 21;
    sbit  QEI_MAXPOS21_bit at QEI0_MAXPOS.B21;
    const register unsigned short int QEI_MAXPOS22 = 22;
    sbit  QEI_MAXPOS22_bit at QEI0_MAXPOS.B22;
    const register unsigned short int QEI_MAXPOS23 = 23;
    sbit  QEI_MAXPOS23_bit at QEI0_MAXPOS.B23;
    const register unsigned short int QEI_MAXPOS24 = 24;
    sbit  QEI_MAXPOS24_bit at QEI0_MAXPOS.B24;
    const register unsigned short int QEI_MAXPOS25 = 25;
    sbit  QEI_MAXPOS25_bit at QEI0_MAXPOS.B25;
    const register unsigned short int QEI_MAXPOS26 = 26;
    sbit  QEI_MAXPOS26_bit at QEI0_MAXPOS.B26;
    const register unsigned short int QEI_MAXPOS27 = 27;
    sbit  QEI_MAXPOS27_bit at QEI0_MAXPOS.B27;
    const register unsigned short int QEI_MAXPOS28 = 28;
    sbit  QEI_MAXPOS28_bit at QEI0_MAXPOS.B28;
    const register unsigned short int QEI_MAXPOS29 = 29;
    sbit  QEI_MAXPOS29_bit at QEI0_MAXPOS.B29;
    const register unsigned short int QEI_MAXPOS30 = 30;
    sbit  QEI_MAXPOS30_bit at QEI0_MAXPOS.B30;
    const register unsigned short int QEI_MAXPOS31 = 31;
    sbit  QEI_MAXPOS31_bit at QEI0_MAXPOS.B31;

sfr unsigned long   volatile QEI0_LOAD            absolute 0x4002C010;
    const register unsigned short int QEI_LOAD0 = 0;
    sbit  QEI_LOAD0_bit at QEI0_LOAD.B0;
    const register unsigned short int QEI_LOAD1 = 1;
    sbit  QEI_LOAD1_bit at QEI0_LOAD.B1;
    const register unsigned short int QEI_LOAD2 = 2;
    sbit  QEI_LOAD2_bit at QEI0_LOAD.B2;
    const register unsigned short int QEI_LOAD3 = 3;
    sbit  QEI_LOAD3_bit at QEI0_LOAD.B3;
    const register unsigned short int QEI_LOAD4 = 4;
    sbit  QEI_LOAD4_bit at QEI0_LOAD.B4;
    const register unsigned short int QEI_LOAD5 = 5;
    sbit  QEI_LOAD5_bit at QEI0_LOAD.B5;
    const register unsigned short int QEI_LOAD6 = 6;
    sbit  QEI_LOAD6_bit at QEI0_LOAD.B6;
    const register unsigned short int QEI_LOAD7 = 7;
    sbit  QEI_LOAD7_bit at QEI0_LOAD.B7;
    const register unsigned short int QEI_LOAD8 = 8;
    sbit  QEI_LOAD8_bit at QEI0_LOAD.B8;
    const register unsigned short int QEI_LOAD9 = 9;
    sbit  QEI_LOAD9_bit at QEI0_LOAD.B9;
    const register unsigned short int QEI_LOAD10 = 10;
    sbit  QEI_LOAD10_bit at QEI0_LOAD.B10;
    const register unsigned short int QEI_LOAD11 = 11;
    sbit  QEI_LOAD11_bit at QEI0_LOAD.B11;
    const register unsigned short int QEI_LOAD12 = 12;
    sbit  QEI_LOAD12_bit at QEI0_LOAD.B12;
    const register unsigned short int QEI_LOAD13 = 13;
    sbit  QEI_LOAD13_bit at QEI0_LOAD.B13;
    const register unsigned short int QEI_LOAD14 = 14;
    sbit  QEI_LOAD14_bit at QEI0_LOAD.B14;
    const register unsigned short int QEI_LOAD15 = 15;
    sbit  QEI_LOAD15_bit at QEI0_LOAD.B15;
    const register unsigned short int QEI_LOAD16 = 16;
    sbit  QEI_LOAD16_bit at QEI0_LOAD.B16;
    const register unsigned short int QEI_LOAD17 = 17;
    sbit  QEI_LOAD17_bit at QEI0_LOAD.B17;
    const register unsigned short int QEI_LOAD18 = 18;
    sbit  QEI_LOAD18_bit at QEI0_LOAD.B18;
    const register unsigned short int QEI_LOAD19 = 19;
    sbit  QEI_LOAD19_bit at QEI0_LOAD.B19;
    const register unsigned short int QEI_LOAD20 = 20;
    sbit  QEI_LOAD20_bit at QEI0_LOAD.B20;
    const register unsigned short int QEI_LOAD21 = 21;
    sbit  QEI_LOAD21_bit at QEI0_LOAD.B21;
    const register unsigned short int QEI_LOAD22 = 22;
    sbit  QEI_LOAD22_bit at QEI0_LOAD.B22;
    const register unsigned short int QEI_LOAD23 = 23;
    sbit  QEI_LOAD23_bit at QEI0_LOAD.B23;
    const register unsigned short int QEI_LOAD24 = 24;
    sbit  QEI_LOAD24_bit at QEI0_LOAD.B24;
    const register unsigned short int QEI_LOAD25 = 25;
    sbit  QEI_LOAD25_bit at QEI0_LOAD.B25;
    const register unsigned short int QEI_LOAD26 = 26;
    sbit  QEI_LOAD26_bit at QEI0_LOAD.B26;
    const register unsigned short int QEI_LOAD27 = 27;
    sbit  QEI_LOAD27_bit at QEI0_LOAD.B27;
    const register unsigned short int QEI_LOAD28 = 28;
    sbit  QEI_LOAD28_bit at QEI0_LOAD.B28;
    const register unsigned short int QEI_LOAD29 = 29;
    sbit  QEI_LOAD29_bit at QEI0_LOAD.B29;
    const register unsigned short int QEI_LOAD30 = 30;
    sbit  QEI_LOAD30_bit at QEI0_LOAD.B30;
    const register unsigned short int QEI_LOAD31 = 31;
    sbit  QEI_LOAD31_bit at QEI0_LOAD.B31;

sfr unsigned long   volatile QEI0_TIME            absolute 0x4002C014;
    const register unsigned short int QEI_TIME0 = 0;
    sbit  QEI_TIME0_bit at QEI0_TIME.B0;
    const register unsigned short int QEI_TIME1 = 1;
    sbit  QEI_TIME1_bit at QEI0_TIME.B1;
    const register unsigned short int QEI_TIME2 = 2;
    sbit  QEI_TIME2_bit at QEI0_TIME.B2;
    const register unsigned short int QEI_TIME3 = 3;
    sbit  QEI_TIME3_bit at QEI0_TIME.B3;
    const register unsigned short int QEI_TIME4 = 4;
    sbit  QEI_TIME4_bit at QEI0_TIME.B4;
    const register unsigned short int QEI_TIME5 = 5;
    sbit  QEI_TIME5_bit at QEI0_TIME.B5;
    const register unsigned short int QEI_TIME6 = 6;
    sbit  QEI_TIME6_bit at QEI0_TIME.B6;
    const register unsigned short int QEI_TIME7 = 7;
    sbit  QEI_TIME7_bit at QEI0_TIME.B7;
    const register unsigned short int QEI_TIME8 = 8;
    sbit  QEI_TIME8_bit at QEI0_TIME.B8;
    const register unsigned short int QEI_TIME9 = 9;
    sbit  QEI_TIME9_bit at QEI0_TIME.B9;
    const register unsigned short int QEI_TIME10 = 10;
    sbit  QEI_TIME10_bit at QEI0_TIME.B10;
    const register unsigned short int QEI_TIME11 = 11;
    sbit  QEI_TIME11_bit at QEI0_TIME.B11;
    const register unsigned short int QEI_TIME12 = 12;
    sbit  QEI_TIME12_bit at QEI0_TIME.B12;
    const register unsigned short int QEI_TIME13 = 13;
    sbit  QEI_TIME13_bit at QEI0_TIME.B13;
    const register unsigned short int QEI_TIME14 = 14;
    sbit  QEI_TIME14_bit at QEI0_TIME.B14;
    const register unsigned short int QEI_TIME15 = 15;
    sbit  QEI_TIME15_bit at QEI0_TIME.B15;
    const register unsigned short int QEI_TIME16 = 16;
    sbit  QEI_TIME16_bit at QEI0_TIME.B16;
    const register unsigned short int QEI_TIME17 = 17;
    sbit  QEI_TIME17_bit at QEI0_TIME.B17;
    const register unsigned short int QEI_TIME18 = 18;
    sbit  QEI_TIME18_bit at QEI0_TIME.B18;
    const register unsigned short int QEI_TIME19 = 19;
    sbit  QEI_TIME19_bit at QEI0_TIME.B19;
    const register unsigned short int QEI_TIME20 = 20;
    sbit  QEI_TIME20_bit at QEI0_TIME.B20;
    const register unsigned short int QEI_TIME21 = 21;
    sbit  QEI_TIME21_bit at QEI0_TIME.B21;
    const register unsigned short int QEI_TIME22 = 22;
    sbit  QEI_TIME22_bit at QEI0_TIME.B22;
    const register unsigned short int QEI_TIME23 = 23;
    sbit  QEI_TIME23_bit at QEI0_TIME.B23;
    const register unsigned short int QEI_TIME24 = 24;
    sbit  QEI_TIME24_bit at QEI0_TIME.B24;
    const register unsigned short int QEI_TIME25 = 25;
    sbit  QEI_TIME25_bit at QEI0_TIME.B25;
    const register unsigned short int QEI_TIME26 = 26;
    sbit  QEI_TIME26_bit at QEI0_TIME.B26;
    const register unsigned short int QEI_TIME27 = 27;
    sbit  QEI_TIME27_bit at QEI0_TIME.B27;
    const register unsigned short int QEI_TIME28 = 28;
    sbit  QEI_TIME28_bit at QEI0_TIME.B28;
    const register unsigned short int QEI_TIME29 = 29;
    sbit  QEI_TIME29_bit at QEI0_TIME.B29;
    const register unsigned short int QEI_TIME30 = 30;
    sbit  QEI_TIME30_bit at QEI0_TIME.B30;
    const register unsigned short int QEI_TIME31 = 31;
    sbit  QEI_TIME31_bit at QEI0_TIME.B31;

sfr unsigned long   volatile QEI0_COUNT           absolute 0x4002C018;
    const register unsigned short int QEI_COUNT0 = 0;
    sbit  QEI_COUNT0_bit at QEI0_COUNT.B0;
    const register unsigned short int QEI_COUNT1 = 1;
    sbit  QEI_COUNT1_bit at QEI0_COUNT.B1;
    const register unsigned short int QEI_COUNT2 = 2;
    sbit  QEI_COUNT2_bit at QEI0_COUNT.B2;
    const register unsigned short int QEI_COUNT3 = 3;
    sbit  QEI_COUNT3_bit at QEI0_COUNT.B3;
    const register unsigned short int QEI_COUNT4 = 4;
    sbit  QEI_COUNT4_bit at QEI0_COUNT.B4;
    const register unsigned short int QEI_COUNT5 = 5;
    sbit  QEI_COUNT5_bit at QEI0_COUNT.B5;
    const register unsigned short int QEI_COUNT6 = 6;
    sbit  QEI_COUNT6_bit at QEI0_COUNT.B6;
    const register unsigned short int QEI_COUNT7 = 7;
    sbit  QEI_COUNT7_bit at QEI0_COUNT.B7;
    const register unsigned short int QEI_COUNT8 = 8;
    sbit  QEI_COUNT8_bit at QEI0_COUNT.B8;
    const register unsigned short int QEI_COUNT9 = 9;
    sbit  QEI_COUNT9_bit at QEI0_COUNT.B9;
    const register unsigned short int QEI_COUNT10 = 10;
    sbit  QEI_COUNT10_bit at QEI0_COUNT.B10;
    const register unsigned short int QEI_COUNT11 = 11;
    sbit  QEI_COUNT11_bit at QEI0_COUNT.B11;
    const register unsigned short int QEI_COUNT12 = 12;
    sbit  QEI_COUNT12_bit at QEI0_COUNT.B12;
    const register unsigned short int QEI_COUNT13 = 13;
    sbit  QEI_COUNT13_bit at QEI0_COUNT.B13;
    const register unsigned short int QEI_COUNT14 = 14;
    sbit  QEI_COUNT14_bit at QEI0_COUNT.B14;
    const register unsigned short int QEI_COUNT15 = 15;
    sbit  QEI_COUNT15_bit at QEI0_COUNT.B15;
    const register unsigned short int QEI_COUNT16 = 16;
    sbit  QEI_COUNT16_bit at QEI0_COUNT.B16;
    const register unsigned short int QEI_COUNT17 = 17;
    sbit  QEI_COUNT17_bit at QEI0_COUNT.B17;
    const register unsigned short int QEI_COUNT18 = 18;
    sbit  QEI_COUNT18_bit at QEI0_COUNT.B18;
    const register unsigned short int QEI_COUNT19 = 19;
    sbit  QEI_COUNT19_bit at QEI0_COUNT.B19;
    const register unsigned short int QEI_COUNT20 = 20;
    sbit  QEI_COUNT20_bit at QEI0_COUNT.B20;
    const register unsigned short int QEI_COUNT21 = 21;
    sbit  QEI_COUNT21_bit at QEI0_COUNT.B21;
    const register unsigned short int QEI_COUNT22 = 22;
    sbit  QEI_COUNT22_bit at QEI0_COUNT.B22;
    const register unsigned short int QEI_COUNT23 = 23;
    sbit  QEI_COUNT23_bit at QEI0_COUNT.B23;
    const register unsigned short int QEI_COUNT24 = 24;
    sbit  QEI_COUNT24_bit at QEI0_COUNT.B24;
    const register unsigned short int QEI_COUNT25 = 25;
    sbit  QEI_COUNT25_bit at QEI0_COUNT.B25;
    const register unsigned short int QEI_COUNT26 = 26;
    sbit  QEI_COUNT26_bit at QEI0_COUNT.B26;
    const register unsigned short int QEI_COUNT27 = 27;
    sbit  QEI_COUNT27_bit at QEI0_COUNT.B27;
    const register unsigned short int QEI_COUNT28 = 28;
    sbit  QEI_COUNT28_bit at QEI0_COUNT.B28;
    const register unsigned short int QEI_COUNT29 = 29;
    sbit  QEI_COUNT29_bit at QEI0_COUNT.B29;
    const register unsigned short int QEI_COUNT30 = 30;
    sbit  QEI_COUNT30_bit at QEI0_COUNT.B30;
    const register unsigned short int QEI_COUNT31 = 31;
    sbit  QEI_COUNT31_bit at QEI0_COUNT.B31;

sfr unsigned long   volatile QEI0_SPEED           absolute 0x4002C01C;
    const register unsigned short int QEI_SPEED0 = 0;
    sbit  QEI_SPEED0_bit at QEI0_SPEED.B0;
    const register unsigned short int QEI_SPEED1 = 1;
    sbit  QEI_SPEED1_bit at QEI0_SPEED.B1;
    const register unsigned short int QEI_SPEED2 = 2;
    sbit  QEI_SPEED2_bit at QEI0_SPEED.B2;
    const register unsigned short int QEI_SPEED3 = 3;
    sbit  QEI_SPEED3_bit at QEI0_SPEED.B3;
    const register unsigned short int QEI_SPEED4 = 4;
    sbit  QEI_SPEED4_bit at QEI0_SPEED.B4;
    const register unsigned short int QEI_SPEED5 = 5;
    sbit  QEI_SPEED5_bit at QEI0_SPEED.B5;
    const register unsigned short int QEI_SPEED6 = 6;
    sbit  QEI_SPEED6_bit at QEI0_SPEED.B6;
    const register unsigned short int QEI_SPEED7 = 7;
    sbit  QEI_SPEED7_bit at QEI0_SPEED.B7;
    const register unsigned short int QEI_SPEED8 = 8;
    sbit  QEI_SPEED8_bit at QEI0_SPEED.B8;
    const register unsigned short int QEI_SPEED9 = 9;
    sbit  QEI_SPEED9_bit at QEI0_SPEED.B9;
    const register unsigned short int QEI_SPEED10 = 10;
    sbit  QEI_SPEED10_bit at QEI0_SPEED.B10;
    const register unsigned short int QEI_SPEED11 = 11;
    sbit  QEI_SPEED11_bit at QEI0_SPEED.B11;
    const register unsigned short int QEI_SPEED12 = 12;
    sbit  QEI_SPEED12_bit at QEI0_SPEED.B12;
    const register unsigned short int QEI_SPEED13 = 13;
    sbit  QEI_SPEED13_bit at QEI0_SPEED.B13;
    const register unsigned short int QEI_SPEED14 = 14;
    sbit  QEI_SPEED14_bit at QEI0_SPEED.B14;
    const register unsigned short int QEI_SPEED15 = 15;
    sbit  QEI_SPEED15_bit at QEI0_SPEED.B15;
    const register unsigned short int QEI_SPEED16 = 16;
    sbit  QEI_SPEED16_bit at QEI0_SPEED.B16;
    const register unsigned short int QEI_SPEED17 = 17;
    sbit  QEI_SPEED17_bit at QEI0_SPEED.B17;
    const register unsigned short int QEI_SPEED18 = 18;
    sbit  QEI_SPEED18_bit at QEI0_SPEED.B18;
    const register unsigned short int QEI_SPEED19 = 19;
    sbit  QEI_SPEED19_bit at QEI0_SPEED.B19;
    const register unsigned short int QEI_SPEED20 = 20;
    sbit  QEI_SPEED20_bit at QEI0_SPEED.B20;
    const register unsigned short int QEI_SPEED21 = 21;
    sbit  QEI_SPEED21_bit at QEI0_SPEED.B21;
    const register unsigned short int QEI_SPEED22 = 22;
    sbit  QEI_SPEED22_bit at QEI0_SPEED.B22;
    const register unsigned short int QEI_SPEED23 = 23;
    sbit  QEI_SPEED23_bit at QEI0_SPEED.B23;
    const register unsigned short int QEI_SPEED24 = 24;
    sbit  QEI_SPEED24_bit at QEI0_SPEED.B24;
    const register unsigned short int QEI_SPEED25 = 25;
    sbit  QEI_SPEED25_bit at QEI0_SPEED.B25;
    const register unsigned short int QEI_SPEED26 = 26;
    sbit  QEI_SPEED26_bit at QEI0_SPEED.B26;
    const register unsigned short int QEI_SPEED27 = 27;
    sbit  QEI_SPEED27_bit at QEI0_SPEED.B27;
    const register unsigned short int QEI_SPEED28 = 28;
    sbit  QEI_SPEED28_bit at QEI0_SPEED.B28;
    const register unsigned short int QEI_SPEED29 = 29;
    sbit  QEI_SPEED29_bit at QEI0_SPEED.B29;
    const register unsigned short int QEI_SPEED30 = 30;
    sbit  QEI_SPEED30_bit at QEI0_SPEED.B30;
    const register unsigned short int QEI_SPEED31 = 31;
    sbit  QEI_SPEED31_bit at QEI0_SPEED.B31;

sfr unsigned long   volatile QEI0_INTEN           absolute 0x4002C020;
    const register unsigned short int QEI_INTEN_INDEX = 0;
    sbit  QEI_INTEN_INDEX_bit at QEI0_INTEN.B0;
    const register unsigned short int QEI_INTEN_TIMER = 1;
    sbit  QEI_INTEN_TIMER_bit at QEI0_INTEN.B1;
    const register unsigned short int QEI_INTEN_DIR = 2;
    sbit  QEI_INTEN_DIR_bit at QEI0_INTEN.B2;
    const register unsigned short int QEI_INTEN_ERROR = 3;
    sbit  QEI_INTEN_ERROR_bit at QEI0_INTEN.B3;

sfr unsigned long   volatile QEI0_RIS             absolute 0x4002C024;
    const register unsigned short int QEI_RIS_INDEX = 0;
    sbit  QEI_RIS_INDEX_bit at QEI0_RIS.B0;
    const register unsigned short int QEI_RIS_TIMER = 1;
    sbit  QEI_RIS_TIMER_bit at QEI0_RIS.B1;
    const register unsigned short int QEI_RIS_DIR = 2;
    sbit  QEI_RIS_DIR_bit at QEI0_RIS.B2;
    const register unsigned short int QEI_RIS_ERROR = 3;
    sbit  QEI_RIS_ERROR_bit at QEI0_RIS.B3;

sfr unsigned long   volatile QEI0_ISC             absolute 0x4002C028;
    const register unsigned short int QEI_ISC_INDEX = 0;
    sbit  QEI_ISC_INDEX_bit at QEI0_ISC.B0;
    const register unsigned short int QEI_ISC_TIMER = 1;
    sbit  QEI_ISC_TIMER_bit at QEI0_ISC.B1;
    const register unsigned short int QEI_ISC_DIR = 2;
    sbit  QEI_ISC_DIR_bit at QEI0_ISC.B2;
    const register unsigned short int QEI_ISC_ERROR = 3;
    sbit  QEI_ISC_ERROR_bit at QEI0_ISC.B3;

sfr unsigned long   volatile QEI1_CTL             absolute 0x4002D000;
    sbit  QEI_CTL_ENABLE_QEI1_CTL_bit at QEI1_CTL.B0;
    sbit  QEI_CTL_SWAP_QEI1_CTL_bit at QEI1_CTL.B1;
    sbit  QEI_CTL_SIGMODE_QEI1_CTL_bit at QEI1_CTL.B2;
    sbit  QEI_CTL_CAPMODE_QEI1_CTL_bit at QEI1_CTL.B3;
    sbit  QEI_CTL_RESMODE_QEI1_CTL_bit at QEI1_CTL.B4;
    sbit  QEI_CTL_VELEN_QEI1_CTL_bit at QEI1_CTL.B5;
    sbit  QEI_CTL_VELDIV6_QEI1_CTL_bit at QEI1_CTL.B6;
    sbit  QEI_CTL_VELDIV7_QEI1_CTL_bit at QEI1_CTL.B7;
    sbit  QEI_CTL_VELDIV8_QEI1_CTL_bit at QEI1_CTL.B8;
    sbit  QEI_CTL_INVA_QEI1_CTL_bit at QEI1_CTL.B9;
    sbit  QEI_CTL_INVB_QEI1_CTL_bit at QEI1_CTL.B10;
    sbit  QEI_CTL_INVI_QEI1_CTL_bit at QEI1_CTL.B11;
    sbit  QEI_CTL_STALLEN_QEI1_CTL_bit at QEI1_CTL.B12;
    sbit  QEI_CTL_FILTEN_QEI1_CTL_bit at QEI1_CTL.B13;
    sbit  QEI_CTL_FILTCNT16_QEI1_CTL_bit at QEI1_CTL.B16;
    sbit  QEI_CTL_FILTCNT17_QEI1_CTL_bit at QEI1_CTL.B17;
    sbit  QEI_CTL_FILTCNT18_QEI1_CTL_bit at QEI1_CTL.B18;
    sbit  QEI_CTL_FILTCNT19_QEI1_CTL_bit at QEI1_CTL.B19;

sfr unsigned long   volatile QEI1_STAT            absolute 0x4002D004;
    sbit  QEI_STAT_ERROR_QEI1_STAT_bit at QEI1_STAT.B0;
    sbit  QEI_STAT_DIRECTION_QEI1_STAT_bit at QEI1_STAT.B1;

sfr unsigned long   volatile QEI1_POS             absolute 0x4002D008;
    sbit  QEI_POS0_QEI1_POS_bit at QEI1_POS.B0;
    sbit  QEI_POS1_QEI1_POS_bit at QEI1_POS.B1;
    sbit  QEI_POS2_QEI1_POS_bit at QEI1_POS.B2;
    sbit  QEI_POS3_QEI1_POS_bit at QEI1_POS.B3;
    sbit  QEI_POS4_QEI1_POS_bit at QEI1_POS.B4;
    sbit  QEI_POS5_QEI1_POS_bit at QEI1_POS.B5;
    sbit  QEI_POS6_QEI1_POS_bit at QEI1_POS.B6;
    sbit  QEI_POS7_QEI1_POS_bit at QEI1_POS.B7;
    sbit  QEI_POS8_QEI1_POS_bit at QEI1_POS.B8;
    sbit  QEI_POS9_QEI1_POS_bit at QEI1_POS.B9;
    sbit  QEI_POS10_QEI1_POS_bit at QEI1_POS.B10;
    sbit  QEI_POS11_QEI1_POS_bit at QEI1_POS.B11;
    sbit  QEI_POS12_QEI1_POS_bit at QEI1_POS.B12;
    sbit  QEI_POS13_QEI1_POS_bit at QEI1_POS.B13;
    sbit  QEI_POS14_QEI1_POS_bit at QEI1_POS.B14;
    sbit  QEI_POS15_QEI1_POS_bit at QEI1_POS.B15;
    sbit  QEI_POS16_QEI1_POS_bit at QEI1_POS.B16;
    sbit  QEI_POS17_QEI1_POS_bit at QEI1_POS.B17;
    sbit  QEI_POS18_QEI1_POS_bit at QEI1_POS.B18;
    sbit  QEI_POS19_QEI1_POS_bit at QEI1_POS.B19;
    sbit  QEI_POS20_QEI1_POS_bit at QEI1_POS.B20;
    sbit  QEI_POS21_QEI1_POS_bit at QEI1_POS.B21;
    sbit  QEI_POS22_QEI1_POS_bit at QEI1_POS.B22;
    sbit  QEI_POS23_QEI1_POS_bit at QEI1_POS.B23;
    sbit  QEI_POS24_QEI1_POS_bit at QEI1_POS.B24;
    sbit  QEI_POS25_QEI1_POS_bit at QEI1_POS.B25;
    sbit  QEI_POS26_QEI1_POS_bit at QEI1_POS.B26;
    sbit  QEI_POS27_QEI1_POS_bit at QEI1_POS.B27;
    sbit  QEI_POS28_QEI1_POS_bit at QEI1_POS.B28;
    sbit  QEI_POS29_QEI1_POS_bit at QEI1_POS.B29;
    sbit  QEI_POS30_QEI1_POS_bit at QEI1_POS.B30;
    sbit  QEI_POS31_QEI1_POS_bit at QEI1_POS.B31;

sfr unsigned long   volatile QEI1_MAXPOS          absolute 0x4002D00C;
    sbit  QEI_MAXPOS0_QEI1_MAXPOS_bit at QEI1_MAXPOS.B0;
    sbit  QEI_MAXPOS1_QEI1_MAXPOS_bit at QEI1_MAXPOS.B1;
    sbit  QEI_MAXPOS2_QEI1_MAXPOS_bit at QEI1_MAXPOS.B2;
    sbit  QEI_MAXPOS3_QEI1_MAXPOS_bit at QEI1_MAXPOS.B3;
    sbit  QEI_MAXPOS4_QEI1_MAXPOS_bit at QEI1_MAXPOS.B4;
    sbit  QEI_MAXPOS5_QEI1_MAXPOS_bit at QEI1_MAXPOS.B5;
    sbit  QEI_MAXPOS6_QEI1_MAXPOS_bit at QEI1_MAXPOS.B6;
    sbit  QEI_MAXPOS7_QEI1_MAXPOS_bit at QEI1_MAXPOS.B7;
    sbit  QEI_MAXPOS8_QEI1_MAXPOS_bit at QEI1_MAXPOS.B8;
    sbit  QEI_MAXPOS9_QEI1_MAXPOS_bit at QEI1_MAXPOS.B9;
    sbit  QEI_MAXPOS10_QEI1_MAXPOS_bit at QEI1_MAXPOS.B10;
    sbit  QEI_MAXPOS11_QEI1_MAXPOS_bit at QEI1_MAXPOS.B11;
    sbit  QEI_MAXPOS12_QEI1_MAXPOS_bit at QEI1_MAXPOS.B12;
    sbit  QEI_MAXPOS13_QEI1_MAXPOS_bit at QEI1_MAXPOS.B13;
    sbit  QEI_MAXPOS14_QEI1_MAXPOS_bit at QEI1_MAXPOS.B14;
    sbit  QEI_MAXPOS15_QEI1_MAXPOS_bit at QEI1_MAXPOS.B15;
    sbit  QEI_MAXPOS16_QEI1_MAXPOS_bit at QEI1_MAXPOS.B16;
    sbit  QEI_MAXPOS17_QEI1_MAXPOS_bit at QEI1_MAXPOS.B17;
    sbit  QEI_MAXPOS18_QEI1_MAXPOS_bit at QEI1_MAXPOS.B18;
    sbit  QEI_MAXPOS19_QEI1_MAXPOS_bit at QEI1_MAXPOS.B19;
    sbit  QEI_MAXPOS20_QEI1_MAXPOS_bit at QEI1_MAXPOS.B20;
    sbit  QEI_MAXPOS21_QEI1_MAXPOS_bit at QEI1_MAXPOS.B21;
    sbit  QEI_MAXPOS22_QEI1_MAXPOS_bit at QEI1_MAXPOS.B22;
    sbit  QEI_MAXPOS23_QEI1_MAXPOS_bit at QEI1_MAXPOS.B23;
    sbit  QEI_MAXPOS24_QEI1_MAXPOS_bit at QEI1_MAXPOS.B24;
    sbit  QEI_MAXPOS25_QEI1_MAXPOS_bit at QEI1_MAXPOS.B25;
    sbit  QEI_MAXPOS26_QEI1_MAXPOS_bit at QEI1_MAXPOS.B26;
    sbit  QEI_MAXPOS27_QEI1_MAXPOS_bit at QEI1_MAXPOS.B27;
    sbit  QEI_MAXPOS28_QEI1_MAXPOS_bit at QEI1_MAXPOS.B28;
    sbit  QEI_MAXPOS29_QEI1_MAXPOS_bit at QEI1_MAXPOS.B29;
    sbit  QEI_MAXPOS30_QEI1_MAXPOS_bit at QEI1_MAXPOS.B30;
    sbit  QEI_MAXPOS31_QEI1_MAXPOS_bit at QEI1_MAXPOS.B31;

sfr unsigned long   volatile QEI1_LOAD            absolute 0x4002D010;
    sbit  QEI_LOAD0_QEI1_LOAD_bit at QEI1_LOAD.B0;
    sbit  QEI_LOAD1_QEI1_LOAD_bit at QEI1_LOAD.B1;
    sbit  QEI_LOAD2_QEI1_LOAD_bit at QEI1_LOAD.B2;
    sbit  QEI_LOAD3_QEI1_LOAD_bit at QEI1_LOAD.B3;
    sbit  QEI_LOAD4_QEI1_LOAD_bit at QEI1_LOAD.B4;
    sbit  QEI_LOAD5_QEI1_LOAD_bit at QEI1_LOAD.B5;
    sbit  QEI_LOAD6_QEI1_LOAD_bit at QEI1_LOAD.B6;
    sbit  QEI_LOAD7_QEI1_LOAD_bit at QEI1_LOAD.B7;
    sbit  QEI_LOAD8_QEI1_LOAD_bit at QEI1_LOAD.B8;
    sbit  QEI_LOAD9_QEI1_LOAD_bit at QEI1_LOAD.B9;
    sbit  QEI_LOAD10_QEI1_LOAD_bit at QEI1_LOAD.B10;
    sbit  QEI_LOAD11_QEI1_LOAD_bit at QEI1_LOAD.B11;
    sbit  QEI_LOAD12_QEI1_LOAD_bit at QEI1_LOAD.B12;
    sbit  QEI_LOAD13_QEI1_LOAD_bit at QEI1_LOAD.B13;
    sbit  QEI_LOAD14_QEI1_LOAD_bit at QEI1_LOAD.B14;
    sbit  QEI_LOAD15_QEI1_LOAD_bit at QEI1_LOAD.B15;
    sbit  QEI_LOAD16_QEI1_LOAD_bit at QEI1_LOAD.B16;
    sbit  QEI_LOAD17_QEI1_LOAD_bit at QEI1_LOAD.B17;
    sbit  QEI_LOAD18_QEI1_LOAD_bit at QEI1_LOAD.B18;
    sbit  QEI_LOAD19_QEI1_LOAD_bit at QEI1_LOAD.B19;
    sbit  QEI_LOAD20_QEI1_LOAD_bit at QEI1_LOAD.B20;
    sbit  QEI_LOAD21_QEI1_LOAD_bit at QEI1_LOAD.B21;
    sbit  QEI_LOAD22_QEI1_LOAD_bit at QEI1_LOAD.B22;
    sbit  QEI_LOAD23_QEI1_LOAD_bit at QEI1_LOAD.B23;
    sbit  QEI_LOAD24_QEI1_LOAD_bit at QEI1_LOAD.B24;
    sbit  QEI_LOAD25_QEI1_LOAD_bit at QEI1_LOAD.B25;
    sbit  QEI_LOAD26_QEI1_LOAD_bit at QEI1_LOAD.B26;
    sbit  QEI_LOAD27_QEI1_LOAD_bit at QEI1_LOAD.B27;
    sbit  QEI_LOAD28_QEI1_LOAD_bit at QEI1_LOAD.B28;
    sbit  QEI_LOAD29_QEI1_LOAD_bit at QEI1_LOAD.B29;
    sbit  QEI_LOAD30_QEI1_LOAD_bit at QEI1_LOAD.B30;
    sbit  QEI_LOAD31_QEI1_LOAD_bit at QEI1_LOAD.B31;

sfr unsigned long   volatile QEI1_TIME            absolute 0x4002D014;
    sbit  QEI_TIME0_QEI1_TIME_bit at QEI1_TIME.B0;
    sbit  QEI_TIME1_QEI1_TIME_bit at QEI1_TIME.B1;
    sbit  QEI_TIME2_QEI1_TIME_bit at QEI1_TIME.B2;
    sbit  QEI_TIME3_QEI1_TIME_bit at QEI1_TIME.B3;
    sbit  QEI_TIME4_QEI1_TIME_bit at QEI1_TIME.B4;
    sbit  QEI_TIME5_QEI1_TIME_bit at QEI1_TIME.B5;
    sbit  QEI_TIME6_QEI1_TIME_bit at QEI1_TIME.B6;
    sbit  QEI_TIME7_QEI1_TIME_bit at QEI1_TIME.B7;
    sbit  QEI_TIME8_QEI1_TIME_bit at QEI1_TIME.B8;
    sbit  QEI_TIME9_QEI1_TIME_bit at QEI1_TIME.B9;
    sbit  QEI_TIME10_QEI1_TIME_bit at QEI1_TIME.B10;
    sbit  QEI_TIME11_QEI1_TIME_bit at QEI1_TIME.B11;
    sbit  QEI_TIME12_QEI1_TIME_bit at QEI1_TIME.B12;
    sbit  QEI_TIME13_QEI1_TIME_bit at QEI1_TIME.B13;
    sbit  QEI_TIME14_QEI1_TIME_bit at QEI1_TIME.B14;
    sbit  QEI_TIME15_QEI1_TIME_bit at QEI1_TIME.B15;
    sbit  QEI_TIME16_QEI1_TIME_bit at QEI1_TIME.B16;
    sbit  QEI_TIME17_QEI1_TIME_bit at QEI1_TIME.B17;
    sbit  QEI_TIME18_QEI1_TIME_bit at QEI1_TIME.B18;
    sbit  QEI_TIME19_QEI1_TIME_bit at QEI1_TIME.B19;
    sbit  QEI_TIME20_QEI1_TIME_bit at QEI1_TIME.B20;
    sbit  QEI_TIME21_QEI1_TIME_bit at QEI1_TIME.B21;
    sbit  QEI_TIME22_QEI1_TIME_bit at QEI1_TIME.B22;
    sbit  QEI_TIME23_QEI1_TIME_bit at QEI1_TIME.B23;
    sbit  QEI_TIME24_QEI1_TIME_bit at QEI1_TIME.B24;
    sbit  QEI_TIME25_QEI1_TIME_bit at QEI1_TIME.B25;
    sbit  QEI_TIME26_QEI1_TIME_bit at QEI1_TIME.B26;
    sbit  QEI_TIME27_QEI1_TIME_bit at QEI1_TIME.B27;
    sbit  QEI_TIME28_QEI1_TIME_bit at QEI1_TIME.B28;
    sbit  QEI_TIME29_QEI1_TIME_bit at QEI1_TIME.B29;
    sbit  QEI_TIME30_QEI1_TIME_bit at QEI1_TIME.B30;
    sbit  QEI_TIME31_QEI1_TIME_bit at QEI1_TIME.B31;

sfr unsigned long   volatile QEI1_COUNT           absolute 0x4002D018;
    sbit  QEI_COUNT0_QEI1_COUNT_bit at QEI1_COUNT.B0;
    sbit  QEI_COUNT1_QEI1_COUNT_bit at QEI1_COUNT.B1;
    sbit  QEI_COUNT2_QEI1_COUNT_bit at QEI1_COUNT.B2;
    sbit  QEI_COUNT3_QEI1_COUNT_bit at QEI1_COUNT.B3;
    sbit  QEI_COUNT4_QEI1_COUNT_bit at QEI1_COUNT.B4;
    sbit  QEI_COUNT5_QEI1_COUNT_bit at QEI1_COUNT.B5;
    sbit  QEI_COUNT6_QEI1_COUNT_bit at QEI1_COUNT.B6;
    sbit  QEI_COUNT7_QEI1_COUNT_bit at QEI1_COUNT.B7;
    sbit  QEI_COUNT8_QEI1_COUNT_bit at QEI1_COUNT.B8;
    sbit  QEI_COUNT9_QEI1_COUNT_bit at QEI1_COUNT.B9;
    sbit  QEI_COUNT10_QEI1_COUNT_bit at QEI1_COUNT.B10;
    sbit  QEI_COUNT11_QEI1_COUNT_bit at QEI1_COUNT.B11;
    sbit  QEI_COUNT12_QEI1_COUNT_bit at QEI1_COUNT.B12;
    sbit  QEI_COUNT13_QEI1_COUNT_bit at QEI1_COUNT.B13;
    sbit  QEI_COUNT14_QEI1_COUNT_bit at QEI1_COUNT.B14;
    sbit  QEI_COUNT15_QEI1_COUNT_bit at QEI1_COUNT.B15;
    sbit  QEI_COUNT16_QEI1_COUNT_bit at QEI1_COUNT.B16;
    sbit  QEI_COUNT17_QEI1_COUNT_bit at QEI1_COUNT.B17;
    sbit  QEI_COUNT18_QEI1_COUNT_bit at QEI1_COUNT.B18;
    sbit  QEI_COUNT19_QEI1_COUNT_bit at QEI1_COUNT.B19;
    sbit  QEI_COUNT20_QEI1_COUNT_bit at QEI1_COUNT.B20;
    sbit  QEI_COUNT21_QEI1_COUNT_bit at QEI1_COUNT.B21;
    sbit  QEI_COUNT22_QEI1_COUNT_bit at QEI1_COUNT.B22;
    sbit  QEI_COUNT23_QEI1_COUNT_bit at QEI1_COUNT.B23;
    sbit  QEI_COUNT24_QEI1_COUNT_bit at QEI1_COUNT.B24;
    sbit  QEI_COUNT25_QEI1_COUNT_bit at QEI1_COUNT.B25;
    sbit  QEI_COUNT26_QEI1_COUNT_bit at QEI1_COUNT.B26;
    sbit  QEI_COUNT27_QEI1_COUNT_bit at QEI1_COUNT.B27;
    sbit  QEI_COUNT28_QEI1_COUNT_bit at QEI1_COUNT.B28;
    sbit  QEI_COUNT29_QEI1_COUNT_bit at QEI1_COUNT.B29;
    sbit  QEI_COUNT30_QEI1_COUNT_bit at QEI1_COUNT.B30;
    sbit  QEI_COUNT31_QEI1_COUNT_bit at QEI1_COUNT.B31;

sfr unsigned long   volatile QEI1_SPEED           absolute 0x4002D01C;
    sbit  QEI_SPEED0_QEI1_SPEED_bit at QEI1_SPEED.B0;
    sbit  QEI_SPEED1_QEI1_SPEED_bit at QEI1_SPEED.B1;
    sbit  QEI_SPEED2_QEI1_SPEED_bit at QEI1_SPEED.B2;
    sbit  QEI_SPEED3_QEI1_SPEED_bit at QEI1_SPEED.B3;
    sbit  QEI_SPEED4_QEI1_SPEED_bit at QEI1_SPEED.B4;
    sbit  QEI_SPEED5_QEI1_SPEED_bit at QEI1_SPEED.B5;
    sbit  QEI_SPEED6_QEI1_SPEED_bit at QEI1_SPEED.B6;
    sbit  QEI_SPEED7_QEI1_SPEED_bit at QEI1_SPEED.B7;
    sbit  QEI_SPEED8_QEI1_SPEED_bit at QEI1_SPEED.B8;
    sbit  QEI_SPEED9_QEI1_SPEED_bit at QEI1_SPEED.B9;
    sbit  QEI_SPEED10_QEI1_SPEED_bit at QEI1_SPEED.B10;
    sbit  QEI_SPEED11_QEI1_SPEED_bit at QEI1_SPEED.B11;
    sbit  QEI_SPEED12_QEI1_SPEED_bit at QEI1_SPEED.B12;
    sbit  QEI_SPEED13_QEI1_SPEED_bit at QEI1_SPEED.B13;
    sbit  QEI_SPEED14_QEI1_SPEED_bit at QEI1_SPEED.B14;
    sbit  QEI_SPEED15_QEI1_SPEED_bit at QEI1_SPEED.B15;
    sbit  QEI_SPEED16_QEI1_SPEED_bit at QEI1_SPEED.B16;
    sbit  QEI_SPEED17_QEI1_SPEED_bit at QEI1_SPEED.B17;
    sbit  QEI_SPEED18_QEI1_SPEED_bit at QEI1_SPEED.B18;
    sbit  QEI_SPEED19_QEI1_SPEED_bit at QEI1_SPEED.B19;
    sbit  QEI_SPEED20_QEI1_SPEED_bit at QEI1_SPEED.B20;
    sbit  QEI_SPEED21_QEI1_SPEED_bit at QEI1_SPEED.B21;
    sbit  QEI_SPEED22_QEI1_SPEED_bit at QEI1_SPEED.B22;
    sbit  QEI_SPEED23_QEI1_SPEED_bit at QEI1_SPEED.B23;
    sbit  QEI_SPEED24_QEI1_SPEED_bit at QEI1_SPEED.B24;
    sbit  QEI_SPEED25_QEI1_SPEED_bit at QEI1_SPEED.B25;
    sbit  QEI_SPEED26_QEI1_SPEED_bit at QEI1_SPEED.B26;
    sbit  QEI_SPEED27_QEI1_SPEED_bit at QEI1_SPEED.B27;
    sbit  QEI_SPEED28_QEI1_SPEED_bit at QEI1_SPEED.B28;
    sbit  QEI_SPEED29_QEI1_SPEED_bit at QEI1_SPEED.B29;
    sbit  QEI_SPEED30_QEI1_SPEED_bit at QEI1_SPEED.B30;
    sbit  QEI_SPEED31_QEI1_SPEED_bit at QEI1_SPEED.B31;

sfr unsigned long   volatile QEI1_INTEN           absolute 0x4002D020;
    sbit  QEI_INTEN_INDEX_QEI1_INTEN_bit at QEI1_INTEN.B0;
    sbit  QEI_INTEN_TIMER_QEI1_INTEN_bit at QEI1_INTEN.B1;
    sbit  QEI_INTEN_DIR_QEI1_INTEN_bit at QEI1_INTEN.B2;
    sbit  QEI_INTEN_ERROR_QEI1_INTEN_bit at QEI1_INTEN.B3;

sfr unsigned long   volatile QEI1_RIS             absolute 0x4002D024;
    sbit  QEI_RIS_INDEX_QEI1_RIS_bit at QEI1_RIS.B0;
    sbit  QEI_RIS_TIMER_QEI1_RIS_bit at QEI1_RIS.B1;
    sbit  QEI_RIS_DIR_QEI1_RIS_bit at QEI1_RIS.B2;
    sbit  QEI_RIS_ERROR_QEI1_RIS_bit at QEI1_RIS.B3;

sfr unsigned long   volatile QEI1_ISC             absolute 0x4002D028;
    sbit  QEI_ISC_INDEX_QEI1_ISC_bit at QEI1_ISC.B0;
    sbit  QEI_ISC_TIMER_QEI1_ISC_bit at QEI1_ISC.B1;
    sbit  QEI_ISC_DIR_QEI1_ISC_bit at QEI1_ISC.B2;
    sbit  QEI_ISC_ERROR_QEI1_ISC_bit at QEI1_ISC.B3;

sfr unsigned long   volatile TIMER0_CFG           absolute 0x40030000;
    const register unsigned short int TIMER_CFG0 = 0;
    sbit  TIMER_CFG0_bit at TIMER0_CFG.B0;
    const register unsigned short int TIMER_CFG1 = 1;
    sbit  TIMER_CFG1_bit at TIMER0_CFG.B1;
    const register unsigned short int TIMER_CFG2 = 2;
    sbit  TIMER_CFG2_bit at TIMER0_CFG.B2;

sfr unsigned long   volatile TIMER0_TAMR          absolute 0x40030004;
    const register unsigned short int TIMER_TAMR_TAMR0 = 0;
    sbit  TIMER_TAMR_TAMR0_bit at TIMER0_TAMR.B0;
    const register unsigned short int TIMER_TAMR_TAMR1 = 1;
    sbit  TIMER_TAMR_TAMR1_bit at TIMER0_TAMR.B1;
    const register unsigned short int TIMER_TAMR_TACMR = 2;
    sbit  TIMER_TAMR_TACMR_bit at TIMER0_TAMR.B2;
    const register unsigned short int TIMER_TAMR_TAAMS = 3;
    sbit  TIMER_TAMR_TAAMS_bit at TIMER0_TAMR.B3;
    const register unsigned short int TIMER_TAMR_TACDIR = 4;
    sbit  TIMER_TAMR_TACDIR_bit at TIMER0_TAMR.B4;
    const register unsigned short int TIMER_TAMR_TAMIE = 5;
    sbit  TIMER_TAMR_TAMIE_bit at TIMER0_TAMR.B5;
    const register unsigned short int TIMER_TAMR_TAWOT = 6;
    sbit  TIMER_TAMR_TAWOT_bit at TIMER0_TAMR.B6;
    const register unsigned short int TIMER_TAMR_TASNAPS = 7;
    sbit  TIMER_TAMR_TASNAPS_bit at TIMER0_TAMR.B7;
    const register unsigned short int TIMER_TAMR_TAILD = 8;
    sbit  TIMER_TAMR_TAILD_bit at TIMER0_TAMR.B8;
    const register unsigned short int TIMER_TAMR_TAPWMIE = 9;
    sbit  TIMER_TAMR_TAPWMIE_bit at TIMER0_TAMR.B9;
    const register unsigned short int TIMER_TAMR_TAMRSU = 10;
    sbit  TIMER_TAMR_TAMRSU_bit at TIMER0_TAMR.B10;
    const register unsigned short int TIMER_TAMR_TAPLO = 11;
    sbit  TIMER_TAMR_TAPLO_bit at TIMER0_TAMR.B11;

sfr unsigned long   volatile TIMER0_TBMR          absolute 0x40030008;
    const register unsigned short int TIMER_TBMR_TBMR0 = 0;
    sbit  TIMER_TBMR_TBMR0_bit at TIMER0_TBMR.B0;
    const register unsigned short int TIMER_TBMR_TBMR1 = 1;
    sbit  TIMER_TBMR_TBMR1_bit at TIMER0_TBMR.B1;
    const register unsigned short int TIMER_TBMR_TBCMR = 2;
    sbit  TIMER_TBMR_TBCMR_bit at TIMER0_TBMR.B2;
    const register unsigned short int TIMER_TBMR_TBAMS = 3;
    sbit  TIMER_TBMR_TBAMS_bit at TIMER0_TBMR.B3;
    const register unsigned short int TIMER_TBMR_TBCDIR = 4;
    sbit  TIMER_TBMR_TBCDIR_bit at TIMER0_TBMR.B4;
    const register unsigned short int TIMER_TBMR_TBMIE = 5;
    sbit  TIMER_TBMR_TBMIE_bit at TIMER0_TBMR.B5;
    const register unsigned short int TIMER_TBMR_TBWOT = 6;
    sbit  TIMER_TBMR_TBWOT_bit at TIMER0_TBMR.B6;
    const register unsigned short int TIMER_TBMR_TBSNAPS = 7;
    sbit  TIMER_TBMR_TBSNAPS_bit at TIMER0_TBMR.B7;
    const register unsigned short int TIMER_TBMR_TBILD = 8;
    sbit  TIMER_TBMR_TBILD_bit at TIMER0_TBMR.B8;
    const register unsigned short int TIMER_TBMR_TBPWMIE = 9;
    sbit  TIMER_TBMR_TBPWMIE_bit at TIMER0_TBMR.B9;
    const register unsigned short int TIMER_TBMR_TBMRSU = 10;
    sbit  TIMER_TBMR_TBMRSU_bit at TIMER0_TBMR.B10;
    const register unsigned short int TIMER_TBMR_TBPLO = 11;
    sbit  TIMER_TBMR_TBPLO_bit at TIMER0_TBMR.B11;

sfr unsigned long   volatile TIMER0_CTL           absolute 0x4003000C;
    const register unsigned short int TIMER_CTL_TAEN = 0;
    sbit  TIMER_CTL_TAEN_bit at TIMER0_CTL.B0;
    const register unsigned short int TIMER_CTL_TASTALL = 1;
    sbit  TIMER_CTL_TASTALL_bit at TIMER0_CTL.B1;
    const register unsigned short int TIMER_CTL_TAEVENT2 = 2;
    sbit  TIMER_CTL_TAEVENT2_bit at TIMER0_CTL.B2;
    const register unsigned short int TIMER_CTL_TAEVENT3 = 3;
    sbit  TIMER_CTL_TAEVENT3_bit at TIMER0_CTL.B3;
    const register unsigned short int TIMER_CTL_RTCEN = 4;
    sbit  TIMER_CTL_RTCEN_bit at TIMER0_CTL.B4;
    const register unsigned short int TIMER_CTL_TAOTE = 5;
    sbit  TIMER_CTL_TAOTE_bit at TIMER0_CTL.B5;
    const register unsigned short int TIMER_CTL_TAPWML = 6;
    sbit  TIMER_CTL_TAPWML_bit at TIMER0_CTL.B6;
    const register unsigned short int TIMER_CTL_TBEN = 8;
    sbit  TIMER_CTL_TBEN_bit at TIMER0_CTL.B8;
    const register unsigned short int TIMER_CTL_TBSTALL = 9;
    sbit  TIMER_CTL_TBSTALL_bit at TIMER0_CTL.B9;
    const register unsigned short int TIMER_CTL_TBEVENT10 = 10;
    sbit  TIMER_CTL_TBEVENT10_bit at TIMER0_CTL.B10;
    const register unsigned short int TIMER_CTL_TBEVENT11 = 11;
    sbit  TIMER_CTL_TBEVENT11_bit at TIMER0_CTL.B11;
    const register unsigned short int TIMER_CTL_TBOTE = 13;
    sbit  TIMER_CTL_TBOTE_bit at TIMER0_CTL.B13;
    const register unsigned short int TIMER_CTL_TBPWML = 14;
    sbit  TIMER_CTL_TBPWML_bit at TIMER0_CTL.B14;

sfr unsigned long   volatile TIMER0_SYNC          absolute 0x40030010;
    const register unsigned short int TIMER_SYNC_SYNCT00 = 0;
    sbit  TIMER_SYNC_SYNCT00_bit at TIMER0_SYNC.B0;
    const register unsigned short int TIMER_SYNC_SYNCT01 = 1;
    sbit  TIMER_SYNC_SYNCT01_bit at TIMER0_SYNC.B1;
    const register unsigned short int TIMER_SYNC_SYNCT12 = 2;
    sbit  TIMER_SYNC_SYNCT12_bit at TIMER0_SYNC.B2;
    const register unsigned short int TIMER_SYNC_SYNCT13 = 3;
    sbit  TIMER_SYNC_SYNCT13_bit at TIMER0_SYNC.B3;
    const register unsigned short int TIMER_SYNC_SYNCT24 = 4;
    sbit  TIMER_SYNC_SYNCT24_bit at TIMER0_SYNC.B4;
    const register unsigned short int TIMER_SYNC_SYNCT25 = 5;
    sbit  TIMER_SYNC_SYNCT25_bit at TIMER0_SYNC.B5;
    const register unsigned short int TIMER_SYNC_SYNCT36 = 6;
    sbit  TIMER_SYNC_SYNCT36_bit at TIMER0_SYNC.B6;
    const register unsigned short int TIMER_SYNC_SYNCT37 = 7;
    sbit  TIMER_SYNC_SYNCT37_bit at TIMER0_SYNC.B7;
    const register unsigned short int TIMER_SYNC_SYNCT48 = 8;
    sbit  TIMER_SYNC_SYNCT48_bit at TIMER0_SYNC.B8;
    const register unsigned short int TIMER_SYNC_SYNCT49 = 9;
    sbit  TIMER_SYNC_SYNCT49_bit at TIMER0_SYNC.B9;
    const register unsigned short int TIMER_SYNC_SYNCT510 = 10;
    sbit  TIMER_SYNC_SYNCT510_bit at TIMER0_SYNC.B10;
    const register unsigned short int TIMER_SYNC_SYNCT511 = 11;
    sbit  TIMER_SYNC_SYNCT511_bit at TIMER0_SYNC.B11;
    const register unsigned short int TIMER_SYNC_SYNCWT012 = 12;
    sbit  TIMER_SYNC_SYNCWT012_bit at TIMER0_SYNC.B12;
    const register unsigned short int TIMER_SYNC_SYNCWT013 = 13;
    sbit  TIMER_SYNC_SYNCWT013_bit at TIMER0_SYNC.B13;
    const register unsigned short int TIMER_SYNC_SYNCWT114 = 14;
    sbit  TIMER_SYNC_SYNCWT114_bit at TIMER0_SYNC.B14;
    const register unsigned short int TIMER_SYNC_SYNCWT115 = 15;
    sbit  TIMER_SYNC_SYNCWT115_bit at TIMER0_SYNC.B15;
    const register unsigned short int TIMER_SYNC_SYNCWT216 = 16;
    sbit  TIMER_SYNC_SYNCWT216_bit at TIMER0_SYNC.B16;
    const register unsigned short int TIMER_SYNC_SYNCWT217 = 17;
    sbit  TIMER_SYNC_SYNCWT217_bit at TIMER0_SYNC.B17;
    const register unsigned short int TIMER_SYNC_SYNCWT318 = 18;
    sbit  TIMER_SYNC_SYNCWT318_bit at TIMER0_SYNC.B18;
    const register unsigned short int TIMER_SYNC_SYNCWT319 = 19;
    sbit  TIMER_SYNC_SYNCWT319_bit at TIMER0_SYNC.B19;
    const register unsigned short int TIMER_SYNC_SYNCWT420 = 20;
    sbit  TIMER_SYNC_SYNCWT420_bit at TIMER0_SYNC.B20;
    const register unsigned short int TIMER_SYNC_SYNCWT421 = 21;
    sbit  TIMER_SYNC_SYNCWT421_bit at TIMER0_SYNC.B21;
    const register unsigned short int TIMER_SYNC_SYNCWT522 = 22;
    sbit  TIMER_SYNC_SYNCWT522_bit at TIMER0_SYNC.B22;
    const register unsigned short int TIMER_SYNC_SYNCWT523 = 23;
    sbit  TIMER_SYNC_SYNCWT523_bit at TIMER0_SYNC.B23;

sfr unsigned long   volatile TIMER0_IMR           absolute 0x40030018;
    const register unsigned short int TIMER_IMR_TATOIM = 0;
    sbit  TIMER_IMR_TATOIM_bit at TIMER0_IMR.B0;
    const register unsigned short int TIMER_IMR_CAMIM = 1;
    sbit  TIMER_IMR_CAMIM_bit at TIMER0_IMR.B1;
    const register unsigned short int TIMER_IMR_CAEIM = 2;
    sbit  TIMER_IMR_CAEIM_bit at TIMER0_IMR.B2;
    const register unsigned short int TIMER_IMR_RTCIM = 3;
    sbit  TIMER_IMR_RTCIM_bit at TIMER0_IMR.B3;
    const register unsigned short int TIMER_IMR_TAMIM = 4;
    sbit  TIMER_IMR_TAMIM_bit at TIMER0_IMR.B4;
    const register unsigned short int TIMER_IMR_TBTOIM = 8;
    sbit  TIMER_IMR_TBTOIM_bit at TIMER0_IMR.B8;
    const register unsigned short int TIMER_IMR_CBMIM = 9;
    sbit  TIMER_IMR_CBMIM_bit at TIMER0_IMR.B9;
    const register unsigned short int TIMER_IMR_CBEIM = 10;
    sbit  TIMER_IMR_CBEIM_bit at TIMER0_IMR.B10;
    const register unsigned short int TIMER_IMR_TBMIM = 11;
    sbit  TIMER_IMR_TBMIM_bit at TIMER0_IMR.B11;
    const register unsigned short int TIMER_IMR_WUEIM = 16;
    sbit  TIMER_IMR_WUEIM_bit at TIMER0_IMR.B16;

sfr unsigned long   volatile TIMER0_RIS           absolute 0x4003001C;
    const register unsigned short int TIMER_RIS_TATORIS = 0;
    sbit  TIMER_RIS_TATORIS_bit at TIMER0_RIS.B0;
    const register unsigned short int TIMER_RIS_CAMRIS = 1;
    sbit  TIMER_RIS_CAMRIS_bit at TIMER0_RIS.B1;
    const register unsigned short int TIMER_RIS_CAERIS = 2;
    sbit  TIMER_RIS_CAERIS_bit at TIMER0_RIS.B2;
    const register unsigned short int TIMER_RIS_RTCRIS = 3;
    sbit  TIMER_RIS_RTCRIS_bit at TIMER0_RIS.B3;
    const register unsigned short int TIMER_RIS_TAMRIS = 4;
    sbit  TIMER_RIS_TAMRIS_bit at TIMER0_RIS.B4;
    const register unsigned short int TIMER_RIS_TBTORIS = 8;
    sbit  TIMER_RIS_TBTORIS_bit at TIMER0_RIS.B8;
    const register unsigned short int TIMER_RIS_CBMRIS = 9;
    sbit  TIMER_RIS_CBMRIS_bit at TIMER0_RIS.B9;
    const register unsigned short int TIMER_RIS_CBERIS = 10;
    sbit  TIMER_RIS_CBERIS_bit at TIMER0_RIS.B10;
    const register unsigned short int TIMER_RIS_TBMRIS = 11;
    sbit  TIMER_RIS_TBMRIS_bit at TIMER0_RIS.B11;
    const register unsigned short int TIMER_RIS_WUERIS = 16;
    sbit  TIMER_RIS_WUERIS_bit at TIMER0_RIS.B16;

sfr unsigned long   volatile TIMER0_MIS           absolute 0x40030020;
    const register unsigned short int TIMER_MIS_TATOMIS = 0;
    sbit  TIMER_MIS_TATOMIS_bit at TIMER0_MIS.B0;
    const register unsigned short int TIMER_MIS_CAMMIS = 1;
    sbit  TIMER_MIS_CAMMIS_bit at TIMER0_MIS.B1;
    const register unsigned short int TIMER_MIS_CAEMIS = 2;
    sbit  TIMER_MIS_CAEMIS_bit at TIMER0_MIS.B2;
    const register unsigned short int TIMER_MIS_RTCMIS = 3;
    sbit  TIMER_MIS_RTCMIS_bit at TIMER0_MIS.B3;
    const register unsigned short int TIMER_MIS_TAMMIS = 4;
    sbit  TIMER_MIS_TAMMIS_bit at TIMER0_MIS.B4;
    const register unsigned short int TIMER_MIS_TBTOMIS = 8;
    sbit  TIMER_MIS_TBTOMIS_bit at TIMER0_MIS.B8;
    const register unsigned short int TIMER_MIS_CBMMIS = 9;
    sbit  TIMER_MIS_CBMMIS_bit at TIMER0_MIS.B9;
    const register unsigned short int TIMER_MIS_CBEMIS = 10;
    sbit  TIMER_MIS_CBEMIS_bit at TIMER0_MIS.B10;
    const register unsigned short int TIMER_MIS_TBMMIS = 11;
    sbit  TIMER_MIS_TBMMIS_bit at TIMER0_MIS.B11;
    const register unsigned short int TIMER_MIS_WUEMIS = 16;
    sbit  TIMER_MIS_WUEMIS_bit at TIMER0_MIS.B16;

sfr unsigned long   volatile TIMER0_ICR           absolute 0x40030024;
    const register unsigned short int TIMER_ICR_TATOCINT = 0;
    sbit  TIMER_ICR_TATOCINT_bit at TIMER0_ICR.B0;
    const register unsigned short int TIMER_ICR_CAMCINT = 1;
    sbit  TIMER_ICR_CAMCINT_bit at TIMER0_ICR.B1;
    const register unsigned short int TIMER_ICR_CAECINT = 2;
    sbit  TIMER_ICR_CAECINT_bit at TIMER0_ICR.B2;
    const register unsigned short int TIMER_ICR_RTCCINT = 3;
    sbit  TIMER_ICR_RTCCINT_bit at TIMER0_ICR.B3;
    const register unsigned short int TIMER_ICR_TAMCINT = 4;
    sbit  TIMER_ICR_TAMCINT_bit at TIMER0_ICR.B4;
    const register unsigned short int TIMER_ICR_TBTOCINT = 8;
    sbit  TIMER_ICR_TBTOCINT_bit at TIMER0_ICR.B8;
    const register unsigned short int TIMER_ICR_CBMCINT = 9;
    sbit  TIMER_ICR_CBMCINT_bit at TIMER0_ICR.B9;
    const register unsigned short int TIMER_ICR_CBECINT = 10;
    sbit  TIMER_ICR_CBECINT_bit at TIMER0_ICR.B10;
    const register unsigned short int TIMER_ICR_TBMCINT = 11;
    sbit  TIMER_ICR_TBMCINT_bit at TIMER0_ICR.B11;
    const register unsigned short int TIMER_ICR_WUECINT = 16;
    sbit  TIMER_ICR_WUECINT_bit at TIMER0_ICR.B16;

sfr unsigned long   volatile TIMER0_TAILR         absolute 0x40030028;
sfr unsigned long   volatile TIMER0_TBILR         absolute 0x4003002C;
sfr unsigned long   volatile TIMER0_TAMATCHR      absolute 0x40030030;
sfr unsigned long   volatile TIMER0_TBMATCHR      absolute 0x40030034;
sfr unsigned long   volatile TIMER0_TAPR          absolute 0x40030038;
    const register unsigned short int TIMER_TAPR_TAPSR0 = 0;
    sbit  TIMER_TAPR_TAPSR0_bit at TIMER0_TAPR.B0;
    const register unsigned short int TIMER_TAPR_TAPSR1 = 1;
    sbit  TIMER_TAPR_TAPSR1_bit at TIMER0_TAPR.B1;
    const register unsigned short int TIMER_TAPR_TAPSR2 = 2;
    sbit  TIMER_TAPR_TAPSR2_bit at TIMER0_TAPR.B2;
    const register unsigned short int TIMER_TAPR_TAPSR3 = 3;
    sbit  TIMER_TAPR_TAPSR3_bit at TIMER0_TAPR.B3;
    const register unsigned short int TIMER_TAPR_TAPSR4 = 4;
    sbit  TIMER_TAPR_TAPSR4_bit at TIMER0_TAPR.B4;
    const register unsigned short int TIMER_TAPR_TAPSR5 = 5;
    sbit  TIMER_TAPR_TAPSR5_bit at TIMER0_TAPR.B5;
    const register unsigned short int TIMER_TAPR_TAPSR6 = 6;
    sbit  TIMER_TAPR_TAPSR6_bit at TIMER0_TAPR.B6;
    const register unsigned short int TIMER_TAPR_TAPSR7 = 7;
    sbit  TIMER_TAPR_TAPSR7_bit at TIMER0_TAPR.B7;
    const register unsigned short int TIMER_TAPR_TAPSRH8 = 8;
    sbit  TIMER_TAPR_TAPSRH8_bit at TIMER0_TAPR.B8;
    const register unsigned short int TIMER_TAPR_TAPSRH9 = 9;
    sbit  TIMER_TAPR_TAPSRH9_bit at TIMER0_TAPR.B9;
    const register unsigned short int TIMER_TAPR_TAPSRH10 = 10;
    sbit  TIMER_TAPR_TAPSRH10_bit at TIMER0_TAPR.B10;
    const register unsigned short int TIMER_TAPR_TAPSRH11 = 11;
    sbit  TIMER_TAPR_TAPSRH11_bit at TIMER0_TAPR.B11;
    const register unsigned short int TIMER_TAPR_TAPSRH12 = 12;
    sbit  TIMER_TAPR_TAPSRH12_bit at TIMER0_TAPR.B12;
    const register unsigned short int TIMER_TAPR_TAPSRH13 = 13;
    sbit  TIMER_TAPR_TAPSRH13_bit at TIMER0_TAPR.B13;
    const register unsigned short int TIMER_TAPR_TAPSRH14 = 14;
    sbit  TIMER_TAPR_TAPSRH14_bit at TIMER0_TAPR.B14;
    const register unsigned short int TIMER_TAPR_TAPSRH15 = 15;
    sbit  TIMER_TAPR_TAPSRH15_bit at TIMER0_TAPR.B15;

sfr unsigned long   volatile TIMER0_TBPR          absolute 0x4003003C;
    const register unsigned short int TIMER_TBPR_TBPSR0 = 0;
    sbit  TIMER_TBPR_TBPSR0_bit at TIMER0_TBPR.B0;
    const register unsigned short int TIMER_TBPR_TBPSR1 = 1;
    sbit  TIMER_TBPR_TBPSR1_bit at TIMER0_TBPR.B1;
    const register unsigned short int TIMER_TBPR_TBPSR2 = 2;
    sbit  TIMER_TBPR_TBPSR2_bit at TIMER0_TBPR.B2;
    const register unsigned short int TIMER_TBPR_TBPSR3 = 3;
    sbit  TIMER_TBPR_TBPSR3_bit at TIMER0_TBPR.B3;
    const register unsigned short int TIMER_TBPR_TBPSR4 = 4;
    sbit  TIMER_TBPR_TBPSR4_bit at TIMER0_TBPR.B4;
    const register unsigned short int TIMER_TBPR_TBPSR5 = 5;
    sbit  TIMER_TBPR_TBPSR5_bit at TIMER0_TBPR.B5;
    const register unsigned short int TIMER_TBPR_TBPSR6 = 6;
    sbit  TIMER_TBPR_TBPSR6_bit at TIMER0_TBPR.B6;
    const register unsigned short int TIMER_TBPR_TBPSR7 = 7;
    sbit  TIMER_TBPR_TBPSR7_bit at TIMER0_TBPR.B7;
    const register unsigned short int TIMER_TBPR_TBPSRH8 = 8;
    sbit  TIMER_TBPR_TBPSRH8_bit at TIMER0_TBPR.B8;
    const register unsigned short int TIMER_TBPR_TBPSRH9 = 9;
    sbit  TIMER_TBPR_TBPSRH9_bit at TIMER0_TBPR.B9;
    const register unsigned short int TIMER_TBPR_TBPSRH10 = 10;
    sbit  TIMER_TBPR_TBPSRH10_bit at TIMER0_TBPR.B10;
    const register unsigned short int TIMER_TBPR_TBPSRH11 = 11;
    sbit  TIMER_TBPR_TBPSRH11_bit at TIMER0_TBPR.B11;
    const register unsigned short int TIMER_TBPR_TBPSRH12 = 12;
    sbit  TIMER_TBPR_TBPSRH12_bit at TIMER0_TBPR.B12;
    const register unsigned short int TIMER_TBPR_TBPSRH13 = 13;
    sbit  TIMER_TBPR_TBPSRH13_bit at TIMER0_TBPR.B13;
    const register unsigned short int TIMER_TBPR_TBPSRH14 = 14;
    sbit  TIMER_TBPR_TBPSRH14_bit at TIMER0_TBPR.B14;
    const register unsigned short int TIMER_TBPR_TBPSRH15 = 15;
    sbit  TIMER_TBPR_TBPSRH15_bit at TIMER0_TBPR.B15;

sfr unsigned long   volatile TIMER0_TAPMR         absolute 0x40030040;
    const register unsigned short int TIMER_TAPMR_TAPSMR0 = 0;
    sbit  TIMER_TAPMR_TAPSMR0_bit at TIMER0_TAPMR.B0;
    const register unsigned short int TIMER_TAPMR_TAPSMR1 = 1;
    sbit  TIMER_TAPMR_TAPSMR1_bit at TIMER0_TAPMR.B1;
    const register unsigned short int TIMER_TAPMR_TAPSMR2 = 2;
    sbit  TIMER_TAPMR_TAPSMR2_bit at TIMER0_TAPMR.B2;
    const register unsigned short int TIMER_TAPMR_TAPSMR3 = 3;
    sbit  TIMER_TAPMR_TAPSMR3_bit at TIMER0_TAPMR.B3;
    const register unsigned short int TIMER_TAPMR_TAPSMR4 = 4;
    sbit  TIMER_TAPMR_TAPSMR4_bit at TIMER0_TAPMR.B4;
    const register unsigned short int TIMER_TAPMR_TAPSMR5 = 5;
    sbit  TIMER_TAPMR_TAPSMR5_bit at TIMER0_TAPMR.B5;
    const register unsigned short int TIMER_TAPMR_TAPSMR6 = 6;
    sbit  TIMER_TAPMR_TAPSMR6_bit at TIMER0_TAPMR.B6;
    const register unsigned short int TIMER_TAPMR_TAPSMR7 = 7;
    sbit  TIMER_TAPMR_TAPSMR7_bit at TIMER0_TAPMR.B7;
    const register unsigned short int TIMER_TAPMR_TAPSMRH8 = 8;
    sbit  TIMER_TAPMR_TAPSMRH8_bit at TIMER0_TAPMR.B8;
    const register unsigned short int TIMER_TAPMR_TAPSMRH9 = 9;
    sbit  TIMER_TAPMR_TAPSMRH9_bit at TIMER0_TAPMR.B9;
    const register unsigned short int TIMER_TAPMR_TAPSMRH10 = 10;
    sbit  TIMER_TAPMR_TAPSMRH10_bit at TIMER0_TAPMR.B10;
    const register unsigned short int TIMER_TAPMR_TAPSMRH11 = 11;
    sbit  TIMER_TAPMR_TAPSMRH11_bit at TIMER0_TAPMR.B11;
    const register unsigned short int TIMER_TAPMR_TAPSMRH12 = 12;
    sbit  TIMER_TAPMR_TAPSMRH12_bit at TIMER0_TAPMR.B12;
    const register unsigned short int TIMER_TAPMR_TAPSMRH13 = 13;
    sbit  TIMER_TAPMR_TAPSMRH13_bit at TIMER0_TAPMR.B13;
    const register unsigned short int TIMER_TAPMR_TAPSMRH14 = 14;
    sbit  TIMER_TAPMR_TAPSMRH14_bit at TIMER0_TAPMR.B14;
    const register unsigned short int TIMER_TAPMR_TAPSMRH15 = 15;
    sbit  TIMER_TAPMR_TAPSMRH15_bit at TIMER0_TAPMR.B15;

sfr unsigned long   volatile TIMER0_TBPMR         absolute 0x40030044;
    const register unsigned short int TIMER_TBPMR_TBPSMR0 = 0;
    sbit  TIMER_TBPMR_TBPSMR0_bit at TIMER0_TBPMR.B0;
    const register unsigned short int TIMER_TBPMR_TBPSMR1 = 1;
    sbit  TIMER_TBPMR_TBPSMR1_bit at TIMER0_TBPMR.B1;
    const register unsigned short int TIMER_TBPMR_TBPSMR2 = 2;
    sbit  TIMER_TBPMR_TBPSMR2_bit at TIMER0_TBPMR.B2;
    const register unsigned short int TIMER_TBPMR_TBPSMR3 = 3;
    sbit  TIMER_TBPMR_TBPSMR3_bit at TIMER0_TBPMR.B3;
    const register unsigned short int TIMER_TBPMR_TBPSMR4 = 4;
    sbit  TIMER_TBPMR_TBPSMR4_bit at TIMER0_TBPMR.B4;
    const register unsigned short int TIMER_TBPMR_TBPSMR5 = 5;
    sbit  TIMER_TBPMR_TBPSMR5_bit at TIMER0_TBPMR.B5;
    const register unsigned short int TIMER_TBPMR_TBPSMR6 = 6;
    sbit  TIMER_TBPMR_TBPSMR6_bit at TIMER0_TBPMR.B6;
    const register unsigned short int TIMER_TBPMR_TBPSMR7 = 7;
    sbit  TIMER_TBPMR_TBPSMR7_bit at TIMER0_TBPMR.B7;
    const register unsigned short int TIMER_TBPMR_TBPSMRH8 = 8;
    sbit  TIMER_TBPMR_TBPSMRH8_bit at TIMER0_TBPMR.B8;
    const register unsigned short int TIMER_TBPMR_TBPSMRH9 = 9;
    sbit  TIMER_TBPMR_TBPSMRH9_bit at TIMER0_TBPMR.B9;
    const register unsigned short int TIMER_TBPMR_TBPSMRH10 = 10;
    sbit  TIMER_TBPMR_TBPSMRH10_bit at TIMER0_TBPMR.B10;
    const register unsigned short int TIMER_TBPMR_TBPSMRH11 = 11;
    sbit  TIMER_TBPMR_TBPSMRH11_bit at TIMER0_TBPMR.B11;
    const register unsigned short int TIMER_TBPMR_TBPSMRH12 = 12;
    sbit  TIMER_TBPMR_TBPSMRH12_bit at TIMER0_TBPMR.B12;
    const register unsigned short int TIMER_TBPMR_TBPSMRH13 = 13;
    sbit  TIMER_TBPMR_TBPSMRH13_bit at TIMER0_TBPMR.B13;
    const register unsigned short int TIMER_TBPMR_TBPSMRH14 = 14;
    sbit  TIMER_TBPMR_TBPSMRH14_bit at TIMER0_TBPMR.B14;
    const register unsigned short int TIMER_TBPMR_TBPSMRH15 = 15;
    sbit  TIMER_TBPMR_TBPSMRH15_bit at TIMER0_TBPMR.B15;

sfr unsigned long   volatile TIMER0_TAR           absolute 0x40030048;
sfr unsigned long   volatile TIMER0_TBR           absolute 0x4003004C;
sfr unsigned long   volatile TIMER0_TAV           absolute 0x40030050;
sfr unsigned long   volatile TIMER0_TBV           absolute 0x40030054;
sfr unsigned long   volatile TIMER0_RTCPD         absolute 0x40030058;
    const register unsigned short int TIMER_RTCPD_RTCPD0 = 0;
    sbit  TIMER_RTCPD_RTCPD0_bit at TIMER0_RTCPD.B0;
    const register unsigned short int TIMER_RTCPD_RTCPD1 = 1;
    sbit  TIMER_RTCPD_RTCPD1_bit at TIMER0_RTCPD.B1;
    const register unsigned short int TIMER_RTCPD_RTCPD2 = 2;
    sbit  TIMER_RTCPD_RTCPD2_bit at TIMER0_RTCPD.B2;
    const register unsigned short int TIMER_RTCPD_RTCPD3 = 3;
    sbit  TIMER_RTCPD_RTCPD3_bit at TIMER0_RTCPD.B3;
    const register unsigned short int TIMER_RTCPD_RTCPD4 = 4;
    sbit  TIMER_RTCPD_RTCPD4_bit at TIMER0_RTCPD.B4;
    const register unsigned short int TIMER_RTCPD_RTCPD5 = 5;
    sbit  TIMER_RTCPD_RTCPD5_bit at TIMER0_RTCPD.B5;
    const register unsigned short int TIMER_RTCPD_RTCPD6 = 6;
    sbit  TIMER_RTCPD_RTCPD6_bit at TIMER0_RTCPD.B6;
    const register unsigned short int TIMER_RTCPD_RTCPD7 = 7;
    sbit  TIMER_RTCPD_RTCPD7_bit at TIMER0_RTCPD.B7;
    const register unsigned short int TIMER_RTCPD_RTCPD8 = 8;
    sbit  TIMER_RTCPD_RTCPD8_bit at TIMER0_RTCPD.B8;
    const register unsigned short int TIMER_RTCPD_RTCPD9 = 9;
    sbit  TIMER_RTCPD_RTCPD9_bit at TIMER0_RTCPD.B9;
    const register unsigned short int TIMER_RTCPD_RTCPD10 = 10;
    sbit  TIMER_RTCPD_RTCPD10_bit at TIMER0_RTCPD.B10;
    const register unsigned short int TIMER_RTCPD_RTCPD11 = 11;
    sbit  TIMER_RTCPD_RTCPD11_bit at TIMER0_RTCPD.B11;
    const register unsigned short int TIMER_RTCPD_RTCPD12 = 12;
    sbit  TIMER_RTCPD_RTCPD12_bit at TIMER0_RTCPD.B12;
    const register unsigned short int TIMER_RTCPD_RTCPD13 = 13;
    sbit  TIMER_RTCPD_RTCPD13_bit at TIMER0_RTCPD.B13;
    const register unsigned short int TIMER_RTCPD_RTCPD14 = 14;
    sbit  TIMER_RTCPD_RTCPD14_bit at TIMER0_RTCPD.B14;
    const register unsigned short int TIMER_RTCPD_RTCPD15 = 15;
    sbit  TIMER_RTCPD_RTCPD15_bit at TIMER0_RTCPD.B15;

sfr unsigned long   volatile TIMER0_TAPS          absolute 0x4003005C;
    const register unsigned short int TIMER_TAPS_PSS0 = 0;
    sbit  TIMER_TAPS_PSS0_bit at TIMER0_TAPS.B0;
    const register unsigned short int TIMER_TAPS_PSS1 = 1;
    sbit  TIMER_TAPS_PSS1_bit at TIMER0_TAPS.B1;
    const register unsigned short int TIMER_TAPS_PSS2 = 2;
    sbit  TIMER_TAPS_PSS2_bit at TIMER0_TAPS.B2;
    const register unsigned short int TIMER_TAPS_PSS3 = 3;
    sbit  TIMER_TAPS_PSS3_bit at TIMER0_TAPS.B3;
    const register unsigned short int TIMER_TAPS_PSS4 = 4;
    sbit  TIMER_TAPS_PSS4_bit at TIMER0_TAPS.B4;
    const register unsigned short int TIMER_TAPS_PSS5 = 5;
    sbit  TIMER_TAPS_PSS5_bit at TIMER0_TAPS.B5;
    const register unsigned short int TIMER_TAPS_PSS6 = 6;
    sbit  TIMER_TAPS_PSS6_bit at TIMER0_TAPS.B6;
    const register unsigned short int TIMER_TAPS_PSS7 = 7;
    sbit  TIMER_TAPS_PSS7_bit at TIMER0_TAPS.B7;
    const register unsigned short int TIMER_TAPS_PSS8 = 8;
    sbit  TIMER_TAPS_PSS8_bit at TIMER0_TAPS.B8;
    const register unsigned short int TIMER_TAPS_PSS9 = 9;
    sbit  TIMER_TAPS_PSS9_bit at TIMER0_TAPS.B9;
    const register unsigned short int TIMER_TAPS_PSS10 = 10;
    sbit  TIMER_TAPS_PSS10_bit at TIMER0_TAPS.B10;
    const register unsigned short int TIMER_TAPS_PSS11 = 11;
    sbit  TIMER_TAPS_PSS11_bit at TIMER0_TAPS.B11;
    const register unsigned short int TIMER_TAPS_PSS12 = 12;
    sbit  TIMER_TAPS_PSS12_bit at TIMER0_TAPS.B12;
    const register unsigned short int TIMER_TAPS_PSS13 = 13;
    sbit  TIMER_TAPS_PSS13_bit at TIMER0_TAPS.B13;
    const register unsigned short int TIMER_TAPS_PSS14 = 14;
    sbit  TIMER_TAPS_PSS14_bit at TIMER0_TAPS.B14;
    const register unsigned short int TIMER_TAPS_PSS15 = 15;
    sbit  TIMER_TAPS_PSS15_bit at TIMER0_TAPS.B15;

sfr unsigned long   volatile TIMER0_TBPS          absolute 0x40030060;
    const register unsigned short int TIMER_TBPS_PSS0 = 0;
    sbit  TIMER_TBPS_PSS0_bit at TIMER0_TBPS.B0;
    const register unsigned short int TIMER_TBPS_PSS1 = 1;
    sbit  TIMER_TBPS_PSS1_bit at TIMER0_TBPS.B1;
    const register unsigned short int TIMER_TBPS_PSS2 = 2;
    sbit  TIMER_TBPS_PSS2_bit at TIMER0_TBPS.B2;
    const register unsigned short int TIMER_TBPS_PSS3 = 3;
    sbit  TIMER_TBPS_PSS3_bit at TIMER0_TBPS.B3;
    const register unsigned short int TIMER_TBPS_PSS4 = 4;
    sbit  TIMER_TBPS_PSS4_bit at TIMER0_TBPS.B4;
    const register unsigned short int TIMER_TBPS_PSS5 = 5;
    sbit  TIMER_TBPS_PSS5_bit at TIMER0_TBPS.B5;
    const register unsigned short int TIMER_TBPS_PSS6 = 6;
    sbit  TIMER_TBPS_PSS6_bit at TIMER0_TBPS.B6;
    const register unsigned short int TIMER_TBPS_PSS7 = 7;
    sbit  TIMER_TBPS_PSS7_bit at TIMER0_TBPS.B7;
    const register unsigned short int TIMER_TBPS_PSS8 = 8;
    sbit  TIMER_TBPS_PSS8_bit at TIMER0_TBPS.B8;
    const register unsigned short int TIMER_TBPS_PSS9 = 9;
    sbit  TIMER_TBPS_PSS9_bit at TIMER0_TBPS.B9;
    const register unsigned short int TIMER_TBPS_PSS10 = 10;
    sbit  TIMER_TBPS_PSS10_bit at TIMER0_TBPS.B10;
    const register unsigned short int TIMER_TBPS_PSS11 = 11;
    sbit  TIMER_TBPS_PSS11_bit at TIMER0_TBPS.B11;
    const register unsigned short int TIMER_TBPS_PSS12 = 12;
    sbit  TIMER_TBPS_PSS12_bit at TIMER0_TBPS.B12;
    const register unsigned short int TIMER_TBPS_PSS13 = 13;
    sbit  TIMER_TBPS_PSS13_bit at TIMER0_TBPS.B13;
    const register unsigned short int TIMER_TBPS_PSS14 = 14;
    sbit  TIMER_TBPS_PSS14_bit at TIMER0_TBPS.B14;
    const register unsigned short int TIMER_TBPS_PSS15 = 15;
    sbit  TIMER_TBPS_PSS15_bit at TIMER0_TBPS.B15;

sfr unsigned long   volatile TIMER0_TAPV          absolute 0x40030064;
    const register unsigned short int TIMER_TAPV_PSV0 = 0;
    sbit  TIMER_TAPV_PSV0_bit at TIMER0_TAPV.B0;
    const register unsigned short int TIMER_TAPV_PSV1 = 1;
    sbit  TIMER_TAPV_PSV1_bit at TIMER0_TAPV.B1;
    const register unsigned short int TIMER_TAPV_PSV2 = 2;
    sbit  TIMER_TAPV_PSV2_bit at TIMER0_TAPV.B2;
    const register unsigned short int TIMER_TAPV_PSV3 = 3;
    sbit  TIMER_TAPV_PSV3_bit at TIMER0_TAPV.B3;
    const register unsigned short int TIMER_TAPV_PSV4 = 4;
    sbit  TIMER_TAPV_PSV4_bit at TIMER0_TAPV.B4;
    const register unsigned short int TIMER_TAPV_PSV5 = 5;
    sbit  TIMER_TAPV_PSV5_bit at TIMER0_TAPV.B5;
    const register unsigned short int TIMER_TAPV_PSV6 = 6;
    sbit  TIMER_TAPV_PSV6_bit at TIMER0_TAPV.B6;
    const register unsigned short int TIMER_TAPV_PSV7 = 7;
    sbit  TIMER_TAPV_PSV7_bit at TIMER0_TAPV.B7;
    const register unsigned short int TIMER_TAPV_PSV8 = 8;
    sbit  TIMER_TAPV_PSV8_bit at TIMER0_TAPV.B8;
    const register unsigned short int TIMER_TAPV_PSV9 = 9;
    sbit  TIMER_TAPV_PSV9_bit at TIMER0_TAPV.B9;
    const register unsigned short int TIMER_TAPV_PSV10 = 10;
    sbit  TIMER_TAPV_PSV10_bit at TIMER0_TAPV.B10;
    const register unsigned short int TIMER_TAPV_PSV11 = 11;
    sbit  TIMER_TAPV_PSV11_bit at TIMER0_TAPV.B11;
    const register unsigned short int TIMER_TAPV_PSV12 = 12;
    sbit  TIMER_TAPV_PSV12_bit at TIMER0_TAPV.B12;
    const register unsigned short int TIMER_TAPV_PSV13 = 13;
    sbit  TIMER_TAPV_PSV13_bit at TIMER0_TAPV.B13;
    const register unsigned short int TIMER_TAPV_PSV14 = 14;
    sbit  TIMER_TAPV_PSV14_bit at TIMER0_TAPV.B14;
    const register unsigned short int TIMER_TAPV_PSV15 = 15;
    sbit  TIMER_TAPV_PSV15_bit at TIMER0_TAPV.B15;

sfr unsigned long   volatile TIMER0_TBPV          absolute 0x40030068;
    const register unsigned short int TIMER_TBPV_PSV0 = 0;
    sbit  TIMER_TBPV_PSV0_bit at TIMER0_TBPV.B0;
    const register unsigned short int TIMER_TBPV_PSV1 = 1;
    sbit  TIMER_TBPV_PSV1_bit at TIMER0_TBPV.B1;
    const register unsigned short int TIMER_TBPV_PSV2 = 2;
    sbit  TIMER_TBPV_PSV2_bit at TIMER0_TBPV.B2;
    const register unsigned short int TIMER_TBPV_PSV3 = 3;
    sbit  TIMER_TBPV_PSV3_bit at TIMER0_TBPV.B3;
    const register unsigned short int TIMER_TBPV_PSV4 = 4;
    sbit  TIMER_TBPV_PSV4_bit at TIMER0_TBPV.B4;
    const register unsigned short int TIMER_TBPV_PSV5 = 5;
    sbit  TIMER_TBPV_PSV5_bit at TIMER0_TBPV.B5;
    const register unsigned short int TIMER_TBPV_PSV6 = 6;
    sbit  TIMER_TBPV_PSV6_bit at TIMER0_TBPV.B6;
    const register unsigned short int TIMER_TBPV_PSV7 = 7;
    sbit  TIMER_TBPV_PSV7_bit at TIMER0_TBPV.B7;
    const register unsigned short int TIMER_TBPV_PSV8 = 8;
    sbit  TIMER_TBPV_PSV8_bit at TIMER0_TBPV.B8;
    const register unsigned short int TIMER_TBPV_PSV9 = 9;
    sbit  TIMER_TBPV_PSV9_bit at TIMER0_TBPV.B9;
    const register unsigned short int TIMER_TBPV_PSV10 = 10;
    sbit  TIMER_TBPV_PSV10_bit at TIMER0_TBPV.B10;
    const register unsigned short int TIMER_TBPV_PSV11 = 11;
    sbit  TIMER_TBPV_PSV11_bit at TIMER0_TBPV.B11;
    const register unsigned short int TIMER_TBPV_PSV12 = 12;
    sbit  TIMER_TBPV_PSV12_bit at TIMER0_TBPV.B12;
    const register unsigned short int TIMER_TBPV_PSV13 = 13;
    sbit  TIMER_TBPV_PSV13_bit at TIMER0_TBPV.B13;
    const register unsigned short int TIMER_TBPV_PSV14 = 14;
    sbit  TIMER_TBPV_PSV14_bit at TIMER0_TBPV.B14;
    const register unsigned short int TIMER_TBPV_PSV15 = 15;
    sbit  TIMER_TBPV_PSV15_bit at TIMER0_TBPV.B15;

sfr unsigned long   volatile TIMER0_PP            absolute 0x40030FC0;
    const register unsigned short int TIMER_PP_SIZE0 = 0;
    sbit  TIMER_PP_SIZE0_bit at TIMER0_PP.B0;
    const register unsigned short int TIMER_PP_SIZE1 = 1;
    sbit  TIMER_PP_SIZE1_bit at TIMER0_PP.B1;
    const register unsigned short int TIMER_PP_SIZE2 = 2;
    sbit  TIMER_PP_SIZE2_bit at TIMER0_PP.B2;
    const register unsigned short int TIMER_PP_SIZE3 = 3;
    sbit  TIMER_PP_SIZE3_bit at TIMER0_PP.B3;

sfr unsigned long   volatile TIMER1_CFG           absolute 0x40031000;
    sbit  TIMER_CFG0_TIMER1_CFG_bit at TIMER1_CFG.B0;
    sbit  TIMER_CFG1_TIMER1_CFG_bit at TIMER1_CFG.B1;
    sbit  TIMER_CFG2_TIMER1_CFG_bit at TIMER1_CFG.B2;

sfr unsigned long   volatile TIMER1_TAMR          absolute 0x40031004;
    sbit  TIMER_TAMR_TAMR0_TIMER1_TAMR_bit at TIMER1_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_TIMER1_TAMR_bit at TIMER1_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_TIMER1_TAMR_bit at TIMER1_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_TIMER1_TAMR_bit at TIMER1_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_TIMER1_TAMR_bit at TIMER1_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_TIMER1_TAMR_bit at TIMER1_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_TIMER1_TAMR_bit at TIMER1_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_TIMER1_TAMR_bit at TIMER1_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_TIMER1_TAMR_bit at TIMER1_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_TIMER1_TAMR_bit at TIMER1_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_TIMER1_TAMR_bit at TIMER1_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_TIMER1_TAMR_bit at TIMER1_TAMR.B11;

sfr unsigned long   volatile TIMER1_TBMR          absolute 0x40031008;
    sbit  TIMER_TBMR_TBMR0_TIMER1_TBMR_bit at TIMER1_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_TIMER1_TBMR_bit at TIMER1_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_TIMER1_TBMR_bit at TIMER1_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_TIMER1_TBMR_bit at TIMER1_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_TIMER1_TBMR_bit at TIMER1_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_TIMER1_TBMR_bit at TIMER1_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_TIMER1_TBMR_bit at TIMER1_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_TIMER1_TBMR_bit at TIMER1_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_TIMER1_TBMR_bit at TIMER1_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_TIMER1_TBMR_bit at TIMER1_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_TIMER1_TBMR_bit at TIMER1_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_TIMER1_TBMR_bit at TIMER1_TBMR.B11;

sfr unsigned long   volatile TIMER1_CTL           absolute 0x4003100C;
    sbit  TIMER_CTL_TAEN_TIMER1_CTL_bit at TIMER1_CTL.B0;
    sbit  TIMER_CTL_TASTALL_TIMER1_CTL_bit at TIMER1_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_TIMER1_CTL_bit at TIMER1_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_TIMER1_CTL_bit at TIMER1_CTL.B3;
    sbit  TIMER_CTL_RTCEN_TIMER1_CTL_bit at TIMER1_CTL.B4;
    sbit  TIMER_CTL_TAOTE_TIMER1_CTL_bit at TIMER1_CTL.B5;
    sbit  TIMER_CTL_TAPWML_TIMER1_CTL_bit at TIMER1_CTL.B6;
    sbit  TIMER_CTL_TBEN_TIMER1_CTL_bit at TIMER1_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_TIMER1_CTL_bit at TIMER1_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_TIMER1_CTL_bit at TIMER1_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_TIMER1_CTL_bit at TIMER1_CTL.B11;
    sbit  TIMER_CTL_TBOTE_TIMER1_CTL_bit at TIMER1_CTL.B13;
    sbit  TIMER_CTL_TBPWML_TIMER1_CTL_bit at TIMER1_CTL.B14;

sfr unsigned long   volatile TIMER1_SYNC          absolute 0x40031010;
    sbit  TIMER_SYNC_SYNCT00_TIMER1_SYNC_bit at TIMER1_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_TIMER1_SYNC_bit at TIMER1_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_TIMER1_SYNC_bit at TIMER1_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_TIMER1_SYNC_bit at TIMER1_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_TIMER1_SYNC_bit at TIMER1_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_TIMER1_SYNC_bit at TIMER1_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_TIMER1_SYNC_bit at TIMER1_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_TIMER1_SYNC_bit at TIMER1_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_TIMER1_SYNC_bit at TIMER1_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_TIMER1_SYNC_bit at TIMER1_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_TIMER1_SYNC_bit at TIMER1_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_TIMER1_SYNC_bit at TIMER1_SYNC.B11;
    sbit  TIMER_SYNC_SYNCWT012_TIMER1_SYNC_bit at TIMER1_SYNC.B12;
    sbit  TIMER_SYNC_SYNCWT013_TIMER1_SYNC_bit at TIMER1_SYNC.B13;
    sbit  TIMER_SYNC_SYNCWT114_TIMER1_SYNC_bit at TIMER1_SYNC.B14;
    sbit  TIMER_SYNC_SYNCWT115_TIMER1_SYNC_bit at TIMER1_SYNC.B15;
    sbit  TIMER_SYNC_SYNCWT216_TIMER1_SYNC_bit at TIMER1_SYNC.B16;
    sbit  TIMER_SYNC_SYNCWT217_TIMER1_SYNC_bit at TIMER1_SYNC.B17;
    sbit  TIMER_SYNC_SYNCWT318_TIMER1_SYNC_bit at TIMER1_SYNC.B18;
    sbit  TIMER_SYNC_SYNCWT319_TIMER1_SYNC_bit at TIMER1_SYNC.B19;
    sbit  TIMER_SYNC_SYNCWT420_TIMER1_SYNC_bit at TIMER1_SYNC.B20;
    sbit  TIMER_SYNC_SYNCWT421_TIMER1_SYNC_bit at TIMER1_SYNC.B21;
    sbit  TIMER_SYNC_SYNCWT522_TIMER1_SYNC_bit at TIMER1_SYNC.B22;
    sbit  TIMER_SYNC_SYNCWT523_TIMER1_SYNC_bit at TIMER1_SYNC.B23;

sfr unsigned long   volatile TIMER1_IMR           absolute 0x40031018;
    sbit  TIMER_IMR_TATOIM_TIMER1_IMR_bit at TIMER1_IMR.B0;
    sbit  TIMER_IMR_CAMIM_TIMER1_IMR_bit at TIMER1_IMR.B1;
    sbit  TIMER_IMR_CAEIM_TIMER1_IMR_bit at TIMER1_IMR.B2;
    sbit  TIMER_IMR_RTCIM_TIMER1_IMR_bit at TIMER1_IMR.B3;
    sbit  TIMER_IMR_TAMIM_TIMER1_IMR_bit at TIMER1_IMR.B4;
    sbit  TIMER_IMR_TBTOIM_TIMER1_IMR_bit at TIMER1_IMR.B8;
    sbit  TIMER_IMR_CBMIM_TIMER1_IMR_bit at TIMER1_IMR.B9;
    sbit  TIMER_IMR_CBEIM_TIMER1_IMR_bit at TIMER1_IMR.B10;
    sbit  TIMER_IMR_TBMIM_TIMER1_IMR_bit at TIMER1_IMR.B11;
    sbit  TIMER_IMR_WUEIM_TIMER1_IMR_bit at TIMER1_IMR.B16;

sfr unsigned long   volatile TIMER1_RIS           absolute 0x4003101C;
    sbit  TIMER_RIS_TATORIS_TIMER1_RIS_bit at TIMER1_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_TIMER1_RIS_bit at TIMER1_RIS.B1;
    sbit  TIMER_RIS_CAERIS_TIMER1_RIS_bit at TIMER1_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_TIMER1_RIS_bit at TIMER1_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_TIMER1_RIS_bit at TIMER1_RIS.B4;
    sbit  TIMER_RIS_TBTORIS_TIMER1_RIS_bit at TIMER1_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_TIMER1_RIS_bit at TIMER1_RIS.B9;
    sbit  TIMER_RIS_CBERIS_TIMER1_RIS_bit at TIMER1_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_TIMER1_RIS_bit at TIMER1_RIS.B11;
    sbit  TIMER_RIS_WUERIS_TIMER1_RIS_bit at TIMER1_RIS.B16;

sfr unsigned long   volatile TIMER1_MIS           absolute 0x40031020;
    sbit  TIMER_MIS_TATOMIS_TIMER1_MIS_bit at TIMER1_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_TIMER1_MIS_bit at TIMER1_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_TIMER1_MIS_bit at TIMER1_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_TIMER1_MIS_bit at TIMER1_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_TIMER1_MIS_bit at TIMER1_MIS.B4;
    sbit  TIMER_MIS_TBTOMIS_TIMER1_MIS_bit at TIMER1_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_TIMER1_MIS_bit at TIMER1_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_TIMER1_MIS_bit at TIMER1_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_TIMER1_MIS_bit at TIMER1_MIS.B11;
    sbit  TIMER_MIS_WUEMIS_TIMER1_MIS_bit at TIMER1_MIS.B16;

sfr unsigned long   volatile TIMER1_ICR           absolute 0x40031024;
    sbit  TIMER_ICR_TATOCINT_TIMER1_ICR_bit at TIMER1_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_TIMER1_ICR_bit at TIMER1_ICR.B1;
    sbit  TIMER_ICR_CAECINT_TIMER1_ICR_bit at TIMER1_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_TIMER1_ICR_bit at TIMER1_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_TIMER1_ICR_bit at TIMER1_ICR.B4;
    sbit  TIMER_ICR_TBTOCINT_TIMER1_ICR_bit at TIMER1_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_TIMER1_ICR_bit at TIMER1_ICR.B9;
    sbit  TIMER_ICR_CBECINT_TIMER1_ICR_bit at TIMER1_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_TIMER1_ICR_bit at TIMER1_ICR.B11;
    sbit  TIMER_ICR_WUECINT_TIMER1_ICR_bit at TIMER1_ICR.B16;

sfr unsigned long   volatile TIMER1_TAILR         absolute 0x40031028;
sfr unsigned long   volatile TIMER1_TBILR         absolute 0x4003102C;
sfr unsigned long   volatile TIMER1_TAMATCHR      absolute 0x40031030;
sfr unsigned long   volatile TIMER1_TBMATCHR      absolute 0x40031034;
sfr unsigned long   volatile TIMER1_TAPR          absolute 0x40031038;
    sbit  TIMER_TAPR_TAPSR0_TIMER1_TAPR_bit at TIMER1_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_TIMER1_TAPR_bit at TIMER1_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_TIMER1_TAPR_bit at TIMER1_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_TIMER1_TAPR_bit at TIMER1_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_TIMER1_TAPR_bit at TIMER1_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_TIMER1_TAPR_bit at TIMER1_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_TIMER1_TAPR_bit at TIMER1_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_TIMER1_TAPR_bit at TIMER1_TAPR.B7;
    sbit  TIMER_TAPR_TAPSRH8_TIMER1_TAPR_bit at TIMER1_TAPR.B8;
    sbit  TIMER_TAPR_TAPSRH9_TIMER1_TAPR_bit at TIMER1_TAPR.B9;
    sbit  TIMER_TAPR_TAPSRH10_TIMER1_TAPR_bit at TIMER1_TAPR.B10;
    sbit  TIMER_TAPR_TAPSRH11_TIMER1_TAPR_bit at TIMER1_TAPR.B11;
    sbit  TIMER_TAPR_TAPSRH12_TIMER1_TAPR_bit at TIMER1_TAPR.B12;
    sbit  TIMER_TAPR_TAPSRH13_TIMER1_TAPR_bit at TIMER1_TAPR.B13;
    sbit  TIMER_TAPR_TAPSRH14_TIMER1_TAPR_bit at TIMER1_TAPR.B14;
    sbit  TIMER_TAPR_TAPSRH15_TIMER1_TAPR_bit at TIMER1_TAPR.B15;

sfr unsigned long   volatile TIMER1_TBPR          absolute 0x4003103C;
    sbit  TIMER_TBPR_TBPSR0_TIMER1_TBPR_bit at TIMER1_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_TIMER1_TBPR_bit at TIMER1_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_TIMER1_TBPR_bit at TIMER1_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_TIMER1_TBPR_bit at TIMER1_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_TIMER1_TBPR_bit at TIMER1_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_TIMER1_TBPR_bit at TIMER1_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_TIMER1_TBPR_bit at TIMER1_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_TIMER1_TBPR_bit at TIMER1_TBPR.B7;
    sbit  TIMER_TBPR_TBPSRH8_TIMER1_TBPR_bit at TIMER1_TBPR.B8;
    sbit  TIMER_TBPR_TBPSRH9_TIMER1_TBPR_bit at TIMER1_TBPR.B9;
    sbit  TIMER_TBPR_TBPSRH10_TIMER1_TBPR_bit at TIMER1_TBPR.B10;
    sbit  TIMER_TBPR_TBPSRH11_TIMER1_TBPR_bit at TIMER1_TBPR.B11;
    sbit  TIMER_TBPR_TBPSRH12_TIMER1_TBPR_bit at TIMER1_TBPR.B12;
    sbit  TIMER_TBPR_TBPSRH13_TIMER1_TBPR_bit at TIMER1_TBPR.B13;
    sbit  TIMER_TBPR_TBPSRH14_TIMER1_TBPR_bit at TIMER1_TBPR.B14;
    sbit  TIMER_TBPR_TBPSRH15_TIMER1_TBPR_bit at TIMER1_TBPR.B15;

sfr unsigned long   volatile TIMER1_TAPMR         absolute 0x40031040;
    sbit  TIMER_TAPMR_TAPSMR0_TIMER1_TAPMR_bit at TIMER1_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_TIMER1_TAPMR_bit at TIMER1_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_TIMER1_TAPMR_bit at TIMER1_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_TIMER1_TAPMR_bit at TIMER1_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_TIMER1_TAPMR_bit at TIMER1_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_TIMER1_TAPMR_bit at TIMER1_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_TIMER1_TAPMR_bit at TIMER1_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_TIMER1_TAPMR_bit at TIMER1_TAPMR.B7;
    sbit  TIMER_TAPMR_TAPSMRH8_TIMER1_TAPMR_bit at TIMER1_TAPMR.B8;
    sbit  TIMER_TAPMR_TAPSMRH9_TIMER1_TAPMR_bit at TIMER1_TAPMR.B9;
    sbit  TIMER_TAPMR_TAPSMRH10_TIMER1_TAPMR_bit at TIMER1_TAPMR.B10;
    sbit  TIMER_TAPMR_TAPSMRH11_TIMER1_TAPMR_bit at TIMER1_TAPMR.B11;
    sbit  TIMER_TAPMR_TAPSMRH12_TIMER1_TAPMR_bit at TIMER1_TAPMR.B12;
    sbit  TIMER_TAPMR_TAPSMRH13_TIMER1_TAPMR_bit at TIMER1_TAPMR.B13;
    sbit  TIMER_TAPMR_TAPSMRH14_TIMER1_TAPMR_bit at TIMER1_TAPMR.B14;
    sbit  TIMER_TAPMR_TAPSMRH15_TIMER1_TAPMR_bit at TIMER1_TAPMR.B15;

sfr unsigned long   volatile TIMER1_TBPMR         absolute 0x40031044;
    sbit  TIMER_TBPMR_TBPSMR0_TIMER1_TBPMR_bit at TIMER1_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_TIMER1_TBPMR_bit at TIMER1_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_TIMER1_TBPMR_bit at TIMER1_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_TIMER1_TBPMR_bit at TIMER1_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_TIMER1_TBPMR_bit at TIMER1_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_TIMER1_TBPMR_bit at TIMER1_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_TIMER1_TBPMR_bit at TIMER1_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_TIMER1_TBPMR_bit at TIMER1_TBPMR.B7;
    sbit  TIMER_TBPMR_TBPSMRH8_TIMER1_TBPMR_bit at TIMER1_TBPMR.B8;
    sbit  TIMER_TBPMR_TBPSMRH9_TIMER1_TBPMR_bit at TIMER1_TBPMR.B9;
    sbit  TIMER_TBPMR_TBPSMRH10_TIMER1_TBPMR_bit at TIMER1_TBPMR.B10;
    sbit  TIMER_TBPMR_TBPSMRH11_TIMER1_TBPMR_bit at TIMER1_TBPMR.B11;
    sbit  TIMER_TBPMR_TBPSMRH12_TIMER1_TBPMR_bit at TIMER1_TBPMR.B12;
    sbit  TIMER_TBPMR_TBPSMRH13_TIMER1_TBPMR_bit at TIMER1_TBPMR.B13;
    sbit  TIMER_TBPMR_TBPSMRH14_TIMER1_TBPMR_bit at TIMER1_TBPMR.B14;
    sbit  TIMER_TBPMR_TBPSMRH15_TIMER1_TBPMR_bit at TIMER1_TBPMR.B15;

sfr unsigned long   volatile TIMER1_TAR           absolute 0x40031048;
sfr unsigned long   volatile TIMER1_TBR           absolute 0x4003104C;
sfr unsigned long   volatile TIMER1_TAV           absolute 0x40031050;
sfr unsigned long   volatile TIMER1_TBV           absolute 0x40031054;
sfr unsigned long   volatile TIMER1_RTCPD         absolute 0x40031058;
    sbit  TIMER_RTCPD_RTCPD0_TIMER1_RTCPD_bit at TIMER1_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_TIMER1_RTCPD_bit at TIMER1_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_TIMER1_RTCPD_bit at TIMER1_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_TIMER1_RTCPD_bit at TIMER1_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_TIMER1_RTCPD_bit at TIMER1_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_TIMER1_RTCPD_bit at TIMER1_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_TIMER1_RTCPD_bit at TIMER1_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_TIMER1_RTCPD_bit at TIMER1_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_TIMER1_RTCPD_bit at TIMER1_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_TIMER1_RTCPD_bit at TIMER1_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_TIMER1_RTCPD_bit at TIMER1_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_TIMER1_RTCPD_bit at TIMER1_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_TIMER1_RTCPD_bit at TIMER1_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_TIMER1_RTCPD_bit at TIMER1_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_TIMER1_RTCPD_bit at TIMER1_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_TIMER1_RTCPD_bit at TIMER1_RTCPD.B15;

sfr unsigned long   volatile TIMER1_TAPS          absolute 0x4003105C;
    sbit  TIMER_TAPS_PSS0_TIMER1_TAPS_bit at TIMER1_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_TIMER1_TAPS_bit at TIMER1_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_TIMER1_TAPS_bit at TIMER1_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_TIMER1_TAPS_bit at TIMER1_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_TIMER1_TAPS_bit at TIMER1_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_TIMER1_TAPS_bit at TIMER1_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_TIMER1_TAPS_bit at TIMER1_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_TIMER1_TAPS_bit at TIMER1_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_TIMER1_TAPS_bit at TIMER1_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_TIMER1_TAPS_bit at TIMER1_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_TIMER1_TAPS_bit at TIMER1_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_TIMER1_TAPS_bit at TIMER1_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_TIMER1_TAPS_bit at TIMER1_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_TIMER1_TAPS_bit at TIMER1_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_TIMER1_TAPS_bit at TIMER1_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_TIMER1_TAPS_bit at TIMER1_TAPS.B15;

sfr unsigned long   volatile TIMER1_TBPS          absolute 0x40031060;
    sbit  TIMER_TBPS_PSS0_TIMER1_TBPS_bit at TIMER1_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_TIMER1_TBPS_bit at TIMER1_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_TIMER1_TBPS_bit at TIMER1_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_TIMER1_TBPS_bit at TIMER1_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_TIMER1_TBPS_bit at TIMER1_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_TIMER1_TBPS_bit at TIMER1_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_TIMER1_TBPS_bit at TIMER1_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_TIMER1_TBPS_bit at TIMER1_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_TIMER1_TBPS_bit at TIMER1_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_TIMER1_TBPS_bit at TIMER1_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_TIMER1_TBPS_bit at TIMER1_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_TIMER1_TBPS_bit at TIMER1_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_TIMER1_TBPS_bit at TIMER1_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_TIMER1_TBPS_bit at TIMER1_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_TIMER1_TBPS_bit at TIMER1_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_TIMER1_TBPS_bit at TIMER1_TBPS.B15;

sfr unsigned long   volatile TIMER1_TAPV          absolute 0x40031064;
    sbit  TIMER_TAPV_PSV0_TIMER1_TAPV_bit at TIMER1_TAPV.B0;
    sbit  TIMER_TAPV_PSV1_TIMER1_TAPV_bit at TIMER1_TAPV.B1;
    sbit  TIMER_TAPV_PSV2_TIMER1_TAPV_bit at TIMER1_TAPV.B2;
    sbit  TIMER_TAPV_PSV3_TIMER1_TAPV_bit at TIMER1_TAPV.B3;
    sbit  TIMER_TAPV_PSV4_TIMER1_TAPV_bit at TIMER1_TAPV.B4;
    sbit  TIMER_TAPV_PSV5_TIMER1_TAPV_bit at TIMER1_TAPV.B5;
    sbit  TIMER_TAPV_PSV6_TIMER1_TAPV_bit at TIMER1_TAPV.B6;
    sbit  TIMER_TAPV_PSV7_TIMER1_TAPV_bit at TIMER1_TAPV.B7;
    sbit  TIMER_TAPV_PSV8_TIMER1_TAPV_bit at TIMER1_TAPV.B8;
    sbit  TIMER_TAPV_PSV9_TIMER1_TAPV_bit at TIMER1_TAPV.B9;
    sbit  TIMER_TAPV_PSV10_TIMER1_TAPV_bit at TIMER1_TAPV.B10;
    sbit  TIMER_TAPV_PSV11_TIMER1_TAPV_bit at TIMER1_TAPV.B11;
    sbit  TIMER_TAPV_PSV12_TIMER1_TAPV_bit at TIMER1_TAPV.B12;
    sbit  TIMER_TAPV_PSV13_TIMER1_TAPV_bit at TIMER1_TAPV.B13;
    sbit  TIMER_TAPV_PSV14_TIMER1_TAPV_bit at TIMER1_TAPV.B14;
    sbit  TIMER_TAPV_PSV15_TIMER1_TAPV_bit at TIMER1_TAPV.B15;

sfr unsigned long   volatile TIMER1_TBPV          absolute 0x40031068;
    sbit  TIMER_TBPV_PSV0_TIMER1_TBPV_bit at TIMER1_TBPV.B0;
    sbit  TIMER_TBPV_PSV1_TIMER1_TBPV_bit at TIMER1_TBPV.B1;
    sbit  TIMER_TBPV_PSV2_TIMER1_TBPV_bit at TIMER1_TBPV.B2;
    sbit  TIMER_TBPV_PSV3_TIMER1_TBPV_bit at TIMER1_TBPV.B3;
    sbit  TIMER_TBPV_PSV4_TIMER1_TBPV_bit at TIMER1_TBPV.B4;
    sbit  TIMER_TBPV_PSV5_TIMER1_TBPV_bit at TIMER1_TBPV.B5;
    sbit  TIMER_TBPV_PSV6_TIMER1_TBPV_bit at TIMER1_TBPV.B6;
    sbit  TIMER_TBPV_PSV7_TIMER1_TBPV_bit at TIMER1_TBPV.B7;
    sbit  TIMER_TBPV_PSV8_TIMER1_TBPV_bit at TIMER1_TBPV.B8;
    sbit  TIMER_TBPV_PSV9_TIMER1_TBPV_bit at TIMER1_TBPV.B9;
    sbit  TIMER_TBPV_PSV10_TIMER1_TBPV_bit at TIMER1_TBPV.B10;
    sbit  TIMER_TBPV_PSV11_TIMER1_TBPV_bit at TIMER1_TBPV.B11;
    sbit  TIMER_TBPV_PSV12_TIMER1_TBPV_bit at TIMER1_TBPV.B12;
    sbit  TIMER_TBPV_PSV13_TIMER1_TBPV_bit at TIMER1_TBPV.B13;
    sbit  TIMER_TBPV_PSV14_TIMER1_TBPV_bit at TIMER1_TBPV.B14;
    sbit  TIMER_TBPV_PSV15_TIMER1_TBPV_bit at TIMER1_TBPV.B15;

sfr unsigned long   volatile TIMER1_PP            absolute 0x40031FC0;
    sbit  TIMER_PP_SIZE0_TIMER1_PP_bit at TIMER1_PP.B0;
    sbit  TIMER_PP_SIZE1_TIMER1_PP_bit at TIMER1_PP.B1;
    sbit  TIMER_PP_SIZE2_TIMER1_PP_bit at TIMER1_PP.B2;
    sbit  TIMER_PP_SIZE3_TIMER1_PP_bit at TIMER1_PP.B3;

sfr unsigned long   volatile TIMER2_CFG           absolute 0x40032000;
    sbit  TIMER_CFG0_TIMER2_CFG_bit at TIMER2_CFG.B0;
    sbit  TIMER_CFG1_TIMER2_CFG_bit at TIMER2_CFG.B1;
    sbit  TIMER_CFG2_TIMER2_CFG_bit at TIMER2_CFG.B2;

sfr unsigned long   volatile TIMER2_TAMR          absolute 0x40032004;
    sbit  TIMER_TAMR_TAMR0_TIMER2_TAMR_bit at TIMER2_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_TIMER2_TAMR_bit at TIMER2_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_TIMER2_TAMR_bit at TIMER2_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_TIMER2_TAMR_bit at TIMER2_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_TIMER2_TAMR_bit at TIMER2_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_TIMER2_TAMR_bit at TIMER2_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_TIMER2_TAMR_bit at TIMER2_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_TIMER2_TAMR_bit at TIMER2_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_TIMER2_TAMR_bit at TIMER2_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_TIMER2_TAMR_bit at TIMER2_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_TIMER2_TAMR_bit at TIMER2_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_TIMER2_TAMR_bit at TIMER2_TAMR.B11;

sfr unsigned long   volatile TIMER2_TBMR          absolute 0x40032008;
    sbit  TIMER_TBMR_TBMR0_TIMER2_TBMR_bit at TIMER2_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_TIMER2_TBMR_bit at TIMER2_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_TIMER2_TBMR_bit at TIMER2_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_TIMER2_TBMR_bit at TIMER2_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_TIMER2_TBMR_bit at TIMER2_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_TIMER2_TBMR_bit at TIMER2_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_TIMER2_TBMR_bit at TIMER2_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_TIMER2_TBMR_bit at TIMER2_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_TIMER2_TBMR_bit at TIMER2_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_TIMER2_TBMR_bit at TIMER2_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_TIMER2_TBMR_bit at TIMER2_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_TIMER2_TBMR_bit at TIMER2_TBMR.B11;

sfr unsigned long   volatile TIMER2_CTL           absolute 0x4003200C;
    sbit  TIMER_CTL_TAEN_TIMER2_CTL_bit at TIMER2_CTL.B0;
    sbit  TIMER_CTL_TASTALL_TIMER2_CTL_bit at TIMER2_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_TIMER2_CTL_bit at TIMER2_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_TIMER2_CTL_bit at TIMER2_CTL.B3;
    sbit  TIMER_CTL_RTCEN_TIMER2_CTL_bit at TIMER2_CTL.B4;
    sbit  TIMER_CTL_TAOTE_TIMER2_CTL_bit at TIMER2_CTL.B5;
    sbit  TIMER_CTL_TAPWML_TIMER2_CTL_bit at TIMER2_CTL.B6;
    sbit  TIMER_CTL_TBEN_TIMER2_CTL_bit at TIMER2_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_TIMER2_CTL_bit at TIMER2_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_TIMER2_CTL_bit at TIMER2_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_TIMER2_CTL_bit at TIMER2_CTL.B11;
    sbit  TIMER_CTL_TBOTE_TIMER2_CTL_bit at TIMER2_CTL.B13;
    sbit  TIMER_CTL_TBPWML_TIMER2_CTL_bit at TIMER2_CTL.B14;

sfr unsigned long   volatile TIMER2_SYNC          absolute 0x40032010;
    sbit  TIMER_SYNC_SYNCT00_TIMER2_SYNC_bit at TIMER2_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_TIMER2_SYNC_bit at TIMER2_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_TIMER2_SYNC_bit at TIMER2_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_TIMER2_SYNC_bit at TIMER2_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_TIMER2_SYNC_bit at TIMER2_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_TIMER2_SYNC_bit at TIMER2_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_TIMER2_SYNC_bit at TIMER2_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_TIMER2_SYNC_bit at TIMER2_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_TIMER2_SYNC_bit at TIMER2_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_TIMER2_SYNC_bit at TIMER2_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_TIMER2_SYNC_bit at TIMER2_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_TIMER2_SYNC_bit at TIMER2_SYNC.B11;
    sbit  TIMER_SYNC_SYNCWT012_TIMER2_SYNC_bit at TIMER2_SYNC.B12;
    sbit  TIMER_SYNC_SYNCWT013_TIMER2_SYNC_bit at TIMER2_SYNC.B13;
    sbit  TIMER_SYNC_SYNCWT114_TIMER2_SYNC_bit at TIMER2_SYNC.B14;
    sbit  TIMER_SYNC_SYNCWT115_TIMER2_SYNC_bit at TIMER2_SYNC.B15;
    sbit  TIMER_SYNC_SYNCWT216_TIMER2_SYNC_bit at TIMER2_SYNC.B16;
    sbit  TIMER_SYNC_SYNCWT217_TIMER2_SYNC_bit at TIMER2_SYNC.B17;
    sbit  TIMER_SYNC_SYNCWT318_TIMER2_SYNC_bit at TIMER2_SYNC.B18;
    sbit  TIMER_SYNC_SYNCWT319_TIMER2_SYNC_bit at TIMER2_SYNC.B19;
    sbit  TIMER_SYNC_SYNCWT420_TIMER2_SYNC_bit at TIMER2_SYNC.B20;
    sbit  TIMER_SYNC_SYNCWT421_TIMER2_SYNC_bit at TIMER2_SYNC.B21;
    sbit  TIMER_SYNC_SYNCWT522_TIMER2_SYNC_bit at TIMER2_SYNC.B22;
    sbit  TIMER_SYNC_SYNCWT523_TIMER2_SYNC_bit at TIMER2_SYNC.B23;

sfr unsigned long   volatile TIMER2_IMR           absolute 0x40032018;
    sbit  TIMER_IMR_TATOIM_TIMER2_IMR_bit at TIMER2_IMR.B0;
    sbit  TIMER_IMR_CAMIM_TIMER2_IMR_bit at TIMER2_IMR.B1;
    sbit  TIMER_IMR_CAEIM_TIMER2_IMR_bit at TIMER2_IMR.B2;
    sbit  TIMER_IMR_RTCIM_TIMER2_IMR_bit at TIMER2_IMR.B3;
    sbit  TIMER_IMR_TAMIM_TIMER2_IMR_bit at TIMER2_IMR.B4;
    sbit  TIMER_IMR_TBTOIM_TIMER2_IMR_bit at TIMER2_IMR.B8;
    sbit  TIMER_IMR_CBMIM_TIMER2_IMR_bit at TIMER2_IMR.B9;
    sbit  TIMER_IMR_CBEIM_TIMER2_IMR_bit at TIMER2_IMR.B10;
    sbit  TIMER_IMR_TBMIM_TIMER2_IMR_bit at TIMER2_IMR.B11;
    sbit  TIMER_IMR_WUEIM_TIMER2_IMR_bit at TIMER2_IMR.B16;

sfr unsigned long   volatile TIMER2_RIS           absolute 0x4003201C;
    sbit  TIMER_RIS_TATORIS_TIMER2_RIS_bit at TIMER2_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_TIMER2_RIS_bit at TIMER2_RIS.B1;
    sbit  TIMER_RIS_CAERIS_TIMER2_RIS_bit at TIMER2_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_TIMER2_RIS_bit at TIMER2_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_TIMER2_RIS_bit at TIMER2_RIS.B4;
    sbit  TIMER_RIS_TBTORIS_TIMER2_RIS_bit at TIMER2_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_TIMER2_RIS_bit at TIMER2_RIS.B9;
    sbit  TIMER_RIS_CBERIS_TIMER2_RIS_bit at TIMER2_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_TIMER2_RIS_bit at TIMER2_RIS.B11;
    sbit  TIMER_RIS_WUERIS_TIMER2_RIS_bit at TIMER2_RIS.B16;

sfr unsigned long   volatile TIMER2_MIS           absolute 0x40032020;
    sbit  TIMER_MIS_TATOMIS_TIMER2_MIS_bit at TIMER2_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_TIMER2_MIS_bit at TIMER2_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_TIMER2_MIS_bit at TIMER2_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_TIMER2_MIS_bit at TIMER2_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_TIMER2_MIS_bit at TIMER2_MIS.B4;
    sbit  TIMER_MIS_TBTOMIS_TIMER2_MIS_bit at TIMER2_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_TIMER2_MIS_bit at TIMER2_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_TIMER2_MIS_bit at TIMER2_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_TIMER2_MIS_bit at TIMER2_MIS.B11;
    sbit  TIMER_MIS_WUEMIS_TIMER2_MIS_bit at TIMER2_MIS.B16;

sfr unsigned long   volatile TIMER2_ICR           absolute 0x40032024;
    sbit  TIMER_ICR_TATOCINT_TIMER2_ICR_bit at TIMER2_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_TIMER2_ICR_bit at TIMER2_ICR.B1;
    sbit  TIMER_ICR_CAECINT_TIMER2_ICR_bit at TIMER2_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_TIMER2_ICR_bit at TIMER2_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_TIMER2_ICR_bit at TIMER2_ICR.B4;
    sbit  TIMER_ICR_TBTOCINT_TIMER2_ICR_bit at TIMER2_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_TIMER2_ICR_bit at TIMER2_ICR.B9;
    sbit  TIMER_ICR_CBECINT_TIMER2_ICR_bit at TIMER2_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_TIMER2_ICR_bit at TIMER2_ICR.B11;
    sbit  TIMER_ICR_WUECINT_TIMER2_ICR_bit at TIMER2_ICR.B16;

sfr unsigned long   volatile TIMER2_TAILR         absolute 0x40032028;
sfr unsigned long   volatile TIMER2_TBILR         absolute 0x4003202C;
sfr unsigned long   volatile TIMER2_TAMATCHR      absolute 0x40032030;
sfr unsigned long   volatile TIMER2_TBMATCHR      absolute 0x40032034;
sfr unsigned long   volatile TIMER2_TAPR          absolute 0x40032038;
    sbit  TIMER_TAPR_TAPSR0_TIMER2_TAPR_bit at TIMER2_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_TIMER2_TAPR_bit at TIMER2_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_TIMER2_TAPR_bit at TIMER2_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_TIMER2_TAPR_bit at TIMER2_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_TIMER2_TAPR_bit at TIMER2_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_TIMER2_TAPR_bit at TIMER2_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_TIMER2_TAPR_bit at TIMER2_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_TIMER2_TAPR_bit at TIMER2_TAPR.B7;
    sbit  TIMER_TAPR_TAPSRH8_TIMER2_TAPR_bit at TIMER2_TAPR.B8;
    sbit  TIMER_TAPR_TAPSRH9_TIMER2_TAPR_bit at TIMER2_TAPR.B9;
    sbit  TIMER_TAPR_TAPSRH10_TIMER2_TAPR_bit at TIMER2_TAPR.B10;
    sbit  TIMER_TAPR_TAPSRH11_TIMER2_TAPR_bit at TIMER2_TAPR.B11;
    sbit  TIMER_TAPR_TAPSRH12_TIMER2_TAPR_bit at TIMER2_TAPR.B12;
    sbit  TIMER_TAPR_TAPSRH13_TIMER2_TAPR_bit at TIMER2_TAPR.B13;
    sbit  TIMER_TAPR_TAPSRH14_TIMER2_TAPR_bit at TIMER2_TAPR.B14;
    sbit  TIMER_TAPR_TAPSRH15_TIMER2_TAPR_bit at TIMER2_TAPR.B15;

sfr unsigned long   volatile TIMER2_TBPR          absolute 0x4003203C;
    sbit  TIMER_TBPR_TBPSR0_TIMER2_TBPR_bit at TIMER2_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_TIMER2_TBPR_bit at TIMER2_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_TIMER2_TBPR_bit at TIMER2_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_TIMER2_TBPR_bit at TIMER2_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_TIMER2_TBPR_bit at TIMER2_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_TIMER2_TBPR_bit at TIMER2_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_TIMER2_TBPR_bit at TIMER2_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_TIMER2_TBPR_bit at TIMER2_TBPR.B7;
    sbit  TIMER_TBPR_TBPSRH8_TIMER2_TBPR_bit at TIMER2_TBPR.B8;
    sbit  TIMER_TBPR_TBPSRH9_TIMER2_TBPR_bit at TIMER2_TBPR.B9;
    sbit  TIMER_TBPR_TBPSRH10_TIMER2_TBPR_bit at TIMER2_TBPR.B10;
    sbit  TIMER_TBPR_TBPSRH11_TIMER2_TBPR_bit at TIMER2_TBPR.B11;
    sbit  TIMER_TBPR_TBPSRH12_TIMER2_TBPR_bit at TIMER2_TBPR.B12;
    sbit  TIMER_TBPR_TBPSRH13_TIMER2_TBPR_bit at TIMER2_TBPR.B13;
    sbit  TIMER_TBPR_TBPSRH14_TIMER2_TBPR_bit at TIMER2_TBPR.B14;
    sbit  TIMER_TBPR_TBPSRH15_TIMER2_TBPR_bit at TIMER2_TBPR.B15;

sfr unsigned long   volatile TIMER2_TAPMR         absolute 0x40032040;
    sbit  TIMER_TAPMR_TAPSMR0_TIMER2_TAPMR_bit at TIMER2_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_TIMER2_TAPMR_bit at TIMER2_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_TIMER2_TAPMR_bit at TIMER2_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_TIMER2_TAPMR_bit at TIMER2_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_TIMER2_TAPMR_bit at TIMER2_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_TIMER2_TAPMR_bit at TIMER2_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_TIMER2_TAPMR_bit at TIMER2_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_TIMER2_TAPMR_bit at TIMER2_TAPMR.B7;
    sbit  TIMER_TAPMR_TAPSMRH8_TIMER2_TAPMR_bit at TIMER2_TAPMR.B8;
    sbit  TIMER_TAPMR_TAPSMRH9_TIMER2_TAPMR_bit at TIMER2_TAPMR.B9;
    sbit  TIMER_TAPMR_TAPSMRH10_TIMER2_TAPMR_bit at TIMER2_TAPMR.B10;
    sbit  TIMER_TAPMR_TAPSMRH11_TIMER2_TAPMR_bit at TIMER2_TAPMR.B11;
    sbit  TIMER_TAPMR_TAPSMRH12_TIMER2_TAPMR_bit at TIMER2_TAPMR.B12;
    sbit  TIMER_TAPMR_TAPSMRH13_TIMER2_TAPMR_bit at TIMER2_TAPMR.B13;
    sbit  TIMER_TAPMR_TAPSMRH14_TIMER2_TAPMR_bit at TIMER2_TAPMR.B14;
    sbit  TIMER_TAPMR_TAPSMRH15_TIMER2_TAPMR_bit at TIMER2_TAPMR.B15;

sfr unsigned long   volatile TIMER2_TBPMR         absolute 0x40032044;
    sbit  TIMER_TBPMR_TBPSMR0_TIMER2_TBPMR_bit at TIMER2_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_TIMER2_TBPMR_bit at TIMER2_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_TIMER2_TBPMR_bit at TIMER2_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_TIMER2_TBPMR_bit at TIMER2_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_TIMER2_TBPMR_bit at TIMER2_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_TIMER2_TBPMR_bit at TIMER2_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_TIMER2_TBPMR_bit at TIMER2_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_TIMER2_TBPMR_bit at TIMER2_TBPMR.B7;
    sbit  TIMER_TBPMR_TBPSMRH8_TIMER2_TBPMR_bit at TIMER2_TBPMR.B8;
    sbit  TIMER_TBPMR_TBPSMRH9_TIMER2_TBPMR_bit at TIMER2_TBPMR.B9;
    sbit  TIMER_TBPMR_TBPSMRH10_TIMER2_TBPMR_bit at TIMER2_TBPMR.B10;
    sbit  TIMER_TBPMR_TBPSMRH11_TIMER2_TBPMR_bit at TIMER2_TBPMR.B11;
    sbit  TIMER_TBPMR_TBPSMRH12_TIMER2_TBPMR_bit at TIMER2_TBPMR.B12;
    sbit  TIMER_TBPMR_TBPSMRH13_TIMER2_TBPMR_bit at TIMER2_TBPMR.B13;
    sbit  TIMER_TBPMR_TBPSMRH14_TIMER2_TBPMR_bit at TIMER2_TBPMR.B14;
    sbit  TIMER_TBPMR_TBPSMRH15_TIMER2_TBPMR_bit at TIMER2_TBPMR.B15;

sfr unsigned long   volatile TIMER2_TAR           absolute 0x40032048;
sfr unsigned long   volatile TIMER2_TBR           absolute 0x4003204C;
sfr unsigned long   volatile TIMER2_TAV           absolute 0x40032050;
sfr unsigned long   volatile TIMER2_TBV           absolute 0x40032054;
sfr unsigned long   volatile TIMER2_RTCPD         absolute 0x40032058;
    sbit  TIMER_RTCPD_RTCPD0_TIMER2_RTCPD_bit at TIMER2_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_TIMER2_RTCPD_bit at TIMER2_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_TIMER2_RTCPD_bit at TIMER2_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_TIMER2_RTCPD_bit at TIMER2_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_TIMER2_RTCPD_bit at TIMER2_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_TIMER2_RTCPD_bit at TIMER2_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_TIMER2_RTCPD_bit at TIMER2_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_TIMER2_RTCPD_bit at TIMER2_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_TIMER2_RTCPD_bit at TIMER2_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_TIMER2_RTCPD_bit at TIMER2_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_TIMER2_RTCPD_bit at TIMER2_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_TIMER2_RTCPD_bit at TIMER2_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_TIMER2_RTCPD_bit at TIMER2_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_TIMER2_RTCPD_bit at TIMER2_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_TIMER2_RTCPD_bit at TIMER2_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_TIMER2_RTCPD_bit at TIMER2_RTCPD.B15;

sfr unsigned long   volatile TIMER2_TAPS          absolute 0x4003205C;
    sbit  TIMER_TAPS_PSS0_TIMER2_TAPS_bit at TIMER2_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_TIMER2_TAPS_bit at TIMER2_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_TIMER2_TAPS_bit at TIMER2_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_TIMER2_TAPS_bit at TIMER2_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_TIMER2_TAPS_bit at TIMER2_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_TIMER2_TAPS_bit at TIMER2_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_TIMER2_TAPS_bit at TIMER2_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_TIMER2_TAPS_bit at TIMER2_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_TIMER2_TAPS_bit at TIMER2_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_TIMER2_TAPS_bit at TIMER2_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_TIMER2_TAPS_bit at TIMER2_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_TIMER2_TAPS_bit at TIMER2_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_TIMER2_TAPS_bit at TIMER2_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_TIMER2_TAPS_bit at TIMER2_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_TIMER2_TAPS_bit at TIMER2_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_TIMER2_TAPS_bit at TIMER2_TAPS.B15;

sfr unsigned long   volatile TIMER2_TBPS          absolute 0x40032060;
    sbit  TIMER_TBPS_PSS0_TIMER2_TBPS_bit at TIMER2_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_TIMER2_TBPS_bit at TIMER2_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_TIMER2_TBPS_bit at TIMER2_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_TIMER2_TBPS_bit at TIMER2_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_TIMER2_TBPS_bit at TIMER2_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_TIMER2_TBPS_bit at TIMER2_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_TIMER2_TBPS_bit at TIMER2_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_TIMER2_TBPS_bit at TIMER2_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_TIMER2_TBPS_bit at TIMER2_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_TIMER2_TBPS_bit at TIMER2_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_TIMER2_TBPS_bit at TIMER2_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_TIMER2_TBPS_bit at TIMER2_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_TIMER2_TBPS_bit at TIMER2_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_TIMER2_TBPS_bit at TIMER2_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_TIMER2_TBPS_bit at TIMER2_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_TIMER2_TBPS_bit at TIMER2_TBPS.B15;

sfr unsigned long   volatile TIMER2_TAPV          absolute 0x40032064;
    sbit  TIMER_TAPV_PSV0_TIMER2_TAPV_bit at TIMER2_TAPV.B0;
    sbit  TIMER_TAPV_PSV1_TIMER2_TAPV_bit at TIMER2_TAPV.B1;
    sbit  TIMER_TAPV_PSV2_TIMER2_TAPV_bit at TIMER2_TAPV.B2;
    sbit  TIMER_TAPV_PSV3_TIMER2_TAPV_bit at TIMER2_TAPV.B3;
    sbit  TIMER_TAPV_PSV4_TIMER2_TAPV_bit at TIMER2_TAPV.B4;
    sbit  TIMER_TAPV_PSV5_TIMER2_TAPV_bit at TIMER2_TAPV.B5;
    sbit  TIMER_TAPV_PSV6_TIMER2_TAPV_bit at TIMER2_TAPV.B6;
    sbit  TIMER_TAPV_PSV7_TIMER2_TAPV_bit at TIMER2_TAPV.B7;
    sbit  TIMER_TAPV_PSV8_TIMER2_TAPV_bit at TIMER2_TAPV.B8;
    sbit  TIMER_TAPV_PSV9_TIMER2_TAPV_bit at TIMER2_TAPV.B9;
    sbit  TIMER_TAPV_PSV10_TIMER2_TAPV_bit at TIMER2_TAPV.B10;
    sbit  TIMER_TAPV_PSV11_TIMER2_TAPV_bit at TIMER2_TAPV.B11;
    sbit  TIMER_TAPV_PSV12_TIMER2_TAPV_bit at TIMER2_TAPV.B12;
    sbit  TIMER_TAPV_PSV13_TIMER2_TAPV_bit at TIMER2_TAPV.B13;
    sbit  TIMER_TAPV_PSV14_TIMER2_TAPV_bit at TIMER2_TAPV.B14;
    sbit  TIMER_TAPV_PSV15_TIMER2_TAPV_bit at TIMER2_TAPV.B15;

sfr unsigned long   volatile TIMER2_TBPV          absolute 0x40032068;
    sbit  TIMER_TBPV_PSV0_TIMER2_TBPV_bit at TIMER2_TBPV.B0;
    sbit  TIMER_TBPV_PSV1_TIMER2_TBPV_bit at TIMER2_TBPV.B1;
    sbit  TIMER_TBPV_PSV2_TIMER2_TBPV_bit at TIMER2_TBPV.B2;
    sbit  TIMER_TBPV_PSV3_TIMER2_TBPV_bit at TIMER2_TBPV.B3;
    sbit  TIMER_TBPV_PSV4_TIMER2_TBPV_bit at TIMER2_TBPV.B4;
    sbit  TIMER_TBPV_PSV5_TIMER2_TBPV_bit at TIMER2_TBPV.B5;
    sbit  TIMER_TBPV_PSV6_TIMER2_TBPV_bit at TIMER2_TBPV.B6;
    sbit  TIMER_TBPV_PSV7_TIMER2_TBPV_bit at TIMER2_TBPV.B7;
    sbit  TIMER_TBPV_PSV8_TIMER2_TBPV_bit at TIMER2_TBPV.B8;
    sbit  TIMER_TBPV_PSV9_TIMER2_TBPV_bit at TIMER2_TBPV.B9;
    sbit  TIMER_TBPV_PSV10_TIMER2_TBPV_bit at TIMER2_TBPV.B10;
    sbit  TIMER_TBPV_PSV11_TIMER2_TBPV_bit at TIMER2_TBPV.B11;
    sbit  TIMER_TBPV_PSV12_TIMER2_TBPV_bit at TIMER2_TBPV.B12;
    sbit  TIMER_TBPV_PSV13_TIMER2_TBPV_bit at TIMER2_TBPV.B13;
    sbit  TIMER_TBPV_PSV14_TIMER2_TBPV_bit at TIMER2_TBPV.B14;
    sbit  TIMER_TBPV_PSV15_TIMER2_TBPV_bit at TIMER2_TBPV.B15;

sfr unsigned long   volatile TIMER2_PP            absolute 0x40032FC0;
    sbit  TIMER_PP_SIZE0_TIMER2_PP_bit at TIMER2_PP.B0;
    sbit  TIMER_PP_SIZE1_TIMER2_PP_bit at TIMER2_PP.B1;
    sbit  TIMER_PP_SIZE2_TIMER2_PP_bit at TIMER2_PP.B2;
    sbit  TIMER_PP_SIZE3_TIMER2_PP_bit at TIMER2_PP.B3;

sfr unsigned long   volatile TIMER3_CFG           absolute 0x40033000;
    sbit  TIMER_CFG0_TIMER3_CFG_bit at TIMER3_CFG.B0;
    sbit  TIMER_CFG1_TIMER3_CFG_bit at TIMER3_CFG.B1;
    sbit  TIMER_CFG2_TIMER3_CFG_bit at TIMER3_CFG.B2;

sfr unsigned long   volatile TIMER3_TAMR          absolute 0x40033004;
    sbit  TIMER_TAMR_TAMR0_TIMER3_TAMR_bit at TIMER3_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_TIMER3_TAMR_bit at TIMER3_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_TIMER3_TAMR_bit at TIMER3_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_TIMER3_TAMR_bit at TIMER3_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_TIMER3_TAMR_bit at TIMER3_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_TIMER3_TAMR_bit at TIMER3_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_TIMER3_TAMR_bit at TIMER3_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_TIMER3_TAMR_bit at TIMER3_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_TIMER3_TAMR_bit at TIMER3_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_TIMER3_TAMR_bit at TIMER3_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_TIMER3_TAMR_bit at TIMER3_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_TIMER3_TAMR_bit at TIMER3_TAMR.B11;

sfr unsigned long   volatile TIMER3_TBMR          absolute 0x40033008;
    sbit  TIMER_TBMR_TBMR0_TIMER3_TBMR_bit at TIMER3_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_TIMER3_TBMR_bit at TIMER3_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_TIMER3_TBMR_bit at TIMER3_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_TIMER3_TBMR_bit at TIMER3_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_TIMER3_TBMR_bit at TIMER3_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_TIMER3_TBMR_bit at TIMER3_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_TIMER3_TBMR_bit at TIMER3_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_TIMER3_TBMR_bit at TIMER3_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_TIMER3_TBMR_bit at TIMER3_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_TIMER3_TBMR_bit at TIMER3_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_TIMER3_TBMR_bit at TIMER3_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_TIMER3_TBMR_bit at TIMER3_TBMR.B11;

sfr unsigned long   volatile TIMER3_CTL           absolute 0x4003300C;
    sbit  TIMER_CTL_TAEN_TIMER3_CTL_bit at TIMER3_CTL.B0;
    sbit  TIMER_CTL_TASTALL_TIMER3_CTL_bit at TIMER3_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_TIMER3_CTL_bit at TIMER3_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_TIMER3_CTL_bit at TIMER3_CTL.B3;
    sbit  TIMER_CTL_RTCEN_TIMER3_CTL_bit at TIMER3_CTL.B4;
    sbit  TIMER_CTL_TAOTE_TIMER3_CTL_bit at TIMER3_CTL.B5;
    sbit  TIMER_CTL_TAPWML_TIMER3_CTL_bit at TIMER3_CTL.B6;
    sbit  TIMER_CTL_TBEN_TIMER3_CTL_bit at TIMER3_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_TIMER3_CTL_bit at TIMER3_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_TIMER3_CTL_bit at TIMER3_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_TIMER3_CTL_bit at TIMER3_CTL.B11;
    sbit  TIMER_CTL_TBOTE_TIMER3_CTL_bit at TIMER3_CTL.B13;
    sbit  TIMER_CTL_TBPWML_TIMER3_CTL_bit at TIMER3_CTL.B14;

sfr unsigned long   volatile TIMER3_SYNC          absolute 0x40033010;
    sbit  TIMER_SYNC_SYNCT00_TIMER3_SYNC_bit at TIMER3_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_TIMER3_SYNC_bit at TIMER3_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_TIMER3_SYNC_bit at TIMER3_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_TIMER3_SYNC_bit at TIMER3_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_TIMER3_SYNC_bit at TIMER3_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_TIMER3_SYNC_bit at TIMER3_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_TIMER3_SYNC_bit at TIMER3_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_TIMER3_SYNC_bit at TIMER3_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_TIMER3_SYNC_bit at TIMER3_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_TIMER3_SYNC_bit at TIMER3_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_TIMER3_SYNC_bit at TIMER3_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_TIMER3_SYNC_bit at TIMER3_SYNC.B11;
    sbit  TIMER_SYNC_SYNCWT012_TIMER3_SYNC_bit at TIMER3_SYNC.B12;
    sbit  TIMER_SYNC_SYNCWT013_TIMER3_SYNC_bit at TIMER3_SYNC.B13;
    sbit  TIMER_SYNC_SYNCWT114_TIMER3_SYNC_bit at TIMER3_SYNC.B14;
    sbit  TIMER_SYNC_SYNCWT115_TIMER3_SYNC_bit at TIMER3_SYNC.B15;
    sbit  TIMER_SYNC_SYNCWT216_TIMER3_SYNC_bit at TIMER3_SYNC.B16;
    sbit  TIMER_SYNC_SYNCWT217_TIMER3_SYNC_bit at TIMER3_SYNC.B17;
    sbit  TIMER_SYNC_SYNCWT318_TIMER3_SYNC_bit at TIMER3_SYNC.B18;
    sbit  TIMER_SYNC_SYNCWT319_TIMER3_SYNC_bit at TIMER3_SYNC.B19;
    sbit  TIMER_SYNC_SYNCWT420_TIMER3_SYNC_bit at TIMER3_SYNC.B20;
    sbit  TIMER_SYNC_SYNCWT421_TIMER3_SYNC_bit at TIMER3_SYNC.B21;
    sbit  TIMER_SYNC_SYNCWT522_TIMER3_SYNC_bit at TIMER3_SYNC.B22;
    sbit  TIMER_SYNC_SYNCWT523_TIMER3_SYNC_bit at TIMER3_SYNC.B23;

sfr unsigned long   volatile TIMER3_IMR           absolute 0x40033018;
    sbit  TIMER_IMR_TATOIM_TIMER3_IMR_bit at TIMER3_IMR.B0;
    sbit  TIMER_IMR_CAMIM_TIMER3_IMR_bit at TIMER3_IMR.B1;
    sbit  TIMER_IMR_CAEIM_TIMER3_IMR_bit at TIMER3_IMR.B2;
    sbit  TIMER_IMR_RTCIM_TIMER3_IMR_bit at TIMER3_IMR.B3;
    sbit  TIMER_IMR_TAMIM_TIMER3_IMR_bit at TIMER3_IMR.B4;
    sbit  TIMER_IMR_TBTOIM_TIMER3_IMR_bit at TIMER3_IMR.B8;
    sbit  TIMER_IMR_CBMIM_TIMER3_IMR_bit at TIMER3_IMR.B9;
    sbit  TIMER_IMR_CBEIM_TIMER3_IMR_bit at TIMER3_IMR.B10;
    sbit  TIMER_IMR_TBMIM_TIMER3_IMR_bit at TIMER3_IMR.B11;
    sbit  TIMER_IMR_WUEIM_TIMER3_IMR_bit at TIMER3_IMR.B16;

sfr unsigned long   volatile TIMER3_RIS           absolute 0x4003301C;
    sbit  TIMER_RIS_TATORIS_TIMER3_RIS_bit at TIMER3_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_TIMER3_RIS_bit at TIMER3_RIS.B1;
    sbit  TIMER_RIS_CAERIS_TIMER3_RIS_bit at TIMER3_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_TIMER3_RIS_bit at TIMER3_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_TIMER3_RIS_bit at TIMER3_RIS.B4;
    sbit  TIMER_RIS_TBTORIS_TIMER3_RIS_bit at TIMER3_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_TIMER3_RIS_bit at TIMER3_RIS.B9;
    sbit  TIMER_RIS_CBERIS_TIMER3_RIS_bit at TIMER3_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_TIMER3_RIS_bit at TIMER3_RIS.B11;
    sbit  TIMER_RIS_WUERIS_TIMER3_RIS_bit at TIMER3_RIS.B16;

sfr unsigned long   volatile TIMER3_MIS           absolute 0x40033020;
    sbit  TIMER_MIS_TATOMIS_TIMER3_MIS_bit at TIMER3_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_TIMER3_MIS_bit at TIMER3_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_TIMER3_MIS_bit at TIMER3_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_TIMER3_MIS_bit at TIMER3_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_TIMER3_MIS_bit at TIMER3_MIS.B4;
    sbit  TIMER_MIS_TBTOMIS_TIMER3_MIS_bit at TIMER3_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_TIMER3_MIS_bit at TIMER3_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_TIMER3_MIS_bit at TIMER3_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_TIMER3_MIS_bit at TIMER3_MIS.B11;
    sbit  TIMER_MIS_WUEMIS_TIMER3_MIS_bit at TIMER3_MIS.B16;

sfr unsigned long   volatile TIMER3_ICR           absolute 0x40033024;
    sbit  TIMER_ICR_TATOCINT_TIMER3_ICR_bit at TIMER3_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_TIMER3_ICR_bit at TIMER3_ICR.B1;
    sbit  TIMER_ICR_CAECINT_TIMER3_ICR_bit at TIMER3_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_TIMER3_ICR_bit at TIMER3_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_TIMER3_ICR_bit at TIMER3_ICR.B4;
    sbit  TIMER_ICR_TBTOCINT_TIMER3_ICR_bit at TIMER3_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_TIMER3_ICR_bit at TIMER3_ICR.B9;
    sbit  TIMER_ICR_CBECINT_TIMER3_ICR_bit at TIMER3_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_TIMER3_ICR_bit at TIMER3_ICR.B11;
    sbit  TIMER_ICR_WUECINT_TIMER3_ICR_bit at TIMER3_ICR.B16;

sfr unsigned long   volatile TIMER3_TAILR         absolute 0x40033028;
sfr unsigned long   volatile TIMER3_TBILR         absolute 0x4003302C;
sfr unsigned long   volatile TIMER3_TAMATCHR      absolute 0x40033030;
sfr unsigned long   volatile TIMER3_TBMATCHR      absolute 0x40033034;
sfr unsigned long   volatile TIMER3_TAPR          absolute 0x40033038;
    sbit  TIMER_TAPR_TAPSR0_TIMER3_TAPR_bit at TIMER3_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_TIMER3_TAPR_bit at TIMER3_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_TIMER3_TAPR_bit at TIMER3_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_TIMER3_TAPR_bit at TIMER3_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_TIMER3_TAPR_bit at TIMER3_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_TIMER3_TAPR_bit at TIMER3_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_TIMER3_TAPR_bit at TIMER3_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_TIMER3_TAPR_bit at TIMER3_TAPR.B7;
    sbit  TIMER_TAPR_TAPSRH8_TIMER3_TAPR_bit at TIMER3_TAPR.B8;
    sbit  TIMER_TAPR_TAPSRH9_TIMER3_TAPR_bit at TIMER3_TAPR.B9;
    sbit  TIMER_TAPR_TAPSRH10_TIMER3_TAPR_bit at TIMER3_TAPR.B10;
    sbit  TIMER_TAPR_TAPSRH11_TIMER3_TAPR_bit at TIMER3_TAPR.B11;
    sbit  TIMER_TAPR_TAPSRH12_TIMER3_TAPR_bit at TIMER3_TAPR.B12;
    sbit  TIMER_TAPR_TAPSRH13_TIMER3_TAPR_bit at TIMER3_TAPR.B13;
    sbit  TIMER_TAPR_TAPSRH14_TIMER3_TAPR_bit at TIMER3_TAPR.B14;
    sbit  TIMER_TAPR_TAPSRH15_TIMER3_TAPR_bit at TIMER3_TAPR.B15;

sfr unsigned long   volatile TIMER3_TBPR          absolute 0x4003303C;
    sbit  TIMER_TBPR_TBPSR0_TIMER3_TBPR_bit at TIMER3_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_TIMER3_TBPR_bit at TIMER3_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_TIMER3_TBPR_bit at TIMER3_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_TIMER3_TBPR_bit at TIMER3_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_TIMER3_TBPR_bit at TIMER3_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_TIMER3_TBPR_bit at TIMER3_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_TIMER3_TBPR_bit at TIMER3_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_TIMER3_TBPR_bit at TIMER3_TBPR.B7;
    sbit  TIMER_TBPR_TBPSRH8_TIMER3_TBPR_bit at TIMER3_TBPR.B8;
    sbit  TIMER_TBPR_TBPSRH9_TIMER3_TBPR_bit at TIMER3_TBPR.B9;
    sbit  TIMER_TBPR_TBPSRH10_TIMER3_TBPR_bit at TIMER3_TBPR.B10;
    sbit  TIMER_TBPR_TBPSRH11_TIMER3_TBPR_bit at TIMER3_TBPR.B11;
    sbit  TIMER_TBPR_TBPSRH12_TIMER3_TBPR_bit at TIMER3_TBPR.B12;
    sbit  TIMER_TBPR_TBPSRH13_TIMER3_TBPR_bit at TIMER3_TBPR.B13;
    sbit  TIMER_TBPR_TBPSRH14_TIMER3_TBPR_bit at TIMER3_TBPR.B14;
    sbit  TIMER_TBPR_TBPSRH15_TIMER3_TBPR_bit at TIMER3_TBPR.B15;

sfr unsigned long   volatile TIMER3_TAPMR         absolute 0x40033040;
    sbit  TIMER_TAPMR_TAPSMR0_TIMER3_TAPMR_bit at TIMER3_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_TIMER3_TAPMR_bit at TIMER3_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_TIMER3_TAPMR_bit at TIMER3_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_TIMER3_TAPMR_bit at TIMER3_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_TIMER3_TAPMR_bit at TIMER3_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_TIMER3_TAPMR_bit at TIMER3_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_TIMER3_TAPMR_bit at TIMER3_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_TIMER3_TAPMR_bit at TIMER3_TAPMR.B7;
    sbit  TIMER_TAPMR_TAPSMRH8_TIMER3_TAPMR_bit at TIMER3_TAPMR.B8;
    sbit  TIMER_TAPMR_TAPSMRH9_TIMER3_TAPMR_bit at TIMER3_TAPMR.B9;
    sbit  TIMER_TAPMR_TAPSMRH10_TIMER3_TAPMR_bit at TIMER3_TAPMR.B10;
    sbit  TIMER_TAPMR_TAPSMRH11_TIMER3_TAPMR_bit at TIMER3_TAPMR.B11;
    sbit  TIMER_TAPMR_TAPSMRH12_TIMER3_TAPMR_bit at TIMER3_TAPMR.B12;
    sbit  TIMER_TAPMR_TAPSMRH13_TIMER3_TAPMR_bit at TIMER3_TAPMR.B13;
    sbit  TIMER_TAPMR_TAPSMRH14_TIMER3_TAPMR_bit at TIMER3_TAPMR.B14;
    sbit  TIMER_TAPMR_TAPSMRH15_TIMER3_TAPMR_bit at TIMER3_TAPMR.B15;

sfr unsigned long   volatile TIMER3_TBPMR         absolute 0x40033044;
    sbit  TIMER_TBPMR_TBPSMR0_TIMER3_TBPMR_bit at TIMER3_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_TIMER3_TBPMR_bit at TIMER3_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_TIMER3_TBPMR_bit at TIMER3_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_TIMER3_TBPMR_bit at TIMER3_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_TIMER3_TBPMR_bit at TIMER3_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_TIMER3_TBPMR_bit at TIMER3_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_TIMER3_TBPMR_bit at TIMER3_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_TIMER3_TBPMR_bit at TIMER3_TBPMR.B7;
    sbit  TIMER_TBPMR_TBPSMRH8_TIMER3_TBPMR_bit at TIMER3_TBPMR.B8;
    sbit  TIMER_TBPMR_TBPSMRH9_TIMER3_TBPMR_bit at TIMER3_TBPMR.B9;
    sbit  TIMER_TBPMR_TBPSMRH10_TIMER3_TBPMR_bit at TIMER3_TBPMR.B10;
    sbit  TIMER_TBPMR_TBPSMRH11_TIMER3_TBPMR_bit at TIMER3_TBPMR.B11;
    sbit  TIMER_TBPMR_TBPSMRH12_TIMER3_TBPMR_bit at TIMER3_TBPMR.B12;
    sbit  TIMER_TBPMR_TBPSMRH13_TIMER3_TBPMR_bit at TIMER3_TBPMR.B13;
    sbit  TIMER_TBPMR_TBPSMRH14_TIMER3_TBPMR_bit at TIMER3_TBPMR.B14;
    sbit  TIMER_TBPMR_TBPSMRH15_TIMER3_TBPMR_bit at TIMER3_TBPMR.B15;

sfr unsigned long   volatile TIMER3_TAR           absolute 0x40033048;
sfr unsigned long   volatile TIMER3_TBR           absolute 0x4003304C;
sfr unsigned long   volatile TIMER3_TAV           absolute 0x40033050;
sfr unsigned long   volatile TIMER3_TBV           absolute 0x40033054;
sfr unsigned long   volatile TIMER3_RTCPD         absolute 0x40033058;
    sbit  TIMER_RTCPD_RTCPD0_TIMER3_RTCPD_bit at TIMER3_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_TIMER3_RTCPD_bit at TIMER3_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_TIMER3_RTCPD_bit at TIMER3_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_TIMER3_RTCPD_bit at TIMER3_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_TIMER3_RTCPD_bit at TIMER3_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_TIMER3_RTCPD_bit at TIMER3_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_TIMER3_RTCPD_bit at TIMER3_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_TIMER3_RTCPD_bit at TIMER3_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_TIMER3_RTCPD_bit at TIMER3_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_TIMER3_RTCPD_bit at TIMER3_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_TIMER3_RTCPD_bit at TIMER3_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_TIMER3_RTCPD_bit at TIMER3_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_TIMER3_RTCPD_bit at TIMER3_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_TIMER3_RTCPD_bit at TIMER3_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_TIMER3_RTCPD_bit at TIMER3_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_TIMER3_RTCPD_bit at TIMER3_RTCPD.B15;

sfr unsigned long   volatile TIMER3_TAPS          absolute 0x4003305C;
    sbit  TIMER_TAPS_PSS0_TIMER3_TAPS_bit at TIMER3_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_TIMER3_TAPS_bit at TIMER3_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_TIMER3_TAPS_bit at TIMER3_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_TIMER3_TAPS_bit at TIMER3_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_TIMER3_TAPS_bit at TIMER3_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_TIMER3_TAPS_bit at TIMER3_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_TIMER3_TAPS_bit at TIMER3_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_TIMER3_TAPS_bit at TIMER3_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_TIMER3_TAPS_bit at TIMER3_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_TIMER3_TAPS_bit at TIMER3_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_TIMER3_TAPS_bit at TIMER3_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_TIMER3_TAPS_bit at TIMER3_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_TIMER3_TAPS_bit at TIMER3_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_TIMER3_TAPS_bit at TIMER3_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_TIMER3_TAPS_bit at TIMER3_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_TIMER3_TAPS_bit at TIMER3_TAPS.B15;

sfr unsigned long   volatile TIMER3_TBPS          absolute 0x40033060;
    sbit  TIMER_TBPS_PSS0_TIMER3_TBPS_bit at TIMER3_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_TIMER3_TBPS_bit at TIMER3_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_TIMER3_TBPS_bit at TIMER3_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_TIMER3_TBPS_bit at TIMER3_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_TIMER3_TBPS_bit at TIMER3_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_TIMER3_TBPS_bit at TIMER3_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_TIMER3_TBPS_bit at TIMER3_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_TIMER3_TBPS_bit at TIMER3_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_TIMER3_TBPS_bit at TIMER3_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_TIMER3_TBPS_bit at TIMER3_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_TIMER3_TBPS_bit at TIMER3_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_TIMER3_TBPS_bit at TIMER3_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_TIMER3_TBPS_bit at TIMER3_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_TIMER3_TBPS_bit at TIMER3_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_TIMER3_TBPS_bit at TIMER3_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_TIMER3_TBPS_bit at TIMER3_TBPS.B15;

sfr unsigned long   volatile TIMER3_TAPV          absolute 0x40033064;
    sbit  TIMER_TAPV_PSV0_TIMER3_TAPV_bit at TIMER3_TAPV.B0;
    sbit  TIMER_TAPV_PSV1_TIMER3_TAPV_bit at TIMER3_TAPV.B1;
    sbit  TIMER_TAPV_PSV2_TIMER3_TAPV_bit at TIMER3_TAPV.B2;
    sbit  TIMER_TAPV_PSV3_TIMER3_TAPV_bit at TIMER3_TAPV.B3;
    sbit  TIMER_TAPV_PSV4_TIMER3_TAPV_bit at TIMER3_TAPV.B4;
    sbit  TIMER_TAPV_PSV5_TIMER3_TAPV_bit at TIMER3_TAPV.B5;
    sbit  TIMER_TAPV_PSV6_TIMER3_TAPV_bit at TIMER3_TAPV.B6;
    sbit  TIMER_TAPV_PSV7_TIMER3_TAPV_bit at TIMER3_TAPV.B7;
    sbit  TIMER_TAPV_PSV8_TIMER3_TAPV_bit at TIMER3_TAPV.B8;
    sbit  TIMER_TAPV_PSV9_TIMER3_TAPV_bit at TIMER3_TAPV.B9;
    sbit  TIMER_TAPV_PSV10_TIMER3_TAPV_bit at TIMER3_TAPV.B10;
    sbit  TIMER_TAPV_PSV11_TIMER3_TAPV_bit at TIMER3_TAPV.B11;
    sbit  TIMER_TAPV_PSV12_TIMER3_TAPV_bit at TIMER3_TAPV.B12;
    sbit  TIMER_TAPV_PSV13_TIMER3_TAPV_bit at TIMER3_TAPV.B13;
    sbit  TIMER_TAPV_PSV14_TIMER3_TAPV_bit at TIMER3_TAPV.B14;
    sbit  TIMER_TAPV_PSV15_TIMER3_TAPV_bit at TIMER3_TAPV.B15;

sfr unsigned long   volatile TIMER3_TBPV          absolute 0x40033068;
    sbit  TIMER_TBPV_PSV0_TIMER3_TBPV_bit at TIMER3_TBPV.B0;
    sbit  TIMER_TBPV_PSV1_TIMER3_TBPV_bit at TIMER3_TBPV.B1;
    sbit  TIMER_TBPV_PSV2_TIMER3_TBPV_bit at TIMER3_TBPV.B2;
    sbit  TIMER_TBPV_PSV3_TIMER3_TBPV_bit at TIMER3_TBPV.B3;
    sbit  TIMER_TBPV_PSV4_TIMER3_TBPV_bit at TIMER3_TBPV.B4;
    sbit  TIMER_TBPV_PSV5_TIMER3_TBPV_bit at TIMER3_TBPV.B5;
    sbit  TIMER_TBPV_PSV6_TIMER3_TBPV_bit at TIMER3_TBPV.B6;
    sbit  TIMER_TBPV_PSV7_TIMER3_TBPV_bit at TIMER3_TBPV.B7;
    sbit  TIMER_TBPV_PSV8_TIMER3_TBPV_bit at TIMER3_TBPV.B8;
    sbit  TIMER_TBPV_PSV9_TIMER3_TBPV_bit at TIMER3_TBPV.B9;
    sbit  TIMER_TBPV_PSV10_TIMER3_TBPV_bit at TIMER3_TBPV.B10;
    sbit  TIMER_TBPV_PSV11_TIMER3_TBPV_bit at TIMER3_TBPV.B11;
    sbit  TIMER_TBPV_PSV12_TIMER3_TBPV_bit at TIMER3_TBPV.B12;
    sbit  TIMER_TBPV_PSV13_TIMER3_TBPV_bit at TIMER3_TBPV.B13;
    sbit  TIMER_TBPV_PSV14_TIMER3_TBPV_bit at TIMER3_TBPV.B14;
    sbit  TIMER_TBPV_PSV15_TIMER3_TBPV_bit at TIMER3_TBPV.B15;

sfr unsigned long   volatile TIMER3_PP            absolute 0x40033FC0;
    sbit  TIMER_PP_SIZE0_TIMER3_PP_bit at TIMER3_PP.B0;
    sbit  TIMER_PP_SIZE1_TIMER3_PP_bit at TIMER3_PP.B1;
    sbit  TIMER_PP_SIZE2_TIMER3_PP_bit at TIMER3_PP.B2;
    sbit  TIMER_PP_SIZE3_TIMER3_PP_bit at TIMER3_PP.B3;

sfr unsigned long   volatile TIMER4_CFG           absolute 0x40034000;
    sbit  TIMER_CFG0_TIMER4_CFG_bit at TIMER4_CFG.B0;
    sbit  TIMER_CFG1_TIMER4_CFG_bit at TIMER4_CFG.B1;
    sbit  TIMER_CFG2_TIMER4_CFG_bit at TIMER4_CFG.B2;

sfr unsigned long   volatile TIMER4_TAMR          absolute 0x40034004;
    sbit  TIMER_TAMR_TAMR0_TIMER4_TAMR_bit at TIMER4_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_TIMER4_TAMR_bit at TIMER4_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_TIMER4_TAMR_bit at TIMER4_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_TIMER4_TAMR_bit at TIMER4_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_TIMER4_TAMR_bit at TIMER4_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_TIMER4_TAMR_bit at TIMER4_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_TIMER4_TAMR_bit at TIMER4_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_TIMER4_TAMR_bit at TIMER4_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_TIMER4_TAMR_bit at TIMER4_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_TIMER4_TAMR_bit at TIMER4_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_TIMER4_TAMR_bit at TIMER4_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_TIMER4_TAMR_bit at TIMER4_TAMR.B11;

sfr unsigned long   volatile TIMER4_TBMR          absolute 0x40034008;
    sbit  TIMER_TBMR_TBMR0_TIMER4_TBMR_bit at TIMER4_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_TIMER4_TBMR_bit at TIMER4_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_TIMER4_TBMR_bit at TIMER4_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_TIMER4_TBMR_bit at TIMER4_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_TIMER4_TBMR_bit at TIMER4_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_TIMER4_TBMR_bit at TIMER4_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_TIMER4_TBMR_bit at TIMER4_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_TIMER4_TBMR_bit at TIMER4_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_TIMER4_TBMR_bit at TIMER4_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_TIMER4_TBMR_bit at TIMER4_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_TIMER4_TBMR_bit at TIMER4_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_TIMER4_TBMR_bit at TIMER4_TBMR.B11;

sfr unsigned long   volatile TIMER4_CTL           absolute 0x4003400C;
    sbit  TIMER_CTL_TAEN_TIMER4_CTL_bit at TIMER4_CTL.B0;
    sbit  TIMER_CTL_TASTALL_TIMER4_CTL_bit at TIMER4_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_TIMER4_CTL_bit at TIMER4_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_TIMER4_CTL_bit at TIMER4_CTL.B3;
    sbit  TIMER_CTL_RTCEN_TIMER4_CTL_bit at TIMER4_CTL.B4;
    sbit  TIMER_CTL_TAOTE_TIMER4_CTL_bit at TIMER4_CTL.B5;
    sbit  TIMER_CTL_TAPWML_TIMER4_CTL_bit at TIMER4_CTL.B6;
    sbit  TIMER_CTL_TBEN_TIMER4_CTL_bit at TIMER4_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_TIMER4_CTL_bit at TIMER4_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_TIMER4_CTL_bit at TIMER4_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_TIMER4_CTL_bit at TIMER4_CTL.B11;
    sbit  TIMER_CTL_TBOTE_TIMER4_CTL_bit at TIMER4_CTL.B13;
    sbit  TIMER_CTL_TBPWML_TIMER4_CTL_bit at TIMER4_CTL.B14;

sfr unsigned long   volatile TIMER4_SYNC          absolute 0x40034010;
    sbit  TIMER_SYNC_SYNCT00_TIMER4_SYNC_bit at TIMER4_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_TIMER4_SYNC_bit at TIMER4_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_TIMER4_SYNC_bit at TIMER4_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_TIMER4_SYNC_bit at TIMER4_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_TIMER4_SYNC_bit at TIMER4_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_TIMER4_SYNC_bit at TIMER4_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_TIMER4_SYNC_bit at TIMER4_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_TIMER4_SYNC_bit at TIMER4_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_TIMER4_SYNC_bit at TIMER4_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_TIMER4_SYNC_bit at TIMER4_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_TIMER4_SYNC_bit at TIMER4_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_TIMER4_SYNC_bit at TIMER4_SYNC.B11;
    sbit  TIMER_SYNC_SYNCWT012_TIMER4_SYNC_bit at TIMER4_SYNC.B12;
    sbit  TIMER_SYNC_SYNCWT013_TIMER4_SYNC_bit at TIMER4_SYNC.B13;
    sbit  TIMER_SYNC_SYNCWT114_TIMER4_SYNC_bit at TIMER4_SYNC.B14;
    sbit  TIMER_SYNC_SYNCWT115_TIMER4_SYNC_bit at TIMER4_SYNC.B15;
    sbit  TIMER_SYNC_SYNCWT216_TIMER4_SYNC_bit at TIMER4_SYNC.B16;
    sbit  TIMER_SYNC_SYNCWT217_TIMER4_SYNC_bit at TIMER4_SYNC.B17;
    sbit  TIMER_SYNC_SYNCWT318_TIMER4_SYNC_bit at TIMER4_SYNC.B18;
    sbit  TIMER_SYNC_SYNCWT319_TIMER4_SYNC_bit at TIMER4_SYNC.B19;
    sbit  TIMER_SYNC_SYNCWT420_TIMER4_SYNC_bit at TIMER4_SYNC.B20;
    sbit  TIMER_SYNC_SYNCWT421_TIMER4_SYNC_bit at TIMER4_SYNC.B21;
    sbit  TIMER_SYNC_SYNCWT522_TIMER4_SYNC_bit at TIMER4_SYNC.B22;
    sbit  TIMER_SYNC_SYNCWT523_TIMER4_SYNC_bit at TIMER4_SYNC.B23;

sfr unsigned long   volatile TIMER4_IMR           absolute 0x40034018;
    sbit  TIMER_IMR_TATOIM_TIMER4_IMR_bit at TIMER4_IMR.B0;
    sbit  TIMER_IMR_CAMIM_TIMER4_IMR_bit at TIMER4_IMR.B1;
    sbit  TIMER_IMR_CAEIM_TIMER4_IMR_bit at TIMER4_IMR.B2;
    sbit  TIMER_IMR_RTCIM_TIMER4_IMR_bit at TIMER4_IMR.B3;
    sbit  TIMER_IMR_TAMIM_TIMER4_IMR_bit at TIMER4_IMR.B4;
    sbit  TIMER_IMR_TBTOIM_TIMER4_IMR_bit at TIMER4_IMR.B8;
    sbit  TIMER_IMR_CBMIM_TIMER4_IMR_bit at TIMER4_IMR.B9;
    sbit  TIMER_IMR_CBEIM_TIMER4_IMR_bit at TIMER4_IMR.B10;
    sbit  TIMER_IMR_TBMIM_TIMER4_IMR_bit at TIMER4_IMR.B11;
    sbit  TIMER_IMR_WUEIM_TIMER4_IMR_bit at TIMER4_IMR.B16;

sfr unsigned long   volatile TIMER4_RIS           absolute 0x4003401C;
    sbit  TIMER_RIS_TATORIS_TIMER4_RIS_bit at TIMER4_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_TIMER4_RIS_bit at TIMER4_RIS.B1;
    sbit  TIMER_RIS_CAERIS_TIMER4_RIS_bit at TIMER4_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_TIMER4_RIS_bit at TIMER4_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_TIMER4_RIS_bit at TIMER4_RIS.B4;
    sbit  TIMER_RIS_TBTORIS_TIMER4_RIS_bit at TIMER4_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_TIMER4_RIS_bit at TIMER4_RIS.B9;
    sbit  TIMER_RIS_CBERIS_TIMER4_RIS_bit at TIMER4_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_TIMER4_RIS_bit at TIMER4_RIS.B11;
    sbit  TIMER_RIS_WUERIS_TIMER4_RIS_bit at TIMER4_RIS.B16;

sfr unsigned long   volatile TIMER4_MIS           absolute 0x40034020;
    sbit  TIMER_MIS_TATOMIS_TIMER4_MIS_bit at TIMER4_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_TIMER4_MIS_bit at TIMER4_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_TIMER4_MIS_bit at TIMER4_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_TIMER4_MIS_bit at TIMER4_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_TIMER4_MIS_bit at TIMER4_MIS.B4;
    sbit  TIMER_MIS_TBTOMIS_TIMER4_MIS_bit at TIMER4_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_TIMER4_MIS_bit at TIMER4_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_TIMER4_MIS_bit at TIMER4_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_TIMER4_MIS_bit at TIMER4_MIS.B11;
    sbit  TIMER_MIS_WUEMIS_TIMER4_MIS_bit at TIMER4_MIS.B16;

sfr unsigned long   volatile TIMER4_ICR           absolute 0x40034024;
    sbit  TIMER_ICR_TATOCINT_TIMER4_ICR_bit at TIMER4_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_TIMER4_ICR_bit at TIMER4_ICR.B1;
    sbit  TIMER_ICR_CAECINT_TIMER4_ICR_bit at TIMER4_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_TIMER4_ICR_bit at TIMER4_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_TIMER4_ICR_bit at TIMER4_ICR.B4;
    sbit  TIMER_ICR_TBTOCINT_TIMER4_ICR_bit at TIMER4_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_TIMER4_ICR_bit at TIMER4_ICR.B9;
    sbit  TIMER_ICR_CBECINT_TIMER4_ICR_bit at TIMER4_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_TIMER4_ICR_bit at TIMER4_ICR.B11;
    sbit  TIMER_ICR_WUECINT_TIMER4_ICR_bit at TIMER4_ICR.B16;

sfr unsigned long   volatile TIMER4_TAILR         absolute 0x40034028;
sfr unsigned long   volatile TIMER4_TBILR         absolute 0x4003402C;
sfr unsigned long   volatile TIMER4_TAMATCHR      absolute 0x40034030;
sfr unsigned long   volatile TIMER4_TBMATCHR      absolute 0x40034034;
sfr unsigned long   volatile TIMER4_TAPR          absolute 0x40034038;
    sbit  TIMER_TAPR_TAPSR0_TIMER4_TAPR_bit at TIMER4_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_TIMER4_TAPR_bit at TIMER4_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_TIMER4_TAPR_bit at TIMER4_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_TIMER4_TAPR_bit at TIMER4_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_TIMER4_TAPR_bit at TIMER4_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_TIMER4_TAPR_bit at TIMER4_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_TIMER4_TAPR_bit at TIMER4_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_TIMER4_TAPR_bit at TIMER4_TAPR.B7;
    sbit  TIMER_TAPR_TAPSRH8_TIMER4_TAPR_bit at TIMER4_TAPR.B8;
    sbit  TIMER_TAPR_TAPSRH9_TIMER4_TAPR_bit at TIMER4_TAPR.B9;
    sbit  TIMER_TAPR_TAPSRH10_TIMER4_TAPR_bit at TIMER4_TAPR.B10;
    sbit  TIMER_TAPR_TAPSRH11_TIMER4_TAPR_bit at TIMER4_TAPR.B11;
    sbit  TIMER_TAPR_TAPSRH12_TIMER4_TAPR_bit at TIMER4_TAPR.B12;
    sbit  TIMER_TAPR_TAPSRH13_TIMER4_TAPR_bit at TIMER4_TAPR.B13;
    sbit  TIMER_TAPR_TAPSRH14_TIMER4_TAPR_bit at TIMER4_TAPR.B14;
    sbit  TIMER_TAPR_TAPSRH15_TIMER4_TAPR_bit at TIMER4_TAPR.B15;

sfr unsigned long   volatile TIMER4_TBPR          absolute 0x4003403C;
    sbit  TIMER_TBPR_TBPSR0_TIMER4_TBPR_bit at TIMER4_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_TIMER4_TBPR_bit at TIMER4_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_TIMER4_TBPR_bit at TIMER4_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_TIMER4_TBPR_bit at TIMER4_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_TIMER4_TBPR_bit at TIMER4_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_TIMER4_TBPR_bit at TIMER4_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_TIMER4_TBPR_bit at TIMER4_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_TIMER4_TBPR_bit at TIMER4_TBPR.B7;
    sbit  TIMER_TBPR_TBPSRH8_TIMER4_TBPR_bit at TIMER4_TBPR.B8;
    sbit  TIMER_TBPR_TBPSRH9_TIMER4_TBPR_bit at TIMER4_TBPR.B9;
    sbit  TIMER_TBPR_TBPSRH10_TIMER4_TBPR_bit at TIMER4_TBPR.B10;
    sbit  TIMER_TBPR_TBPSRH11_TIMER4_TBPR_bit at TIMER4_TBPR.B11;
    sbit  TIMER_TBPR_TBPSRH12_TIMER4_TBPR_bit at TIMER4_TBPR.B12;
    sbit  TIMER_TBPR_TBPSRH13_TIMER4_TBPR_bit at TIMER4_TBPR.B13;
    sbit  TIMER_TBPR_TBPSRH14_TIMER4_TBPR_bit at TIMER4_TBPR.B14;
    sbit  TIMER_TBPR_TBPSRH15_TIMER4_TBPR_bit at TIMER4_TBPR.B15;

sfr unsigned long   volatile TIMER4_TAPMR         absolute 0x40034040;
    sbit  TIMER_TAPMR_TAPSMR0_TIMER4_TAPMR_bit at TIMER4_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_TIMER4_TAPMR_bit at TIMER4_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_TIMER4_TAPMR_bit at TIMER4_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_TIMER4_TAPMR_bit at TIMER4_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_TIMER4_TAPMR_bit at TIMER4_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_TIMER4_TAPMR_bit at TIMER4_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_TIMER4_TAPMR_bit at TIMER4_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_TIMER4_TAPMR_bit at TIMER4_TAPMR.B7;
    sbit  TIMER_TAPMR_TAPSMRH8_TIMER4_TAPMR_bit at TIMER4_TAPMR.B8;
    sbit  TIMER_TAPMR_TAPSMRH9_TIMER4_TAPMR_bit at TIMER4_TAPMR.B9;
    sbit  TIMER_TAPMR_TAPSMRH10_TIMER4_TAPMR_bit at TIMER4_TAPMR.B10;
    sbit  TIMER_TAPMR_TAPSMRH11_TIMER4_TAPMR_bit at TIMER4_TAPMR.B11;
    sbit  TIMER_TAPMR_TAPSMRH12_TIMER4_TAPMR_bit at TIMER4_TAPMR.B12;
    sbit  TIMER_TAPMR_TAPSMRH13_TIMER4_TAPMR_bit at TIMER4_TAPMR.B13;
    sbit  TIMER_TAPMR_TAPSMRH14_TIMER4_TAPMR_bit at TIMER4_TAPMR.B14;
    sbit  TIMER_TAPMR_TAPSMRH15_TIMER4_TAPMR_bit at TIMER4_TAPMR.B15;

sfr unsigned long   volatile TIMER4_TBPMR         absolute 0x40034044;
    sbit  TIMER_TBPMR_TBPSMR0_TIMER4_TBPMR_bit at TIMER4_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_TIMER4_TBPMR_bit at TIMER4_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_TIMER4_TBPMR_bit at TIMER4_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_TIMER4_TBPMR_bit at TIMER4_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_TIMER4_TBPMR_bit at TIMER4_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_TIMER4_TBPMR_bit at TIMER4_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_TIMER4_TBPMR_bit at TIMER4_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_TIMER4_TBPMR_bit at TIMER4_TBPMR.B7;
    sbit  TIMER_TBPMR_TBPSMRH8_TIMER4_TBPMR_bit at TIMER4_TBPMR.B8;
    sbit  TIMER_TBPMR_TBPSMRH9_TIMER4_TBPMR_bit at TIMER4_TBPMR.B9;
    sbit  TIMER_TBPMR_TBPSMRH10_TIMER4_TBPMR_bit at TIMER4_TBPMR.B10;
    sbit  TIMER_TBPMR_TBPSMRH11_TIMER4_TBPMR_bit at TIMER4_TBPMR.B11;
    sbit  TIMER_TBPMR_TBPSMRH12_TIMER4_TBPMR_bit at TIMER4_TBPMR.B12;
    sbit  TIMER_TBPMR_TBPSMRH13_TIMER4_TBPMR_bit at TIMER4_TBPMR.B13;
    sbit  TIMER_TBPMR_TBPSMRH14_TIMER4_TBPMR_bit at TIMER4_TBPMR.B14;
    sbit  TIMER_TBPMR_TBPSMRH15_TIMER4_TBPMR_bit at TIMER4_TBPMR.B15;

sfr unsigned long   volatile TIMER4_TAR           absolute 0x40034048;
sfr unsigned long   volatile TIMER4_TBR           absolute 0x4003404C;
sfr unsigned long   volatile TIMER4_TAV           absolute 0x40034050;
sfr unsigned long   volatile TIMER4_TBV           absolute 0x40034054;
sfr unsigned long   volatile TIMER4_RTCPD         absolute 0x40034058;
    sbit  TIMER_RTCPD_RTCPD0_TIMER4_RTCPD_bit at TIMER4_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_TIMER4_RTCPD_bit at TIMER4_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_TIMER4_RTCPD_bit at TIMER4_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_TIMER4_RTCPD_bit at TIMER4_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_TIMER4_RTCPD_bit at TIMER4_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_TIMER4_RTCPD_bit at TIMER4_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_TIMER4_RTCPD_bit at TIMER4_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_TIMER4_RTCPD_bit at TIMER4_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_TIMER4_RTCPD_bit at TIMER4_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_TIMER4_RTCPD_bit at TIMER4_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_TIMER4_RTCPD_bit at TIMER4_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_TIMER4_RTCPD_bit at TIMER4_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_TIMER4_RTCPD_bit at TIMER4_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_TIMER4_RTCPD_bit at TIMER4_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_TIMER4_RTCPD_bit at TIMER4_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_TIMER4_RTCPD_bit at TIMER4_RTCPD.B15;

sfr unsigned long   volatile TIMER4_TAPS          absolute 0x4003405C;
    sbit  TIMER_TAPS_PSS0_TIMER4_TAPS_bit at TIMER4_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_TIMER4_TAPS_bit at TIMER4_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_TIMER4_TAPS_bit at TIMER4_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_TIMER4_TAPS_bit at TIMER4_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_TIMER4_TAPS_bit at TIMER4_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_TIMER4_TAPS_bit at TIMER4_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_TIMER4_TAPS_bit at TIMER4_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_TIMER4_TAPS_bit at TIMER4_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_TIMER4_TAPS_bit at TIMER4_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_TIMER4_TAPS_bit at TIMER4_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_TIMER4_TAPS_bit at TIMER4_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_TIMER4_TAPS_bit at TIMER4_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_TIMER4_TAPS_bit at TIMER4_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_TIMER4_TAPS_bit at TIMER4_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_TIMER4_TAPS_bit at TIMER4_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_TIMER4_TAPS_bit at TIMER4_TAPS.B15;

sfr unsigned long   volatile TIMER4_TBPS          absolute 0x40034060;
    sbit  TIMER_TBPS_PSS0_TIMER4_TBPS_bit at TIMER4_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_TIMER4_TBPS_bit at TIMER4_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_TIMER4_TBPS_bit at TIMER4_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_TIMER4_TBPS_bit at TIMER4_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_TIMER4_TBPS_bit at TIMER4_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_TIMER4_TBPS_bit at TIMER4_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_TIMER4_TBPS_bit at TIMER4_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_TIMER4_TBPS_bit at TIMER4_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_TIMER4_TBPS_bit at TIMER4_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_TIMER4_TBPS_bit at TIMER4_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_TIMER4_TBPS_bit at TIMER4_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_TIMER4_TBPS_bit at TIMER4_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_TIMER4_TBPS_bit at TIMER4_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_TIMER4_TBPS_bit at TIMER4_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_TIMER4_TBPS_bit at TIMER4_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_TIMER4_TBPS_bit at TIMER4_TBPS.B15;

sfr unsigned long   volatile TIMER4_TAPV          absolute 0x40034064;
    sbit  TIMER_TAPV_PSV0_TIMER4_TAPV_bit at TIMER4_TAPV.B0;
    sbit  TIMER_TAPV_PSV1_TIMER4_TAPV_bit at TIMER4_TAPV.B1;
    sbit  TIMER_TAPV_PSV2_TIMER4_TAPV_bit at TIMER4_TAPV.B2;
    sbit  TIMER_TAPV_PSV3_TIMER4_TAPV_bit at TIMER4_TAPV.B3;
    sbit  TIMER_TAPV_PSV4_TIMER4_TAPV_bit at TIMER4_TAPV.B4;
    sbit  TIMER_TAPV_PSV5_TIMER4_TAPV_bit at TIMER4_TAPV.B5;
    sbit  TIMER_TAPV_PSV6_TIMER4_TAPV_bit at TIMER4_TAPV.B6;
    sbit  TIMER_TAPV_PSV7_TIMER4_TAPV_bit at TIMER4_TAPV.B7;
    sbit  TIMER_TAPV_PSV8_TIMER4_TAPV_bit at TIMER4_TAPV.B8;
    sbit  TIMER_TAPV_PSV9_TIMER4_TAPV_bit at TIMER4_TAPV.B9;
    sbit  TIMER_TAPV_PSV10_TIMER4_TAPV_bit at TIMER4_TAPV.B10;
    sbit  TIMER_TAPV_PSV11_TIMER4_TAPV_bit at TIMER4_TAPV.B11;
    sbit  TIMER_TAPV_PSV12_TIMER4_TAPV_bit at TIMER4_TAPV.B12;
    sbit  TIMER_TAPV_PSV13_TIMER4_TAPV_bit at TIMER4_TAPV.B13;
    sbit  TIMER_TAPV_PSV14_TIMER4_TAPV_bit at TIMER4_TAPV.B14;
    sbit  TIMER_TAPV_PSV15_TIMER4_TAPV_bit at TIMER4_TAPV.B15;

sfr unsigned long   volatile TIMER4_TBPV          absolute 0x40034068;
    sbit  TIMER_TBPV_PSV0_TIMER4_TBPV_bit at TIMER4_TBPV.B0;
    sbit  TIMER_TBPV_PSV1_TIMER4_TBPV_bit at TIMER4_TBPV.B1;
    sbit  TIMER_TBPV_PSV2_TIMER4_TBPV_bit at TIMER4_TBPV.B2;
    sbit  TIMER_TBPV_PSV3_TIMER4_TBPV_bit at TIMER4_TBPV.B3;
    sbit  TIMER_TBPV_PSV4_TIMER4_TBPV_bit at TIMER4_TBPV.B4;
    sbit  TIMER_TBPV_PSV5_TIMER4_TBPV_bit at TIMER4_TBPV.B5;
    sbit  TIMER_TBPV_PSV6_TIMER4_TBPV_bit at TIMER4_TBPV.B6;
    sbit  TIMER_TBPV_PSV7_TIMER4_TBPV_bit at TIMER4_TBPV.B7;
    sbit  TIMER_TBPV_PSV8_TIMER4_TBPV_bit at TIMER4_TBPV.B8;
    sbit  TIMER_TBPV_PSV9_TIMER4_TBPV_bit at TIMER4_TBPV.B9;
    sbit  TIMER_TBPV_PSV10_TIMER4_TBPV_bit at TIMER4_TBPV.B10;
    sbit  TIMER_TBPV_PSV11_TIMER4_TBPV_bit at TIMER4_TBPV.B11;
    sbit  TIMER_TBPV_PSV12_TIMER4_TBPV_bit at TIMER4_TBPV.B12;
    sbit  TIMER_TBPV_PSV13_TIMER4_TBPV_bit at TIMER4_TBPV.B13;
    sbit  TIMER_TBPV_PSV14_TIMER4_TBPV_bit at TIMER4_TBPV.B14;
    sbit  TIMER_TBPV_PSV15_TIMER4_TBPV_bit at TIMER4_TBPV.B15;

sfr unsigned long   volatile TIMER4_PP            absolute 0x40034FC0;
    sbit  TIMER_PP_SIZE0_TIMER4_PP_bit at TIMER4_PP.B0;
    sbit  TIMER_PP_SIZE1_TIMER4_PP_bit at TIMER4_PP.B1;
    sbit  TIMER_PP_SIZE2_TIMER4_PP_bit at TIMER4_PP.B2;
    sbit  TIMER_PP_SIZE3_TIMER4_PP_bit at TIMER4_PP.B3;

sfr unsigned long   volatile TIMER5_CFG           absolute 0x40035000;
    sbit  TIMER_CFG0_TIMER5_CFG_bit at TIMER5_CFG.B0;
    sbit  TIMER_CFG1_TIMER5_CFG_bit at TIMER5_CFG.B1;
    sbit  TIMER_CFG2_TIMER5_CFG_bit at TIMER5_CFG.B2;

sfr unsigned long   volatile TIMER5_TAMR          absolute 0x40035004;
    sbit  TIMER_TAMR_TAMR0_TIMER5_TAMR_bit at TIMER5_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_TIMER5_TAMR_bit at TIMER5_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_TIMER5_TAMR_bit at TIMER5_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_TIMER5_TAMR_bit at TIMER5_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_TIMER5_TAMR_bit at TIMER5_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_TIMER5_TAMR_bit at TIMER5_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_TIMER5_TAMR_bit at TIMER5_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_TIMER5_TAMR_bit at TIMER5_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_TIMER5_TAMR_bit at TIMER5_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_TIMER5_TAMR_bit at TIMER5_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_TIMER5_TAMR_bit at TIMER5_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_TIMER5_TAMR_bit at TIMER5_TAMR.B11;

sfr unsigned long   volatile TIMER5_TBMR          absolute 0x40035008;
    sbit  TIMER_TBMR_TBMR0_TIMER5_TBMR_bit at TIMER5_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_TIMER5_TBMR_bit at TIMER5_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_TIMER5_TBMR_bit at TIMER5_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_TIMER5_TBMR_bit at TIMER5_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_TIMER5_TBMR_bit at TIMER5_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_TIMER5_TBMR_bit at TIMER5_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_TIMER5_TBMR_bit at TIMER5_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_TIMER5_TBMR_bit at TIMER5_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_TIMER5_TBMR_bit at TIMER5_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_TIMER5_TBMR_bit at TIMER5_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_TIMER5_TBMR_bit at TIMER5_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_TIMER5_TBMR_bit at TIMER5_TBMR.B11;

sfr unsigned long   volatile TIMER5_CTL           absolute 0x4003500C;
    sbit  TIMER_CTL_TAEN_TIMER5_CTL_bit at TIMER5_CTL.B0;
    sbit  TIMER_CTL_TASTALL_TIMER5_CTL_bit at TIMER5_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_TIMER5_CTL_bit at TIMER5_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_TIMER5_CTL_bit at TIMER5_CTL.B3;
    sbit  TIMER_CTL_RTCEN_TIMER5_CTL_bit at TIMER5_CTL.B4;
    sbit  TIMER_CTL_TAOTE_TIMER5_CTL_bit at TIMER5_CTL.B5;
    sbit  TIMER_CTL_TAPWML_TIMER5_CTL_bit at TIMER5_CTL.B6;
    sbit  TIMER_CTL_TBEN_TIMER5_CTL_bit at TIMER5_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_TIMER5_CTL_bit at TIMER5_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_TIMER5_CTL_bit at TIMER5_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_TIMER5_CTL_bit at TIMER5_CTL.B11;
    sbit  TIMER_CTL_TBOTE_TIMER5_CTL_bit at TIMER5_CTL.B13;
    sbit  TIMER_CTL_TBPWML_TIMER5_CTL_bit at TIMER5_CTL.B14;

sfr unsigned long   volatile TIMER5_SYNC          absolute 0x40035010;
    sbit  TIMER_SYNC_SYNCT00_TIMER5_SYNC_bit at TIMER5_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_TIMER5_SYNC_bit at TIMER5_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_TIMER5_SYNC_bit at TIMER5_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_TIMER5_SYNC_bit at TIMER5_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_TIMER5_SYNC_bit at TIMER5_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_TIMER5_SYNC_bit at TIMER5_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_TIMER5_SYNC_bit at TIMER5_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_TIMER5_SYNC_bit at TIMER5_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_TIMER5_SYNC_bit at TIMER5_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_TIMER5_SYNC_bit at TIMER5_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_TIMER5_SYNC_bit at TIMER5_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_TIMER5_SYNC_bit at TIMER5_SYNC.B11;
    sbit  TIMER_SYNC_SYNCWT012_TIMER5_SYNC_bit at TIMER5_SYNC.B12;
    sbit  TIMER_SYNC_SYNCWT013_TIMER5_SYNC_bit at TIMER5_SYNC.B13;
    sbit  TIMER_SYNC_SYNCWT114_TIMER5_SYNC_bit at TIMER5_SYNC.B14;
    sbit  TIMER_SYNC_SYNCWT115_TIMER5_SYNC_bit at TIMER5_SYNC.B15;
    sbit  TIMER_SYNC_SYNCWT216_TIMER5_SYNC_bit at TIMER5_SYNC.B16;
    sbit  TIMER_SYNC_SYNCWT217_TIMER5_SYNC_bit at TIMER5_SYNC.B17;
    sbit  TIMER_SYNC_SYNCWT318_TIMER5_SYNC_bit at TIMER5_SYNC.B18;
    sbit  TIMER_SYNC_SYNCWT319_TIMER5_SYNC_bit at TIMER5_SYNC.B19;
    sbit  TIMER_SYNC_SYNCWT420_TIMER5_SYNC_bit at TIMER5_SYNC.B20;
    sbit  TIMER_SYNC_SYNCWT421_TIMER5_SYNC_bit at TIMER5_SYNC.B21;
    sbit  TIMER_SYNC_SYNCWT522_TIMER5_SYNC_bit at TIMER5_SYNC.B22;
    sbit  TIMER_SYNC_SYNCWT523_TIMER5_SYNC_bit at TIMER5_SYNC.B23;

sfr unsigned long   volatile TIMER5_IMR           absolute 0x40035018;
    sbit  TIMER_IMR_TATOIM_TIMER5_IMR_bit at TIMER5_IMR.B0;
    sbit  TIMER_IMR_CAMIM_TIMER5_IMR_bit at TIMER5_IMR.B1;
    sbit  TIMER_IMR_CAEIM_TIMER5_IMR_bit at TIMER5_IMR.B2;
    sbit  TIMER_IMR_RTCIM_TIMER5_IMR_bit at TIMER5_IMR.B3;
    sbit  TIMER_IMR_TAMIM_TIMER5_IMR_bit at TIMER5_IMR.B4;
    sbit  TIMER_IMR_TBTOIM_TIMER5_IMR_bit at TIMER5_IMR.B8;
    sbit  TIMER_IMR_CBMIM_TIMER5_IMR_bit at TIMER5_IMR.B9;
    sbit  TIMER_IMR_CBEIM_TIMER5_IMR_bit at TIMER5_IMR.B10;
    sbit  TIMER_IMR_TBMIM_TIMER5_IMR_bit at TIMER5_IMR.B11;
    sbit  TIMER_IMR_WUEIM_TIMER5_IMR_bit at TIMER5_IMR.B16;

sfr unsigned long   volatile TIMER5_RIS           absolute 0x4003501C;
    sbit  TIMER_RIS_TATORIS_TIMER5_RIS_bit at TIMER5_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_TIMER5_RIS_bit at TIMER5_RIS.B1;
    sbit  TIMER_RIS_CAERIS_TIMER5_RIS_bit at TIMER5_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_TIMER5_RIS_bit at TIMER5_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_TIMER5_RIS_bit at TIMER5_RIS.B4;
    sbit  TIMER_RIS_TBTORIS_TIMER5_RIS_bit at TIMER5_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_TIMER5_RIS_bit at TIMER5_RIS.B9;
    sbit  TIMER_RIS_CBERIS_TIMER5_RIS_bit at TIMER5_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_TIMER5_RIS_bit at TIMER5_RIS.B11;
    sbit  TIMER_RIS_WUERIS_TIMER5_RIS_bit at TIMER5_RIS.B16;

sfr unsigned long   volatile TIMER5_MIS           absolute 0x40035020;
    sbit  TIMER_MIS_TATOMIS_TIMER5_MIS_bit at TIMER5_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_TIMER5_MIS_bit at TIMER5_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_TIMER5_MIS_bit at TIMER5_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_TIMER5_MIS_bit at TIMER5_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_TIMER5_MIS_bit at TIMER5_MIS.B4;
    sbit  TIMER_MIS_TBTOMIS_TIMER5_MIS_bit at TIMER5_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_TIMER5_MIS_bit at TIMER5_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_TIMER5_MIS_bit at TIMER5_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_TIMER5_MIS_bit at TIMER5_MIS.B11;
    sbit  TIMER_MIS_WUEMIS_TIMER5_MIS_bit at TIMER5_MIS.B16;

sfr unsigned long   volatile TIMER5_ICR           absolute 0x40035024;
    sbit  TIMER_ICR_TATOCINT_TIMER5_ICR_bit at TIMER5_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_TIMER5_ICR_bit at TIMER5_ICR.B1;
    sbit  TIMER_ICR_CAECINT_TIMER5_ICR_bit at TIMER5_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_TIMER5_ICR_bit at TIMER5_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_TIMER5_ICR_bit at TIMER5_ICR.B4;
    sbit  TIMER_ICR_TBTOCINT_TIMER5_ICR_bit at TIMER5_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_TIMER5_ICR_bit at TIMER5_ICR.B9;
    sbit  TIMER_ICR_CBECINT_TIMER5_ICR_bit at TIMER5_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_TIMER5_ICR_bit at TIMER5_ICR.B11;
    sbit  TIMER_ICR_WUECINT_TIMER5_ICR_bit at TIMER5_ICR.B16;

sfr unsigned long   volatile TIMER5_TAILR         absolute 0x40035028;
sfr unsigned long   volatile TIMER5_TBILR         absolute 0x4003502C;
sfr unsigned long   volatile TIMER5_TAMATCHR      absolute 0x40035030;
sfr unsigned long   volatile TIMER5_TBMATCHR      absolute 0x40035034;
sfr unsigned long   volatile TIMER5_TAPR          absolute 0x40035038;
    sbit  TIMER_TAPR_TAPSR0_TIMER5_TAPR_bit at TIMER5_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_TIMER5_TAPR_bit at TIMER5_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_TIMER5_TAPR_bit at TIMER5_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_TIMER5_TAPR_bit at TIMER5_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_TIMER5_TAPR_bit at TIMER5_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_TIMER5_TAPR_bit at TIMER5_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_TIMER5_TAPR_bit at TIMER5_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_TIMER5_TAPR_bit at TIMER5_TAPR.B7;
    sbit  TIMER_TAPR_TAPSRH8_TIMER5_TAPR_bit at TIMER5_TAPR.B8;
    sbit  TIMER_TAPR_TAPSRH9_TIMER5_TAPR_bit at TIMER5_TAPR.B9;
    sbit  TIMER_TAPR_TAPSRH10_TIMER5_TAPR_bit at TIMER5_TAPR.B10;
    sbit  TIMER_TAPR_TAPSRH11_TIMER5_TAPR_bit at TIMER5_TAPR.B11;
    sbit  TIMER_TAPR_TAPSRH12_TIMER5_TAPR_bit at TIMER5_TAPR.B12;
    sbit  TIMER_TAPR_TAPSRH13_TIMER5_TAPR_bit at TIMER5_TAPR.B13;
    sbit  TIMER_TAPR_TAPSRH14_TIMER5_TAPR_bit at TIMER5_TAPR.B14;
    sbit  TIMER_TAPR_TAPSRH15_TIMER5_TAPR_bit at TIMER5_TAPR.B15;

sfr unsigned long   volatile TIMER5_TBPR          absolute 0x4003503C;
    sbit  TIMER_TBPR_TBPSR0_TIMER5_TBPR_bit at TIMER5_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_TIMER5_TBPR_bit at TIMER5_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_TIMER5_TBPR_bit at TIMER5_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_TIMER5_TBPR_bit at TIMER5_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_TIMER5_TBPR_bit at TIMER5_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_TIMER5_TBPR_bit at TIMER5_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_TIMER5_TBPR_bit at TIMER5_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_TIMER5_TBPR_bit at TIMER5_TBPR.B7;
    sbit  TIMER_TBPR_TBPSRH8_TIMER5_TBPR_bit at TIMER5_TBPR.B8;
    sbit  TIMER_TBPR_TBPSRH9_TIMER5_TBPR_bit at TIMER5_TBPR.B9;
    sbit  TIMER_TBPR_TBPSRH10_TIMER5_TBPR_bit at TIMER5_TBPR.B10;
    sbit  TIMER_TBPR_TBPSRH11_TIMER5_TBPR_bit at TIMER5_TBPR.B11;
    sbit  TIMER_TBPR_TBPSRH12_TIMER5_TBPR_bit at TIMER5_TBPR.B12;
    sbit  TIMER_TBPR_TBPSRH13_TIMER5_TBPR_bit at TIMER5_TBPR.B13;
    sbit  TIMER_TBPR_TBPSRH14_TIMER5_TBPR_bit at TIMER5_TBPR.B14;
    sbit  TIMER_TBPR_TBPSRH15_TIMER5_TBPR_bit at TIMER5_TBPR.B15;

sfr unsigned long   volatile TIMER5_TAPMR         absolute 0x40035040;
    sbit  TIMER_TAPMR_TAPSMR0_TIMER5_TAPMR_bit at TIMER5_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_TIMER5_TAPMR_bit at TIMER5_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_TIMER5_TAPMR_bit at TIMER5_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_TIMER5_TAPMR_bit at TIMER5_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_TIMER5_TAPMR_bit at TIMER5_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_TIMER5_TAPMR_bit at TIMER5_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_TIMER5_TAPMR_bit at TIMER5_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_TIMER5_TAPMR_bit at TIMER5_TAPMR.B7;
    sbit  TIMER_TAPMR_TAPSMRH8_TIMER5_TAPMR_bit at TIMER5_TAPMR.B8;
    sbit  TIMER_TAPMR_TAPSMRH9_TIMER5_TAPMR_bit at TIMER5_TAPMR.B9;
    sbit  TIMER_TAPMR_TAPSMRH10_TIMER5_TAPMR_bit at TIMER5_TAPMR.B10;
    sbit  TIMER_TAPMR_TAPSMRH11_TIMER5_TAPMR_bit at TIMER5_TAPMR.B11;
    sbit  TIMER_TAPMR_TAPSMRH12_TIMER5_TAPMR_bit at TIMER5_TAPMR.B12;
    sbit  TIMER_TAPMR_TAPSMRH13_TIMER5_TAPMR_bit at TIMER5_TAPMR.B13;
    sbit  TIMER_TAPMR_TAPSMRH14_TIMER5_TAPMR_bit at TIMER5_TAPMR.B14;
    sbit  TIMER_TAPMR_TAPSMRH15_TIMER5_TAPMR_bit at TIMER5_TAPMR.B15;

sfr unsigned long   volatile TIMER5_TBPMR         absolute 0x40035044;
    sbit  TIMER_TBPMR_TBPSMR0_TIMER5_TBPMR_bit at TIMER5_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_TIMER5_TBPMR_bit at TIMER5_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_TIMER5_TBPMR_bit at TIMER5_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_TIMER5_TBPMR_bit at TIMER5_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_TIMER5_TBPMR_bit at TIMER5_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_TIMER5_TBPMR_bit at TIMER5_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_TIMER5_TBPMR_bit at TIMER5_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_TIMER5_TBPMR_bit at TIMER5_TBPMR.B7;
    sbit  TIMER_TBPMR_TBPSMRH8_TIMER5_TBPMR_bit at TIMER5_TBPMR.B8;
    sbit  TIMER_TBPMR_TBPSMRH9_TIMER5_TBPMR_bit at TIMER5_TBPMR.B9;
    sbit  TIMER_TBPMR_TBPSMRH10_TIMER5_TBPMR_bit at TIMER5_TBPMR.B10;
    sbit  TIMER_TBPMR_TBPSMRH11_TIMER5_TBPMR_bit at TIMER5_TBPMR.B11;
    sbit  TIMER_TBPMR_TBPSMRH12_TIMER5_TBPMR_bit at TIMER5_TBPMR.B12;
    sbit  TIMER_TBPMR_TBPSMRH13_TIMER5_TBPMR_bit at TIMER5_TBPMR.B13;
    sbit  TIMER_TBPMR_TBPSMRH14_TIMER5_TBPMR_bit at TIMER5_TBPMR.B14;
    sbit  TIMER_TBPMR_TBPSMRH15_TIMER5_TBPMR_bit at TIMER5_TBPMR.B15;

sfr unsigned long   volatile TIMER5_TAR           absolute 0x40035048;
sfr unsigned long   volatile TIMER5_TBR           absolute 0x4003504C;
sfr unsigned long   volatile TIMER5_TAV           absolute 0x40035050;
sfr unsigned long   volatile TIMER5_TBV           absolute 0x40035054;
sfr unsigned long   volatile TIMER5_RTCPD         absolute 0x40035058;
    sbit  TIMER_RTCPD_RTCPD0_TIMER5_RTCPD_bit at TIMER5_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_TIMER5_RTCPD_bit at TIMER5_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_TIMER5_RTCPD_bit at TIMER5_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_TIMER5_RTCPD_bit at TIMER5_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_TIMER5_RTCPD_bit at TIMER5_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_TIMER5_RTCPD_bit at TIMER5_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_TIMER5_RTCPD_bit at TIMER5_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_TIMER5_RTCPD_bit at TIMER5_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_TIMER5_RTCPD_bit at TIMER5_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_TIMER5_RTCPD_bit at TIMER5_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_TIMER5_RTCPD_bit at TIMER5_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_TIMER5_RTCPD_bit at TIMER5_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_TIMER5_RTCPD_bit at TIMER5_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_TIMER5_RTCPD_bit at TIMER5_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_TIMER5_RTCPD_bit at TIMER5_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_TIMER5_RTCPD_bit at TIMER5_RTCPD.B15;

sfr unsigned long   volatile TIMER5_TAPS          absolute 0x4003505C;
    sbit  TIMER_TAPS_PSS0_TIMER5_TAPS_bit at TIMER5_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_TIMER5_TAPS_bit at TIMER5_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_TIMER5_TAPS_bit at TIMER5_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_TIMER5_TAPS_bit at TIMER5_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_TIMER5_TAPS_bit at TIMER5_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_TIMER5_TAPS_bit at TIMER5_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_TIMER5_TAPS_bit at TIMER5_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_TIMER5_TAPS_bit at TIMER5_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_TIMER5_TAPS_bit at TIMER5_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_TIMER5_TAPS_bit at TIMER5_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_TIMER5_TAPS_bit at TIMER5_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_TIMER5_TAPS_bit at TIMER5_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_TIMER5_TAPS_bit at TIMER5_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_TIMER5_TAPS_bit at TIMER5_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_TIMER5_TAPS_bit at TIMER5_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_TIMER5_TAPS_bit at TIMER5_TAPS.B15;

sfr unsigned long   volatile TIMER5_TBPS          absolute 0x40035060;
    sbit  TIMER_TBPS_PSS0_TIMER5_TBPS_bit at TIMER5_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_TIMER5_TBPS_bit at TIMER5_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_TIMER5_TBPS_bit at TIMER5_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_TIMER5_TBPS_bit at TIMER5_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_TIMER5_TBPS_bit at TIMER5_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_TIMER5_TBPS_bit at TIMER5_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_TIMER5_TBPS_bit at TIMER5_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_TIMER5_TBPS_bit at TIMER5_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_TIMER5_TBPS_bit at TIMER5_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_TIMER5_TBPS_bit at TIMER5_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_TIMER5_TBPS_bit at TIMER5_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_TIMER5_TBPS_bit at TIMER5_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_TIMER5_TBPS_bit at TIMER5_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_TIMER5_TBPS_bit at TIMER5_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_TIMER5_TBPS_bit at TIMER5_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_TIMER5_TBPS_bit at TIMER5_TBPS.B15;

sfr unsigned long   volatile TIMER5_TAPV          absolute 0x40035064;
    sbit  TIMER_TAPV_PSV0_TIMER5_TAPV_bit at TIMER5_TAPV.B0;
    sbit  TIMER_TAPV_PSV1_TIMER5_TAPV_bit at TIMER5_TAPV.B1;
    sbit  TIMER_TAPV_PSV2_TIMER5_TAPV_bit at TIMER5_TAPV.B2;
    sbit  TIMER_TAPV_PSV3_TIMER5_TAPV_bit at TIMER5_TAPV.B3;
    sbit  TIMER_TAPV_PSV4_TIMER5_TAPV_bit at TIMER5_TAPV.B4;
    sbit  TIMER_TAPV_PSV5_TIMER5_TAPV_bit at TIMER5_TAPV.B5;
    sbit  TIMER_TAPV_PSV6_TIMER5_TAPV_bit at TIMER5_TAPV.B6;
    sbit  TIMER_TAPV_PSV7_TIMER5_TAPV_bit at TIMER5_TAPV.B7;
    sbit  TIMER_TAPV_PSV8_TIMER5_TAPV_bit at TIMER5_TAPV.B8;
    sbit  TIMER_TAPV_PSV9_TIMER5_TAPV_bit at TIMER5_TAPV.B9;
    sbit  TIMER_TAPV_PSV10_TIMER5_TAPV_bit at TIMER5_TAPV.B10;
    sbit  TIMER_TAPV_PSV11_TIMER5_TAPV_bit at TIMER5_TAPV.B11;
    sbit  TIMER_TAPV_PSV12_TIMER5_TAPV_bit at TIMER5_TAPV.B12;
    sbit  TIMER_TAPV_PSV13_TIMER5_TAPV_bit at TIMER5_TAPV.B13;
    sbit  TIMER_TAPV_PSV14_TIMER5_TAPV_bit at TIMER5_TAPV.B14;
    sbit  TIMER_TAPV_PSV15_TIMER5_TAPV_bit at TIMER5_TAPV.B15;

sfr unsigned long   volatile TIMER5_TBPV          absolute 0x40035068;
    sbit  TIMER_TBPV_PSV0_TIMER5_TBPV_bit at TIMER5_TBPV.B0;
    sbit  TIMER_TBPV_PSV1_TIMER5_TBPV_bit at TIMER5_TBPV.B1;
    sbit  TIMER_TBPV_PSV2_TIMER5_TBPV_bit at TIMER5_TBPV.B2;
    sbit  TIMER_TBPV_PSV3_TIMER5_TBPV_bit at TIMER5_TBPV.B3;
    sbit  TIMER_TBPV_PSV4_TIMER5_TBPV_bit at TIMER5_TBPV.B4;
    sbit  TIMER_TBPV_PSV5_TIMER5_TBPV_bit at TIMER5_TBPV.B5;
    sbit  TIMER_TBPV_PSV6_TIMER5_TBPV_bit at TIMER5_TBPV.B6;
    sbit  TIMER_TBPV_PSV7_TIMER5_TBPV_bit at TIMER5_TBPV.B7;
    sbit  TIMER_TBPV_PSV8_TIMER5_TBPV_bit at TIMER5_TBPV.B8;
    sbit  TIMER_TBPV_PSV9_TIMER5_TBPV_bit at TIMER5_TBPV.B9;
    sbit  TIMER_TBPV_PSV10_TIMER5_TBPV_bit at TIMER5_TBPV.B10;
    sbit  TIMER_TBPV_PSV11_TIMER5_TBPV_bit at TIMER5_TBPV.B11;
    sbit  TIMER_TBPV_PSV12_TIMER5_TBPV_bit at TIMER5_TBPV.B12;
    sbit  TIMER_TBPV_PSV13_TIMER5_TBPV_bit at TIMER5_TBPV.B13;
    sbit  TIMER_TBPV_PSV14_TIMER5_TBPV_bit at TIMER5_TBPV.B14;
    sbit  TIMER_TBPV_PSV15_TIMER5_TBPV_bit at TIMER5_TBPV.B15;

sfr unsigned long   volatile TIMER5_PP            absolute 0x40035FC0;
    sbit  TIMER_PP_SIZE0_TIMER5_PP_bit at TIMER5_PP.B0;
    sbit  TIMER_PP_SIZE1_TIMER5_PP_bit at TIMER5_PP.B1;
    sbit  TIMER_PP_SIZE2_TIMER5_PP_bit at TIMER5_PP.B2;
    sbit  TIMER_PP_SIZE3_TIMER5_PP_bit at TIMER5_PP.B3;

sfr unsigned long   volatile WTIMER0_CFG          absolute 0x40036000;
    sbit  TIMER_CFG0_WTIMER0_CFG_bit at WTIMER0_CFG.B0;
    sbit  TIMER_CFG1_WTIMER0_CFG_bit at WTIMER0_CFG.B1;
    sbit  TIMER_CFG2_WTIMER0_CFG_bit at WTIMER0_CFG.B2;

sfr unsigned long   volatile WTIMER0_TAMR         absolute 0x40036004;
    sbit  TIMER_TAMR_TAMR0_WTIMER0_TAMR_bit at WTIMER0_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_WTIMER0_TAMR_bit at WTIMER0_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_WTIMER0_TAMR_bit at WTIMER0_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_WTIMER0_TAMR_bit at WTIMER0_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_WTIMER0_TAMR_bit at WTIMER0_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_WTIMER0_TAMR_bit at WTIMER0_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_WTIMER0_TAMR_bit at WTIMER0_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_WTIMER0_TAMR_bit at WTIMER0_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_WTIMER0_TAMR_bit at WTIMER0_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_WTIMER0_TAMR_bit at WTIMER0_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_WTIMER0_TAMR_bit at WTIMER0_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_WTIMER0_TAMR_bit at WTIMER0_TAMR.B11;

sfr unsigned long   volatile WTIMER0_TBMR         absolute 0x40036008;
    sbit  TIMER_TBMR_TBMR0_WTIMER0_TBMR_bit at WTIMER0_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_WTIMER0_TBMR_bit at WTIMER0_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_WTIMER0_TBMR_bit at WTIMER0_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_WTIMER0_TBMR_bit at WTIMER0_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_WTIMER0_TBMR_bit at WTIMER0_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_WTIMER0_TBMR_bit at WTIMER0_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_WTIMER0_TBMR_bit at WTIMER0_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_WTIMER0_TBMR_bit at WTIMER0_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_WTIMER0_TBMR_bit at WTIMER0_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_WTIMER0_TBMR_bit at WTIMER0_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_WTIMER0_TBMR_bit at WTIMER0_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_WTIMER0_TBMR_bit at WTIMER0_TBMR.B11;

sfr unsigned long   volatile WTIMER0_CTL          absolute 0x4003600C;
    sbit  TIMER_CTL_TAEN_WTIMER0_CTL_bit at WTIMER0_CTL.B0;
    sbit  TIMER_CTL_TASTALL_WTIMER0_CTL_bit at WTIMER0_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_WTIMER0_CTL_bit at WTIMER0_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_WTIMER0_CTL_bit at WTIMER0_CTL.B3;
    sbit  TIMER_CTL_RTCEN_WTIMER0_CTL_bit at WTIMER0_CTL.B4;
    sbit  TIMER_CTL_TAOTE_WTIMER0_CTL_bit at WTIMER0_CTL.B5;
    sbit  TIMER_CTL_TAPWML_WTIMER0_CTL_bit at WTIMER0_CTL.B6;
    sbit  TIMER_CTL_TBEN_WTIMER0_CTL_bit at WTIMER0_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_WTIMER0_CTL_bit at WTIMER0_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_WTIMER0_CTL_bit at WTIMER0_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_WTIMER0_CTL_bit at WTIMER0_CTL.B11;
    sbit  TIMER_CTL_TBOTE_WTIMER0_CTL_bit at WTIMER0_CTL.B13;
    sbit  TIMER_CTL_TBPWML_WTIMER0_CTL_bit at WTIMER0_CTL.B14;

sfr unsigned long   volatile WTIMER0_SYNC         absolute 0x40036010;
    sbit  TIMER_SYNC_SYNCT00_WTIMER0_SYNC_bit at WTIMER0_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_WTIMER0_SYNC_bit at WTIMER0_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_WTIMER0_SYNC_bit at WTIMER0_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_WTIMER0_SYNC_bit at WTIMER0_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_WTIMER0_SYNC_bit at WTIMER0_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_WTIMER0_SYNC_bit at WTIMER0_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_WTIMER0_SYNC_bit at WTIMER0_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_WTIMER0_SYNC_bit at WTIMER0_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_WTIMER0_SYNC_bit at WTIMER0_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_WTIMER0_SYNC_bit at WTIMER0_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_WTIMER0_SYNC_bit at WTIMER0_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_WTIMER0_SYNC_bit at WTIMER0_SYNC.B11;
    sbit  TIMER_SYNC_SYNCWT012_WTIMER0_SYNC_bit at WTIMER0_SYNC.B12;
    sbit  TIMER_SYNC_SYNCWT013_WTIMER0_SYNC_bit at WTIMER0_SYNC.B13;
    sbit  TIMER_SYNC_SYNCWT114_WTIMER0_SYNC_bit at WTIMER0_SYNC.B14;
    sbit  TIMER_SYNC_SYNCWT115_WTIMER0_SYNC_bit at WTIMER0_SYNC.B15;
    sbit  TIMER_SYNC_SYNCWT216_WTIMER0_SYNC_bit at WTIMER0_SYNC.B16;
    sbit  TIMER_SYNC_SYNCWT217_WTIMER0_SYNC_bit at WTIMER0_SYNC.B17;
    sbit  TIMER_SYNC_SYNCWT318_WTIMER0_SYNC_bit at WTIMER0_SYNC.B18;
    sbit  TIMER_SYNC_SYNCWT319_WTIMER0_SYNC_bit at WTIMER0_SYNC.B19;
    sbit  TIMER_SYNC_SYNCWT420_WTIMER0_SYNC_bit at WTIMER0_SYNC.B20;
    sbit  TIMER_SYNC_SYNCWT421_WTIMER0_SYNC_bit at WTIMER0_SYNC.B21;
    sbit  TIMER_SYNC_SYNCWT522_WTIMER0_SYNC_bit at WTIMER0_SYNC.B22;
    sbit  TIMER_SYNC_SYNCWT523_WTIMER0_SYNC_bit at WTIMER0_SYNC.B23;

sfr unsigned long   volatile WTIMER0_IMR          absolute 0x40036018;
    sbit  TIMER_IMR_TATOIM_WTIMER0_IMR_bit at WTIMER0_IMR.B0;
    sbit  TIMER_IMR_CAMIM_WTIMER0_IMR_bit at WTIMER0_IMR.B1;
    sbit  TIMER_IMR_CAEIM_WTIMER0_IMR_bit at WTIMER0_IMR.B2;
    sbit  TIMER_IMR_RTCIM_WTIMER0_IMR_bit at WTIMER0_IMR.B3;
    sbit  TIMER_IMR_TAMIM_WTIMER0_IMR_bit at WTIMER0_IMR.B4;
    sbit  TIMER_IMR_TBTOIM_WTIMER0_IMR_bit at WTIMER0_IMR.B8;
    sbit  TIMER_IMR_CBMIM_WTIMER0_IMR_bit at WTIMER0_IMR.B9;
    sbit  TIMER_IMR_CBEIM_WTIMER0_IMR_bit at WTIMER0_IMR.B10;
    sbit  TIMER_IMR_TBMIM_WTIMER0_IMR_bit at WTIMER0_IMR.B11;
    sbit  TIMER_IMR_WUEIM_WTIMER0_IMR_bit at WTIMER0_IMR.B16;

sfr unsigned long   volatile WTIMER0_RIS          absolute 0x4003601C;
    sbit  TIMER_RIS_TATORIS_WTIMER0_RIS_bit at WTIMER0_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_WTIMER0_RIS_bit at WTIMER0_RIS.B1;
    sbit  TIMER_RIS_CAERIS_WTIMER0_RIS_bit at WTIMER0_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_WTIMER0_RIS_bit at WTIMER0_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_WTIMER0_RIS_bit at WTIMER0_RIS.B4;
    sbit  TIMER_RIS_TBTORIS_WTIMER0_RIS_bit at WTIMER0_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_WTIMER0_RIS_bit at WTIMER0_RIS.B9;
    sbit  TIMER_RIS_CBERIS_WTIMER0_RIS_bit at WTIMER0_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_WTIMER0_RIS_bit at WTIMER0_RIS.B11;
    sbit  TIMER_RIS_WUERIS_WTIMER0_RIS_bit at WTIMER0_RIS.B16;

sfr unsigned long   volatile WTIMER0_MIS          absolute 0x40036020;
    sbit  TIMER_MIS_TATOMIS_WTIMER0_MIS_bit at WTIMER0_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_WTIMER0_MIS_bit at WTIMER0_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_WTIMER0_MIS_bit at WTIMER0_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_WTIMER0_MIS_bit at WTIMER0_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_WTIMER0_MIS_bit at WTIMER0_MIS.B4;
    sbit  TIMER_MIS_TBTOMIS_WTIMER0_MIS_bit at WTIMER0_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_WTIMER0_MIS_bit at WTIMER0_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_WTIMER0_MIS_bit at WTIMER0_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_WTIMER0_MIS_bit at WTIMER0_MIS.B11;
    sbit  TIMER_MIS_WUEMIS_WTIMER0_MIS_bit at WTIMER0_MIS.B16;

sfr unsigned long   volatile WTIMER0_ICR          absolute 0x40036024;
    sbit  TIMER_ICR_TATOCINT_WTIMER0_ICR_bit at WTIMER0_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_WTIMER0_ICR_bit at WTIMER0_ICR.B1;
    sbit  TIMER_ICR_CAECINT_WTIMER0_ICR_bit at WTIMER0_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_WTIMER0_ICR_bit at WTIMER0_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_WTIMER0_ICR_bit at WTIMER0_ICR.B4;
    sbit  TIMER_ICR_TBTOCINT_WTIMER0_ICR_bit at WTIMER0_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_WTIMER0_ICR_bit at WTIMER0_ICR.B9;
    sbit  TIMER_ICR_CBECINT_WTIMER0_ICR_bit at WTIMER0_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_WTIMER0_ICR_bit at WTIMER0_ICR.B11;
    sbit  TIMER_ICR_WUECINT_WTIMER0_ICR_bit at WTIMER0_ICR.B16;

sfr unsigned long   volatile WTIMER0_TAILR        absolute 0x40036028;
sfr unsigned long   volatile WTIMER0_TBILR        absolute 0x4003602C;
sfr unsigned long   volatile WTIMER0_TAMATCHR     absolute 0x40036030;
sfr unsigned long   volatile WTIMER0_TBMATCHR     absolute 0x40036034;
sfr unsigned long   volatile WTIMER0_TAPR         absolute 0x40036038;
    sbit  TIMER_TAPR_TAPSR0_WTIMER0_TAPR_bit at WTIMER0_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_WTIMER0_TAPR_bit at WTIMER0_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_WTIMER0_TAPR_bit at WTIMER0_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_WTIMER0_TAPR_bit at WTIMER0_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_WTIMER0_TAPR_bit at WTIMER0_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_WTIMER0_TAPR_bit at WTIMER0_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_WTIMER0_TAPR_bit at WTIMER0_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_WTIMER0_TAPR_bit at WTIMER0_TAPR.B7;
    sbit  TIMER_TAPR_TAPSRH8_WTIMER0_TAPR_bit at WTIMER0_TAPR.B8;
    sbit  TIMER_TAPR_TAPSRH9_WTIMER0_TAPR_bit at WTIMER0_TAPR.B9;
    sbit  TIMER_TAPR_TAPSRH10_WTIMER0_TAPR_bit at WTIMER0_TAPR.B10;
    sbit  TIMER_TAPR_TAPSRH11_WTIMER0_TAPR_bit at WTIMER0_TAPR.B11;
    sbit  TIMER_TAPR_TAPSRH12_WTIMER0_TAPR_bit at WTIMER0_TAPR.B12;
    sbit  TIMER_TAPR_TAPSRH13_WTIMER0_TAPR_bit at WTIMER0_TAPR.B13;
    sbit  TIMER_TAPR_TAPSRH14_WTIMER0_TAPR_bit at WTIMER0_TAPR.B14;
    sbit  TIMER_TAPR_TAPSRH15_WTIMER0_TAPR_bit at WTIMER0_TAPR.B15;

sfr unsigned long   volatile WTIMER0_TBPR         absolute 0x4003603C;
    sbit  TIMER_TBPR_TBPSR0_WTIMER0_TBPR_bit at WTIMER0_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_WTIMER0_TBPR_bit at WTIMER0_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_WTIMER0_TBPR_bit at WTIMER0_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_WTIMER0_TBPR_bit at WTIMER0_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_WTIMER0_TBPR_bit at WTIMER0_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_WTIMER0_TBPR_bit at WTIMER0_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_WTIMER0_TBPR_bit at WTIMER0_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_WTIMER0_TBPR_bit at WTIMER0_TBPR.B7;
    sbit  TIMER_TBPR_TBPSRH8_WTIMER0_TBPR_bit at WTIMER0_TBPR.B8;
    sbit  TIMER_TBPR_TBPSRH9_WTIMER0_TBPR_bit at WTIMER0_TBPR.B9;
    sbit  TIMER_TBPR_TBPSRH10_WTIMER0_TBPR_bit at WTIMER0_TBPR.B10;
    sbit  TIMER_TBPR_TBPSRH11_WTIMER0_TBPR_bit at WTIMER0_TBPR.B11;
    sbit  TIMER_TBPR_TBPSRH12_WTIMER0_TBPR_bit at WTIMER0_TBPR.B12;
    sbit  TIMER_TBPR_TBPSRH13_WTIMER0_TBPR_bit at WTIMER0_TBPR.B13;
    sbit  TIMER_TBPR_TBPSRH14_WTIMER0_TBPR_bit at WTIMER0_TBPR.B14;
    sbit  TIMER_TBPR_TBPSRH15_WTIMER0_TBPR_bit at WTIMER0_TBPR.B15;

sfr unsigned long   volatile WTIMER0_TAPMR        absolute 0x40036040;
    sbit  TIMER_TAPMR_TAPSMR0_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B7;
    sbit  TIMER_TAPMR_TAPSMRH8_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B8;
    sbit  TIMER_TAPMR_TAPSMRH9_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B9;
    sbit  TIMER_TAPMR_TAPSMRH10_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B10;
    sbit  TIMER_TAPMR_TAPSMRH11_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B11;
    sbit  TIMER_TAPMR_TAPSMRH12_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B12;
    sbit  TIMER_TAPMR_TAPSMRH13_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B13;
    sbit  TIMER_TAPMR_TAPSMRH14_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B14;
    sbit  TIMER_TAPMR_TAPSMRH15_WTIMER0_TAPMR_bit at WTIMER0_TAPMR.B15;

sfr unsigned long   volatile WTIMER0_TBPMR        absolute 0x40036044;
    sbit  TIMER_TBPMR_TBPSMR0_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B7;
    sbit  TIMER_TBPMR_TBPSMRH8_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B8;
    sbit  TIMER_TBPMR_TBPSMRH9_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B9;
    sbit  TIMER_TBPMR_TBPSMRH10_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B10;
    sbit  TIMER_TBPMR_TBPSMRH11_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B11;
    sbit  TIMER_TBPMR_TBPSMRH12_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B12;
    sbit  TIMER_TBPMR_TBPSMRH13_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B13;
    sbit  TIMER_TBPMR_TBPSMRH14_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B14;
    sbit  TIMER_TBPMR_TBPSMRH15_WTIMER0_TBPMR_bit at WTIMER0_TBPMR.B15;

sfr unsigned long   volatile WTIMER0_TAR          absolute 0x40036048;
sfr unsigned long   volatile WTIMER0_TBR          absolute 0x4003604C;
sfr unsigned long   volatile WTIMER0_TAV          absolute 0x40036050;
sfr unsigned long   volatile WTIMER0_TBV          absolute 0x40036054;
sfr unsigned long   volatile WTIMER0_RTCPD        absolute 0x40036058;
    sbit  TIMER_RTCPD_RTCPD0_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_WTIMER0_RTCPD_bit at WTIMER0_RTCPD.B15;

sfr unsigned long   volatile WTIMER0_TAPS         absolute 0x4003605C;
    sbit  TIMER_TAPS_PSS0_WTIMER0_TAPS_bit at WTIMER0_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_WTIMER0_TAPS_bit at WTIMER0_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_WTIMER0_TAPS_bit at WTIMER0_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_WTIMER0_TAPS_bit at WTIMER0_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_WTIMER0_TAPS_bit at WTIMER0_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_WTIMER0_TAPS_bit at WTIMER0_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_WTIMER0_TAPS_bit at WTIMER0_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_WTIMER0_TAPS_bit at WTIMER0_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_WTIMER0_TAPS_bit at WTIMER0_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_WTIMER0_TAPS_bit at WTIMER0_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_WTIMER0_TAPS_bit at WTIMER0_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_WTIMER0_TAPS_bit at WTIMER0_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_WTIMER0_TAPS_bit at WTIMER0_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_WTIMER0_TAPS_bit at WTIMER0_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_WTIMER0_TAPS_bit at WTIMER0_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_WTIMER0_TAPS_bit at WTIMER0_TAPS.B15;

sfr unsigned long   volatile WTIMER0_TBPS         absolute 0x40036060;
    sbit  TIMER_TBPS_PSS0_WTIMER0_TBPS_bit at WTIMER0_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_WTIMER0_TBPS_bit at WTIMER0_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_WTIMER0_TBPS_bit at WTIMER0_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_WTIMER0_TBPS_bit at WTIMER0_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_WTIMER0_TBPS_bit at WTIMER0_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_WTIMER0_TBPS_bit at WTIMER0_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_WTIMER0_TBPS_bit at WTIMER0_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_WTIMER0_TBPS_bit at WTIMER0_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_WTIMER0_TBPS_bit at WTIMER0_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_WTIMER0_TBPS_bit at WTIMER0_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_WTIMER0_TBPS_bit at WTIMER0_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_WTIMER0_TBPS_bit at WTIMER0_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_WTIMER0_TBPS_bit at WTIMER0_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_WTIMER0_TBPS_bit at WTIMER0_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_WTIMER0_TBPS_bit at WTIMER0_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_WTIMER0_TBPS_bit at WTIMER0_TBPS.B15;

sfr unsigned long   volatile WTIMER0_TAPV         absolute 0x40036064;
    sbit  TIMER_TAPV_PSV0_WTIMER0_TAPV_bit at WTIMER0_TAPV.B0;
    sbit  TIMER_TAPV_PSV1_WTIMER0_TAPV_bit at WTIMER0_TAPV.B1;
    sbit  TIMER_TAPV_PSV2_WTIMER0_TAPV_bit at WTIMER0_TAPV.B2;
    sbit  TIMER_TAPV_PSV3_WTIMER0_TAPV_bit at WTIMER0_TAPV.B3;
    sbit  TIMER_TAPV_PSV4_WTIMER0_TAPV_bit at WTIMER0_TAPV.B4;
    sbit  TIMER_TAPV_PSV5_WTIMER0_TAPV_bit at WTIMER0_TAPV.B5;
    sbit  TIMER_TAPV_PSV6_WTIMER0_TAPV_bit at WTIMER0_TAPV.B6;
    sbit  TIMER_TAPV_PSV7_WTIMER0_TAPV_bit at WTIMER0_TAPV.B7;
    sbit  TIMER_TAPV_PSV8_WTIMER0_TAPV_bit at WTIMER0_TAPV.B8;
    sbit  TIMER_TAPV_PSV9_WTIMER0_TAPV_bit at WTIMER0_TAPV.B9;
    sbit  TIMER_TAPV_PSV10_WTIMER0_TAPV_bit at WTIMER0_TAPV.B10;
    sbit  TIMER_TAPV_PSV11_WTIMER0_TAPV_bit at WTIMER0_TAPV.B11;
    sbit  TIMER_TAPV_PSV12_WTIMER0_TAPV_bit at WTIMER0_TAPV.B12;
    sbit  TIMER_TAPV_PSV13_WTIMER0_TAPV_bit at WTIMER0_TAPV.B13;
    sbit  TIMER_TAPV_PSV14_WTIMER0_TAPV_bit at WTIMER0_TAPV.B14;
    sbit  TIMER_TAPV_PSV15_WTIMER0_TAPV_bit at WTIMER0_TAPV.B15;

sfr unsigned long   volatile WTIMER0_TBPV         absolute 0x40036068;
    sbit  TIMER_TBPV_PSV0_WTIMER0_TBPV_bit at WTIMER0_TBPV.B0;
    sbit  TIMER_TBPV_PSV1_WTIMER0_TBPV_bit at WTIMER0_TBPV.B1;
    sbit  TIMER_TBPV_PSV2_WTIMER0_TBPV_bit at WTIMER0_TBPV.B2;
    sbit  TIMER_TBPV_PSV3_WTIMER0_TBPV_bit at WTIMER0_TBPV.B3;
    sbit  TIMER_TBPV_PSV4_WTIMER0_TBPV_bit at WTIMER0_TBPV.B4;
    sbit  TIMER_TBPV_PSV5_WTIMER0_TBPV_bit at WTIMER0_TBPV.B5;
    sbit  TIMER_TBPV_PSV6_WTIMER0_TBPV_bit at WTIMER0_TBPV.B6;
    sbit  TIMER_TBPV_PSV7_WTIMER0_TBPV_bit at WTIMER0_TBPV.B7;
    sbit  TIMER_TBPV_PSV8_WTIMER0_TBPV_bit at WTIMER0_TBPV.B8;
    sbit  TIMER_TBPV_PSV9_WTIMER0_TBPV_bit at WTIMER0_TBPV.B9;
    sbit  TIMER_TBPV_PSV10_WTIMER0_TBPV_bit at WTIMER0_TBPV.B10;
    sbit  TIMER_TBPV_PSV11_WTIMER0_TBPV_bit at WTIMER0_TBPV.B11;
    sbit  TIMER_TBPV_PSV12_WTIMER0_TBPV_bit at WTIMER0_TBPV.B12;
    sbit  TIMER_TBPV_PSV13_WTIMER0_TBPV_bit at WTIMER0_TBPV.B13;
    sbit  TIMER_TBPV_PSV14_WTIMER0_TBPV_bit at WTIMER0_TBPV.B14;
    sbit  TIMER_TBPV_PSV15_WTIMER0_TBPV_bit at WTIMER0_TBPV.B15;

sfr unsigned long   volatile WTIMER0_PP           absolute 0x40036FC0;
    sbit  TIMER_PP_SIZE0_WTIMER0_PP_bit at WTIMER0_PP.B0;
    sbit  TIMER_PP_SIZE1_WTIMER0_PP_bit at WTIMER0_PP.B1;
    sbit  TIMER_PP_SIZE2_WTIMER0_PP_bit at WTIMER0_PP.B2;
    sbit  TIMER_PP_SIZE3_WTIMER0_PP_bit at WTIMER0_PP.B3;

sfr unsigned long   volatile WTIMER1_CFG          absolute 0x40037000;
    sbit  TIMER_CFG0_WTIMER1_CFG_bit at WTIMER1_CFG.B0;
    sbit  TIMER_CFG1_WTIMER1_CFG_bit at WTIMER1_CFG.B1;
    sbit  TIMER_CFG2_WTIMER1_CFG_bit at WTIMER1_CFG.B2;

sfr unsigned long   volatile WTIMER1_TAMR         absolute 0x40037004;
    sbit  TIMER_TAMR_TAMR0_WTIMER1_TAMR_bit at WTIMER1_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_WTIMER1_TAMR_bit at WTIMER1_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_WTIMER1_TAMR_bit at WTIMER1_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_WTIMER1_TAMR_bit at WTIMER1_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_WTIMER1_TAMR_bit at WTIMER1_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_WTIMER1_TAMR_bit at WTIMER1_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_WTIMER1_TAMR_bit at WTIMER1_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_WTIMER1_TAMR_bit at WTIMER1_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_WTIMER1_TAMR_bit at WTIMER1_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_WTIMER1_TAMR_bit at WTIMER1_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_WTIMER1_TAMR_bit at WTIMER1_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_WTIMER1_TAMR_bit at WTIMER1_TAMR.B11;

sfr unsigned long   volatile WTIMER1_TBMR         absolute 0x40037008;
    sbit  TIMER_TBMR_TBMR0_WTIMER1_TBMR_bit at WTIMER1_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_WTIMER1_TBMR_bit at WTIMER1_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_WTIMER1_TBMR_bit at WTIMER1_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_WTIMER1_TBMR_bit at WTIMER1_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_WTIMER1_TBMR_bit at WTIMER1_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_WTIMER1_TBMR_bit at WTIMER1_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_WTIMER1_TBMR_bit at WTIMER1_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_WTIMER1_TBMR_bit at WTIMER1_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_WTIMER1_TBMR_bit at WTIMER1_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_WTIMER1_TBMR_bit at WTIMER1_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_WTIMER1_TBMR_bit at WTIMER1_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_WTIMER1_TBMR_bit at WTIMER1_TBMR.B11;

sfr unsigned long   volatile WTIMER1_CTL          absolute 0x4003700C;
    sbit  TIMER_CTL_TAEN_WTIMER1_CTL_bit at WTIMER1_CTL.B0;
    sbit  TIMER_CTL_TASTALL_WTIMER1_CTL_bit at WTIMER1_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_WTIMER1_CTL_bit at WTIMER1_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_WTIMER1_CTL_bit at WTIMER1_CTL.B3;
    sbit  TIMER_CTL_RTCEN_WTIMER1_CTL_bit at WTIMER1_CTL.B4;
    sbit  TIMER_CTL_TAOTE_WTIMER1_CTL_bit at WTIMER1_CTL.B5;
    sbit  TIMER_CTL_TAPWML_WTIMER1_CTL_bit at WTIMER1_CTL.B6;
    sbit  TIMER_CTL_TBEN_WTIMER1_CTL_bit at WTIMER1_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_WTIMER1_CTL_bit at WTIMER1_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_WTIMER1_CTL_bit at WTIMER1_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_WTIMER1_CTL_bit at WTIMER1_CTL.B11;
    sbit  TIMER_CTL_TBOTE_WTIMER1_CTL_bit at WTIMER1_CTL.B13;
    sbit  TIMER_CTL_TBPWML_WTIMER1_CTL_bit at WTIMER1_CTL.B14;

sfr unsigned long   volatile WTIMER1_SYNC         absolute 0x40037010;
    sbit  TIMER_SYNC_SYNCT00_WTIMER1_SYNC_bit at WTIMER1_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_WTIMER1_SYNC_bit at WTIMER1_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_WTIMER1_SYNC_bit at WTIMER1_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_WTIMER1_SYNC_bit at WTIMER1_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_WTIMER1_SYNC_bit at WTIMER1_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_WTIMER1_SYNC_bit at WTIMER1_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_WTIMER1_SYNC_bit at WTIMER1_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_WTIMER1_SYNC_bit at WTIMER1_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_WTIMER1_SYNC_bit at WTIMER1_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_WTIMER1_SYNC_bit at WTIMER1_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_WTIMER1_SYNC_bit at WTIMER1_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_WTIMER1_SYNC_bit at WTIMER1_SYNC.B11;
    sbit  TIMER_SYNC_SYNCWT012_WTIMER1_SYNC_bit at WTIMER1_SYNC.B12;
    sbit  TIMER_SYNC_SYNCWT013_WTIMER1_SYNC_bit at WTIMER1_SYNC.B13;
    sbit  TIMER_SYNC_SYNCWT114_WTIMER1_SYNC_bit at WTIMER1_SYNC.B14;
    sbit  TIMER_SYNC_SYNCWT115_WTIMER1_SYNC_bit at WTIMER1_SYNC.B15;
    sbit  TIMER_SYNC_SYNCWT216_WTIMER1_SYNC_bit at WTIMER1_SYNC.B16;
    sbit  TIMER_SYNC_SYNCWT217_WTIMER1_SYNC_bit at WTIMER1_SYNC.B17;
    sbit  TIMER_SYNC_SYNCWT318_WTIMER1_SYNC_bit at WTIMER1_SYNC.B18;
    sbit  TIMER_SYNC_SYNCWT319_WTIMER1_SYNC_bit at WTIMER1_SYNC.B19;
    sbit  TIMER_SYNC_SYNCWT420_WTIMER1_SYNC_bit at WTIMER1_SYNC.B20;
    sbit  TIMER_SYNC_SYNCWT421_WTIMER1_SYNC_bit at WTIMER1_SYNC.B21;
    sbit  TIMER_SYNC_SYNCWT522_WTIMER1_SYNC_bit at WTIMER1_SYNC.B22;
    sbit  TIMER_SYNC_SYNCWT523_WTIMER1_SYNC_bit at WTIMER1_SYNC.B23;

sfr unsigned long   volatile WTIMER1_IMR          absolute 0x40037018;
    sbit  TIMER_IMR_TATOIM_WTIMER1_IMR_bit at WTIMER1_IMR.B0;
    sbit  TIMER_IMR_CAMIM_WTIMER1_IMR_bit at WTIMER1_IMR.B1;
    sbit  TIMER_IMR_CAEIM_WTIMER1_IMR_bit at WTIMER1_IMR.B2;
    sbit  TIMER_IMR_RTCIM_WTIMER1_IMR_bit at WTIMER1_IMR.B3;
    sbit  TIMER_IMR_TAMIM_WTIMER1_IMR_bit at WTIMER1_IMR.B4;
    sbit  TIMER_IMR_TBTOIM_WTIMER1_IMR_bit at WTIMER1_IMR.B8;
    sbit  TIMER_IMR_CBMIM_WTIMER1_IMR_bit at WTIMER1_IMR.B9;
    sbit  TIMER_IMR_CBEIM_WTIMER1_IMR_bit at WTIMER1_IMR.B10;
    sbit  TIMER_IMR_TBMIM_WTIMER1_IMR_bit at WTIMER1_IMR.B11;
    sbit  TIMER_IMR_WUEIM_WTIMER1_IMR_bit at WTIMER1_IMR.B16;

sfr unsigned long   volatile WTIMER1_RIS          absolute 0x4003701C;
    sbit  TIMER_RIS_TATORIS_WTIMER1_RIS_bit at WTIMER1_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_WTIMER1_RIS_bit at WTIMER1_RIS.B1;
    sbit  TIMER_RIS_CAERIS_WTIMER1_RIS_bit at WTIMER1_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_WTIMER1_RIS_bit at WTIMER1_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_WTIMER1_RIS_bit at WTIMER1_RIS.B4;
    sbit  TIMER_RIS_TBTORIS_WTIMER1_RIS_bit at WTIMER1_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_WTIMER1_RIS_bit at WTIMER1_RIS.B9;
    sbit  TIMER_RIS_CBERIS_WTIMER1_RIS_bit at WTIMER1_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_WTIMER1_RIS_bit at WTIMER1_RIS.B11;
    sbit  TIMER_RIS_WUERIS_WTIMER1_RIS_bit at WTIMER1_RIS.B16;

sfr unsigned long   volatile WTIMER1_MIS          absolute 0x40037020;
    sbit  TIMER_MIS_TATOMIS_WTIMER1_MIS_bit at WTIMER1_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_WTIMER1_MIS_bit at WTIMER1_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_WTIMER1_MIS_bit at WTIMER1_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_WTIMER1_MIS_bit at WTIMER1_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_WTIMER1_MIS_bit at WTIMER1_MIS.B4;
    sbit  TIMER_MIS_TBTOMIS_WTIMER1_MIS_bit at WTIMER1_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_WTIMER1_MIS_bit at WTIMER1_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_WTIMER1_MIS_bit at WTIMER1_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_WTIMER1_MIS_bit at WTIMER1_MIS.B11;
    sbit  TIMER_MIS_WUEMIS_WTIMER1_MIS_bit at WTIMER1_MIS.B16;

sfr unsigned long   volatile WTIMER1_ICR          absolute 0x40037024;
    sbit  TIMER_ICR_TATOCINT_WTIMER1_ICR_bit at WTIMER1_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_WTIMER1_ICR_bit at WTIMER1_ICR.B1;
    sbit  TIMER_ICR_CAECINT_WTIMER1_ICR_bit at WTIMER1_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_WTIMER1_ICR_bit at WTIMER1_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_WTIMER1_ICR_bit at WTIMER1_ICR.B4;
    sbit  TIMER_ICR_TBTOCINT_WTIMER1_ICR_bit at WTIMER1_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_WTIMER1_ICR_bit at WTIMER1_ICR.B9;
    sbit  TIMER_ICR_CBECINT_WTIMER1_ICR_bit at WTIMER1_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_WTIMER1_ICR_bit at WTIMER1_ICR.B11;
    sbit  TIMER_ICR_WUECINT_WTIMER1_ICR_bit at WTIMER1_ICR.B16;

sfr unsigned long   volatile WTIMER1_TAILR        absolute 0x40037028;
sfr unsigned long   volatile WTIMER1_TBILR        absolute 0x4003702C;
sfr unsigned long   volatile WTIMER1_TAMATCHR     absolute 0x40037030;
sfr unsigned long   volatile WTIMER1_TBMATCHR     absolute 0x40037034;
sfr unsigned long   volatile WTIMER1_TAPR         absolute 0x40037038;
    sbit  TIMER_TAPR_TAPSR0_WTIMER1_TAPR_bit at WTIMER1_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_WTIMER1_TAPR_bit at WTIMER1_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_WTIMER1_TAPR_bit at WTIMER1_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_WTIMER1_TAPR_bit at WTIMER1_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_WTIMER1_TAPR_bit at WTIMER1_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_WTIMER1_TAPR_bit at WTIMER1_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_WTIMER1_TAPR_bit at WTIMER1_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_WTIMER1_TAPR_bit at WTIMER1_TAPR.B7;
    sbit  TIMER_TAPR_TAPSRH8_WTIMER1_TAPR_bit at WTIMER1_TAPR.B8;
    sbit  TIMER_TAPR_TAPSRH9_WTIMER1_TAPR_bit at WTIMER1_TAPR.B9;
    sbit  TIMER_TAPR_TAPSRH10_WTIMER1_TAPR_bit at WTIMER1_TAPR.B10;
    sbit  TIMER_TAPR_TAPSRH11_WTIMER1_TAPR_bit at WTIMER1_TAPR.B11;
    sbit  TIMER_TAPR_TAPSRH12_WTIMER1_TAPR_bit at WTIMER1_TAPR.B12;
    sbit  TIMER_TAPR_TAPSRH13_WTIMER1_TAPR_bit at WTIMER1_TAPR.B13;
    sbit  TIMER_TAPR_TAPSRH14_WTIMER1_TAPR_bit at WTIMER1_TAPR.B14;
    sbit  TIMER_TAPR_TAPSRH15_WTIMER1_TAPR_bit at WTIMER1_TAPR.B15;

sfr unsigned long   volatile WTIMER1_TBPR         absolute 0x4003703C;
    sbit  TIMER_TBPR_TBPSR0_WTIMER1_TBPR_bit at WTIMER1_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_WTIMER1_TBPR_bit at WTIMER1_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_WTIMER1_TBPR_bit at WTIMER1_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_WTIMER1_TBPR_bit at WTIMER1_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_WTIMER1_TBPR_bit at WTIMER1_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_WTIMER1_TBPR_bit at WTIMER1_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_WTIMER1_TBPR_bit at WTIMER1_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_WTIMER1_TBPR_bit at WTIMER1_TBPR.B7;
    sbit  TIMER_TBPR_TBPSRH8_WTIMER1_TBPR_bit at WTIMER1_TBPR.B8;
    sbit  TIMER_TBPR_TBPSRH9_WTIMER1_TBPR_bit at WTIMER1_TBPR.B9;
    sbit  TIMER_TBPR_TBPSRH10_WTIMER1_TBPR_bit at WTIMER1_TBPR.B10;
    sbit  TIMER_TBPR_TBPSRH11_WTIMER1_TBPR_bit at WTIMER1_TBPR.B11;
    sbit  TIMER_TBPR_TBPSRH12_WTIMER1_TBPR_bit at WTIMER1_TBPR.B12;
    sbit  TIMER_TBPR_TBPSRH13_WTIMER1_TBPR_bit at WTIMER1_TBPR.B13;
    sbit  TIMER_TBPR_TBPSRH14_WTIMER1_TBPR_bit at WTIMER1_TBPR.B14;
    sbit  TIMER_TBPR_TBPSRH15_WTIMER1_TBPR_bit at WTIMER1_TBPR.B15;

sfr unsigned long   volatile WTIMER1_TAPMR        absolute 0x40037040;
    sbit  TIMER_TAPMR_TAPSMR0_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B7;
    sbit  TIMER_TAPMR_TAPSMRH8_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B8;
    sbit  TIMER_TAPMR_TAPSMRH9_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B9;
    sbit  TIMER_TAPMR_TAPSMRH10_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B10;
    sbit  TIMER_TAPMR_TAPSMRH11_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B11;
    sbit  TIMER_TAPMR_TAPSMRH12_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B12;
    sbit  TIMER_TAPMR_TAPSMRH13_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B13;
    sbit  TIMER_TAPMR_TAPSMRH14_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B14;
    sbit  TIMER_TAPMR_TAPSMRH15_WTIMER1_TAPMR_bit at WTIMER1_TAPMR.B15;

sfr unsigned long   volatile WTIMER1_TBPMR        absolute 0x40037044;
    sbit  TIMER_TBPMR_TBPSMR0_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B7;
    sbit  TIMER_TBPMR_TBPSMRH8_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B8;
    sbit  TIMER_TBPMR_TBPSMRH9_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B9;
    sbit  TIMER_TBPMR_TBPSMRH10_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B10;
    sbit  TIMER_TBPMR_TBPSMRH11_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B11;
    sbit  TIMER_TBPMR_TBPSMRH12_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B12;
    sbit  TIMER_TBPMR_TBPSMRH13_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B13;
    sbit  TIMER_TBPMR_TBPSMRH14_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B14;
    sbit  TIMER_TBPMR_TBPSMRH15_WTIMER1_TBPMR_bit at WTIMER1_TBPMR.B15;

sfr unsigned long   volatile WTIMER1_TAR          absolute 0x40037048;
sfr unsigned long   volatile WTIMER1_TBR          absolute 0x4003704C;
sfr unsigned long   volatile WTIMER1_TAV          absolute 0x40037050;
sfr unsigned long   volatile WTIMER1_TBV          absolute 0x40037054;
sfr unsigned long   volatile WTIMER1_RTCPD        absolute 0x40037058;
    sbit  TIMER_RTCPD_RTCPD0_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_WTIMER1_RTCPD_bit at WTIMER1_RTCPD.B15;

sfr unsigned long   volatile WTIMER1_TAPS         absolute 0x4003705C;
    sbit  TIMER_TAPS_PSS0_WTIMER1_TAPS_bit at WTIMER1_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_WTIMER1_TAPS_bit at WTIMER1_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_WTIMER1_TAPS_bit at WTIMER1_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_WTIMER1_TAPS_bit at WTIMER1_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_WTIMER1_TAPS_bit at WTIMER1_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_WTIMER1_TAPS_bit at WTIMER1_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_WTIMER1_TAPS_bit at WTIMER1_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_WTIMER1_TAPS_bit at WTIMER1_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_WTIMER1_TAPS_bit at WTIMER1_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_WTIMER1_TAPS_bit at WTIMER1_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_WTIMER1_TAPS_bit at WTIMER1_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_WTIMER1_TAPS_bit at WTIMER1_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_WTIMER1_TAPS_bit at WTIMER1_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_WTIMER1_TAPS_bit at WTIMER1_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_WTIMER1_TAPS_bit at WTIMER1_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_WTIMER1_TAPS_bit at WTIMER1_TAPS.B15;

sfr unsigned long   volatile WTIMER1_TBPS         absolute 0x40037060;
    sbit  TIMER_TBPS_PSS0_WTIMER1_TBPS_bit at WTIMER1_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_WTIMER1_TBPS_bit at WTIMER1_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_WTIMER1_TBPS_bit at WTIMER1_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_WTIMER1_TBPS_bit at WTIMER1_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_WTIMER1_TBPS_bit at WTIMER1_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_WTIMER1_TBPS_bit at WTIMER1_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_WTIMER1_TBPS_bit at WTIMER1_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_WTIMER1_TBPS_bit at WTIMER1_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_WTIMER1_TBPS_bit at WTIMER1_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_WTIMER1_TBPS_bit at WTIMER1_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_WTIMER1_TBPS_bit at WTIMER1_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_WTIMER1_TBPS_bit at WTIMER1_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_WTIMER1_TBPS_bit at WTIMER1_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_WTIMER1_TBPS_bit at WTIMER1_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_WTIMER1_TBPS_bit at WTIMER1_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_WTIMER1_TBPS_bit at WTIMER1_TBPS.B15;

sfr unsigned long   volatile WTIMER1_TAPV         absolute 0x40037064;
    sbit  TIMER_TAPV_PSV0_WTIMER1_TAPV_bit at WTIMER1_TAPV.B0;
    sbit  TIMER_TAPV_PSV1_WTIMER1_TAPV_bit at WTIMER1_TAPV.B1;
    sbit  TIMER_TAPV_PSV2_WTIMER1_TAPV_bit at WTIMER1_TAPV.B2;
    sbit  TIMER_TAPV_PSV3_WTIMER1_TAPV_bit at WTIMER1_TAPV.B3;
    sbit  TIMER_TAPV_PSV4_WTIMER1_TAPV_bit at WTIMER1_TAPV.B4;
    sbit  TIMER_TAPV_PSV5_WTIMER1_TAPV_bit at WTIMER1_TAPV.B5;
    sbit  TIMER_TAPV_PSV6_WTIMER1_TAPV_bit at WTIMER1_TAPV.B6;
    sbit  TIMER_TAPV_PSV7_WTIMER1_TAPV_bit at WTIMER1_TAPV.B7;
    sbit  TIMER_TAPV_PSV8_WTIMER1_TAPV_bit at WTIMER1_TAPV.B8;
    sbit  TIMER_TAPV_PSV9_WTIMER1_TAPV_bit at WTIMER1_TAPV.B9;
    sbit  TIMER_TAPV_PSV10_WTIMER1_TAPV_bit at WTIMER1_TAPV.B10;
    sbit  TIMER_TAPV_PSV11_WTIMER1_TAPV_bit at WTIMER1_TAPV.B11;
    sbit  TIMER_TAPV_PSV12_WTIMER1_TAPV_bit at WTIMER1_TAPV.B12;
    sbit  TIMER_TAPV_PSV13_WTIMER1_TAPV_bit at WTIMER1_TAPV.B13;
    sbit  TIMER_TAPV_PSV14_WTIMER1_TAPV_bit at WTIMER1_TAPV.B14;
    sbit  TIMER_TAPV_PSV15_WTIMER1_TAPV_bit at WTIMER1_TAPV.B15;

sfr unsigned long   volatile WTIMER1_TBPV         absolute 0x40037068;
    sbit  TIMER_TBPV_PSV0_WTIMER1_TBPV_bit at WTIMER1_TBPV.B0;
    sbit  TIMER_TBPV_PSV1_WTIMER1_TBPV_bit at WTIMER1_TBPV.B1;
    sbit  TIMER_TBPV_PSV2_WTIMER1_TBPV_bit at WTIMER1_TBPV.B2;
    sbit  TIMER_TBPV_PSV3_WTIMER1_TBPV_bit at WTIMER1_TBPV.B3;
    sbit  TIMER_TBPV_PSV4_WTIMER1_TBPV_bit at WTIMER1_TBPV.B4;
    sbit  TIMER_TBPV_PSV5_WTIMER1_TBPV_bit at WTIMER1_TBPV.B5;
    sbit  TIMER_TBPV_PSV6_WTIMER1_TBPV_bit at WTIMER1_TBPV.B6;
    sbit  TIMER_TBPV_PSV7_WTIMER1_TBPV_bit at WTIMER1_TBPV.B7;
    sbit  TIMER_TBPV_PSV8_WTIMER1_TBPV_bit at WTIMER1_TBPV.B8;
    sbit  TIMER_TBPV_PSV9_WTIMER1_TBPV_bit at WTIMER1_TBPV.B9;
    sbit  TIMER_TBPV_PSV10_WTIMER1_TBPV_bit at WTIMER1_TBPV.B10;
    sbit  TIMER_TBPV_PSV11_WTIMER1_TBPV_bit at WTIMER1_TBPV.B11;
    sbit  TIMER_TBPV_PSV12_WTIMER1_TBPV_bit at WTIMER1_TBPV.B12;
    sbit  TIMER_TBPV_PSV13_WTIMER1_TBPV_bit at WTIMER1_TBPV.B13;
    sbit  TIMER_TBPV_PSV14_WTIMER1_TBPV_bit at WTIMER1_TBPV.B14;
    sbit  TIMER_TBPV_PSV15_WTIMER1_TBPV_bit at WTIMER1_TBPV.B15;

sfr unsigned long   volatile WTIMER1_PP           absolute 0x40037FC0;
    sbit  TIMER_PP_SIZE0_WTIMER1_PP_bit at WTIMER1_PP.B0;
    sbit  TIMER_PP_SIZE1_WTIMER1_PP_bit at WTIMER1_PP.B1;
    sbit  TIMER_PP_SIZE2_WTIMER1_PP_bit at WTIMER1_PP.B2;
    sbit  TIMER_PP_SIZE3_WTIMER1_PP_bit at WTIMER1_PP.B3;

sfr unsigned long   volatile ADC0_ACTSS           absolute 0x40038000;
    const register unsigned short int ADC_ACTSS_ASEN0 = 0;
    sbit  ADC_ACTSS_ASEN0_bit at ADC0_ACTSS.B0;
    const register unsigned short int ADC_ACTSS_ASEN1 = 1;
    sbit  ADC_ACTSS_ASEN1_bit at ADC0_ACTSS.B1;
    const register unsigned short int ADC_ACTSS_ASEN2 = 2;
    sbit  ADC_ACTSS_ASEN2_bit at ADC0_ACTSS.B2;
    const register unsigned short int ADC_ACTSS_ASEN3 = 3;
    sbit  ADC_ACTSS_ASEN3_bit at ADC0_ACTSS.B3;

sfr unsigned long   volatile ADC0_RIS             absolute 0x40038004;
    const register unsigned short int ADC_RIS_INR0 = 0;
    sbit  ADC_RIS_INR0_bit at ADC0_RIS.B0;
    const register unsigned short int ADC_RIS_INR1 = 1;
    sbit  ADC_RIS_INR1_bit at ADC0_RIS.B1;
    const register unsigned short int ADC_RIS_INR2 = 2;
    sbit  ADC_RIS_INR2_bit at ADC0_RIS.B2;
    const register unsigned short int ADC_RIS_INR3 = 3;
    sbit  ADC_RIS_INR3_bit at ADC0_RIS.B3;
    const register unsigned short int ADC_RIS_INRDC = 16;
    sbit  ADC_RIS_INRDC_bit at ADC0_RIS.B16;

sfr unsigned long   volatile ADC0_IM              absolute 0x40038008;
    const register unsigned short int ADC_IM_MASK0 = 0;
    sbit  ADC_IM_MASK0_bit at ADC0_IM.B0;
    const register unsigned short int ADC_IM_MASK1 = 1;
    sbit  ADC_IM_MASK1_bit at ADC0_IM.B1;
    const register unsigned short int ADC_IM_MASK2 = 2;
    sbit  ADC_IM_MASK2_bit at ADC0_IM.B2;
    const register unsigned short int ADC_IM_MASK3 = 3;
    sbit  ADC_IM_MASK3_bit at ADC0_IM.B3;
    const register unsigned short int ADC_IM_DCONSS0 = 16;
    sbit  ADC_IM_DCONSS0_bit at ADC0_IM.B16;
    const register unsigned short int ADC_IM_DCONSS1 = 17;
    sbit  ADC_IM_DCONSS1_bit at ADC0_IM.B17;
    const register unsigned short int ADC_IM_DCONSS2 = 18;
    sbit  ADC_IM_DCONSS2_bit at ADC0_IM.B18;
    const register unsigned short int ADC_IM_DCONSS3 = 19;
    sbit  ADC_IM_DCONSS3_bit at ADC0_IM.B19;

sfr unsigned long   volatile ADC0_ISC             absolute 0x4003800C;
    const register unsigned short int ADC_ISC_IN0 = 0;
    sbit  ADC_ISC_IN0_bit at ADC0_ISC.B0;
    const register unsigned short int ADC_ISC_IN1 = 1;
    sbit  ADC_ISC_IN1_bit at ADC0_ISC.B1;
    const register unsigned short int ADC_ISC_IN2 = 2;
    sbit  ADC_ISC_IN2_bit at ADC0_ISC.B2;
    const register unsigned short int ADC_ISC_IN3 = 3;
    sbit  ADC_ISC_IN3_bit at ADC0_ISC.B3;
    const register unsigned short int ADC_ISC_DCINSS0 = 16;
    sbit  ADC_ISC_DCINSS0_bit at ADC0_ISC.B16;
    const register unsigned short int ADC_ISC_DCINSS1 = 17;
    sbit  ADC_ISC_DCINSS1_bit at ADC0_ISC.B17;
    const register unsigned short int ADC_ISC_DCINSS2 = 18;
    sbit  ADC_ISC_DCINSS2_bit at ADC0_ISC.B18;
    const register unsigned short int ADC_ISC_DCINSS3 = 19;
    sbit  ADC_ISC_DCINSS3_bit at ADC0_ISC.B19;

sfr unsigned long   volatile ADC0_OSTAT           absolute 0x40038010;
    const register unsigned short int ADC_OSTAT_OV0 = 0;
    sbit  ADC_OSTAT_OV0_bit at ADC0_OSTAT.B0;
    const register unsigned short int ADC_OSTAT_OV1 = 1;
    sbit  ADC_OSTAT_OV1_bit at ADC0_OSTAT.B1;
    const register unsigned short int ADC_OSTAT_OV2 = 2;
    sbit  ADC_OSTAT_OV2_bit at ADC0_OSTAT.B2;
    const register unsigned short int ADC_OSTAT_OV3 = 3;
    sbit  ADC_OSTAT_OV3_bit at ADC0_OSTAT.B3;

sfr unsigned long   volatile ADC0_EMUX            absolute 0x40038014;
    const register unsigned short int ADC_EMUX_EM00 = 0;
    sbit  ADC_EMUX_EM00_bit at ADC0_EMUX.B0;
    const register unsigned short int ADC_EMUX_EM01 = 1;
    sbit  ADC_EMUX_EM01_bit at ADC0_EMUX.B1;
    const register unsigned short int ADC_EMUX_EM02 = 2;
    sbit  ADC_EMUX_EM02_bit at ADC0_EMUX.B2;
    const register unsigned short int ADC_EMUX_EM03 = 3;
    sbit  ADC_EMUX_EM03_bit at ADC0_EMUX.B3;
    const register unsigned short int ADC_EMUX_EM14 = 4;
    sbit  ADC_EMUX_EM14_bit at ADC0_EMUX.B4;
    const register unsigned short int ADC_EMUX_EM15 = 5;
    sbit  ADC_EMUX_EM15_bit at ADC0_EMUX.B5;
    const register unsigned short int ADC_EMUX_EM16 = 6;
    sbit  ADC_EMUX_EM16_bit at ADC0_EMUX.B6;
    const register unsigned short int ADC_EMUX_EM17 = 7;
    sbit  ADC_EMUX_EM17_bit at ADC0_EMUX.B7;
    const register unsigned short int ADC_EMUX_EM28 = 8;
    sbit  ADC_EMUX_EM28_bit at ADC0_EMUX.B8;
    const register unsigned short int ADC_EMUX_EM29 = 9;
    sbit  ADC_EMUX_EM29_bit at ADC0_EMUX.B9;
    const register unsigned short int ADC_EMUX_EM210 = 10;
    sbit  ADC_EMUX_EM210_bit at ADC0_EMUX.B10;
    const register unsigned short int ADC_EMUX_EM211 = 11;
    sbit  ADC_EMUX_EM211_bit at ADC0_EMUX.B11;
    const register unsigned short int ADC_EMUX_EM312 = 12;
    sbit  ADC_EMUX_EM312_bit at ADC0_EMUX.B12;
    const register unsigned short int ADC_EMUX_EM313 = 13;
    sbit  ADC_EMUX_EM313_bit at ADC0_EMUX.B13;
    const register unsigned short int ADC_EMUX_EM314 = 14;
    sbit  ADC_EMUX_EM314_bit at ADC0_EMUX.B14;
    const register unsigned short int ADC_EMUX_EM315 = 15;
    sbit  ADC_EMUX_EM315_bit at ADC0_EMUX.B15;

sfr unsigned long   volatile ADC0_USTAT           absolute 0x40038018;
    const register unsigned short int ADC_USTAT_UV0 = 0;
    sbit  ADC_USTAT_UV0_bit at ADC0_USTAT.B0;
    const register unsigned short int ADC_USTAT_UV1 = 1;
    sbit  ADC_USTAT_UV1_bit at ADC0_USTAT.B1;
    const register unsigned short int ADC_USTAT_UV2 = 2;
    sbit  ADC_USTAT_UV2_bit at ADC0_USTAT.B2;
    const register unsigned short int ADC_USTAT_UV3 = 3;
    sbit  ADC_USTAT_UV3_bit at ADC0_USTAT.B3;

sfr unsigned long   volatile ADC0_TSSEL           absolute 0x4003801C;
    const register unsigned short int ADC_TSSEL_PS04 = 4;
    sbit  ADC_TSSEL_PS04_bit at ADC0_TSSEL.B4;
    const register unsigned short int ADC_TSSEL_PS05 = 5;
    sbit  ADC_TSSEL_PS05_bit at ADC0_TSSEL.B5;
    const register unsigned short int ADC_TSSEL_PS112 = 12;
    sbit  ADC_TSSEL_PS112_bit at ADC0_TSSEL.B12;
    const register unsigned short int ADC_TSSEL_PS113 = 13;
    sbit  ADC_TSSEL_PS113_bit at ADC0_TSSEL.B13;
    const register unsigned short int ADC_TSSEL_PS220 = 20;
    sbit  ADC_TSSEL_PS220_bit at ADC0_TSSEL.B20;
    const register unsigned short int ADC_TSSEL_PS221 = 21;
    sbit  ADC_TSSEL_PS221_bit at ADC0_TSSEL.B21;
    const register unsigned short int ADC_TSSEL_PS328 = 28;
    sbit  ADC_TSSEL_PS328_bit at ADC0_TSSEL.B28;
    const register unsigned short int ADC_TSSEL_PS329 = 29;
    sbit  ADC_TSSEL_PS329_bit at ADC0_TSSEL.B29;

sfr unsigned long   volatile ADC0_SSPRI           absolute 0x40038020;
    const register unsigned short int ADC_SSPRI_SS00 = 0;
    sbit  ADC_SSPRI_SS00_bit at ADC0_SSPRI.B0;
    const register unsigned short int ADC_SSPRI_SS01 = 1;
    sbit  ADC_SSPRI_SS01_bit at ADC0_SSPRI.B1;
    const register unsigned short int ADC_SSPRI_SS14 = 4;
    sbit  ADC_SSPRI_SS14_bit at ADC0_SSPRI.B4;
    const register unsigned short int ADC_SSPRI_SS15 = 5;
    sbit  ADC_SSPRI_SS15_bit at ADC0_SSPRI.B5;
    const register unsigned short int ADC_SSPRI_SS28 = 8;
    sbit  ADC_SSPRI_SS28_bit at ADC0_SSPRI.B8;
    const register unsigned short int ADC_SSPRI_SS29 = 9;
    sbit  ADC_SSPRI_SS29_bit at ADC0_SSPRI.B9;
    const register unsigned short int ADC_SSPRI_SS312 = 12;
    sbit  ADC_SSPRI_SS312_bit at ADC0_SSPRI.B12;
    const register unsigned short int ADC_SSPRI_SS313 = 13;
    sbit  ADC_SSPRI_SS313_bit at ADC0_SSPRI.B13;

sfr unsigned long   volatile ADC0_SPC             absolute 0x40038024;
    const register unsigned short int ADC_SPC_PHASE0 = 0;
    sbit  ADC_SPC_PHASE0_bit at ADC0_SPC.B0;
    const register unsigned short int ADC_SPC_PHASE1 = 1;
    sbit  ADC_SPC_PHASE1_bit at ADC0_SPC.B1;
    const register unsigned short int ADC_SPC_PHASE2 = 2;
    sbit  ADC_SPC_PHASE2_bit at ADC0_SPC.B2;
    const register unsigned short int ADC_SPC_PHASE3 = 3;
    sbit  ADC_SPC_PHASE3_bit at ADC0_SPC.B3;

sfr unsigned long   volatile ADC0_PSSI            absolute 0x40038028;
    const register unsigned short int ADC_PSSI_SS0 = 0;
    sbit  ADC_PSSI_SS0_bit at ADC0_PSSI.B0;
    const register unsigned short int ADC_PSSI_SS1 = 1;
    sbit  ADC_PSSI_SS1_bit at ADC0_PSSI.B1;
    const register unsigned short int ADC_PSSI_SS2 = 2;
    sbit  ADC_PSSI_SS2_bit at ADC0_PSSI.B2;
    const register unsigned short int ADC_PSSI_SS3 = 3;
    sbit  ADC_PSSI_SS3_bit at ADC0_PSSI.B3;
    const register unsigned short int ADC_PSSI_SYNCWAIT = 27;
    sbit  ADC_PSSI_SYNCWAIT_bit at ADC0_PSSI.B27;
    const register unsigned short int ADC_PSSI_GSYNC = 31;
    sbit  ADC_PSSI_GSYNC_bit at ADC0_PSSI.B31;

sfr unsigned long   volatile ADC0_SAC             absolute 0x40038030;
    const register unsigned short int ADC_SAC_AVG0 = 0;
    sbit  ADC_SAC_AVG0_bit at ADC0_SAC.B0;
    const register unsigned short int ADC_SAC_AVG1 = 1;
    sbit  ADC_SAC_AVG1_bit at ADC0_SAC.B1;
    const register unsigned short int ADC_SAC_AVG2 = 2;
    sbit  ADC_SAC_AVG2_bit at ADC0_SAC.B2;

sfr unsigned long   volatile ADC0_DCISC           absolute 0x40038034;
    const register unsigned short int ADC_DCISC_DCINT0 = 0;
    sbit  ADC_DCISC_DCINT0_bit at ADC0_DCISC.B0;
    const register unsigned short int ADC_DCISC_DCINT1 = 1;
    sbit  ADC_DCISC_DCINT1_bit at ADC0_DCISC.B1;
    const register unsigned short int ADC_DCISC_DCINT2 = 2;
    sbit  ADC_DCISC_DCINT2_bit at ADC0_DCISC.B2;
    const register unsigned short int ADC_DCISC_DCINT3 = 3;
    sbit  ADC_DCISC_DCINT3_bit at ADC0_DCISC.B3;
    const register unsigned short int ADC_DCISC_DCINT4 = 4;
    sbit  ADC_DCISC_DCINT4_bit at ADC0_DCISC.B4;
    const register unsigned short int ADC_DCISC_DCINT5 = 5;
    sbit  ADC_DCISC_DCINT5_bit at ADC0_DCISC.B5;
    const register unsigned short int ADC_DCISC_DCINT6 = 6;
    sbit  ADC_DCISC_DCINT6_bit at ADC0_DCISC.B6;
    const register unsigned short int ADC_DCISC_DCINT7 = 7;
    sbit  ADC_DCISC_DCINT7_bit at ADC0_DCISC.B7;

sfr unsigned long   volatile ADC0_CTL             absolute 0x40038038;
    const register unsigned short int ADC_CTL_VREF0 = 0;
    sbit  ADC_CTL_VREF0_bit at ADC0_CTL.B0;
    const register unsigned short int ADC_CTL_VREF1 = 1;
    sbit  ADC_CTL_VREF1_bit at ADC0_CTL.B1;

sfr unsigned long   volatile ADC0_SSMUX0          absolute 0x40038040;
    const register unsigned short int ADC_SSMUX0_MUX00 = 0;
    sbit  ADC_SSMUX0_MUX00_bit at ADC0_SSMUX0.B0;
    const register unsigned short int ADC_SSMUX0_MUX01 = 1;
    sbit  ADC_SSMUX0_MUX01_bit at ADC0_SSMUX0.B1;
    const register unsigned short int ADC_SSMUX0_MUX02 = 2;
    sbit  ADC_SSMUX0_MUX02_bit at ADC0_SSMUX0.B2;
    const register unsigned short int ADC_SSMUX0_MUX03 = 3;
    sbit  ADC_SSMUX0_MUX03_bit at ADC0_SSMUX0.B3;
    const register unsigned short int ADC_SSMUX0_MUX14 = 4;
    sbit  ADC_SSMUX0_MUX14_bit at ADC0_SSMUX0.B4;
    const register unsigned short int ADC_SSMUX0_MUX15 = 5;
    sbit  ADC_SSMUX0_MUX15_bit at ADC0_SSMUX0.B5;
    const register unsigned short int ADC_SSMUX0_MUX16 = 6;
    sbit  ADC_SSMUX0_MUX16_bit at ADC0_SSMUX0.B6;
    const register unsigned short int ADC_SSMUX0_MUX17 = 7;
    sbit  ADC_SSMUX0_MUX17_bit at ADC0_SSMUX0.B7;
    const register unsigned short int ADC_SSMUX0_MUX28 = 8;
    sbit  ADC_SSMUX0_MUX28_bit at ADC0_SSMUX0.B8;
    const register unsigned short int ADC_SSMUX0_MUX29 = 9;
    sbit  ADC_SSMUX0_MUX29_bit at ADC0_SSMUX0.B9;
    const register unsigned short int ADC_SSMUX0_MUX210 = 10;
    sbit  ADC_SSMUX0_MUX210_bit at ADC0_SSMUX0.B10;
    const register unsigned short int ADC_SSMUX0_MUX211 = 11;
    sbit  ADC_SSMUX0_MUX211_bit at ADC0_SSMUX0.B11;
    const register unsigned short int ADC_SSMUX0_MUX312 = 12;
    sbit  ADC_SSMUX0_MUX312_bit at ADC0_SSMUX0.B12;
    const register unsigned short int ADC_SSMUX0_MUX313 = 13;
    sbit  ADC_SSMUX0_MUX313_bit at ADC0_SSMUX0.B13;
    const register unsigned short int ADC_SSMUX0_MUX314 = 14;
    sbit  ADC_SSMUX0_MUX314_bit at ADC0_SSMUX0.B14;
    const register unsigned short int ADC_SSMUX0_MUX315 = 15;
    sbit  ADC_SSMUX0_MUX315_bit at ADC0_SSMUX0.B15;
    const register unsigned short int ADC_SSMUX0_MUX416 = 16;
    sbit  ADC_SSMUX0_MUX416_bit at ADC0_SSMUX0.B16;
    const register unsigned short int ADC_SSMUX0_MUX417 = 17;
    sbit  ADC_SSMUX0_MUX417_bit at ADC0_SSMUX0.B17;
    const register unsigned short int ADC_SSMUX0_MUX418 = 18;
    sbit  ADC_SSMUX0_MUX418_bit at ADC0_SSMUX0.B18;
    const register unsigned short int ADC_SSMUX0_MUX419 = 19;
    sbit  ADC_SSMUX0_MUX419_bit at ADC0_SSMUX0.B19;
    const register unsigned short int ADC_SSMUX0_MUX520 = 20;
    sbit  ADC_SSMUX0_MUX520_bit at ADC0_SSMUX0.B20;
    const register unsigned short int ADC_SSMUX0_MUX521 = 21;
    sbit  ADC_SSMUX0_MUX521_bit at ADC0_SSMUX0.B21;
    const register unsigned short int ADC_SSMUX0_MUX522 = 22;
    sbit  ADC_SSMUX0_MUX522_bit at ADC0_SSMUX0.B22;
    const register unsigned short int ADC_SSMUX0_MUX523 = 23;
    sbit  ADC_SSMUX0_MUX523_bit at ADC0_SSMUX0.B23;
    const register unsigned short int ADC_SSMUX0_MUX624 = 24;
    sbit  ADC_SSMUX0_MUX624_bit at ADC0_SSMUX0.B24;
    const register unsigned short int ADC_SSMUX0_MUX625 = 25;
    sbit  ADC_SSMUX0_MUX625_bit at ADC0_SSMUX0.B25;
    const register unsigned short int ADC_SSMUX0_MUX626 = 26;
    sbit  ADC_SSMUX0_MUX626_bit at ADC0_SSMUX0.B26;
    const register unsigned short int ADC_SSMUX0_MUX627 = 27;
    sbit  ADC_SSMUX0_MUX627_bit at ADC0_SSMUX0.B27;
    const register unsigned short int ADC_SSMUX0_MUX728 = 28;
    sbit  ADC_SSMUX0_MUX728_bit at ADC0_SSMUX0.B28;
    const register unsigned short int ADC_SSMUX0_MUX729 = 29;
    sbit  ADC_SSMUX0_MUX729_bit at ADC0_SSMUX0.B29;
    const register unsigned short int ADC_SSMUX0_MUX730 = 30;
    sbit  ADC_SSMUX0_MUX730_bit at ADC0_SSMUX0.B30;
    const register unsigned short int ADC_SSMUX0_MUX731 = 31;
    sbit  ADC_SSMUX0_MUX731_bit at ADC0_SSMUX0.B31;

sfr unsigned long   volatile ADC0_SSCTL0          absolute 0x40038044;
    const register unsigned short int ADC_SSCTL0_D0 = 0;
    sbit  ADC_SSCTL0_D0_bit at ADC0_SSCTL0.B0;
    const register unsigned short int ADC_SSCTL0_END0 = 1;
    sbit  ADC_SSCTL0_END0_bit at ADC0_SSCTL0.B1;
    const register unsigned short int ADC_SSCTL0_IE0 = 2;
    sbit  ADC_SSCTL0_IE0_bit at ADC0_SSCTL0.B2;
    const register unsigned short int ADC_SSCTL0_TS0 = 3;
    sbit  ADC_SSCTL0_TS0_bit at ADC0_SSCTL0.B3;
    const register unsigned short int ADC_SSCTL0_D1 = 4;
    sbit  ADC_SSCTL0_D1_bit at ADC0_SSCTL0.B4;
    const register unsigned short int ADC_SSCTL0_END1 = 5;
    sbit  ADC_SSCTL0_END1_bit at ADC0_SSCTL0.B5;
    const register unsigned short int ADC_SSCTL0_IE1 = 6;
    sbit  ADC_SSCTL0_IE1_bit at ADC0_SSCTL0.B6;
    const register unsigned short int ADC_SSCTL0_TS1 = 7;
    sbit  ADC_SSCTL0_TS1_bit at ADC0_SSCTL0.B7;
    const register unsigned short int ADC_SSCTL0_D2 = 8;
    sbit  ADC_SSCTL0_D2_bit at ADC0_SSCTL0.B8;
    const register unsigned short int ADC_SSCTL0_END2 = 9;
    sbit  ADC_SSCTL0_END2_bit at ADC0_SSCTL0.B9;
    const register unsigned short int ADC_SSCTL0_IE2 = 10;
    sbit  ADC_SSCTL0_IE2_bit at ADC0_SSCTL0.B10;
    const register unsigned short int ADC_SSCTL0_TS2 = 11;
    sbit  ADC_SSCTL0_TS2_bit at ADC0_SSCTL0.B11;
    const register unsigned short int ADC_SSCTL0_D3 = 12;
    sbit  ADC_SSCTL0_D3_bit at ADC0_SSCTL0.B12;
    const register unsigned short int ADC_SSCTL0_END3 = 13;
    sbit  ADC_SSCTL0_END3_bit at ADC0_SSCTL0.B13;
    const register unsigned short int ADC_SSCTL0_IE3 = 14;
    sbit  ADC_SSCTL0_IE3_bit at ADC0_SSCTL0.B14;
    const register unsigned short int ADC_SSCTL0_TS3 = 15;
    sbit  ADC_SSCTL0_TS3_bit at ADC0_SSCTL0.B15;
    const register unsigned short int ADC_SSCTL0_D4 = 16;
    sbit  ADC_SSCTL0_D4_bit at ADC0_SSCTL0.B16;
    const register unsigned short int ADC_SSCTL0_END4 = 17;
    sbit  ADC_SSCTL0_END4_bit at ADC0_SSCTL0.B17;
    const register unsigned short int ADC_SSCTL0_IE4 = 18;
    sbit  ADC_SSCTL0_IE4_bit at ADC0_SSCTL0.B18;
    const register unsigned short int ADC_SSCTL0_TS4 = 19;
    sbit  ADC_SSCTL0_TS4_bit at ADC0_SSCTL0.B19;
    const register unsigned short int ADC_SSCTL0_D5 = 20;
    sbit  ADC_SSCTL0_D5_bit at ADC0_SSCTL0.B20;
    const register unsigned short int ADC_SSCTL0_END5 = 21;
    sbit  ADC_SSCTL0_END5_bit at ADC0_SSCTL0.B21;
    const register unsigned short int ADC_SSCTL0_IE5 = 22;
    sbit  ADC_SSCTL0_IE5_bit at ADC0_SSCTL0.B22;
    const register unsigned short int ADC_SSCTL0_TS5 = 23;
    sbit  ADC_SSCTL0_TS5_bit at ADC0_SSCTL0.B23;
    const register unsigned short int ADC_SSCTL0_D6 = 24;
    sbit  ADC_SSCTL0_D6_bit at ADC0_SSCTL0.B24;
    const register unsigned short int ADC_SSCTL0_END6 = 25;
    sbit  ADC_SSCTL0_END6_bit at ADC0_SSCTL0.B25;
    const register unsigned short int ADC_SSCTL0_IE6 = 26;
    sbit  ADC_SSCTL0_IE6_bit at ADC0_SSCTL0.B26;
    const register unsigned short int ADC_SSCTL0_TS6 = 27;
    sbit  ADC_SSCTL0_TS6_bit at ADC0_SSCTL0.B27;
    const register unsigned short int ADC_SSCTL0_D7 = 28;
    sbit  ADC_SSCTL0_D7_bit at ADC0_SSCTL0.B28;
    const register unsigned short int ADC_SSCTL0_END7 = 29;
    sbit  ADC_SSCTL0_END7_bit at ADC0_SSCTL0.B29;
    const register unsigned short int ADC_SSCTL0_IE7 = 30;
    sbit  ADC_SSCTL0_IE7_bit at ADC0_SSCTL0.B30;
    const register unsigned short int ADC_SSCTL0_TS7 = 31;
    sbit  ADC_SSCTL0_TS7_bit at ADC0_SSCTL0.B31;

sfr unsigned long   volatile ADC0_SSFIFO0         absolute 0x40038048;
    const register unsigned short int ADC_SSFIFO0_DATA0 = 0;
    sbit  ADC_SSFIFO0_DATA0_bit at ADC0_SSFIFO0.B0;
    const register unsigned short int ADC_SSFIFO0_DATA1 = 1;
    sbit  ADC_SSFIFO0_DATA1_bit at ADC0_SSFIFO0.B1;
    const register unsigned short int ADC_SSFIFO0_DATA2 = 2;
    sbit  ADC_SSFIFO0_DATA2_bit at ADC0_SSFIFO0.B2;
    const register unsigned short int ADC_SSFIFO0_DATA3 = 3;
    sbit  ADC_SSFIFO0_DATA3_bit at ADC0_SSFIFO0.B3;
    const register unsigned short int ADC_SSFIFO0_DATA4 = 4;
    sbit  ADC_SSFIFO0_DATA4_bit at ADC0_SSFIFO0.B4;
    const register unsigned short int ADC_SSFIFO0_DATA5 = 5;
    sbit  ADC_SSFIFO0_DATA5_bit at ADC0_SSFIFO0.B5;
    const register unsigned short int ADC_SSFIFO0_DATA6 = 6;
    sbit  ADC_SSFIFO0_DATA6_bit at ADC0_SSFIFO0.B6;
    const register unsigned short int ADC_SSFIFO0_DATA7 = 7;
    sbit  ADC_SSFIFO0_DATA7_bit at ADC0_SSFIFO0.B7;
    const register unsigned short int ADC_SSFIFO0_DATA8 = 8;
    sbit  ADC_SSFIFO0_DATA8_bit at ADC0_SSFIFO0.B8;
    const register unsigned short int ADC_SSFIFO0_DATA9 = 9;
    sbit  ADC_SSFIFO0_DATA9_bit at ADC0_SSFIFO0.B9;
    const register unsigned short int ADC_SSFIFO0_DATA10 = 10;
    sbit  ADC_SSFIFO0_DATA10_bit at ADC0_SSFIFO0.B10;
    const register unsigned short int ADC_SSFIFO0_DATA11 = 11;
    sbit  ADC_SSFIFO0_DATA11_bit at ADC0_SSFIFO0.B11;

sfr unsigned long   volatile ADC0_SSFSTAT0        absolute 0x4003804C;
    const register unsigned short int ADC_SSFSTAT0_TPTR0 = 0;
    sbit  ADC_SSFSTAT0_TPTR0_bit at ADC0_SSFSTAT0.B0;
    const register unsigned short int ADC_SSFSTAT0_TPTR1 = 1;
    sbit  ADC_SSFSTAT0_TPTR1_bit at ADC0_SSFSTAT0.B1;
    const register unsigned short int ADC_SSFSTAT0_TPTR2 = 2;
    sbit  ADC_SSFSTAT0_TPTR2_bit at ADC0_SSFSTAT0.B2;
    const register unsigned short int ADC_SSFSTAT0_TPTR3 = 3;
    sbit  ADC_SSFSTAT0_TPTR3_bit at ADC0_SSFSTAT0.B3;
    const register unsigned short int ADC_SSFSTAT0_HPTR4 = 4;
    sbit  ADC_SSFSTAT0_HPTR4_bit at ADC0_SSFSTAT0.B4;
    const register unsigned short int ADC_SSFSTAT0_HPTR5 = 5;
    sbit  ADC_SSFSTAT0_HPTR5_bit at ADC0_SSFSTAT0.B5;
    const register unsigned short int ADC_SSFSTAT0_HPTR6 = 6;
    sbit  ADC_SSFSTAT0_HPTR6_bit at ADC0_SSFSTAT0.B6;
    const register unsigned short int ADC_SSFSTAT0_HPTR7 = 7;
    sbit  ADC_SSFSTAT0_HPTR7_bit at ADC0_SSFSTAT0.B7;
    const register unsigned short int ADC_SSFSTAT0_EMPTY = 8;
    sbit  ADC_SSFSTAT0_EMPTY_bit at ADC0_SSFSTAT0.B8;
    const register unsigned short int ADC_SSFSTAT0_FULL = 12;
    sbit  ADC_SSFSTAT0_FULL_bit at ADC0_SSFSTAT0.B12;

sfr unsigned long   volatile ADC0_SSOP0           absolute 0x40038050;
    const register unsigned short int ADC_SSOP0_S0DCOP = 0;
    sbit  ADC_SSOP0_S0DCOP_bit at ADC0_SSOP0.B0;
    const register unsigned short int ADC_SSOP0_S1DCOP = 4;
    sbit  ADC_SSOP0_S1DCOP_bit at ADC0_SSOP0.B4;
    const register unsigned short int ADC_SSOP0_S2DCOP = 8;
    sbit  ADC_SSOP0_S2DCOP_bit at ADC0_SSOP0.B8;
    const register unsigned short int ADC_SSOP0_S3DCOP = 12;
    sbit  ADC_SSOP0_S3DCOP_bit at ADC0_SSOP0.B12;
    const register unsigned short int ADC_SSOP0_S4DCOP = 16;
    sbit  ADC_SSOP0_S4DCOP_bit at ADC0_SSOP0.B16;
    const register unsigned short int ADC_SSOP0_S5DCOP = 20;
    sbit  ADC_SSOP0_S5DCOP_bit at ADC0_SSOP0.B20;
    const register unsigned short int ADC_SSOP0_S6DCOP = 24;
    sbit  ADC_SSOP0_S6DCOP_bit at ADC0_SSOP0.B24;
    const register unsigned short int ADC_SSOP0_S7DCOP = 28;
    sbit  ADC_SSOP0_S7DCOP_bit at ADC0_SSOP0.B28;

sfr unsigned long   volatile ADC0_SSDC0           absolute 0x40038054;
    const register unsigned short int ADC_SSDC0_S0DCSEL0 = 0;
    sbit  ADC_SSDC0_S0DCSEL0_bit at ADC0_SSDC0.B0;
    const register unsigned short int ADC_SSDC0_S0DCSEL1 = 1;
    sbit  ADC_SSDC0_S0DCSEL1_bit at ADC0_SSDC0.B1;
    const register unsigned short int ADC_SSDC0_S0DCSEL2 = 2;
    sbit  ADC_SSDC0_S0DCSEL2_bit at ADC0_SSDC0.B2;
    const register unsigned short int ADC_SSDC0_S0DCSEL3 = 3;
    sbit  ADC_SSDC0_S0DCSEL3_bit at ADC0_SSDC0.B3;
    const register unsigned short int ADC_SSDC0_S1DCSEL4 = 4;
    sbit  ADC_SSDC0_S1DCSEL4_bit at ADC0_SSDC0.B4;
    const register unsigned short int ADC_SSDC0_S1DCSEL5 = 5;
    sbit  ADC_SSDC0_S1DCSEL5_bit at ADC0_SSDC0.B5;
    const register unsigned short int ADC_SSDC0_S1DCSEL6 = 6;
    sbit  ADC_SSDC0_S1DCSEL6_bit at ADC0_SSDC0.B6;
    const register unsigned short int ADC_SSDC0_S1DCSEL7 = 7;
    sbit  ADC_SSDC0_S1DCSEL7_bit at ADC0_SSDC0.B7;
    const register unsigned short int ADC_SSDC0_S2DCSEL8 = 8;
    sbit  ADC_SSDC0_S2DCSEL8_bit at ADC0_SSDC0.B8;
    const register unsigned short int ADC_SSDC0_S2DCSEL9 = 9;
    sbit  ADC_SSDC0_S2DCSEL9_bit at ADC0_SSDC0.B9;
    const register unsigned short int ADC_SSDC0_S2DCSEL10 = 10;
    sbit  ADC_SSDC0_S2DCSEL10_bit at ADC0_SSDC0.B10;
    const register unsigned short int ADC_SSDC0_S2DCSEL11 = 11;
    sbit  ADC_SSDC0_S2DCSEL11_bit at ADC0_SSDC0.B11;
    const register unsigned short int ADC_SSDC0_S3DCSEL12 = 12;
    sbit  ADC_SSDC0_S3DCSEL12_bit at ADC0_SSDC0.B12;
    const register unsigned short int ADC_SSDC0_S3DCSEL13 = 13;
    sbit  ADC_SSDC0_S3DCSEL13_bit at ADC0_SSDC0.B13;
    const register unsigned short int ADC_SSDC0_S3DCSEL14 = 14;
    sbit  ADC_SSDC0_S3DCSEL14_bit at ADC0_SSDC0.B14;
    const register unsigned short int ADC_SSDC0_S3DCSEL15 = 15;
    sbit  ADC_SSDC0_S3DCSEL15_bit at ADC0_SSDC0.B15;
    const register unsigned short int ADC_SSDC0_S4DCSEL16 = 16;
    sbit  ADC_SSDC0_S4DCSEL16_bit at ADC0_SSDC0.B16;
    const register unsigned short int ADC_SSDC0_S4DCSEL17 = 17;
    sbit  ADC_SSDC0_S4DCSEL17_bit at ADC0_SSDC0.B17;
    const register unsigned short int ADC_SSDC0_S4DCSEL18 = 18;
    sbit  ADC_SSDC0_S4DCSEL18_bit at ADC0_SSDC0.B18;
    const register unsigned short int ADC_SSDC0_S4DCSEL19 = 19;
    sbit  ADC_SSDC0_S4DCSEL19_bit at ADC0_SSDC0.B19;
    const register unsigned short int ADC_SSDC0_S5DCSEL20 = 20;
    sbit  ADC_SSDC0_S5DCSEL20_bit at ADC0_SSDC0.B20;
    const register unsigned short int ADC_SSDC0_S5DCSEL21 = 21;
    sbit  ADC_SSDC0_S5DCSEL21_bit at ADC0_SSDC0.B21;
    const register unsigned short int ADC_SSDC0_S5DCSEL22 = 22;
    sbit  ADC_SSDC0_S5DCSEL22_bit at ADC0_SSDC0.B22;
    const register unsigned short int ADC_SSDC0_S5DCSEL23 = 23;
    sbit  ADC_SSDC0_S5DCSEL23_bit at ADC0_SSDC0.B23;
    const register unsigned short int ADC_SSDC0_S6DCSEL24 = 24;
    sbit  ADC_SSDC0_S6DCSEL24_bit at ADC0_SSDC0.B24;
    const register unsigned short int ADC_SSDC0_S6DCSEL25 = 25;
    sbit  ADC_SSDC0_S6DCSEL25_bit at ADC0_SSDC0.B25;
    const register unsigned short int ADC_SSDC0_S6DCSEL26 = 26;
    sbit  ADC_SSDC0_S6DCSEL26_bit at ADC0_SSDC0.B26;
    const register unsigned short int ADC_SSDC0_S6DCSEL27 = 27;
    sbit  ADC_SSDC0_S6DCSEL27_bit at ADC0_SSDC0.B27;
    const register unsigned short int ADC_SSDC0_S7DCSEL28 = 28;
    sbit  ADC_SSDC0_S7DCSEL28_bit at ADC0_SSDC0.B28;
    const register unsigned short int ADC_SSDC0_S7DCSEL29 = 29;
    sbit  ADC_SSDC0_S7DCSEL29_bit at ADC0_SSDC0.B29;
    const register unsigned short int ADC_SSDC0_S7DCSEL30 = 30;
    sbit  ADC_SSDC0_S7DCSEL30_bit at ADC0_SSDC0.B30;
    const register unsigned short int ADC_SSDC0_S7DCSEL31 = 31;
    sbit  ADC_SSDC0_S7DCSEL31_bit at ADC0_SSDC0.B31;

sfr unsigned long   volatile ADC0_SSEMUX0         absolute 0x40038058;
    const register unsigned short int ADC_SSEMUX0_EMUX0 = 0;
    sbit  ADC_SSEMUX0_EMUX0_bit at ADC0_SSEMUX0.B0;
    const register unsigned short int ADC_SSEMUX0_EMUX1 = 4;
    sbit  ADC_SSEMUX0_EMUX1_bit at ADC0_SSEMUX0.B4;
    const register unsigned short int ADC_SSEMUX0_EMUX2 = 8;
    sbit  ADC_SSEMUX0_EMUX2_bit at ADC0_SSEMUX0.B8;
    const register unsigned short int ADC_SSEMUX0_EMUX3 = 12;
    sbit  ADC_SSEMUX0_EMUX3_bit at ADC0_SSEMUX0.B12;
    const register unsigned short int ADC_SSEMUX0_EMUX4 = 16;
    sbit  ADC_SSEMUX0_EMUX4_bit at ADC0_SSEMUX0.B16;
    const register unsigned short int ADC_SSEMUX0_EMUX5 = 20;
    sbit  ADC_SSEMUX0_EMUX5_bit at ADC0_SSEMUX0.B20;
    const register unsigned short int ADC_SSEMUX0_EMUX6 = 24;
    sbit  ADC_SSEMUX0_EMUX6_bit at ADC0_SSEMUX0.B24;
    const register unsigned short int ADC_SSEMUX0_EMUX7 = 28;
    sbit  ADC_SSEMUX0_EMUX7_bit at ADC0_SSEMUX0.B28;

sfr unsigned long   volatile ADC0_SSMUX1          absolute 0x40038060;
    const register unsigned short int ADC_SSMUX1_MUX00 = 0;
    sbit  ADC_SSMUX1_MUX00_bit at ADC0_SSMUX1.B0;
    const register unsigned short int ADC_SSMUX1_MUX01 = 1;
    sbit  ADC_SSMUX1_MUX01_bit at ADC0_SSMUX1.B1;
    const register unsigned short int ADC_SSMUX1_MUX02 = 2;
    sbit  ADC_SSMUX1_MUX02_bit at ADC0_SSMUX1.B2;
    const register unsigned short int ADC_SSMUX1_MUX03 = 3;
    sbit  ADC_SSMUX1_MUX03_bit at ADC0_SSMUX1.B3;
    const register unsigned short int ADC_SSMUX1_MUX14 = 4;
    sbit  ADC_SSMUX1_MUX14_bit at ADC0_SSMUX1.B4;
    const register unsigned short int ADC_SSMUX1_MUX15 = 5;
    sbit  ADC_SSMUX1_MUX15_bit at ADC0_SSMUX1.B5;
    const register unsigned short int ADC_SSMUX1_MUX16 = 6;
    sbit  ADC_SSMUX1_MUX16_bit at ADC0_SSMUX1.B6;
    const register unsigned short int ADC_SSMUX1_MUX17 = 7;
    sbit  ADC_SSMUX1_MUX17_bit at ADC0_SSMUX1.B7;
    const register unsigned short int ADC_SSMUX1_MUX28 = 8;
    sbit  ADC_SSMUX1_MUX28_bit at ADC0_SSMUX1.B8;
    const register unsigned short int ADC_SSMUX1_MUX29 = 9;
    sbit  ADC_SSMUX1_MUX29_bit at ADC0_SSMUX1.B9;
    const register unsigned short int ADC_SSMUX1_MUX210 = 10;
    sbit  ADC_SSMUX1_MUX210_bit at ADC0_SSMUX1.B10;
    const register unsigned short int ADC_SSMUX1_MUX211 = 11;
    sbit  ADC_SSMUX1_MUX211_bit at ADC0_SSMUX1.B11;
    const register unsigned short int ADC_SSMUX1_MUX312 = 12;
    sbit  ADC_SSMUX1_MUX312_bit at ADC0_SSMUX1.B12;
    const register unsigned short int ADC_SSMUX1_MUX313 = 13;
    sbit  ADC_SSMUX1_MUX313_bit at ADC0_SSMUX1.B13;
    const register unsigned short int ADC_SSMUX1_MUX314 = 14;
    sbit  ADC_SSMUX1_MUX314_bit at ADC0_SSMUX1.B14;
    const register unsigned short int ADC_SSMUX1_MUX315 = 15;
    sbit  ADC_SSMUX1_MUX315_bit at ADC0_SSMUX1.B15;

sfr unsigned long   volatile ADC0_SSCTL1          absolute 0x40038064;
    const register unsigned short int ADC_SSCTL1_D0 = 0;
    sbit  ADC_SSCTL1_D0_bit at ADC0_SSCTL1.B0;
    const register unsigned short int ADC_SSCTL1_END0 = 1;
    sbit  ADC_SSCTL1_END0_bit at ADC0_SSCTL1.B1;
    const register unsigned short int ADC_SSCTL1_IE0 = 2;
    sbit  ADC_SSCTL1_IE0_bit at ADC0_SSCTL1.B2;
    const register unsigned short int ADC_SSCTL1_TS0 = 3;
    sbit  ADC_SSCTL1_TS0_bit at ADC0_SSCTL1.B3;
    const register unsigned short int ADC_SSCTL1_D1 = 4;
    sbit  ADC_SSCTL1_D1_bit at ADC0_SSCTL1.B4;
    const register unsigned short int ADC_SSCTL1_END1 = 5;
    sbit  ADC_SSCTL1_END1_bit at ADC0_SSCTL1.B5;
    const register unsigned short int ADC_SSCTL1_IE1 = 6;
    sbit  ADC_SSCTL1_IE1_bit at ADC0_SSCTL1.B6;
    const register unsigned short int ADC_SSCTL1_TS1 = 7;
    sbit  ADC_SSCTL1_TS1_bit at ADC0_SSCTL1.B7;
    const register unsigned short int ADC_SSCTL1_D2 = 8;
    sbit  ADC_SSCTL1_D2_bit at ADC0_SSCTL1.B8;
    const register unsigned short int ADC_SSCTL1_END2 = 9;
    sbit  ADC_SSCTL1_END2_bit at ADC0_SSCTL1.B9;
    const register unsigned short int ADC_SSCTL1_IE2 = 10;
    sbit  ADC_SSCTL1_IE2_bit at ADC0_SSCTL1.B10;
    const register unsigned short int ADC_SSCTL1_TS2 = 11;
    sbit  ADC_SSCTL1_TS2_bit at ADC0_SSCTL1.B11;
    const register unsigned short int ADC_SSCTL1_D3 = 12;
    sbit  ADC_SSCTL1_D3_bit at ADC0_SSCTL1.B12;
    const register unsigned short int ADC_SSCTL1_END3 = 13;
    sbit  ADC_SSCTL1_END3_bit at ADC0_SSCTL1.B13;
    const register unsigned short int ADC_SSCTL1_IE3 = 14;
    sbit  ADC_SSCTL1_IE3_bit at ADC0_SSCTL1.B14;
    const register unsigned short int ADC_SSCTL1_TS3 = 15;
    sbit  ADC_SSCTL1_TS3_bit at ADC0_SSCTL1.B15;

sfr unsigned long   volatile ADC0_SSFIFO1         absolute 0x40038068;
    const register unsigned short int ADC_SSFIFO1_DATA0 = 0;
    sbit  ADC_SSFIFO1_DATA0_bit at ADC0_SSFIFO1.B0;
    const register unsigned short int ADC_SSFIFO1_DATA1 = 1;
    sbit  ADC_SSFIFO1_DATA1_bit at ADC0_SSFIFO1.B1;
    const register unsigned short int ADC_SSFIFO1_DATA2 = 2;
    sbit  ADC_SSFIFO1_DATA2_bit at ADC0_SSFIFO1.B2;
    const register unsigned short int ADC_SSFIFO1_DATA3 = 3;
    sbit  ADC_SSFIFO1_DATA3_bit at ADC0_SSFIFO1.B3;
    const register unsigned short int ADC_SSFIFO1_DATA4 = 4;
    sbit  ADC_SSFIFO1_DATA4_bit at ADC0_SSFIFO1.B4;
    const register unsigned short int ADC_SSFIFO1_DATA5 = 5;
    sbit  ADC_SSFIFO1_DATA5_bit at ADC0_SSFIFO1.B5;
    const register unsigned short int ADC_SSFIFO1_DATA6 = 6;
    sbit  ADC_SSFIFO1_DATA6_bit at ADC0_SSFIFO1.B6;
    const register unsigned short int ADC_SSFIFO1_DATA7 = 7;
    sbit  ADC_SSFIFO1_DATA7_bit at ADC0_SSFIFO1.B7;
    const register unsigned short int ADC_SSFIFO1_DATA8 = 8;
    sbit  ADC_SSFIFO1_DATA8_bit at ADC0_SSFIFO1.B8;
    const register unsigned short int ADC_SSFIFO1_DATA9 = 9;
    sbit  ADC_SSFIFO1_DATA9_bit at ADC0_SSFIFO1.B9;
    const register unsigned short int ADC_SSFIFO1_DATA10 = 10;
    sbit  ADC_SSFIFO1_DATA10_bit at ADC0_SSFIFO1.B10;
    const register unsigned short int ADC_SSFIFO1_DATA11 = 11;
    sbit  ADC_SSFIFO1_DATA11_bit at ADC0_SSFIFO1.B11;

sfr unsigned long   volatile ADC0_SSFSTAT1        absolute 0x4003806C;
    const register unsigned short int ADC_SSFSTAT1_TPTR0 = 0;
    sbit  ADC_SSFSTAT1_TPTR0_bit at ADC0_SSFSTAT1.B0;
    const register unsigned short int ADC_SSFSTAT1_TPTR1 = 1;
    sbit  ADC_SSFSTAT1_TPTR1_bit at ADC0_SSFSTAT1.B1;
    const register unsigned short int ADC_SSFSTAT1_TPTR2 = 2;
    sbit  ADC_SSFSTAT1_TPTR2_bit at ADC0_SSFSTAT1.B2;
    const register unsigned short int ADC_SSFSTAT1_TPTR3 = 3;
    sbit  ADC_SSFSTAT1_TPTR3_bit at ADC0_SSFSTAT1.B3;
    const register unsigned short int ADC_SSFSTAT1_HPTR4 = 4;
    sbit  ADC_SSFSTAT1_HPTR4_bit at ADC0_SSFSTAT1.B4;
    const register unsigned short int ADC_SSFSTAT1_HPTR5 = 5;
    sbit  ADC_SSFSTAT1_HPTR5_bit at ADC0_SSFSTAT1.B5;
    const register unsigned short int ADC_SSFSTAT1_HPTR6 = 6;
    sbit  ADC_SSFSTAT1_HPTR6_bit at ADC0_SSFSTAT1.B6;
    const register unsigned short int ADC_SSFSTAT1_HPTR7 = 7;
    sbit  ADC_SSFSTAT1_HPTR7_bit at ADC0_SSFSTAT1.B7;
    const register unsigned short int ADC_SSFSTAT1_EMPTY = 8;
    sbit  ADC_SSFSTAT1_EMPTY_bit at ADC0_SSFSTAT1.B8;
    const register unsigned short int ADC_SSFSTAT1_FULL = 12;
    sbit  ADC_SSFSTAT1_FULL_bit at ADC0_SSFSTAT1.B12;

sfr unsigned long   volatile ADC0_SSOP1           absolute 0x40038070;
    const register unsigned short int ADC_SSOP1_S0DCOP = 0;
    sbit  ADC_SSOP1_S0DCOP_bit at ADC0_SSOP1.B0;
    const register unsigned short int ADC_SSOP1_S1DCOP = 4;
    sbit  ADC_SSOP1_S1DCOP_bit at ADC0_SSOP1.B4;
    const register unsigned short int ADC_SSOP1_S2DCOP = 8;
    sbit  ADC_SSOP1_S2DCOP_bit at ADC0_SSOP1.B8;
    const register unsigned short int ADC_SSOP1_S3DCOP = 12;
    sbit  ADC_SSOP1_S3DCOP_bit at ADC0_SSOP1.B12;

sfr unsigned long   volatile ADC0_SSDC1           absolute 0x40038074;
    const register unsigned short int ADC_SSDC1_S0DCSEL0 = 0;
    sbit  ADC_SSDC1_S0DCSEL0_bit at ADC0_SSDC1.B0;
    const register unsigned short int ADC_SSDC1_S0DCSEL1 = 1;
    sbit  ADC_SSDC1_S0DCSEL1_bit at ADC0_SSDC1.B1;
    const register unsigned short int ADC_SSDC1_S0DCSEL2 = 2;
    sbit  ADC_SSDC1_S0DCSEL2_bit at ADC0_SSDC1.B2;
    const register unsigned short int ADC_SSDC1_S0DCSEL3 = 3;
    sbit  ADC_SSDC1_S0DCSEL3_bit at ADC0_SSDC1.B3;
    const register unsigned short int ADC_SSDC1_S1DCSEL4 = 4;
    sbit  ADC_SSDC1_S1DCSEL4_bit at ADC0_SSDC1.B4;
    const register unsigned short int ADC_SSDC1_S1DCSEL5 = 5;
    sbit  ADC_SSDC1_S1DCSEL5_bit at ADC0_SSDC1.B5;
    const register unsigned short int ADC_SSDC1_S1DCSEL6 = 6;
    sbit  ADC_SSDC1_S1DCSEL6_bit at ADC0_SSDC1.B6;
    const register unsigned short int ADC_SSDC1_S1DCSEL7 = 7;
    sbit  ADC_SSDC1_S1DCSEL7_bit at ADC0_SSDC1.B7;
    const register unsigned short int ADC_SSDC1_S2DCSEL8 = 8;
    sbit  ADC_SSDC1_S2DCSEL8_bit at ADC0_SSDC1.B8;
    const register unsigned short int ADC_SSDC1_S2DCSEL9 = 9;
    sbit  ADC_SSDC1_S2DCSEL9_bit at ADC0_SSDC1.B9;
    const register unsigned short int ADC_SSDC1_S2DCSEL10 = 10;
    sbit  ADC_SSDC1_S2DCSEL10_bit at ADC0_SSDC1.B10;
    const register unsigned short int ADC_SSDC1_S2DCSEL11 = 11;
    sbit  ADC_SSDC1_S2DCSEL11_bit at ADC0_SSDC1.B11;
    const register unsigned short int ADC_SSDC1_S3DCSEL12 = 12;
    sbit  ADC_SSDC1_S3DCSEL12_bit at ADC0_SSDC1.B12;
    const register unsigned short int ADC_SSDC1_S3DCSEL13 = 13;
    sbit  ADC_SSDC1_S3DCSEL13_bit at ADC0_SSDC1.B13;
    const register unsigned short int ADC_SSDC1_S3DCSEL14 = 14;
    sbit  ADC_SSDC1_S3DCSEL14_bit at ADC0_SSDC1.B14;
    const register unsigned short int ADC_SSDC1_S3DCSEL15 = 15;
    sbit  ADC_SSDC1_S3DCSEL15_bit at ADC0_SSDC1.B15;

sfr unsigned long   volatile ADC0_SSEMUX1         absolute 0x40038078;
    const register unsigned short int ADC_SSEMUX1_EMUX0 = 0;
    sbit  ADC_SSEMUX1_EMUX0_bit at ADC0_SSEMUX1.B0;
    const register unsigned short int ADC_SSEMUX1_EMUX1 = 4;
    sbit  ADC_SSEMUX1_EMUX1_bit at ADC0_SSEMUX1.B4;
    const register unsigned short int ADC_SSEMUX1_EMUX2 = 8;
    sbit  ADC_SSEMUX1_EMUX2_bit at ADC0_SSEMUX1.B8;
    const register unsigned short int ADC_SSEMUX1_EMUX3 = 12;
    sbit  ADC_SSEMUX1_EMUX3_bit at ADC0_SSEMUX1.B12;

sfr unsigned long   volatile ADC0_SSMUX2          absolute 0x40038080;
    const register unsigned short int ADC_SSMUX2_MUX00 = 0;
    sbit  ADC_SSMUX2_MUX00_bit at ADC0_SSMUX2.B0;
    const register unsigned short int ADC_SSMUX2_MUX01 = 1;
    sbit  ADC_SSMUX2_MUX01_bit at ADC0_SSMUX2.B1;
    const register unsigned short int ADC_SSMUX2_MUX02 = 2;
    sbit  ADC_SSMUX2_MUX02_bit at ADC0_SSMUX2.B2;
    const register unsigned short int ADC_SSMUX2_MUX03 = 3;
    sbit  ADC_SSMUX2_MUX03_bit at ADC0_SSMUX2.B3;
    const register unsigned short int ADC_SSMUX2_MUX14 = 4;
    sbit  ADC_SSMUX2_MUX14_bit at ADC0_SSMUX2.B4;
    const register unsigned short int ADC_SSMUX2_MUX15 = 5;
    sbit  ADC_SSMUX2_MUX15_bit at ADC0_SSMUX2.B5;
    const register unsigned short int ADC_SSMUX2_MUX16 = 6;
    sbit  ADC_SSMUX2_MUX16_bit at ADC0_SSMUX2.B6;
    const register unsigned short int ADC_SSMUX2_MUX17 = 7;
    sbit  ADC_SSMUX2_MUX17_bit at ADC0_SSMUX2.B7;
    const register unsigned short int ADC_SSMUX2_MUX28 = 8;
    sbit  ADC_SSMUX2_MUX28_bit at ADC0_SSMUX2.B8;
    const register unsigned short int ADC_SSMUX2_MUX29 = 9;
    sbit  ADC_SSMUX2_MUX29_bit at ADC0_SSMUX2.B9;
    const register unsigned short int ADC_SSMUX2_MUX210 = 10;
    sbit  ADC_SSMUX2_MUX210_bit at ADC0_SSMUX2.B10;
    const register unsigned short int ADC_SSMUX2_MUX211 = 11;
    sbit  ADC_SSMUX2_MUX211_bit at ADC0_SSMUX2.B11;
    const register unsigned short int ADC_SSMUX2_MUX312 = 12;
    sbit  ADC_SSMUX2_MUX312_bit at ADC0_SSMUX2.B12;
    const register unsigned short int ADC_SSMUX2_MUX313 = 13;
    sbit  ADC_SSMUX2_MUX313_bit at ADC0_SSMUX2.B13;
    const register unsigned short int ADC_SSMUX2_MUX314 = 14;
    sbit  ADC_SSMUX2_MUX314_bit at ADC0_SSMUX2.B14;
    const register unsigned short int ADC_SSMUX2_MUX315 = 15;
    sbit  ADC_SSMUX2_MUX315_bit at ADC0_SSMUX2.B15;

sfr unsigned long   volatile ADC0_SSCTL2          absolute 0x40038084;
    const register unsigned short int ADC_SSCTL2_D0 = 0;
    sbit  ADC_SSCTL2_D0_bit at ADC0_SSCTL2.B0;
    const register unsigned short int ADC_SSCTL2_END0 = 1;
    sbit  ADC_SSCTL2_END0_bit at ADC0_SSCTL2.B1;
    const register unsigned short int ADC_SSCTL2_IE0 = 2;
    sbit  ADC_SSCTL2_IE0_bit at ADC0_SSCTL2.B2;
    const register unsigned short int ADC_SSCTL2_TS0 = 3;
    sbit  ADC_SSCTL2_TS0_bit at ADC0_SSCTL2.B3;
    const register unsigned short int ADC_SSCTL2_D1 = 4;
    sbit  ADC_SSCTL2_D1_bit at ADC0_SSCTL2.B4;
    const register unsigned short int ADC_SSCTL2_END1 = 5;
    sbit  ADC_SSCTL2_END1_bit at ADC0_SSCTL2.B5;
    const register unsigned short int ADC_SSCTL2_IE1 = 6;
    sbit  ADC_SSCTL2_IE1_bit at ADC0_SSCTL2.B6;
    const register unsigned short int ADC_SSCTL2_TS1 = 7;
    sbit  ADC_SSCTL2_TS1_bit at ADC0_SSCTL2.B7;
    const register unsigned short int ADC_SSCTL2_D2 = 8;
    sbit  ADC_SSCTL2_D2_bit at ADC0_SSCTL2.B8;
    const register unsigned short int ADC_SSCTL2_END2 = 9;
    sbit  ADC_SSCTL2_END2_bit at ADC0_SSCTL2.B9;
    const register unsigned short int ADC_SSCTL2_IE2 = 10;
    sbit  ADC_SSCTL2_IE2_bit at ADC0_SSCTL2.B10;
    const register unsigned short int ADC_SSCTL2_TS2 = 11;
    sbit  ADC_SSCTL2_TS2_bit at ADC0_SSCTL2.B11;
    const register unsigned short int ADC_SSCTL2_D3 = 12;
    sbit  ADC_SSCTL2_D3_bit at ADC0_SSCTL2.B12;
    const register unsigned short int ADC_SSCTL2_END3 = 13;
    sbit  ADC_SSCTL2_END3_bit at ADC0_SSCTL2.B13;
    const register unsigned short int ADC_SSCTL2_IE3 = 14;
    sbit  ADC_SSCTL2_IE3_bit at ADC0_SSCTL2.B14;
    const register unsigned short int ADC_SSCTL2_TS3 = 15;
    sbit  ADC_SSCTL2_TS3_bit at ADC0_SSCTL2.B15;

sfr unsigned long   volatile ADC0_SSFIFO2         absolute 0x40038088;
    const register unsigned short int ADC_SSFIFO2_DATA0 = 0;
    sbit  ADC_SSFIFO2_DATA0_bit at ADC0_SSFIFO2.B0;
    const register unsigned short int ADC_SSFIFO2_DATA1 = 1;
    sbit  ADC_SSFIFO2_DATA1_bit at ADC0_SSFIFO2.B1;
    const register unsigned short int ADC_SSFIFO2_DATA2 = 2;
    sbit  ADC_SSFIFO2_DATA2_bit at ADC0_SSFIFO2.B2;
    const register unsigned short int ADC_SSFIFO2_DATA3 = 3;
    sbit  ADC_SSFIFO2_DATA3_bit at ADC0_SSFIFO2.B3;
    const register unsigned short int ADC_SSFIFO2_DATA4 = 4;
    sbit  ADC_SSFIFO2_DATA4_bit at ADC0_SSFIFO2.B4;
    const register unsigned short int ADC_SSFIFO2_DATA5 = 5;
    sbit  ADC_SSFIFO2_DATA5_bit at ADC0_SSFIFO2.B5;
    const register unsigned short int ADC_SSFIFO2_DATA6 = 6;
    sbit  ADC_SSFIFO2_DATA6_bit at ADC0_SSFIFO2.B6;
    const register unsigned short int ADC_SSFIFO2_DATA7 = 7;
    sbit  ADC_SSFIFO2_DATA7_bit at ADC0_SSFIFO2.B7;
    const register unsigned short int ADC_SSFIFO2_DATA8 = 8;
    sbit  ADC_SSFIFO2_DATA8_bit at ADC0_SSFIFO2.B8;
    const register unsigned short int ADC_SSFIFO2_DATA9 = 9;
    sbit  ADC_SSFIFO2_DATA9_bit at ADC0_SSFIFO2.B9;
    const register unsigned short int ADC_SSFIFO2_DATA10 = 10;
    sbit  ADC_SSFIFO2_DATA10_bit at ADC0_SSFIFO2.B10;
    const register unsigned short int ADC_SSFIFO2_DATA11 = 11;
    sbit  ADC_SSFIFO2_DATA11_bit at ADC0_SSFIFO2.B11;

sfr unsigned long   volatile ADC0_SSFSTAT2        absolute 0x4003808C;
    const register unsigned short int ADC_SSFSTAT2_TPTR0 = 0;
    sbit  ADC_SSFSTAT2_TPTR0_bit at ADC0_SSFSTAT2.B0;
    const register unsigned short int ADC_SSFSTAT2_TPTR1 = 1;
    sbit  ADC_SSFSTAT2_TPTR1_bit at ADC0_SSFSTAT2.B1;
    const register unsigned short int ADC_SSFSTAT2_TPTR2 = 2;
    sbit  ADC_SSFSTAT2_TPTR2_bit at ADC0_SSFSTAT2.B2;
    const register unsigned short int ADC_SSFSTAT2_TPTR3 = 3;
    sbit  ADC_SSFSTAT2_TPTR3_bit at ADC0_SSFSTAT2.B3;
    const register unsigned short int ADC_SSFSTAT2_HPTR4 = 4;
    sbit  ADC_SSFSTAT2_HPTR4_bit at ADC0_SSFSTAT2.B4;
    const register unsigned short int ADC_SSFSTAT2_HPTR5 = 5;
    sbit  ADC_SSFSTAT2_HPTR5_bit at ADC0_SSFSTAT2.B5;
    const register unsigned short int ADC_SSFSTAT2_HPTR6 = 6;
    sbit  ADC_SSFSTAT2_HPTR6_bit at ADC0_SSFSTAT2.B6;
    const register unsigned short int ADC_SSFSTAT2_HPTR7 = 7;
    sbit  ADC_SSFSTAT2_HPTR7_bit at ADC0_SSFSTAT2.B7;
    const register unsigned short int ADC_SSFSTAT2_EMPTY = 8;
    sbit  ADC_SSFSTAT2_EMPTY_bit at ADC0_SSFSTAT2.B8;
    const register unsigned short int ADC_SSFSTAT2_FULL = 12;
    sbit  ADC_SSFSTAT2_FULL_bit at ADC0_SSFSTAT2.B12;

sfr unsigned long   volatile ADC0_SSOP2           absolute 0x40038090;
    const register unsigned short int ADC_SSOP2_S0DCOP = 0;
    sbit  ADC_SSOP2_S0DCOP_bit at ADC0_SSOP2.B0;
    const register unsigned short int ADC_SSOP2_S1DCOP = 4;
    sbit  ADC_SSOP2_S1DCOP_bit at ADC0_SSOP2.B4;
    const register unsigned short int ADC_SSOP2_S2DCOP = 8;
    sbit  ADC_SSOP2_S2DCOP_bit at ADC0_SSOP2.B8;
    const register unsigned short int ADC_SSOP2_S3DCOP = 12;
    sbit  ADC_SSOP2_S3DCOP_bit at ADC0_SSOP2.B12;

sfr unsigned long   volatile ADC0_SSDC2           absolute 0x40038094;
    const register unsigned short int ADC_SSDC2_S0DCSEL0 = 0;
    sbit  ADC_SSDC2_S0DCSEL0_bit at ADC0_SSDC2.B0;
    const register unsigned short int ADC_SSDC2_S0DCSEL1 = 1;
    sbit  ADC_SSDC2_S0DCSEL1_bit at ADC0_SSDC2.B1;
    const register unsigned short int ADC_SSDC2_S0DCSEL2 = 2;
    sbit  ADC_SSDC2_S0DCSEL2_bit at ADC0_SSDC2.B2;
    const register unsigned short int ADC_SSDC2_S0DCSEL3 = 3;
    sbit  ADC_SSDC2_S0DCSEL3_bit at ADC0_SSDC2.B3;
    const register unsigned short int ADC_SSDC2_S1DCSEL4 = 4;
    sbit  ADC_SSDC2_S1DCSEL4_bit at ADC0_SSDC2.B4;
    const register unsigned short int ADC_SSDC2_S1DCSEL5 = 5;
    sbit  ADC_SSDC2_S1DCSEL5_bit at ADC0_SSDC2.B5;
    const register unsigned short int ADC_SSDC2_S1DCSEL6 = 6;
    sbit  ADC_SSDC2_S1DCSEL6_bit at ADC0_SSDC2.B6;
    const register unsigned short int ADC_SSDC2_S1DCSEL7 = 7;
    sbit  ADC_SSDC2_S1DCSEL7_bit at ADC0_SSDC2.B7;
    const register unsigned short int ADC_SSDC2_S2DCSEL8 = 8;
    sbit  ADC_SSDC2_S2DCSEL8_bit at ADC0_SSDC2.B8;
    const register unsigned short int ADC_SSDC2_S2DCSEL9 = 9;
    sbit  ADC_SSDC2_S2DCSEL9_bit at ADC0_SSDC2.B9;
    const register unsigned short int ADC_SSDC2_S2DCSEL10 = 10;
    sbit  ADC_SSDC2_S2DCSEL10_bit at ADC0_SSDC2.B10;
    const register unsigned short int ADC_SSDC2_S2DCSEL11 = 11;
    sbit  ADC_SSDC2_S2DCSEL11_bit at ADC0_SSDC2.B11;
    const register unsigned short int ADC_SSDC2_S3DCSEL12 = 12;
    sbit  ADC_SSDC2_S3DCSEL12_bit at ADC0_SSDC2.B12;
    const register unsigned short int ADC_SSDC2_S3DCSEL13 = 13;
    sbit  ADC_SSDC2_S3DCSEL13_bit at ADC0_SSDC2.B13;
    const register unsigned short int ADC_SSDC2_S3DCSEL14 = 14;
    sbit  ADC_SSDC2_S3DCSEL14_bit at ADC0_SSDC2.B14;
    const register unsigned short int ADC_SSDC2_S3DCSEL15 = 15;
    sbit  ADC_SSDC2_S3DCSEL15_bit at ADC0_SSDC2.B15;

sfr unsigned long   volatile ADC0_SSEMUX2         absolute 0x40038098;
    const register unsigned short int ADC_SSEMUX2_EMUX0 = 0;
    sbit  ADC_SSEMUX2_EMUX0_bit at ADC0_SSEMUX2.B0;
    const register unsigned short int ADC_SSEMUX2_EMUX1 = 4;
    sbit  ADC_SSEMUX2_EMUX1_bit at ADC0_SSEMUX2.B4;
    const register unsigned short int ADC_SSEMUX2_EMUX2 = 8;
    sbit  ADC_SSEMUX2_EMUX2_bit at ADC0_SSEMUX2.B8;
    const register unsigned short int ADC_SSEMUX2_EMUX3 = 12;
    sbit  ADC_SSEMUX2_EMUX3_bit at ADC0_SSEMUX2.B12;

sfr unsigned long   volatile ADC0_SSMUX3          absolute 0x400380A0;
    const register unsigned short int ADC_SSMUX3_MUX00 = 0;
    sbit  ADC_SSMUX3_MUX00_bit at ADC0_SSMUX3.B0;
    const register unsigned short int ADC_SSMUX3_MUX01 = 1;
    sbit  ADC_SSMUX3_MUX01_bit at ADC0_SSMUX3.B1;
    const register unsigned short int ADC_SSMUX3_MUX02 = 2;
    sbit  ADC_SSMUX3_MUX02_bit at ADC0_SSMUX3.B2;
    const register unsigned short int ADC_SSMUX3_MUX03 = 3;
    sbit  ADC_SSMUX3_MUX03_bit at ADC0_SSMUX3.B3;

sfr unsigned long   volatile ADC0_SSCTL3          absolute 0x400380A4;
    const register unsigned short int ADC_SSCTL3_D0 = 0;
    sbit  ADC_SSCTL3_D0_bit at ADC0_SSCTL3.B0;
    const register unsigned short int ADC_SSCTL3_END0 = 1;
    sbit  ADC_SSCTL3_END0_bit at ADC0_SSCTL3.B1;
    const register unsigned short int ADC_SSCTL3_IE0 = 2;
    sbit  ADC_SSCTL3_IE0_bit at ADC0_SSCTL3.B2;
    const register unsigned short int ADC_SSCTL3_TS0 = 3;
    sbit  ADC_SSCTL3_TS0_bit at ADC0_SSCTL3.B3;

sfr unsigned long   volatile ADC0_SSFIFO3         absolute 0x400380A8;
    const register unsigned short int ADC_SSFIFO3_DATA0 = 0;
    sbit  ADC_SSFIFO3_DATA0_bit at ADC0_SSFIFO3.B0;
    const register unsigned short int ADC_SSFIFO3_DATA1 = 1;
    sbit  ADC_SSFIFO3_DATA1_bit at ADC0_SSFIFO3.B1;
    const register unsigned short int ADC_SSFIFO3_DATA2 = 2;
    sbit  ADC_SSFIFO3_DATA2_bit at ADC0_SSFIFO3.B2;
    const register unsigned short int ADC_SSFIFO3_DATA3 = 3;
    sbit  ADC_SSFIFO3_DATA3_bit at ADC0_SSFIFO3.B3;
    const register unsigned short int ADC_SSFIFO3_DATA4 = 4;
    sbit  ADC_SSFIFO3_DATA4_bit at ADC0_SSFIFO3.B4;
    const register unsigned short int ADC_SSFIFO3_DATA5 = 5;
    sbit  ADC_SSFIFO3_DATA5_bit at ADC0_SSFIFO3.B5;
    const register unsigned short int ADC_SSFIFO3_DATA6 = 6;
    sbit  ADC_SSFIFO3_DATA6_bit at ADC0_SSFIFO3.B6;
    const register unsigned short int ADC_SSFIFO3_DATA7 = 7;
    sbit  ADC_SSFIFO3_DATA7_bit at ADC0_SSFIFO3.B7;
    const register unsigned short int ADC_SSFIFO3_DATA8 = 8;
    sbit  ADC_SSFIFO3_DATA8_bit at ADC0_SSFIFO3.B8;
    const register unsigned short int ADC_SSFIFO3_DATA9 = 9;
    sbit  ADC_SSFIFO3_DATA9_bit at ADC0_SSFIFO3.B9;
    const register unsigned short int ADC_SSFIFO3_DATA10 = 10;
    sbit  ADC_SSFIFO3_DATA10_bit at ADC0_SSFIFO3.B10;
    const register unsigned short int ADC_SSFIFO3_DATA11 = 11;
    sbit  ADC_SSFIFO3_DATA11_bit at ADC0_SSFIFO3.B11;

sfr unsigned long   volatile ADC0_SSFSTAT3        absolute 0x400380AC;
    const register unsigned short int ADC_SSFSTAT3_TPTR0 = 0;
    sbit  ADC_SSFSTAT3_TPTR0_bit at ADC0_SSFSTAT3.B0;
    const register unsigned short int ADC_SSFSTAT3_TPTR1 = 1;
    sbit  ADC_SSFSTAT3_TPTR1_bit at ADC0_SSFSTAT3.B1;
    const register unsigned short int ADC_SSFSTAT3_TPTR2 = 2;
    sbit  ADC_SSFSTAT3_TPTR2_bit at ADC0_SSFSTAT3.B2;
    const register unsigned short int ADC_SSFSTAT3_TPTR3 = 3;
    sbit  ADC_SSFSTAT3_TPTR3_bit at ADC0_SSFSTAT3.B3;
    const register unsigned short int ADC_SSFSTAT3_HPTR4 = 4;
    sbit  ADC_SSFSTAT3_HPTR4_bit at ADC0_SSFSTAT3.B4;
    const register unsigned short int ADC_SSFSTAT3_HPTR5 = 5;
    sbit  ADC_SSFSTAT3_HPTR5_bit at ADC0_SSFSTAT3.B5;
    const register unsigned short int ADC_SSFSTAT3_HPTR6 = 6;
    sbit  ADC_SSFSTAT3_HPTR6_bit at ADC0_SSFSTAT3.B6;
    const register unsigned short int ADC_SSFSTAT3_HPTR7 = 7;
    sbit  ADC_SSFSTAT3_HPTR7_bit at ADC0_SSFSTAT3.B7;
    const register unsigned short int ADC_SSFSTAT3_EMPTY = 8;
    sbit  ADC_SSFSTAT3_EMPTY_bit at ADC0_SSFSTAT3.B8;
    const register unsigned short int ADC_SSFSTAT3_FULL = 12;
    sbit  ADC_SSFSTAT3_FULL_bit at ADC0_SSFSTAT3.B12;

sfr unsigned long   volatile ADC0_SSOP3           absolute 0x400380B0;
    const register unsigned short int ADC_SSOP3_S0DCOP = 0;
    sbit  ADC_SSOP3_S0DCOP_bit at ADC0_SSOP3.B0;

sfr unsigned long   volatile ADC0_SSDC3           absolute 0x400380B4;
    const register unsigned short int ADC_SSDC3_S0DCSEL0 = 0;
    sbit  ADC_SSDC3_S0DCSEL0_bit at ADC0_SSDC3.B0;
    const register unsigned short int ADC_SSDC3_S0DCSEL1 = 1;
    sbit  ADC_SSDC3_S0DCSEL1_bit at ADC0_SSDC3.B1;
    const register unsigned short int ADC_SSDC3_S0DCSEL2 = 2;
    sbit  ADC_SSDC3_S0DCSEL2_bit at ADC0_SSDC3.B2;
    const register unsigned short int ADC_SSDC3_S0DCSEL3 = 3;
    sbit  ADC_SSDC3_S0DCSEL3_bit at ADC0_SSDC3.B3;

sfr unsigned long   volatile ADC0_SSEMUX3         absolute 0x400380B8;
    const register unsigned short int ADC_SSEMUX3_EMUX0 = 0;
    sbit  ADC_SSEMUX3_EMUX0_bit at ADC0_SSEMUX3.B0;

sfr unsigned long   volatile ADC0_DCRIC           absolute 0x40038D00;
    const register unsigned short int ADC_DCRIC_DCINT0 = 0;
    sbit  ADC_DCRIC_DCINT0_bit at ADC0_DCRIC.B0;
    const register unsigned short int ADC_DCRIC_DCINT1 = 1;
    sbit  ADC_DCRIC_DCINT1_bit at ADC0_DCRIC.B1;
    const register unsigned short int ADC_DCRIC_DCINT2 = 2;
    sbit  ADC_DCRIC_DCINT2_bit at ADC0_DCRIC.B2;
    const register unsigned short int ADC_DCRIC_DCINT3 = 3;
    sbit  ADC_DCRIC_DCINT3_bit at ADC0_DCRIC.B3;
    const register unsigned short int ADC_DCRIC_DCINT4 = 4;
    sbit  ADC_DCRIC_DCINT4_bit at ADC0_DCRIC.B4;
    const register unsigned short int ADC_DCRIC_DCINT5 = 5;
    sbit  ADC_DCRIC_DCINT5_bit at ADC0_DCRIC.B5;
    const register unsigned short int ADC_DCRIC_DCINT6 = 6;
    sbit  ADC_DCRIC_DCINT6_bit at ADC0_DCRIC.B6;
    const register unsigned short int ADC_DCRIC_DCINT7 = 7;
    sbit  ADC_DCRIC_DCINT7_bit at ADC0_DCRIC.B7;
    const register unsigned short int ADC_DCRIC_DCTRIG0 = 16;
    sbit  ADC_DCRIC_DCTRIG0_bit at ADC0_DCRIC.B16;
    const register unsigned short int ADC_DCRIC_DCTRIG1 = 17;
    sbit  ADC_DCRIC_DCTRIG1_bit at ADC0_DCRIC.B17;
    const register unsigned short int ADC_DCRIC_DCTRIG2 = 18;
    sbit  ADC_DCRIC_DCTRIG2_bit at ADC0_DCRIC.B18;
    const register unsigned short int ADC_DCRIC_DCTRIG3 = 19;
    sbit  ADC_DCRIC_DCTRIG3_bit at ADC0_DCRIC.B19;
    const register unsigned short int ADC_DCRIC_DCTRIG4 = 20;
    sbit  ADC_DCRIC_DCTRIG4_bit at ADC0_DCRIC.B20;
    const register unsigned short int ADC_DCRIC_DCTRIG5 = 21;
    sbit  ADC_DCRIC_DCTRIG5_bit at ADC0_DCRIC.B21;
    const register unsigned short int ADC_DCRIC_DCTRIG6 = 22;
    sbit  ADC_DCRIC_DCTRIG6_bit at ADC0_DCRIC.B22;
    const register unsigned short int ADC_DCRIC_DCTRIG7 = 23;
    sbit  ADC_DCRIC_DCTRIG7_bit at ADC0_DCRIC.B23;

sfr unsigned long   volatile ADC0_DCCTL0          absolute 0x40038E00;
    const register unsigned short int ADC_DCCTL0_CIM0 = 0;
    sbit  ADC_DCCTL0_CIM0_bit at ADC0_DCCTL0.B0;
    const register unsigned short int ADC_DCCTL0_CIM1 = 1;
    sbit  ADC_DCCTL0_CIM1_bit at ADC0_DCCTL0.B1;
    const register unsigned short int ADC_DCCTL0_CIC2 = 2;
    sbit  ADC_DCCTL0_CIC2_bit at ADC0_DCCTL0.B2;
    const register unsigned short int ADC_DCCTL0_CIC3 = 3;
    sbit  ADC_DCCTL0_CIC3_bit at ADC0_DCCTL0.B3;
    const register unsigned short int ADC_DCCTL0_CIE = 4;
    sbit  ADC_DCCTL0_CIE_bit at ADC0_DCCTL0.B4;
    const register unsigned short int ADC_DCCTL0_CTM8 = 8;
    sbit  ADC_DCCTL0_CTM8_bit at ADC0_DCCTL0.B8;
    const register unsigned short int ADC_DCCTL0_CTM9 = 9;
    sbit  ADC_DCCTL0_CTM9_bit at ADC0_DCCTL0.B9;
    const register unsigned short int ADC_DCCTL0_CTC10 = 10;
    sbit  ADC_DCCTL0_CTC10_bit at ADC0_DCCTL0.B10;
    const register unsigned short int ADC_DCCTL0_CTC11 = 11;
    sbit  ADC_DCCTL0_CTC11_bit at ADC0_DCCTL0.B11;
    const register unsigned short int ADC_DCCTL0_CTE = 12;
    sbit  ADC_DCCTL0_CTE_bit at ADC0_DCCTL0.B12;

sfr unsigned long   volatile ADC0_DCCTL1          absolute 0x40038E04;
    const register unsigned short int ADC_DCCTL1_CIM0 = 0;
    sbit  ADC_DCCTL1_CIM0_bit at ADC0_DCCTL1.B0;
    const register unsigned short int ADC_DCCTL1_CIM1 = 1;
    sbit  ADC_DCCTL1_CIM1_bit at ADC0_DCCTL1.B1;
    const register unsigned short int ADC_DCCTL1_CIC2 = 2;
    sbit  ADC_DCCTL1_CIC2_bit at ADC0_DCCTL1.B2;
    const register unsigned short int ADC_DCCTL1_CIC3 = 3;
    sbit  ADC_DCCTL1_CIC3_bit at ADC0_DCCTL1.B3;
    const register unsigned short int ADC_DCCTL1_CIE = 4;
    sbit  ADC_DCCTL1_CIE_bit at ADC0_DCCTL1.B4;
    const register unsigned short int ADC_DCCTL1_CTM8 = 8;
    sbit  ADC_DCCTL1_CTM8_bit at ADC0_DCCTL1.B8;
    const register unsigned short int ADC_DCCTL1_CTM9 = 9;
    sbit  ADC_DCCTL1_CTM9_bit at ADC0_DCCTL1.B9;
    const register unsigned short int ADC_DCCTL1_CTC10 = 10;
    sbit  ADC_DCCTL1_CTC10_bit at ADC0_DCCTL1.B10;
    const register unsigned short int ADC_DCCTL1_CTC11 = 11;
    sbit  ADC_DCCTL1_CTC11_bit at ADC0_DCCTL1.B11;
    const register unsigned short int ADC_DCCTL1_CTE = 12;
    sbit  ADC_DCCTL1_CTE_bit at ADC0_DCCTL1.B12;

sfr unsigned long   volatile ADC0_DCCTL2          absolute 0x40038E08;
    const register unsigned short int ADC_DCCTL2_CIM0 = 0;
    sbit  ADC_DCCTL2_CIM0_bit at ADC0_DCCTL2.B0;
    const register unsigned short int ADC_DCCTL2_CIM1 = 1;
    sbit  ADC_DCCTL2_CIM1_bit at ADC0_DCCTL2.B1;
    const register unsigned short int ADC_DCCTL2_CIC2 = 2;
    sbit  ADC_DCCTL2_CIC2_bit at ADC0_DCCTL2.B2;
    const register unsigned short int ADC_DCCTL2_CIC3 = 3;
    sbit  ADC_DCCTL2_CIC3_bit at ADC0_DCCTL2.B3;
    const register unsigned short int ADC_DCCTL2_CIE = 4;
    sbit  ADC_DCCTL2_CIE_bit at ADC0_DCCTL2.B4;
    const register unsigned short int ADC_DCCTL2_CTM8 = 8;
    sbit  ADC_DCCTL2_CTM8_bit at ADC0_DCCTL2.B8;
    const register unsigned short int ADC_DCCTL2_CTM9 = 9;
    sbit  ADC_DCCTL2_CTM9_bit at ADC0_DCCTL2.B9;
    const register unsigned short int ADC_DCCTL2_CTC10 = 10;
    sbit  ADC_DCCTL2_CTC10_bit at ADC0_DCCTL2.B10;
    const register unsigned short int ADC_DCCTL2_CTC11 = 11;
    sbit  ADC_DCCTL2_CTC11_bit at ADC0_DCCTL2.B11;
    const register unsigned short int ADC_DCCTL2_CTE = 12;
    sbit  ADC_DCCTL2_CTE_bit at ADC0_DCCTL2.B12;

sfr unsigned long   volatile ADC0_DCCTL3          absolute 0x40038E0C;
    const register unsigned short int ADC_DCCTL3_CIM0 = 0;
    sbit  ADC_DCCTL3_CIM0_bit at ADC0_DCCTL3.B0;
    const register unsigned short int ADC_DCCTL3_CIM1 = 1;
    sbit  ADC_DCCTL3_CIM1_bit at ADC0_DCCTL3.B1;
    const register unsigned short int ADC_DCCTL3_CIC2 = 2;
    sbit  ADC_DCCTL3_CIC2_bit at ADC0_DCCTL3.B2;
    const register unsigned short int ADC_DCCTL3_CIC3 = 3;
    sbit  ADC_DCCTL3_CIC3_bit at ADC0_DCCTL3.B3;
    const register unsigned short int ADC_DCCTL3_CIE = 4;
    sbit  ADC_DCCTL3_CIE_bit at ADC0_DCCTL3.B4;
    const register unsigned short int ADC_DCCTL3_CTM8 = 8;
    sbit  ADC_DCCTL3_CTM8_bit at ADC0_DCCTL3.B8;
    const register unsigned short int ADC_DCCTL3_CTM9 = 9;
    sbit  ADC_DCCTL3_CTM9_bit at ADC0_DCCTL3.B9;
    const register unsigned short int ADC_DCCTL3_CTC10 = 10;
    sbit  ADC_DCCTL3_CTC10_bit at ADC0_DCCTL3.B10;
    const register unsigned short int ADC_DCCTL3_CTC11 = 11;
    sbit  ADC_DCCTL3_CTC11_bit at ADC0_DCCTL3.B11;
    const register unsigned short int ADC_DCCTL3_CTE = 12;
    sbit  ADC_DCCTL3_CTE_bit at ADC0_DCCTL3.B12;

sfr unsigned long   volatile ADC0_DCCTL4          absolute 0x40038E10;
    const register unsigned short int ADC_DCCTL4_CIM0 = 0;
    sbit  ADC_DCCTL4_CIM0_bit at ADC0_DCCTL4.B0;
    const register unsigned short int ADC_DCCTL4_CIM1 = 1;
    sbit  ADC_DCCTL4_CIM1_bit at ADC0_DCCTL4.B1;
    const register unsigned short int ADC_DCCTL4_CIC2 = 2;
    sbit  ADC_DCCTL4_CIC2_bit at ADC0_DCCTL4.B2;
    const register unsigned short int ADC_DCCTL4_CIC3 = 3;
    sbit  ADC_DCCTL4_CIC3_bit at ADC0_DCCTL4.B3;
    const register unsigned short int ADC_DCCTL4_CIE = 4;
    sbit  ADC_DCCTL4_CIE_bit at ADC0_DCCTL4.B4;
    const register unsigned short int ADC_DCCTL4_CTM8 = 8;
    sbit  ADC_DCCTL4_CTM8_bit at ADC0_DCCTL4.B8;
    const register unsigned short int ADC_DCCTL4_CTM9 = 9;
    sbit  ADC_DCCTL4_CTM9_bit at ADC0_DCCTL4.B9;
    const register unsigned short int ADC_DCCTL4_CTC10 = 10;
    sbit  ADC_DCCTL4_CTC10_bit at ADC0_DCCTL4.B10;
    const register unsigned short int ADC_DCCTL4_CTC11 = 11;
    sbit  ADC_DCCTL4_CTC11_bit at ADC0_DCCTL4.B11;
    const register unsigned short int ADC_DCCTL4_CTE = 12;
    sbit  ADC_DCCTL4_CTE_bit at ADC0_DCCTL4.B12;

sfr unsigned long   volatile ADC0_DCCTL5          absolute 0x40038E14;
    const register unsigned short int ADC_DCCTL5_CIM0 = 0;
    sbit  ADC_DCCTL5_CIM0_bit at ADC0_DCCTL5.B0;
    const register unsigned short int ADC_DCCTL5_CIM1 = 1;
    sbit  ADC_DCCTL5_CIM1_bit at ADC0_DCCTL5.B1;
    const register unsigned short int ADC_DCCTL5_CIC2 = 2;
    sbit  ADC_DCCTL5_CIC2_bit at ADC0_DCCTL5.B2;
    const register unsigned short int ADC_DCCTL5_CIC3 = 3;
    sbit  ADC_DCCTL5_CIC3_bit at ADC0_DCCTL5.B3;
    const register unsigned short int ADC_DCCTL5_CIE = 4;
    sbit  ADC_DCCTL5_CIE_bit at ADC0_DCCTL5.B4;
    const register unsigned short int ADC_DCCTL5_CTM8 = 8;
    sbit  ADC_DCCTL5_CTM8_bit at ADC0_DCCTL5.B8;
    const register unsigned short int ADC_DCCTL5_CTM9 = 9;
    sbit  ADC_DCCTL5_CTM9_bit at ADC0_DCCTL5.B9;
    const register unsigned short int ADC_DCCTL5_CTC10 = 10;
    sbit  ADC_DCCTL5_CTC10_bit at ADC0_DCCTL5.B10;
    const register unsigned short int ADC_DCCTL5_CTC11 = 11;
    sbit  ADC_DCCTL5_CTC11_bit at ADC0_DCCTL5.B11;
    const register unsigned short int ADC_DCCTL5_CTE = 12;
    sbit  ADC_DCCTL5_CTE_bit at ADC0_DCCTL5.B12;

sfr unsigned long   volatile ADC0_DCCTL6          absolute 0x40038E18;
    const register unsigned short int ADC_DCCTL6_CIM0 = 0;
    sbit  ADC_DCCTL6_CIM0_bit at ADC0_DCCTL6.B0;
    const register unsigned short int ADC_DCCTL6_CIM1 = 1;
    sbit  ADC_DCCTL6_CIM1_bit at ADC0_DCCTL6.B1;
    const register unsigned short int ADC_DCCTL6_CIC2 = 2;
    sbit  ADC_DCCTL6_CIC2_bit at ADC0_DCCTL6.B2;
    const register unsigned short int ADC_DCCTL6_CIC3 = 3;
    sbit  ADC_DCCTL6_CIC3_bit at ADC0_DCCTL6.B3;
    const register unsigned short int ADC_DCCTL6_CIE = 4;
    sbit  ADC_DCCTL6_CIE_bit at ADC0_DCCTL6.B4;
    const register unsigned short int ADC_DCCTL6_CTM8 = 8;
    sbit  ADC_DCCTL6_CTM8_bit at ADC0_DCCTL6.B8;
    const register unsigned short int ADC_DCCTL6_CTM9 = 9;
    sbit  ADC_DCCTL6_CTM9_bit at ADC0_DCCTL6.B9;
    const register unsigned short int ADC_DCCTL6_CTC10 = 10;
    sbit  ADC_DCCTL6_CTC10_bit at ADC0_DCCTL6.B10;
    const register unsigned short int ADC_DCCTL6_CTC11 = 11;
    sbit  ADC_DCCTL6_CTC11_bit at ADC0_DCCTL6.B11;
    const register unsigned short int ADC_DCCTL6_CTE = 12;
    sbit  ADC_DCCTL6_CTE_bit at ADC0_DCCTL6.B12;

sfr unsigned long   volatile ADC0_DCCTL7          absolute 0x40038E1C;
    const register unsigned short int ADC_DCCTL7_CIM0 = 0;
    sbit  ADC_DCCTL7_CIM0_bit at ADC0_DCCTL7.B0;
    const register unsigned short int ADC_DCCTL7_CIM1 = 1;
    sbit  ADC_DCCTL7_CIM1_bit at ADC0_DCCTL7.B1;
    const register unsigned short int ADC_DCCTL7_CIC2 = 2;
    sbit  ADC_DCCTL7_CIC2_bit at ADC0_DCCTL7.B2;
    const register unsigned short int ADC_DCCTL7_CIC3 = 3;
    sbit  ADC_DCCTL7_CIC3_bit at ADC0_DCCTL7.B3;
    const register unsigned short int ADC_DCCTL7_CIE = 4;
    sbit  ADC_DCCTL7_CIE_bit at ADC0_DCCTL7.B4;
    const register unsigned short int ADC_DCCTL7_CTM8 = 8;
    sbit  ADC_DCCTL7_CTM8_bit at ADC0_DCCTL7.B8;
    const register unsigned short int ADC_DCCTL7_CTM9 = 9;
    sbit  ADC_DCCTL7_CTM9_bit at ADC0_DCCTL7.B9;
    const register unsigned short int ADC_DCCTL7_CTC10 = 10;
    sbit  ADC_DCCTL7_CTC10_bit at ADC0_DCCTL7.B10;
    const register unsigned short int ADC_DCCTL7_CTC11 = 11;
    sbit  ADC_DCCTL7_CTC11_bit at ADC0_DCCTL7.B11;
    const register unsigned short int ADC_DCCTL7_CTE = 12;
    sbit  ADC_DCCTL7_CTE_bit at ADC0_DCCTL7.B12;

sfr unsigned long   volatile ADC0_DCCMP0          absolute 0x40038E40;
    const register unsigned short int ADC_DCCMP0_COMP00 = 0;
    sbit  ADC_DCCMP0_COMP00_bit at ADC0_DCCMP0.B0;
    const register unsigned short int ADC_DCCMP0_COMP01 = 1;
    sbit  ADC_DCCMP0_COMP01_bit at ADC0_DCCMP0.B1;
    const register unsigned short int ADC_DCCMP0_COMP02 = 2;
    sbit  ADC_DCCMP0_COMP02_bit at ADC0_DCCMP0.B2;
    const register unsigned short int ADC_DCCMP0_COMP03 = 3;
    sbit  ADC_DCCMP0_COMP03_bit at ADC0_DCCMP0.B3;
    const register unsigned short int ADC_DCCMP0_COMP04 = 4;
    sbit  ADC_DCCMP0_COMP04_bit at ADC0_DCCMP0.B4;
    const register unsigned short int ADC_DCCMP0_COMP05 = 5;
    sbit  ADC_DCCMP0_COMP05_bit at ADC0_DCCMP0.B5;
    const register unsigned short int ADC_DCCMP0_COMP06 = 6;
    sbit  ADC_DCCMP0_COMP06_bit at ADC0_DCCMP0.B6;
    const register unsigned short int ADC_DCCMP0_COMP07 = 7;
    sbit  ADC_DCCMP0_COMP07_bit at ADC0_DCCMP0.B7;
    const register unsigned short int ADC_DCCMP0_COMP08 = 8;
    sbit  ADC_DCCMP0_COMP08_bit at ADC0_DCCMP0.B8;
    const register unsigned short int ADC_DCCMP0_COMP09 = 9;
    sbit  ADC_DCCMP0_COMP09_bit at ADC0_DCCMP0.B9;
    const register unsigned short int ADC_DCCMP0_COMP010 = 10;
    sbit  ADC_DCCMP0_COMP010_bit at ADC0_DCCMP0.B10;
    const register unsigned short int ADC_DCCMP0_COMP011 = 11;
    sbit  ADC_DCCMP0_COMP011_bit at ADC0_DCCMP0.B11;
    const register unsigned short int ADC_DCCMP0_COMP116 = 16;
    sbit  ADC_DCCMP0_COMP116_bit at ADC0_DCCMP0.B16;
    const register unsigned short int ADC_DCCMP0_COMP117 = 17;
    sbit  ADC_DCCMP0_COMP117_bit at ADC0_DCCMP0.B17;
    const register unsigned short int ADC_DCCMP0_COMP118 = 18;
    sbit  ADC_DCCMP0_COMP118_bit at ADC0_DCCMP0.B18;
    const register unsigned short int ADC_DCCMP0_COMP119 = 19;
    sbit  ADC_DCCMP0_COMP119_bit at ADC0_DCCMP0.B19;
    const register unsigned short int ADC_DCCMP0_COMP120 = 20;
    sbit  ADC_DCCMP0_COMP120_bit at ADC0_DCCMP0.B20;
    const register unsigned short int ADC_DCCMP0_COMP121 = 21;
    sbit  ADC_DCCMP0_COMP121_bit at ADC0_DCCMP0.B21;
    const register unsigned short int ADC_DCCMP0_COMP122 = 22;
    sbit  ADC_DCCMP0_COMP122_bit at ADC0_DCCMP0.B22;
    const register unsigned short int ADC_DCCMP0_COMP123 = 23;
    sbit  ADC_DCCMP0_COMP123_bit at ADC0_DCCMP0.B23;
    const register unsigned short int ADC_DCCMP0_COMP124 = 24;
    sbit  ADC_DCCMP0_COMP124_bit at ADC0_DCCMP0.B24;
    const register unsigned short int ADC_DCCMP0_COMP125 = 25;
    sbit  ADC_DCCMP0_COMP125_bit at ADC0_DCCMP0.B25;
    const register unsigned short int ADC_DCCMP0_COMP126 = 26;
    sbit  ADC_DCCMP0_COMP126_bit at ADC0_DCCMP0.B26;
    const register unsigned short int ADC_DCCMP0_COMP127 = 27;
    sbit  ADC_DCCMP0_COMP127_bit at ADC0_DCCMP0.B27;

sfr unsigned long   volatile ADC0_DCCMP1          absolute 0x40038E44;
    const register unsigned short int ADC_DCCMP1_COMP00 = 0;
    sbit  ADC_DCCMP1_COMP00_bit at ADC0_DCCMP1.B0;
    const register unsigned short int ADC_DCCMP1_COMP01 = 1;
    sbit  ADC_DCCMP1_COMP01_bit at ADC0_DCCMP1.B1;
    const register unsigned short int ADC_DCCMP1_COMP02 = 2;
    sbit  ADC_DCCMP1_COMP02_bit at ADC0_DCCMP1.B2;
    const register unsigned short int ADC_DCCMP1_COMP03 = 3;
    sbit  ADC_DCCMP1_COMP03_bit at ADC0_DCCMP1.B3;
    const register unsigned short int ADC_DCCMP1_COMP04 = 4;
    sbit  ADC_DCCMP1_COMP04_bit at ADC0_DCCMP1.B4;
    const register unsigned short int ADC_DCCMP1_COMP05 = 5;
    sbit  ADC_DCCMP1_COMP05_bit at ADC0_DCCMP1.B5;
    const register unsigned short int ADC_DCCMP1_COMP06 = 6;
    sbit  ADC_DCCMP1_COMP06_bit at ADC0_DCCMP1.B6;
    const register unsigned short int ADC_DCCMP1_COMP07 = 7;
    sbit  ADC_DCCMP1_COMP07_bit at ADC0_DCCMP1.B7;
    const register unsigned short int ADC_DCCMP1_COMP08 = 8;
    sbit  ADC_DCCMP1_COMP08_bit at ADC0_DCCMP1.B8;
    const register unsigned short int ADC_DCCMP1_COMP09 = 9;
    sbit  ADC_DCCMP1_COMP09_bit at ADC0_DCCMP1.B9;
    const register unsigned short int ADC_DCCMP1_COMP010 = 10;
    sbit  ADC_DCCMP1_COMP010_bit at ADC0_DCCMP1.B10;
    const register unsigned short int ADC_DCCMP1_COMP011 = 11;
    sbit  ADC_DCCMP1_COMP011_bit at ADC0_DCCMP1.B11;
    const register unsigned short int ADC_DCCMP1_COMP116 = 16;
    sbit  ADC_DCCMP1_COMP116_bit at ADC0_DCCMP1.B16;
    const register unsigned short int ADC_DCCMP1_COMP117 = 17;
    sbit  ADC_DCCMP1_COMP117_bit at ADC0_DCCMP1.B17;
    const register unsigned short int ADC_DCCMP1_COMP118 = 18;
    sbit  ADC_DCCMP1_COMP118_bit at ADC0_DCCMP1.B18;
    const register unsigned short int ADC_DCCMP1_COMP119 = 19;
    sbit  ADC_DCCMP1_COMP119_bit at ADC0_DCCMP1.B19;
    const register unsigned short int ADC_DCCMP1_COMP120 = 20;
    sbit  ADC_DCCMP1_COMP120_bit at ADC0_DCCMP1.B20;
    const register unsigned short int ADC_DCCMP1_COMP121 = 21;
    sbit  ADC_DCCMP1_COMP121_bit at ADC0_DCCMP1.B21;
    const register unsigned short int ADC_DCCMP1_COMP122 = 22;
    sbit  ADC_DCCMP1_COMP122_bit at ADC0_DCCMP1.B22;
    const register unsigned short int ADC_DCCMP1_COMP123 = 23;
    sbit  ADC_DCCMP1_COMP123_bit at ADC0_DCCMP1.B23;
    const register unsigned short int ADC_DCCMP1_COMP124 = 24;
    sbit  ADC_DCCMP1_COMP124_bit at ADC0_DCCMP1.B24;
    const register unsigned short int ADC_DCCMP1_COMP125 = 25;
    sbit  ADC_DCCMP1_COMP125_bit at ADC0_DCCMP1.B25;
    const register unsigned short int ADC_DCCMP1_COMP126 = 26;
    sbit  ADC_DCCMP1_COMP126_bit at ADC0_DCCMP1.B26;
    const register unsigned short int ADC_DCCMP1_COMP127 = 27;
    sbit  ADC_DCCMP1_COMP127_bit at ADC0_DCCMP1.B27;

sfr unsigned long   volatile ADC0_DCCMP2          absolute 0x40038E48;
    const register unsigned short int ADC_DCCMP2_COMP00 = 0;
    sbit  ADC_DCCMP2_COMP00_bit at ADC0_DCCMP2.B0;
    const register unsigned short int ADC_DCCMP2_COMP01 = 1;
    sbit  ADC_DCCMP2_COMP01_bit at ADC0_DCCMP2.B1;
    const register unsigned short int ADC_DCCMP2_COMP02 = 2;
    sbit  ADC_DCCMP2_COMP02_bit at ADC0_DCCMP2.B2;
    const register unsigned short int ADC_DCCMP2_COMP03 = 3;
    sbit  ADC_DCCMP2_COMP03_bit at ADC0_DCCMP2.B3;
    const register unsigned short int ADC_DCCMP2_COMP04 = 4;
    sbit  ADC_DCCMP2_COMP04_bit at ADC0_DCCMP2.B4;
    const register unsigned short int ADC_DCCMP2_COMP05 = 5;
    sbit  ADC_DCCMP2_COMP05_bit at ADC0_DCCMP2.B5;
    const register unsigned short int ADC_DCCMP2_COMP06 = 6;
    sbit  ADC_DCCMP2_COMP06_bit at ADC0_DCCMP2.B6;
    const register unsigned short int ADC_DCCMP2_COMP07 = 7;
    sbit  ADC_DCCMP2_COMP07_bit at ADC0_DCCMP2.B7;
    const register unsigned short int ADC_DCCMP2_COMP08 = 8;
    sbit  ADC_DCCMP2_COMP08_bit at ADC0_DCCMP2.B8;
    const register unsigned short int ADC_DCCMP2_COMP09 = 9;
    sbit  ADC_DCCMP2_COMP09_bit at ADC0_DCCMP2.B9;
    const register unsigned short int ADC_DCCMP2_COMP010 = 10;
    sbit  ADC_DCCMP2_COMP010_bit at ADC0_DCCMP2.B10;
    const register unsigned short int ADC_DCCMP2_COMP011 = 11;
    sbit  ADC_DCCMP2_COMP011_bit at ADC0_DCCMP2.B11;
    const register unsigned short int ADC_DCCMP2_COMP116 = 16;
    sbit  ADC_DCCMP2_COMP116_bit at ADC0_DCCMP2.B16;
    const register unsigned short int ADC_DCCMP2_COMP117 = 17;
    sbit  ADC_DCCMP2_COMP117_bit at ADC0_DCCMP2.B17;
    const register unsigned short int ADC_DCCMP2_COMP118 = 18;
    sbit  ADC_DCCMP2_COMP118_bit at ADC0_DCCMP2.B18;
    const register unsigned short int ADC_DCCMP2_COMP119 = 19;
    sbit  ADC_DCCMP2_COMP119_bit at ADC0_DCCMP2.B19;
    const register unsigned short int ADC_DCCMP2_COMP120 = 20;
    sbit  ADC_DCCMP2_COMP120_bit at ADC0_DCCMP2.B20;
    const register unsigned short int ADC_DCCMP2_COMP121 = 21;
    sbit  ADC_DCCMP2_COMP121_bit at ADC0_DCCMP2.B21;
    const register unsigned short int ADC_DCCMP2_COMP122 = 22;
    sbit  ADC_DCCMP2_COMP122_bit at ADC0_DCCMP2.B22;
    const register unsigned short int ADC_DCCMP2_COMP123 = 23;
    sbit  ADC_DCCMP2_COMP123_bit at ADC0_DCCMP2.B23;
    const register unsigned short int ADC_DCCMP2_COMP124 = 24;
    sbit  ADC_DCCMP2_COMP124_bit at ADC0_DCCMP2.B24;
    const register unsigned short int ADC_DCCMP2_COMP125 = 25;
    sbit  ADC_DCCMP2_COMP125_bit at ADC0_DCCMP2.B25;
    const register unsigned short int ADC_DCCMP2_COMP126 = 26;
    sbit  ADC_DCCMP2_COMP126_bit at ADC0_DCCMP2.B26;
    const register unsigned short int ADC_DCCMP2_COMP127 = 27;
    sbit  ADC_DCCMP2_COMP127_bit at ADC0_DCCMP2.B27;

sfr unsigned long   volatile ADC0_DCCMP3          absolute 0x40038E4C;
    const register unsigned short int ADC_DCCMP3_COMP00 = 0;
    sbit  ADC_DCCMP3_COMP00_bit at ADC0_DCCMP3.B0;
    const register unsigned short int ADC_DCCMP3_COMP01 = 1;
    sbit  ADC_DCCMP3_COMP01_bit at ADC0_DCCMP3.B1;
    const register unsigned short int ADC_DCCMP3_COMP02 = 2;
    sbit  ADC_DCCMP3_COMP02_bit at ADC0_DCCMP3.B2;
    const register unsigned short int ADC_DCCMP3_COMP03 = 3;
    sbit  ADC_DCCMP3_COMP03_bit at ADC0_DCCMP3.B3;
    const register unsigned short int ADC_DCCMP3_COMP04 = 4;
    sbit  ADC_DCCMP3_COMP04_bit at ADC0_DCCMP3.B4;
    const register unsigned short int ADC_DCCMP3_COMP05 = 5;
    sbit  ADC_DCCMP3_COMP05_bit at ADC0_DCCMP3.B5;
    const register unsigned short int ADC_DCCMP3_COMP06 = 6;
    sbit  ADC_DCCMP3_COMP06_bit at ADC0_DCCMP3.B6;
    const register unsigned short int ADC_DCCMP3_COMP07 = 7;
    sbit  ADC_DCCMP3_COMP07_bit at ADC0_DCCMP3.B7;
    const register unsigned short int ADC_DCCMP3_COMP08 = 8;
    sbit  ADC_DCCMP3_COMP08_bit at ADC0_DCCMP3.B8;
    const register unsigned short int ADC_DCCMP3_COMP09 = 9;
    sbit  ADC_DCCMP3_COMP09_bit at ADC0_DCCMP3.B9;
    const register unsigned short int ADC_DCCMP3_COMP010 = 10;
    sbit  ADC_DCCMP3_COMP010_bit at ADC0_DCCMP3.B10;
    const register unsigned short int ADC_DCCMP3_COMP011 = 11;
    sbit  ADC_DCCMP3_COMP011_bit at ADC0_DCCMP3.B11;
    const register unsigned short int ADC_DCCMP3_COMP116 = 16;
    sbit  ADC_DCCMP3_COMP116_bit at ADC0_DCCMP3.B16;
    const register unsigned short int ADC_DCCMP3_COMP117 = 17;
    sbit  ADC_DCCMP3_COMP117_bit at ADC0_DCCMP3.B17;
    const register unsigned short int ADC_DCCMP3_COMP118 = 18;
    sbit  ADC_DCCMP3_COMP118_bit at ADC0_DCCMP3.B18;
    const register unsigned short int ADC_DCCMP3_COMP119 = 19;
    sbit  ADC_DCCMP3_COMP119_bit at ADC0_DCCMP3.B19;
    const register unsigned short int ADC_DCCMP3_COMP120 = 20;
    sbit  ADC_DCCMP3_COMP120_bit at ADC0_DCCMP3.B20;
    const register unsigned short int ADC_DCCMP3_COMP121 = 21;
    sbit  ADC_DCCMP3_COMP121_bit at ADC0_DCCMP3.B21;
    const register unsigned short int ADC_DCCMP3_COMP122 = 22;
    sbit  ADC_DCCMP3_COMP122_bit at ADC0_DCCMP3.B22;
    const register unsigned short int ADC_DCCMP3_COMP123 = 23;
    sbit  ADC_DCCMP3_COMP123_bit at ADC0_DCCMP3.B23;
    const register unsigned short int ADC_DCCMP3_COMP124 = 24;
    sbit  ADC_DCCMP3_COMP124_bit at ADC0_DCCMP3.B24;
    const register unsigned short int ADC_DCCMP3_COMP125 = 25;
    sbit  ADC_DCCMP3_COMP125_bit at ADC0_DCCMP3.B25;
    const register unsigned short int ADC_DCCMP3_COMP126 = 26;
    sbit  ADC_DCCMP3_COMP126_bit at ADC0_DCCMP3.B26;
    const register unsigned short int ADC_DCCMP3_COMP127 = 27;
    sbit  ADC_DCCMP3_COMP127_bit at ADC0_DCCMP3.B27;

sfr unsigned long   volatile ADC0_DCCMP4          absolute 0x40038E50;
    const register unsigned short int ADC_DCCMP4_COMP00 = 0;
    sbit  ADC_DCCMP4_COMP00_bit at ADC0_DCCMP4.B0;
    const register unsigned short int ADC_DCCMP4_COMP01 = 1;
    sbit  ADC_DCCMP4_COMP01_bit at ADC0_DCCMP4.B1;
    const register unsigned short int ADC_DCCMP4_COMP02 = 2;
    sbit  ADC_DCCMP4_COMP02_bit at ADC0_DCCMP4.B2;
    const register unsigned short int ADC_DCCMP4_COMP03 = 3;
    sbit  ADC_DCCMP4_COMP03_bit at ADC0_DCCMP4.B3;
    const register unsigned short int ADC_DCCMP4_COMP04 = 4;
    sbit  ADC_DCCMP4_COMP04_bit at ADC0_DCCMP4.B4;
    const register unsigned short int ADC_DCCMP4_COMP05 = 5;
    sbit  ADC_DCCMP4_COMP05_bit at ADC0_DCCMP4.B5;
    const register unsigned short int ADC_DCCMP4_COMP06 = 6;
    sbit  ADC_DCCMP4_COMP06_bit at ADC0_DCCMP4.B6;
    const register unsigned short int ADC_DCCMP4_COMP07 = 7;
    sbit  ADC_DCCMP4_COMP07_bit at ADC0_DCCMP4.B7;
    const register unsigned short int ADC_DCCMP4_COMP08 = 8;
    sbit  ADC_DCCMP4_COMP08_bit at ADC0_DCCMP4.B8;
    const register unsigned short int ADC_DCCMP4_COMP09 = 9;
    sbit  ADC_DCCMP4_COMP09_bit at ADC0_DCCMP4.B9;
    const register unsigned short int ADC_DCCMP4_COMP010 = 10;
    sbit  ADC_DCCMP4_COMP010_bit at ADC0_DCCMP4.B10;
    const register unsigned short int ADC_DCCMP4_COMP011 = 11;
    sbit  ADC_DCCMP4_COMP011_bit at ADC0_DCCMP4.B11;
    const register unsigned short int ADC_DCCMP4_COMP116 = 16;
    sbit  ADC_DCCMP4_COMP116_bit at ADC0_DCCMP4.B16;
    const register unsigned short int ADC_DCCMP4_COMP117 = 17;
    sbit  ADC_DCCMP4_COMP117_bit at ADC0_DCCMP4.B17;
    const register unsigned short int ADC_DCCMP4_COMP118 = 18;
    sbit  ADC_DCCMP4_COMP118_bit at ADC0_DCCMP4.B18;
    const register unsigned short int ADC_DCCMP4_COMP119 = 19;
    sbit  ADC_DCCMP4_COMP119_bit at ADC0_DCCMP4.B19;
    const register unsigned short int ADC_DCCMP4_COMP120 = 20;
    sbit  ADC_DCCMP4_COMP120_bit at ADC0_DCCMP4.B20;
    const register unsigned short int ADC_DCCMP4_COMP121 = 21;
    sbit  ADC_DCCMP4_COMP121_bit at ADC0_DCCMP4.B21;
    const register unsigned short int ADC_DCCMP4_COMP122 = 22;
    sbit  ADC_DCCMP4_COMP122_bit at ADC0_DCCMP4.B22;
    const register unsigned short int ADC_DCCMP4_COMP123 = 23;
    sbit  ADC_DCCMP4_COMP123_bit at ADC0_DCCMP4.B23;
    const register unsigned short int ADC_DCCMP4_COMP124 = 24;
    sbit  ADC_DCCMP4_COMP124_bit at ADC0_DCCMP4.B24;
    const register unsigned short int ADC_DCCMP4_COMP125 = 25;
    sbit  ADC_DCCMP4_COMP125_bit at ADC0_DCCMP4.B25;
    const register unsigned short int ADC_DCCMP4_COMP126 = 26;
    sbit  ADC_DCCMP4_COMP126_bit at ADC0_DCCMP4.B26;
    const register unsigned short int ADC_DCCMP4_COMP127 = 27;
    sbit  ADC_DCCMP4_COMP127_bit at ADC0_DCCMP4.B27;

sfr unsigned long   volatile ADC0_DCCMP5          absolute 0x40038E54;
    const register unsigned short int ADC_DCCMP5_COMP00 = 0;
    sbit  ADC_DCCMP5_COMP00_bit at ADC0_DCCMP5.B0;
    const register unsigned short int ADC_DCCMP5_COMP01 = 1;
    sbit  ADC_DCCMP5_COMP01_bit at ADC0_DCCMP5.B1;
    const register unsigned short int ADC_DCCMP5_COMP02 = 2;
    sbit  ADC_DCCMP5_COMP02_bit at ADC0_DCCMP5.B2;
    const register unsigned short int ADC_DCCMP5_COMP03 = 3;
    sbit  ADC_DCCMP5_COMP03_bit at ADC0_DCCMP5.B3;
    const register unsigned short int ADC_DCCMP5_COMP04 = 4;
    sbit  ADC_DCCMP5_COMP04_bit at ADC0_DCCMP5.B4;
    const register unsigned short int ADC_DCCMP5_COMP05 = 5;
    sbit  ADC_DCCMP5_COMP05_bit at ADC0_DCCMP5.B5;
    const register unsigned short int ADC_DCCMP5_COMP06 = 6;
    sbit  ADC_DCCMP5_COMP06_bit at ADC0_DCCMP5.B6;
    const register unsigned short int ADC_DCCMP5_COMP07 = 7;
    sbit  ADC_DCCMP5_COMP07_bit at ADC0_DCCMP5.B7;
    const register unsigned short int ADC_DCCMP5_COMP08 = 8;
    sbit  ADC_DCCMP5_COMP08_bit at ADC0_DCCMP5.B8;
    const register unsigned short int ADC_DCCMP5_COMP09 = 9;
    sbit  ADC_DCCMP5_COMP09_bit at ADC0_DCCMP5.B9;
    const register unsigned short int ADC_DCCMP5_COMP010 = 10;
    sbit  ADC_DCCMP5_COMP010_bit at ADC0_DCCMP5.B10;
    const register unsigned short int ADC_DCCMP5_COMP011 = 11;
    sbit  ADC_DCCMP5_COMP011_bit at ADC0_DCCMP5.B11;
    const register unsigned short int ADC_DCCMP5_COMP116 = 16;
    sbit  ADC_DCCMP5_COMP116_bit at ADC0_DCCMP5.B16;
    const register unsigned short int ADC_DCCMP5_COMP117 = 17;
    sbit  ADC_DCCMP5_COMP117_bit at ADC0_DCCMP5.B17;
    const register unsigned short int ADC_DCCMP5_COMP118 = 18;
    sbit  ADC_DCCMP5_COMP118_bit at ADC0_DCCMP5.B18;
    const register unsigned short int ADC_DCCMP5_COMP119 = 19;
    sbit  ADC_DCCMP5_COMP119_bit at ADC0_DCCMP5.B19;
    const register unsigned short int ADC_DCCMP5_COMP120 = 20;
    sbit  ADC_DCCMP5_COMP120_bit at ADC0_DCCMP5.B20;
    const register unsigned short int ADC_DCCMP5_COMP121 = 21;
    sbit  ADC_DCCMP5_COMP121_bit at ADC0_DCCMP5.B21;
    const register unsigned short int ADC_DCCMP5_COMP122 = 22;
    sbit  ADC_DCCMP5_COMP122_bit at ADC0_DCCMP5.B22;
    const register unsigned short int ADC_DCCMP5_COMP123 = 23;
    sbit  ADC_DCCMP5_COMP123_bit at ADC0_DCCMP5.B23;
    const register unsigned short int ADC_DCCMP5_COMP124 = 24;
    sbit  ADC_DCCMP5_COMP124_bit at ADC0_DCCMP5.B24;
    const register unsigned short int ADC_DCCMP5_COMP125 = 25;
    sbit  ADC_DCCMP5_COMP125_bit at ADC0_DCCMP5.B25;
    const register unsigned short int ADC_DCCMP5_COMP126 = 26;
    sbit  ADC_DCCMP5_COMP126_bit at ADC0_DCCMP5.B26;
    const register unsigned short int ADC_DCCMP5_COMP127 = 27;
    sbit  ADC_DCCMP5_COMP127_bit at ADC0_DCCMP5.B27;

sfr unsigned long   volatile ADC0_DCCMP6          absolute 0x40038E58;
    const register unsigned short int ADC_DCCMP6_COMP00 = 0;
    sbit  ADC_DCCMP6_COMP00_bit at ADC0_DCCMP6.B0;
    const register unsigned short int ADC_DCCMP6_COMP01 = 1;
    sbit  ADC_DCCMP6_COMP01_bit at ADC0_DCCMP6.B1;
    const register unsigned short int ADC_DCCMP6_COMP02 = 2;
    sbit  ADC_DCCMP6_COMP02_bit at ADC0_DCCMP6.B2;
    const register unsigned short int ADC_DCCMP6_COMP03 = 3;
    sbit  ADC_DCCMP6_COMP03_bit at ADC0_DCCMP6.B3;
    const register unsigned short int ADC_DCCMP6_COMP04 = 4;
    sbit  ADC_DCCMP6_COMP04_bit at ADC0_DCCMP6.B4;
    const register unsigned short int ADC_DCCMP6_COMP05 = 5;
    sbit  ADC_DCCMP6_COMP05_bit at ADC0_DCCMP6.B5;
    const register unsigned short int ADC_DCCMP6_COMP06 = 6;
    sbit  ADC_DCCMP6_COMP06_bit at ADC0_DCCMP6.B6;
    const register unsigned short int ADC_DCCMP6_COMP07 = 7;
    sbit  ADC_DCCMP6_COMP07_bit at ADC0_DCCMP6.B7;
    const register unsigned short int ADC_DCCMP6_COMP08 = 8;
    sbit  ADC_DCCMP6_COMP08_bit at ADC0_DCCMP6.B8;
    const register unsigned short int ADC_DCCMP6_COMP09 = 9;
    sbit  ADC_DCCMP6_COMP09_bit at ADC0_DCCMP6.B9;
    const register unsigned short int ADC_DCCMP6_COMP010 = 10;
    sbit  ADC_DCCMP6_COMP010_bit at ADC0_DCCMP6.B10;
    const register unsigned short int ADC_DCCMP6_COMP011 = 11;
    sbit  ADC_DCCMP6_COMP011_bit at ADC0_DCCMP6.B11;
    const register unsigned short int ADC_DCCMP6_COMP116 = 16;
    sbit  ADC_DCCMP6_COMP116_bit at ADC0_DCCMP6.B16;
    const register unsigned short int ADC_DCCMP6_COMP117 = 17;
    sbit  ADC_DCCMP6_COMP117_bit at ADC0_DCCMP6.B17;
    const register unsigned short int ADC_DCCMP6_COMP118 = 18;
    sbit  ADC_DCCMP6_COMP118_bit at ADC0_DCCMP6.B18;
    const register unsigned short int ADC_DCCMP6_COMP119 = 19;
    sbit  ADC_DCCMP6_COMP119_bit at ADC0_DCCMP6.B19;
    const register unsigned short int ADC_DCCMP6_COMP120 = 20;
    sbit  ADC_DCCMP6_COMP120_bit at ADC0_DCCMP6.B20;
    const register unsigned short int ADC_DCCMP6_COMP121 = 21;
    sbit  ADC_DCCMP6_COMP121_bit at ADC0_DCCMP6.B21;
    const register unsigned short int ADC_DCCMP6_COMP122 = 22;
    sbit  ADC_DCCMP6_COMP122_bit at ADC0_DCCMP6.B22;
    const register unsigned short int ADC_DCCMP6_COMP123 = 23;
    sbit  ADC_DCCMP6_COMP123_bit at ADC0_DCCMP6.B23;
    const register unsigned short int ADC_DCCMP6_COMP124 = 24;
    sbit  ADC_DCCMP6_COMP124_bit at ADC0_DCCMP6.B24;
    const register unsigned short int ADC_DCCMP6_COMP125 = 25;
    sbit  ADC_DCCMP6_COMP125_bit at ADC0_DCCMP6.B25;
    const register unsigned short int ADC_DCCMP6_COMP126 = 26;
    sbit  ADC_DCCMP6_COMP126_bit at ADC0_DCCMP6.B26;
    const register unsigned short int ADC_DCCMP6_COMP127 = 27;
    sbit  ADC_DCCMP6_COMP127_bit at ADC0_DCCMP6.B27;

sfr unsigned long   volatile ADC0_DCCMP7          absolute 0x40038E5C;
    const register unsigned short int ADC_DCCMP7_COMP00 = 0;
    sbit  ADC_DCCMP7_COMP00_bit at ADC0_DCCMP7.B0;
    const register unsigned short int ADC_DCCMP7_COMP01 = 1;
    sbit  ADC_DCCMP7_COMP01_bit at ADC0_DCCMP7.B1;
    const register unsigned short int ADC_DCCMP7_COMP02 = 2;
    sbit  ADC_DCCMP7_COMP02_bit at ADC0_DCCMP7.B2;
    const register unsigned short int ADC_DCCMP7_COMP03 = 3;
    sbit  ADC_DCCMP7_COMP03_bit at ADC0_DCCMP7.B3;
    const register unsigned short int ADC_DCCMP7_COMP04 = 4;
    sbit  ADC_DCCMP7_COMP04_bit at ADC0_DCCMP7.B4;
    const register unsigned short int ADC_DCCMP7_COMP05 = 5;
    sbit  ADC_DCCMP7_COMP05_bit at ADC0_DCCMP7.B5;
    const register unsigned short int ADC_DCCMP7_COMP06 = 6;
    sbit  ADC_DCCMP7_COMP06_bit at ADC0_DCCMP7.B6;
    const register unsigned short int ADC_DCCMP7_COMP07 = 7;
    sbit  ADC_DCCMP7_COMP07_bit at ADC0_DCCMP7.B7;
    const register unsigned short int ADC_DCCMP7_COMP08 = 8;
    sbit  ADC_DCCMP7_COMP08_bit at ADC0_DCCMP7.B8;
    const register unsigned short int ADC_DCCMP7_COMP09 = 9;
    sbit  ADC_DCCMP7_COMP09_bit at ADC0_DCCMP7.B9;
    const register unsigned short int ADC_DCCMP7_COMP010 = 10;
    sbit  ADC_DCCMP7_COMP010_bit at ADC0_DCCMP7.B10;
    const register unsigned short int ADC_DCCMP7_COMP011 = 11;
    sbit  ADC_DCCMP7_COMP011_bit at ADC0_DCCMP7.B11;
    const register unsigned short int ADC_DCCMP7_COMP116 = 16;
    sbit  ADC_DCCMP7_COMP116_bit at ADC0_DCCMP7.B16;
    const register unsigned short int ADC_DCCMP7_COMP117 = 17;
    sbit  ADC_DCCMP7_COMP117_bit at ADC0_DCCMP7.B17;
    const register unsigned short int ADC_DCCMP7_COMP118 = 18;
    sbit  ADC_DCCMP7_COMP118_bit at ADC0_DCCMP7.B18;
    const register unsigned short int ADC_DCCMP7_COMP119 = 19;
    sbit  ADC_DCCMP7_COMP119_bit at ADC0_DCCMP7.B19;
    const register unsigned short int ADC_DCCMP7_COMP120 = 20;
    sbit  ADC_DCCMP7_COMP120_bit at ADC0_DCCMP7.B20;
    const register unsigned short int ADC_DCCMP7_COMP121 = 21;
    sbit  ADC_DCCMP7_COMP121_bit at ADC0_DCCMP7.B21;
    const register unsigned short int ADC_DCCMP7_COMP122 = 22;
    sbit  ADC_DCCMP7_COMP122_bit at ADC0_DCCMP7.B22;
    const register unsigned short int ADC_DCCMP7_COMP123 = 23;
    sbit  ADC_DCCMP7_COMP123_bit at ADC0_DCCMP7.B23;
    const register unsigned short int ADC_DCCMP7_COMP124 = 24;
    sbit  ADC_DCCMP7_COMP124_bit at ADC0_DCCMP7.B24;
    const register unsigned short int ADC_DCCMP7_COMP125 = 25;
    sbit  ADC_DCCMP7_COMP125_bit at ADC0_DCCMP7.B25;
    const register unsigned short int ADC_DCCMP7_COMP126 = 26;
    sbit  ADC_DCCMP7_COMP126_bit at ADC0_DCCMP7.B26;
    const register unsigned short int ADC_DCCMP7_COMP127 = 27;
    sbit  ADC_DCCMP7_COMP127_bit at ADC0_DCCMP7.B27;

sfr unsigned long   volatile ADC0_PP              absolute 0x40038FC0;
    const register unsigned short int ADC_PP_MSR0 = 0;
    sbit  ADC_PP_MSR0_bit at ADC0_PP.B0;
    const register unsigned short int ADC_PP_MSR1 = 1;
    sbit  ADC_PP_MSR1_bit at ADC0_PP.B1;
    const register unsigned short int ADC_PP_MSR2 = 2;
    sbit  ADC_PP_MSR2_bit at ADC0_PP.B2;
    const register unsigned short int ADC_PP_MSR3 = 3;
    sbit  ADC_PP_MSR3_bit at ADC0_PP.B3;
    const register unsigned short int ADC_PP_CH4 = 4;
    sbit  ADC_PP_CH4_bit at ADC0_PP.B4;
    const register unsigned short int ADC_PP_CH5 = 5;
    sbit  ADC_PP_CH5_bit at ADC0_PP.B5;
    const register unsigned short int ADC_PP_CH6 = 6;
    sbit  ADC_PP_CH6_bit at ADC0_PP.B6;
    const register unsigned short int ADC_PP_CH7 = 7;
    sbit  ADC_PP_CH7_bit at ADC0_PP.B7;
    const register unsigned short int ADC_PP_CH8 = 8;
    sbit  ADC_PP_CH8_bit at ADC0_PP.B8;
    const register unsigned short int ADC_PP_CH9 = 9;
    sbit  ADC_PP_CH9_bit at ADC0_PP.B9;
    const register unsigned short int ADC_PP_DC10 = 10;
    sbit  ADC_PP_DC10_bit at ADC0_PP.B10;
    const register unsigned short int ADC_PP_DC11 = 11;
    sbit  ADC_PP_DC11_bit at ADC0_PP.B11;
    const register unsigned short int ADC_PP_DC12 = 12;
    sbit  ADC_PP_DC12_bit at ADC0_PP.B12;
    const register unsigned short int ADC_PP_DC13 = 13;
    sbit  ADC_PP_DC13_bit at ADC0_PP.B13;
    const register unsigned short int ADC_PP_DC14 = 14;
    sbit  ADC_PP_DC14_bit at ADC0_PP.B14;
    const register unsigned short int ADC_PP_DC15 = 15;
    sbit  ADC_PP_DC15_bit at ADC0_PP.B15;
    const register unsigned short int ADC_PP_TYPE16 = 16;
    sbit  ADC_PP_TYPE16_bit at ADC0_PP.B16;
    const register unsigned short int ADC_PP_TYPE17 = 17;
    sbit  ADC_PP_TYPE17_bit at ADC0_PP.B17;
    const register unsigned short int ADC_PP_RSL18 = 18;
    sbit  ADC_PP_RSL18_bit at ADC0_PP.B18;
    const register unsigned short int ADC_PP_RSL19 = 19;
    sbit  ADC_PP_RSL19_bit at ADC0_PP.B19;
    const register unsigned short int ADC_PP_RSL20 = 20;
    sbit  ADC_PP_RSL20_bit at ADC0_PP.B20;
    const register unsigned short int ADC_PP_RSL21 = 21;
    sbit  ADC_PP_RSL21_bit at ADC0_PP.B21;
    const register unsigned short int ADC_PP_RSL22 = 22;
    sbit  ADC_PP_RSL22_bit at ADC0_PP.B22;
    const register unsigned short int ADC_PP_TS = 23;
    sbit  ADC_PP_TS_bit at ADC0_PP.B23;

sfr unsigned long   volatile ADC0_PC              absolute 0x40038FC4;
    const register unsigned short int ADC_PC_SR0 = 0;
    sbit  ADC_PC_SR0_bit at ADC0_PC.B0;
    const register unsigned short int ADC_PC_SR1 = 1;
    sbit  ADC_PC_SR1_bit at ADC0_PC.B1;
    const register unsigned short int ADC_PC_SR2 = 2;
    sbit  ADC_PC_SR2_bit at ADC0_PC.B2;
    const register unsigned short int ADC_PC_SR3 = 3;
    sbit  ADC_PC_SR3_bit at ADC0_PC.B3;

sfr unsigned long   volatile ADC0_CC              absolute 0x40038FC8;
    const register unsigned short int ADC_CC_CS0 = 0;
    sbit  ADC_CC_CS0_bit at ADC0_CC.B0;
    const register unsigned short int ADC_CC_CS1 = 1;
    sbit  ADC_CC_CS1_bit at ADC0_CC.B1;
    const register unsigned short int ADC_CC_CS2 = 2;
    sbit  ADC_CC_CS2_bit at ADC0_CC.B2;
    const register unsigned short int ADC_CC_CS3 = 3;
    sbit  ADC_CC_CS3_bit at ADC0_CC.B3;

sfr unsigned long   volatile ADC1_ACTSS           absolute 0x40039000;
    sbit  ADC_ACTSS_ASEN0_ADC1_ACTSS_bit at ADC1_ACTSS.B0;
    sbit  ADC_ACTSS_ASEN1_ADC1_ACTSS_bit at ADC1_ACTSS.B1;
    sbit  ADC_ACTSS_ASEN2_ADC1_ACTSS_bit at ADC1_ACTSS.B2;
    sbit  ADC_ACTSS_ASEN3_ADC1_ACTSS_bit at ADC1_ACTSS.B3;

sfr unsigned long   volatile ADC1_RIS             absolute 0x40039004;
    sbit  ADC_RIS_INR0_ADC1_RIS_bit at ADC1_RIS.B0;
    sbit  ADC_RIS_INR1_ADC1_RIS_bit at ADC1_RIS.B1;
    sbit  ADC_RIS_INR2_ADC1_RIS_bit at ADC1_RIS.B2;
    sbit  ADC_RIS_INR3_ADC1_RIS_bit at ADC1_RIS.B3;
    sbit  ADC_RIS_INRDC_ADC1_RIS_bit at ADC1_RIS.B16;

sfr unsigned long   volatile ADC1_IM              absolute 0x40039008;
    sbit  ADC_IM_MASK0_ADC1_IM_bit at ADC1_IM.B0;
    sbit  ADC_IM_MASK1_ADC1_IM_bit at ADC1_IM.B1;
    sbit  ADC_IM_MASK2_ADC1_IM_bit at ADC1_IM.B2;
    sbit  ADC_IM_MASK3_ADC1_IM_bit at ADC1_IM.B3;
    sbit  ADC_IM_DCONSS0_ADC1_IM_bit at ADC1_IM.B16;
    sbit  ADC_IM_DCONSS1_ADC1_IM_bit at ADC1_IM.B17;
    sbit  ADC_IM_DCONSS2_ADC1_IM_bit at ADC1_IM.B18;
    sbit  ADC_IM_DCONSS3_ADC1_IM_bit at ADC1_IM.B19;

sfr unsigned long   volatile ADC1_ISC             absolute 0x4003900C;
    sbit  ADC_ISC_IN0_ADC1_ISC_bit at ADC1_ISC.B0;
    sbit  ADC_ISC_IN1_ADC1_ISC_bit at ADC1_ISC.B1;
    sbit  ADC_ISC_IN2_ADC1_ISC_bit at ADC1_ISC.B2;
    sbit  ADC_ISC_IN3_ADC1_ISC_bit at ADC1_ISC.B3;
    sbit  ADC_ISC_DCINSS0_ADC1_ISC_bit at ADC1_ISC.B16;
    sbit  ADC_ISC_DCINSS1_ADC1_ISC_bit at ADC1_ISC.B17;
    sbit  ADC_ISC_DCINSS2_ADC1_ISC_bit at ADC1_ISC.B18;
    sbit  ADC_ISC_DCINSS3_ADC1_ISC_bit at ADC1_ISC.B19;

sfr unsigned long   volatile ADC1_OSTAT           absolute 0x40039010;
    sbit  ADC_OSTAT_OV0_ADC1_OSTAT_bit at ADC1_OSTAT.B0;
    sbit  ADC_OSTAT_OV1_ADC1_OSTAT_bit at ADC1_OSTAT.B1;
    sbit  ADC_OSTAT_OV2_ADC1_OSTAT_bit at ADC1_OSTAT.B2;
    sbit  ADC_OSTAT_OV3_ADC1_OSTAT_bit at ADC1_OSTAT.B3;

sfr unsigned long   volatile ADC1_EMUX            absolute 0x40039014;
    sbit  ADC_EMUX_EM00_ADC1_EMUX_bit at ADC1_EMUX.B0;
    sbit  ADC_EMUX_EM01_ADC1_EMUX_bit at ADC1_EMUX.B1;
    sbit  ADC_EMUX_EM02_ADC1_EMUX_bit at ADC1_EMUX.B2;
    sbit  ADC_EMUX_EM03_ADC1_EMUX_bit at ADC1_EMUX.B3;
    sbit  ADC_EMUX_EM14_ADC1_EMUX_bit at ADC1_EMUX.B4;
    sbit  ADC_EMUX_EM15_ADC1_EMUX_bit at ADC1_EMUX.B5;
    sbit  ADC_EMUX_EM16_ADC1_EMUX_bit at ADC1_EMUX.B6;
    sbit  ADC_EMUX_EM17_ADC1_EMUX_bit at ADC1_EMUX.B7;
    sbit  ADC_EMUX_EM28_ADC1_EMUX_bit at ADC1_EMUX.B8;
    sbit  ADC_EMUX_EM29_ADC1_EMUX_bit at ADC1_EMUX.B9;
    sbit  ADC_EMUX_EM210_ADC1_EMUX_bit at ADC1_EMUX.B10;
    sbit  ADC_EMUX_EM211_ADC1_EMUX_bit at ADC1_EMUX.B11;
    sbit  ADC_EMUX_EM312_ADC1_EMUX_bit at ADC1_EMUX.B12;
    sbit  ADC_EMUX_EM313_ADC1_EMUX_bit at ADC1_EMUX.B13;
    sbit  ADC_EMUX_EM314_ADC1_EMUX_bit at ADC1_EMUX.B14;
    sbit  ADC_EMUX_EM315_ADC1_EMUX_bit at ADC1_EMUX.B15;

sfr unsigned long   volatile ADC1_USTAT           absolute 0x40039018;
    sbit  ADC_USTAT_UV0_ADC1_USTAT_bit at ADC1_USTAT.B0;
    sbit  ADC_USTAT_UV1_ADC1_USTAT_bit at ADC1_USTAT.B1;
    sbit  ADC_USTAT_UV2_ADC1_USTAT_bit at ADC1_USTAT.B2;
    sbit  ADC_USTAT_UV3_ADC1_USTAT_bit at ADC1_USTAT.B3;

sfr unsigned long   volatile ADC1_TSSEL           absolute 0x4003901C;
    sbit  ADC_TSSEL_PS04_ADC1_TSSEL_bit at ADC1_TSSEL.B4;
    sbit  ADC_TSSEL_PS05_ADC1_TSSEL_bit at ADC1_TSSEL.B5;
    sbit  ADC_TSSEL_PS112_ADC1_TSSEL_bit at ADC1_TSSEL.B12;
    sbit  ADC_TSSEL_PS113_ADC1_TSSEL_bit at ADC1_TSSEL.B13;
    sbit  ADC_TSSEL_PS220_ADC1_TSSEL_bit at ADC1_TSSEL.B20;
    sbit  ADC_TSSEL_PS221_ADC1_TSSEL_bit at ADC1_TSSEL.B21;
    sbit  ADC_TSSEL_PS328_ADC1_TSSEL_bit at ADC1_TSSEL.B28;
    sbit  ADC_TSSEL_PS329_ADC1_TSSEL_bit at ADC1_TSSEL.B29;

sfr unsigned long   volatile ADC1_SSPRI           absolute 0x40039020;
    sbit  ADC_SSPRI_SS00_ADC1_SSPRI_bit at ADC1_SSPRI.B0;
    sbit  ADC_SSPRI_SS01_ADC1_SSPRI_bit at ADC1_SSPRI.B1;
    sbit  ADC_SSPRI_SS14_ADC1_SSPRI_bit at ADC1_SSPRI.B4;
    sbit  ADC_SSPRI_SS15_ADC1_SSPRI_bit at ADC1_SSPRI.B5;
    sbit  ADC_SSPRI_SS28_ADC1_SSPRI_bit at ADC1_SSPRI.B8;
    sbit  ADC_SSPRI_SS29_ADC1_SSPRI_bit at ADC1_SSPRI.B9;
    sbit  ADC_SSPRI_SS312_ADC1_SSPRI_bit at ADC1_SSPRI.B12;
    sbit  ADC_SSPRI_SS313_ADC1_SSPRI_bit at ADC1_SSPRI.B13;

sfr unsigned long   volatile ADC1_SPC             absolute 0x40039024;
    sbit  ADC_SPC_PHASE0_ADC1_SPC_bit at ADC1_SPC.B0;
    sbit  ADC_SPC_PHASE1_ADC1_SPC_bit at ADC1_SPC.B1;
    sbit  ADC_SPC_PHASE2_ADC1_SPC_bit at ADC1_SPC.B2;
    sbit  ADC_SPC_PHASE3_ADC1_SPC_bit at ADC1_SPC.B3;

sfr unsigned long   volatile ADC1_PSSI            absolute 0x40039028;
    sbit  ADC_PSSI_SS0_ADC1_PSSI_bit at ADC1_PSSI.B0;
    sbit  ADC_PSSI_SS1_ADC1_PSSI_bit at ADC1_PSSI.B1;
    sbit  ADC_PSSI_SS2_ADC1_PSSI_bit at ADC1_PSSI.B2;
    sbit  ADC_PSSI_SS3_ADC1_PSSI_bit at ADC1_PSSI.B3;
    sbit  ADC_PSSI_SYNCWAIT_ADC1_PSSI_bit at ADC1_PSSI.B27;
    sbit  ADC_PSSI_GSYNC_ADC1_PSSI_bit at ADC1_PSSI.B31;

sfr unsigned long   volatile ADC1_SAC             absolute 0x40039030;
    sbit  ADC_SAC_AVG0_ADC1_SAC_bit at ADC1_SAC.B0;
    sbit  ADC_SAC_AVG1_ADC1_SAC_bit at ADC1_SAC.B1;
    sbit  ADC_SAC_AVG2_ADC1_SAC_bit at ADC1_SAC.B2;

sfr unsigned long   volatile ADC1_DCISC           absolute 0x40039034;
    sbit  ADC_DCISC_DCINT0_ADC1_DCISC_bit at ADC1_DCISC.B0;
    sbit  ADC_DCISC_DCINT1_ADC1_DCISC_bit at ADC1_DCISC.B1;
    sbit  ADC_DCISC_DCINT2_ADC1_DCISC_bit at ADC1_DCISC.B2;
    sbit  ADC_DCISC_DCINT3_ADC1_DCISC_bit at ADC1_DCISC.B3;
    sbit  ADC_DCISC_DCINT4_ADC1_DCISC_bit at ADC1_DCISC.B4;
    sbit  ADC_DCISC_DCINT5_ADC1_DCISC_bit at ADC1_DCISC.B5;
    sbit  ADC_DCISC_DCINT6_ADC1_DCISC_bit at ADC1_DCISC.B6;
    sbit  ADC_DCISC_DCINT7_ADC1_DCISC_bit at ADC1_DCISC.B7;

sfr unsigned long   volatile ADC1_CTL             absolute 0x40039038;
    sbit  ADC_CTL_VREF0_ADC1_CTL_bit at ADC1_CTL.B0;
    sbit  ADC_CTL_VREF1_ADC1_CTL_bit at ADC1_CTL.B1;

sfr unsigned long   volatile ADC1_SSMUX0          absolute 0x40039040;
    sbit  ADC_SSMUX0_MUX00_ADC1_SSMUX0_bit at ADC1_SSMUX0.B0;
    sbit  ADC_SSMUX0_MUX01_ADC1_SSMUX0_bit at ADC1_SSMUX0.B1;
    sbit  ADC_SSMUX0_MUX02_ADC1_SSMUX0_bit at ADC1_SSMUX0.B2;
    sbit  ADC_SSMUX0_MUX03_ADC1_SSMUX0_bit at ADC1_SSMUX0.B3;
    sbit  ADC_SSMUX0_MUX14_ADC1_SSMUX0_bit at ADC1_SSMUX0.B4;
    sbit  ADC_SSMUX0_MUX15_ADC1_SSMUX0_bit at ADC1_SSMUX0.B5;
    sbit  ADC_SSMUX0_MUX16_ADC1_SSMUX0_bit at ADC1_SSMUX0.B6;
    sbit  ADC_SSMUX0_MUX17_ADC1_SSMUX0_bit at ADC1_SSMUX0.B7;
    sbit  ADC_SSMUX0_MUX28_ADC1_SSMUX0_bit at ADC1_SSMUX0.B8;
    sbit  ADC_SSMUX0_MUX29_ADC1_SSMUX0_bit at ADC1_SSMUX0.B9;
    sbit  ADC_SSMUX0_MUX210_ADC1_SSMUX0_bit at ADC1_SSMUX0.B10;
    sbit  ADC_SSMUX0_MUX211_ADC1_SSMUX0_bit at ADC1_SSMUX0.B11;
    sbit  ADC_SSMUX0_MUX312_ADC1_SSMUX0_bit at ADC1_SSMUX0.B12;
    sbit  ADC_SSMUX0_MUX313_ADC1_SSMUX0_bit at ADC1_SSMUX0.B13;
    sbit  ADC_SSMUX0_MUX314_ADC1_SSMUX0_bit at ADC1_SSMUX0.B14;
    sbit  ADC_SSMUX0_MUX315_ADC1_SSMUX0_bit at ADC1_SSMUX0.B15;
    sbit  ADC_SSMUX0_MUX416_ADC1_SSMUX0_bit at ADC1_SSMUX0.B16;
    sbit  ADC_SSMUX0_MUX417_ADC1_SSMUX0_bit at ADC1_SSMUX0.B17;
    sbit  ADC_SSMUX0_MUX418_ADC1_SSMUX0_bit at ADC1_SSMUX0.B18;
    sbit  ADC_SSMUX0_MUX419_ADC1_SSMUX0_bit at ADC1_SSMUX0.B19;
    sbit  ADC_SSMUX0_MUX520_ADC1_SSMUX0_bit at ADC1_SSMUX0.B20;
    sbit  ADC_SSMUX0_MUX521_ADC1_SSMUX0_bit at ADC1_SSMUX0.B21;
    sbit  ADC_SSMUX0_MUX522_ADC1_SSMUX0_bit at ADC1_SSMUX0.B22;
    sbit  ADC_SSMUX0_MUX523_ADC1_SSMUX0_bit at ADC1_SSMUX0.B23;
    sbit  ADC_SSMUX0_MUX624_ADC1_SSMUX0_bit at ADC1_SSMUX0.B24;
    sbit  ADC_SSMUX0_MUX625_ADC1_SSMUX0_bit at ADC1_SSMUX0.B25;
    sbit  ADC_SSMUX0_MUX626_ADC1_SSMUX0_bit at ADC1_SSMUX0.B26;
    sbit  ADC_SSMUX0_MUX627_ADC1_SSMUX0_bit at ADC1_SSMUX0.B27;
    sbit  ADC_SSMUX0_MUX728_ADC1_SSMUX0_bit at ADC1_SSMUX0.B28;
    sbit  ADC_SSMUX0_MUX729_ADC1_SSMUX0_bit at ADC1_SSMUX0.B29;
    sbit  ADC_SSMUX0_MUX730_ADC1_SSMUX0_bit at ADC1_SSMUX0.B30;
    sbit  ADC_SSMUX0_MUX731_ADC1_SSMUX0_bit at ADC1_SSMUX0.B31;

sfr unsigned long   volatile ADC1_SSCTL0          absolute 0x40039044;
    sbit  ADC_SSCTL0_D0_ADC1_SSCTL0_bit at ADC1_SSCTL0.B0;
    sbit  ADC_SSCTL0_END0_ADC1_SSCTL0_bit at ADC1_SSCTL0.B1;
    sbit  ADC_SSCTL0_IE0_ADC1_SSCTL0_bit at ADC1_SSCTL0.B2;
    sbit  ADC_SSCTL0_TS0_ADC1_SSCTL0_bit at ADC1_SSCTL0.B3;
    sbit  ADC_SSCTL0_D1_ADC1_SSCTL0_bit at ADC1_SSCTL0.B4;
    sbit  ADC_SSCTL0_END1_ADC1_SSCTL0_bit at ADC1_SSCTL0.B5;
    sbit  ADC_SSCTL0_IE1_ADC1_SSCTL0_bit at ADC1_SSCTL0.B6;
    sbit  ADC_SSCTL0_TS1_ADC1_SSCTL0_bit at ADC1_SSCTL0.B7;
    sbit  ADC_SSCTL0_D2_ADC1_SSCTL0_bit at ADC1_SSCTL0.B8;
    sbit  ADC_SSCTL0_END2_ADC1_SSCTL0_bit at ADC1_SSCTL0.B9;
    sbit  ADC_SSCTL0_IE2_ADC1_SSCTL0_bit at ADC1_SSCTL0.B10;
    sbit  ADC_SSCTL0_TS2_ADC1_SSCTL0_bit at ADC1_SSCTL0.B11;
    sbit  ADC_SSCTL0_D3_ADC1_SSCTL0_bit at ADC1_SSCTL0.B12;
    sbit  ADC_SSCTL0_END3_ADC1_SSCTL0_bit at ADC1_SSCTL0.B13;
    sbit  ADC_SSCTL0_IE3_ADC1_SSCTL0_bit at ADC1_SSCTL0.B14;
    sbit  ADC_SSCTL0_TS3_ADC1_SSCTL0_bit at ADC1_SSCTL0.B15;
    sbit  ADC_SSCTL0_D4_ADC1_SSCTL0_bit at ADC1_SSCTL0.B16;
    sbit  ADC_SSCTL0_END4_ADC1_SSCTL0_bit at ADC1_SSCTL0.B17;
    sbit  ADC_SSCTL0_IE4_ADC1_SSCTL0_bit at ADC1_SSCTL0.B18;
    sbit  ADC_SSCTL0_TS4_ADC1_SSCTL0_bit at ADC1_SSCTL0.B19;
    sbit  ADC_SSCTL0_D5_ADC1_SSCTL0_bit at ADC1_SSCTL0.B20;
    sbit  ADC_SSCTL0_END5_ADC1_SSCTL0_bit at ADC1_SSCTL0.B21;
    sbit  ADC_SSCTL0_IE5_ADC1_SSCTL0_bit at ADC1_SSCTL0.B22;
    sbit  ADC_SSCTL0_TS5_ADC1_SSCTL0_bit at ADC1_SSCTL0.B23;
    sbit  ADC_SSCTL0_D6_ADC1_SSCTL0_bit at ADC1_SSCTL0.B24;
    sbit  ADC_SSCTL0_END6_ADC1_SSCTL0_bit at ADC1_SSCTL0.B25;
    sbit  ADC_SSCTL0_IE6_ADC1_SSCTL0_bit at ADC1_SSCTL0.B26;
    sbit  ADC_SSCTL0_TS6_ADC1_SSCTL0_bit at ADC1_SSCTL0.B27;
    sbit  ADC_SSCTL0_D7_ADC1_SSCTL0_bit at ADC1_SSCTL0.B28;
    sbit  ADC_SSCTL0_END7_ADC1_SSCTL0_bit at ADC1_SSCTL0.B29;
    sbit  ADC_SSCTL0_IE7_ADC1_SSCTL0_bit at ADC1_SSCTL0.B30;
    sbit  ADC_SSCTL0_TS7_ADC1_SSCTL0_bit at ADC1_SSCTL0.B31;

sfr unsigned long   volatile ADC1_SSFIFO0         absolute 0x40039048;
    sbit  ADC_SSFIFO0_DATA0_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B0;
    sbit  ADC_SSFIFO0_DATA1_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B1;
    sbit  ADC_SSFIFO0_DATA2_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B2;
    sbit  ADC_SSFIFO0_DATA3_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B3;
    sbit  ADC_SSFIFO0_DATA4_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B4;
    sbit  ADC_SSFIFO0_DATA5_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B5;
    sbit  ADC_SSFIFO0_DATA6_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B6;
    sbit  ADC_SSFIFO0_DATA7_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B7;
    sbit  ADC_SSFIFO0_DATA8_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B8;
    sbit  ADC_SSFIFO0_DATA9_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B9;
    sbit  ADC_SSFIFO0_DATA10_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B10;
    sbit  ADC_SSFIFO0_DATA11_ADC1_SSFIFO0_bit at ADC1_SSFIFO0.B11;

sfr unsigned long   volatile ADC1_SSFSTAT0        absolute 0x4003904C;
    sbit  ADC_SSFSTAT0_TPTR0_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B0;
    sbit  ADC_SSFSTAT0_TPTR1_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B1;
    sbit  ADC_SSFSTAT0_TPTR2_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B2;
    sbit  ADC_SSFSTAT0_TPTR3_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B3;
    sbit  ADC_SSFSTAT0_HPTR4_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B4;
    sbit  ADC_SSFSTAT0_HPTR5_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B5;
    sbit  ADC_SSFSTAT0_HPTR6_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B6;
    sbit  ADC_SSFSTAT0_HPTR7_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B7;
    sbit  ADC_SSFSTAT0_EMPTY_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B8;
    sbit  ADC_SSFSTAT0_FULL_ADC1_SSFSTAT0_bit at ADC1_SSFSTAT0.B12;

sfr unsigned long   volatile ADC1_SSOP0           absolute 0x40039050;
    sbit  ADC_SSOP0_S0DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B0;
    sbit  ADC_SSOP0_S1DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B4;
    sbit  ADC_SSOP0_S2DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B8;
    sbit  ADC_SSOP0_S3DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B12;
    sbit  ADC_SSOP0_S4DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B16;
    sbit  ADC_SSOP0_S5DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B20;
    sbit  ADC_SSOP0_S6DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B24;
    sbit  ADC_SSOP0_S7DCOP_ADC1_SSOP0_bit at ADC1_SSOP0.B28;

sfr unsigned long   volatile ADC1_SSDC0           absolute 0x40039054;
    sbit  ADC_SSDC0_S0DCSEL0_ADC1_SSDC0_bit at ADC1_SSDC0.B0;
    sbit  ADC_SSDC0_S0DCSEL1_ADC1_SSDC0_bit at ADC1_SSDC0.B1;
    sbit  ADC_SSDC0_S0DCSEL2_ADC1_SSDC0_bit at ADC1_SSDC0.B2;
    sbit  ADC_SSDC0_S0DCSEL3_ADC1_SSDC0_bit at ADC1_SSDC0.B3;
    sbit  ADC_SSDC0_S1DCSEL4_ADC1_SSDC0_bit at ADC1_SSDC0.B4;
    sbit  ADC_SSDC0_S1DCSEL5_ADC1_SSDC0_bit at ADC1_SSDC0.B5;
    sbit  ADC_SSDC0_S1DCSEL6_ADC1_SSDC0_bit at ADC1_SSDC0.B6;
    sbit  ADC_SSDC0_S1DCSEL7_ADC1_SSDC0_bit at ADC1_SSDC0.B7;
    sbit  ADC_SSDC0_S2DCSEL8_ADC1_SSDC0_bit at ADC1_SSDC0.B8;
    sbit  ADC_SSDC0_S2DCSEL9_ADC1_SSDC0_bit at ADC1_SSDC0.B9;
    sbit  ADC_SSDC0_S2DCSEL10_ADC1_SSDC0_bit at ADC1_SSDC0.B10;
    sbit  ADC_SSDC0_S2DCSEL11_ADC1_SSDC0_bit at ADC1_SSDC0.B11;
    sbit  ADC_SSDC0_S3DCSEL12_ADC1_SSDC0_bit at ADC1_SSDC0.B12;
    sbit  ADC_SSDC0_S3DCSEL13_ADC1_SSDC0_bit at ADC1_SSDC0.B13;
    sbit  ADC_SSDC0_S3DCSEL14_ADC1_SSDC0_bit at ADC1_SSDC0.B14;
    sbit  ADC_SSDC0_S3DCSEL15_ADC1_SSDC0_bit at ADC1_SSDC0.B15;
    sbit  ADC_SSDC0_S4DCSEL16_ADC1_SSDC0_bit at ADC1_SSDC0.B16;
    sbit  ADC_SSDC0_S4DCSEL17_ADC1_SSDC0_bit at ADC1_SSDC0.B17;
    sbit  ADC_SSDC0_S4DCSEL18_ADC1_SSDC0_bit at ADC1_SSDC0.B18;
    sbit  ADC_SSDC0_S4DCSEL19_ADC1_SSDC0_bit at ADC1_SSDC0.B19;
    sbit  ADC_SSDC0_S5DCSEL20_ADC1_SSDC0_bit at ADC1_SSDC0.B20;
    sbit  ADC_SSDC0_S5DCSEL21_ADC1_SSDC0_bit at ADC1_SSDC0.B21;
    sbit  ADC_SSDC0_S5DCSEL22_ADC1_SSDC0_bit at ADC1_SSDC0.B22;
    sbit  ADC_SSDC0_S5DCSEL23_ADC1_SSDC0_bit at ADC1_SSDC0.B23;
    sbit  ADC_SSDC0_S6DCSEL24_ADC1_SSDC0_bit at ADC1_SSDC0.B24;
    sbit  ADC_SSDC0_S6DCSEL25_ADC1_SSDC0_bit at ADC1_SSDC0.B25;
    sbit  ADC_SSDC0_S6DCSEL26_ADC1_SSDC0_bit at ADC1_SSDC0.B26;
    sbit  ADC_SSDC0_S6DCSEL27_ADC1_SSDC0_bit at ADC1_SSDC0.B27;
    sbit  ADC_SSDC0_S7DCSEL28_ADC1_SSDC0_bit at ADC1_SSDC0.B28;
    sbit  ADC_SSDC0_S7DCSEL29_ADC1_SSDC0_bit at ADC1_SSDC0.B29;
    sbit  ADC_SSDC0_S7DCSEL30_ADC1_SSDC0_bit at ADC1_SSDC0.B30;
    sbit  ADC_SSDC0_S7DCSEL31_ADC1_SSDC0_bit at ADC1_SSDC0.B31;

sfr unsigned long   volatile ADC1_SSEMUX0         absolute 0x40039058;
    sbit  ADC_SSEMUX0_EMUX0_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B0;
    sbit  ADC_SSEMUX0_EMUX1_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B4;
    sbit  ADC_SSEMUX0_EMUX2_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B8;
    sbit  ADC_SSEMUX0_EMUX3_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B12;
    sbit  ADC_SSEMUX0_EMUX4_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B16;
    sbit  ADC_SSEMUX0_EMUX5_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B20;
    sbit  ADC_SSEMUX0_EMUX6_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B24;
    sbit  ADC_SSEMUX0_EMUX7_ADC1_SSEMUX0_bit at ADC1_SSEMUX0.B28;

sfr unsigned long   volatile ADC1_SSMUX1          absolute 0x40039060;
    sbit  ADC_SSMUX1_MUX00_ADC1_SSMUX1_bit at ADC1_SSMUX1.B0;
    sbit  ADC_SSMUX1_MUX01_ADC1_SSMUX1_bit at ADC1_SSMUX1.B1;
    sbit  ADC_SSMUX1_MUX02_ADC1_SSMUX1_bit at ADC1_SSMUX1.B2;
    sbit  ADC_SSMUX1_MUX03_ADC1_SSMUX1_bit at ADC1_SSMUX1.B3;
    sbit  ADC_SSMUX1_MUX14_ADC1_SSMUX1_bit at ADC1_SSMUX1.B4;
    sbit  ADC_SSMUX1_MUX15_ADC1_SSMUX1_bit at ADC1_SSMUX1.B5;
    sbit  ADC_SSMUX1_MUX16_ADC1_SSMUX1_bit at ADC1_SSMUX1.B6;
    sbit  ADC_SSMUX1_MUX17_ADC1_SSMUX1_bit at ADC1_SSMUX1.B7;
    sbit  ADC_SSMUX1_MUX28_ADC1_SSMUX1_bit at ADC1_SSMUX1.B8;
    sbit  ADC_SSMUX1_MUX29_ADC1_SSMUX1_bit at ADC1_SSMUX1.B9;
    sbit  ADC_SSMUX1_MUX210_ADC1_SSMUX1_bit at ADC1_SSMUX1.B10;
    sbit  ADC_SSMUX1_MUX211_ADC1_SSMUX1_bit at ADC1_SSMUX1.B11;
    sbit  ADC_SSMUX1_MUX312_ADC1_SSMUX1_bit at ADC1_SSMUX1.B12;
    sbit  ADC_SSMUX1_MUX313_ADC1_SSMUX1_bit at ADC1_SSMUX1.B13;
    sbit  ADC_SSMUX1_MUX314_ADC1_SSMUX1_bit at ADC1_SSMUX1.B14;
    sbit  ADC_SSMUX1_MUX315_ADC1_SSMUX1_bit at ADC1_SSMUX1.B15;

sfr unsigned long   volatile ADC1_SSCTL1          absolute 0x40039064;
    sbit  ADC_SSCTL1_D0_ADC1_SSCTL1_bit at ADC1_SSCTL1.B0;
    sbit  ADC_SSCTL1_END0_ADC1_SSCTL1_bit at ADC1_SSCTL1.B1;
    sbit  ADC_SSCTL1_IE0_ADC1_SSCTL1_bit at ADC1_SSCTL1.B2;
    sbit  ADC_SSCTL1_TS0_ADC1_SSCTL1_bit at ADC1_SSCTL1.B3;
    sbit  ADC_SSCTL1_D1_ADC1_SSCTL1_bit at ADC1_SSCTL1.B4;
    sbit  ADC_SSCTL1_END1_ADC1_SSCTL1_bit at ADC1_SSCTL1.B5;
    sbit  ADC_SSCTL1_IE1_ADC1_SSCTL1_bit at ADC1_SSCTL1.B6;
    sbit  ADC_SSCTL1_TS1_ADC1_SSCTL1_bit at ADC1_SSCTL1.B7;
    sbit  ADC_SSCTL1_D2_ADC1_SSCTL1_bit at ADC1_SSCTL1.B8;
    sbit  ADC_SSCTL1_END2_ADC1_SSCTL1_bit at ADC1_SSCTL1.B9;
    sbit  ADC_SSCTL1_IE2_ADC1_SSCTL1_bit at ADC1_SSCTL1.B10;
    sbit  ADC_SSCTL1_TS2_ADC1_SSCTL1_bit at ADC1_SSCTL1.B11;
    sbit  ADC_SSCTL1_D3_ADC1_SSCTL1_bit at ADC1_SSCTL1.B12;
    sbit  ADC_SSCTL1_END3_ADC1_SSCTL1_bit at ADC1_SSCTL1.B13;
    sbit  ADC_SSCTL1_IE3_ADC1_SSCTL1_bit at ADC1_SSCTL1.B14;
    sbit  ADC_SSCTL1_TS3_ADC1_SSCTL1_bit at ADC1_SSCTL1.B15;

sfr unsigned long   volatile ADC1_SSFIFO1         absolute 0x40039068;
    sbit  ADC_SSFIFO1_DATA0_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B0;
    sbit  ADC_SSFIFO1_DATA1_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B1;
    sbit  ADC_SSFIFO1_DATA2_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B2;
    sbit  ADC_SSFIFO1_DATA3_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B3;
    sbit  ADC_SSFIFO1_DATA4_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B4;
    sbit  ADC_SSFIFO1_DATA5_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B5;
    sbit  ADC_SSFIFO1_DATA6_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B6;
    sbit  ADC_SSFIFO1_DATA7_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B7;
    sbit  ADC_SSFIFO1_DATA8_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B8;
    sbit  ADC_SSFIFO1_DATA9_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B9;
    sbit  ADC_SSFIFO1_DATA10_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B10;
    sbit  ADC_SSFIFO1_DATA11_ADC1_SSFIFO1_bit at ADC1_SSFIFO1.B11;

sfr unsigned long   volatile ADC1_SSFSTAT1        absolute 0x4003906C;
    sbit  ADC_SSFSTAT1_TPTR0_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B0;
    sbit  ADC_SSFSTAT1_TPTR1_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B1;
    sbit  ADC_SSFSTAT1_TPTR2_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B2;
    sbit  ADC_SSFSTAT1_TPTR3_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B3;
    sbit  ADC_SSFSTAT1_HPTR4_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B4;
    sbit  ADC_SSFSTAT1_HPTR5_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B5;
    sbit  ADC_SSFSTAT1_HPTR6_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B6;
    sbit  ADC_SSFSTAT1_HPTR7_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B7;
    sbit  ADC_SSFSTAT1_EMPTY_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B8;
    sbit  ADC_SSFSTAT1_FULL_ADC1_SSFSTAT1_bit at ADC1_SSFSTAT1.B12;

sfr unsigned long   volatile ADC1_SSOP1           absolute 0x40039070;
    sbit  ADC_SSOP1_S0DCOP_ADC1_SSOP1_bit at ADC1_SSOP1.B0;
    sbit  ADC_SSOP1_S1DCOP_ADC1_SSOP1_bit at ADC1_SSOP1.B4;
    sbit  ADC_SSOP1_S2DCOP_ADC1_SSOP1_bit at ADC1_SSOP1.B8;
    sbit  ADC_SSOP1_S3DCOP_ADC1_SSOP1_bit at ADC1_SSOP1.B12;

sfr unsigned long   volatile ADC1_SSDC1           absolute 0x40039074;
    sbit  ADC_SSDC1_S0DCSEL0_ADC1_SSDC1_bit at ADC1_SSDC1.B0;
    sbit  ADC_SSDC1_S0DCSEL1_ADC1_SSDC1_bit at ADC1_SSDC1.B1;
    sbit  ADC_SSDC1_S0DCSEL2_ADC1_SSDC1_bit at ADC1_SSDC1.B2;
    sbit  ADC_SSDC1_S0DCSEL3_ADC1_SSDC1_bit at ADC1_SSDC1.B3;
    sbit  ADC_SSDC1_S1DCSEL4_ADC1_SSDC1_bit at ADC1_SSDC1.B4;
    sbit  ADC_SSDC1_S1DCSEL5_ADC1_SSDC1_bit at ADC1_SSDC1.B5;
    sbit  ADC_SSDC1_S1DCSEL6_ADC1_SSDC1_bit at ADC1_SSDC1.B6;
    sbit  ADC_SSDC1_S1DCSEL7_ADC1_SSDC1_bit at ADC1_SSDC1.B7;
    sbit  ADC_SSDC1_S2DCSEL8_ADC1_SSDC1_bit at ADC1_SSDC1.B8;
    sbit  ADC_SSDC1_S2DCSEL9_ADC1_SSDC1_bit at ADC1_SSDC1.B9;
    sbit  ADC_SSDC1_S2DCSEL10_ADC1_SSDC1_bit at ADC1_SSDC1.B10;
    sbit  ADC_SSDC1_S2DCSEL11_ADC1_SSDC1_bit at ADC1_SSDC1.B11;
    sbit  ADC_SSDC1_S3DCSEL12_ADC1_SSDC1_bit at ADC1_SSDC1.B12;
    sbit  ADC_SSDC1_S3DCSEL13_ADC1_SSDC1_bit at ADC1_SSDC1.B13;
    sbit  ADC_SSDC1_S3DCSEL14_ADC1_SSDC1_bit at ADC1_SSDC1.B14;
    sbit  ADC_SSDC1_S3DCSEL15_ADC1_SSDC1_bit at ADC1_SSDC1.B15;

sfr unsigned long   volatile ADC1_SSEMUX1         absolute 0x40039078;
    sbit  ADC_SSEMUX1_EMUX0_ADC1_SSEMUX1_bit at ADC1_SSEMUX1.B0;
    sbit  ADC_SSEMUX1_EMUX1_ADC1_SSEMUX1_bit at ADC1_SSEMUX1.B4;
    sbit  ADC_SSEMUX1_EMUX2_ADC1_SSEMUX1_bit at ADC1_SSEMUX1.B8;
    sbit  ADC_SSEMUX1_EMUX3_ADC1_SSEMUX1_bit at ADC1_SSEMUX1.B12;

sfr unsigned long   volatile ADC1_SSMUX2          absolute 0x40039080;
    sbit  ADC_SSMUX2_MUX00_ADC1_SSMUX2_bit at ADC1_SSMUX2.B0;
    sbit  ADC_SSMUX2_MUX01_ADC1_SSMUX2_bit at ADC1_SSMUX2.B1;
    sbit  ADC_SSMUX2_MUX02_ADC1_SSMUX2_bit at ADC1_SSMUX2.B2;
    sbit  ADC_SSMUX2_MUX03_ADC1_SSMUX2_bit at ADC1_SSMUX2.B3;
    sbit  ADC_SSMUX2_MUX14_ADC1_SSMUX2_bit at ADC1_SSMUX2.B4;
    sbit  ADC_SSMUX2_MUX15_ADC1_SSMUX2_bit at ADC1_SSMUX2.B5;
    sbit  ADC_SSMUX2_MUX16_ADC1_SSMUX2_bit at ADC1_SSMUX2.B6;
    sbit  ADC_SSMUX2_MUX17_ADC1_SSMUX2_bit at ADC1_SSMUX2.B7;
    sbit  ADC_SSMUX2_MUX28_ADC1_SSMUX2_bit at ADC1_SSMUX2.B8;
    sbit  ADC_SSMUX2_MUX29_ADC1_SSMUX2_bit at ADC1_SSMUX2.B9;
    sbit  ADC_SSMUX2_MUX210_ADC1_SSMUX2_bit at ADC1_SSMUX2.B10;
    sbit  ADC_SSMUX2_MUX211_ADC1_SSMUX2_bit at ADC1_SSMUX2.B11;
    sbit  ADC_SSMUX2_MUX312_ADC1_SSMUX2_bit at ADC1_SSMUX2.B12;
    sbit  ADC_SSMUX2_MUX313_ADC1_SSMUX2_bit at ADC1_SSMUX2.B13;
    sbit  ADC_SSMUX2_MUX314_ADC1_SSMUX2_bit at ADC1_SSMUX2.B14;
    sbit  ADC_SSMUX2_MUX315_ADC1_SSMUX2_bit at ADC1_SSMUX2.B15;

sfr unsigned long   volatile ADC1_SSCTL2          absolute 0x40039084;
    sbit  ADC_SSCTL2_D0_ADC1_SSCTL2_bit at ADC1_SSCTL2.B0;
    sbit  ADC_SSCTL2_END0_ADC1_SSCTL2_bit at ADC1_SSCTL2.B1;
    sbit  ADC_SSCTL2_IE0_ADC1_SSCTL2_bit at ADC1_SSCTL2.B2;
    sbit  ADC_SSCTL2_TS0_ADC1_SSCTL2_bit at ADC1_SSCTL2.B3;
    sbit  ADC_SSCTL2_D1_ADC1_SSCTL2_bit at ADC1_SSCTL2.B4;
    sbit  ADC_SSCTL2_END1_ADC1_SSCTL2_bit at ADC1_SSCTL2.B5;
    sbit  ADC_SSCTL2_IE1_ADC1_SSCTL2_bit at ADC1_SSCTL2.B6;
    sbit  ADC_SSCTL2_TS1_ADC1_SSCTL2_bit at ADC1_SSCTL2.B7;
    sbit  ADC_SSCTL2_D2_ADC1_SSCTL2_bit at ADC1_SSCTL2.B8;
    sbit  ADC_SSCTL2_END2_ADC1_SSCTL2_bit at ADC1_SSCTL2.B9;
    sbit  ADC_SSCTL2_IE2_ADC1_SSCTL2_bit at ADC1_SSCTL2.B10;
    sbit  ADC_SSCTL2_TS2_ADC1_SSCTL2_bit at ADC1_SSCTL2.B11;
    sbit  ADC_SSCTL2_D3_ADC1_SSCTL2_bit at ADC1_SSCTL2.B12;
    sbit  ADC_SSCTL2_END3_ADC1_SSCTL2_bit at ADC1_SSCTL2.B13;
    sbit  ADC_SSCTL2_IE3_ADC1_SSCTL2_bit at ADC1_SSCTL2.B14;
    sbit  ADC_SSCTL2_TS3_ADC1_SSCTL2_bit at ADC1_SSCTL2.B15;

sfr unsigned long   volatile ADC1_SSFIFO2         absolute 0x40039088;
    sbit  ADC_SSFIFO2_DATA0_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B0;
    sbit  ADC_SSFIFO2_DATA1_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B1;
    sbit  ADC_SSFIFO2_DATA2_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B2;
    sbit  ADC_SSFIFO2_DATA3_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B3;
    sbit  ADC_SSFIFO2_DATA4_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B4;
    sbit  ADC_SSFIFO2_DATA5_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B5;
    sbit  ADC_SSFIFO2_DATA6_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B6;
    sbit  ADC_SSFIFO2_DATA7_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B7;
    sbit  ADC_SSFIFO2_DATA8_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B8;
    sbit  ADC_SSFIFO2_DATA9_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B9;
    sbit  ADC_SSFIFO2_DATA10_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B10;
    sbit  ADC_SSFIFO2_DATA11_ADC1_SSFIFO2_bit at ADC1_SSFIFO2.B11;

sfr unsigned long   volatile ADC1_SSFSTAT2        absolute 0x4003908C;
    sbit  ADC_SSFSTAT2_TPTR0_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B0;
    sbit  ADC_SSFSTAT2_TPTR1_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B1;
    sbit  ADC_SSFSTAT2_TPTR2_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B2;
    sbit  ADC_SSFSTAT2_TPTR3_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B3;
    sbit  ADC_SSFSTAT2_HPTR4_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B4;
    sbit  ADC_SSFSTAT2_HPTR5_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B5;
    sbit  ADC_SSFSTAT2_HPTR6_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B6;
    sbit  ADC_SSFSTAT2_HPTR7_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B7;
    sbit  ADC_SSFSTAT2_EMPTY_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B8;
    sbit  ADC_SSFSTAT2_FULL_ADC1_SSFSTAT2_bit at ADC1_SSFSTAT2.B12;

sfr unsigned long   volatile ADC1_SSOP2           absolute 0x40039090;
    sbit  ADC_SSOP2_S0DCOP_ADC1_SSOP2_bit at ADC1_SSOP2.B0;
    sbit  ADC_SSOP2_S1DCOP_ADC1_SSOP2_bit at ADC1_SSOP2.B4;
    sbit  ADC_SSOP2_S2DCOP_ADC1_SSOP2_bit at ADC1_SSOP2.B8;
    sbit  ADC_SSOP2_S3DCOP_ADC1_SSOP2_bit at ADC1_SSOP2.B12;

sfr unsigned long   volatile ADC1_SSDC2           absolute 0x40039094;
    sbit  ADC_SSDC2_S0DCSEL0_ADC1_SSDC2_bit at ADC1_SSDC2.B0;
    sbit  ADC_SSDC2_S0DCSEL1_ADC1_SSDC2_bit at ADC1_SSDC2.B1;
    sbit  ADC_SSDC2_S0DCSEL2_ADC1_SSDC2_bit at ADC1_SSDC2.B2;
    sbit  ADC_SSDC2_S0DCSEL3_ADC1_SSDC2_bit at ADC1_SSDC2.B3;
    sbit  ADC_SSDC2_S1DCSEL4_ADC1_SSDC2_bit at ADC1_SSDC2.B4;
    sbit  ADC_SSDC2_S1DCSEL5_ADC1_SSDC2_bit at ADC1_SSDC2.B5;
    sbit  ADC_SSDC2_S1DCSEL6_ADC1_SSDC2_bit at ADC1_SSDC2.B6;
    sbit  ADC_SSDC2_S1DCSEL7_ADC1_SSDC2_bit at ADC1_SSDC2.B7;
    sbit  ADC_SSDC2_S2DCSEL8_ADC1_SSDC2_bit at ADC1_SSDC2.B8;
    sbit  ADC_SSDC2_S2DCSEL9_ADC1_SSDC2_bit at ADC1_SSDC2.B9;
    sbit  ADC_SSDC2_S2DCSEL10_ADC1_SSDC2_bit at ADC1_SSDC2.B10;
    sbit  ADC_SSDC2_S2DCSEL11_ADC1_SSDC2_bit at ADC1_SSDC2.B11;
    sbit  ADC_SSDC2_S3DCSEL12_ADC1_SSDC2_bit at ADC1_SSDC2.B12;
    sbit  ADC_SSDC2_S3DCSEL13_ADC1_SSDC2_bit at ADC1_SSDC2.B13;
    sbit  ADC_SSDC2_S3DCSEL14_ADC1_SSDC2_bit at ADC1_SSDC2.B14;
    sbit  ADC_SSDC2_S3DCSEL15_ADC1_SSDC2_bit at ADC1_SSDC2.B15;

sfr unsigned long   volatile ADC1_SSEMUX2         absolute 0x40039098;
    sbit  ADC_SSEMUX2_EMUX0_ADC1_SSEMUX2_bit at ADC1_SSEMUX2.B0;
    sbit  ADC_SSEMUX2_EMUX1_ADC1_SSEMUX2_bit at ADC1_SSEMUX2.B4;
    sbit  ADC_SSEMUX2_EMUX2_ADC1_SSEMUX2_bit at ADC1_SSEMUX2.B8;
    sbit  ADC_SSEMUX2_EMUX3_ADC1_SSEMUX2_bit at ADC1_SSEMUX2.B12;

sfr unsigned long   volatile ADC1_SSMUX3          absolute 0x400390A0;
    sbit  ADC_SSMUX3_MUX00_ADC1_SSMUX3_bit at ADC1_SSMUX3.B0;
    sbit  ADC_SSMUX3_MUX01_ADC1_SSMUX3_bit at ADC1_SSMUX3.B1;
    sbit  ADC_SSMUX3_MUX02_ADC1_SSMUX3_bit at ADC1_SSMUX3.B2;
    sbit  ADC_SSMUX3_MUX03_ADC1_SSMUX3_bit at ADC1_SSMUX3.B3;

sfr unsigned long   volatile ADC1_SSCTL3          absolute 0x400390A4;
    sbit  ADC_SSCTL3_D0_ADC1_SSCTL3_bit at ADC1_SSCTL3.B0;
    sbit  ADC_SSCTL3_END0_ADC1_SSCTL3_bit at ADC1_SSCTL3.B1;
    sbit  ADC_SSCTL3_IE0_ADC1_SSCTL3_bit at ADC1_SSCTL3.B2;
    sbit  ADC_SSCTL3_TS0_ADC1_SSCTL3_bit at ADC1_SSCTL3.B3;

sfr unsigned long   volatile ADC1_SSFIFO3         absolute 0x400390A8;
    sbit  ADC_SSFIFO3_DATA0_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B0;
    sbit  ADC_SSFIFO3_DATA1_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B1;
    sbit  ADC_SSFIFO3_DATA2_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B2;
    sbit  ADC_SSFIFO3_DATA3_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B3;
    sbit  ADC_SSFIFO3_DATA4_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B4;
    sbit  ADC_SSFIFO3_DATA5_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B5;
    sbit  ADC_SSFIFO3_DATA6_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B6;
    sbit  ADC_SSFIFO3_DATA7_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B7;
    sbit  ADC_SSFIFO3_DATA8_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B8;
    sbit  ADC_SSFIFO3_DATA9_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B9;
    sbit  ADC_SSFIFO3_DATA10_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B10;
    sbit  ADC_SSFIFO3_DATA11_ADC1_SSFIFO3_bit at ADC1_SSFIFO3.B11;

sfr unsigned long   volatile ADC1_SSFSTAT3        absolute 0x400390AC;
    sbit  ADC_SSFSTAT3_TPTR0_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B0;
    sbit  ADC_SSFSTAT3_TPTR1_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B1;
    sbit  ADC_SSFSTAT3_TPTR2_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B2;
    sbit  ADC_SSFSTAT3_TPTR3_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B3;
    sbit  ADC_SSFSTAT3_HPTR4_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B4;
    sbit  ADC_SSFSTAT3_HPTR5_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B5;
    sbit  ADC_SSFSTAT3_HPTR6_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B6;
    sbit  ADC_SSFSTAT3_HPTR7_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B7;
    sbit  ADC_SSFSTAT3_EMPTY_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B8;
    sbit  ADC_SSFSTAT3_FULL_ADC1_SSFSTAT3_bit at ADC1_SSFSTAT3.B12;

sfr unsigned long   volatile ADC1_SSOP3           absolute 0x400390B0;
    sbit  ADC_SSOP3_S0DCOP_ADC1_SSOP3_bit at ADC1_SSOP3.B0;

sfr unsigned long   volatile ADC1_SSDC3           absolute 0x400390B4;
    sbit  ADC_SSDC3_S0DCSEL0_ADC1_SSDC3_bit at ADC1_SSDC3.B0;
    sbit  ADC_SSDC3_S0DCSEL1_ADC1_SSDC3_bit at ADC1_SSDC3.B1;
    sbit  ADC_SSDC3_S0DCSEL2_ADC1_SSDC3_bit at ADC1_SSDC3.B2;
    sbit  ADC_SSDC3_S0DCSEL3_ADC1_SSDC3_bit at ADC1_SSDC3.B3;

sfr unsigned long   volatile ADC1_SSEMUX3         absolute 0x400390B8;
    sbit  ADC_SSEMUX3_EMUX0_ADC1_SSEMUX3_bit at ADC1_SSEMUX3.B0;

sfr unsigned long   volatile ADC1_DCRIC           absolute 0x40039D00;
    sbit  ADC_DCRIC_DCINT0_ADC1_DCRIC_bit at ADC1_DCRIC.B0;
    sbit  ADC_DCRIC_DCINT1_ADC1_DCRIC_bit at ADC1_DCRIC.B1;
    sbit  ADC_DCRIC_DCINT2_ADC1_DCRIC_bit at ADC1_DCRIC.B2;
    sbit  ADC_DCRIC_DCINT3_ADC1_DCRIC_bit at ADC1_DCRIC.B3;
    sbit  ADC_DCRIC_DCINT4_ADC1_DCRIC_bit at ADC1_DCRIC.B4;
    sbit  ADC_DCRIC_DCINT5_ADC1_DCRIC_bit at ADC1_DCRIC.B5;
    sbit  ADC_DCRIC_DCINT6_ADC1_DCRIC_bit at ADC1_DCRIC.B6;
    sbit  ADC_DCRIC_DCINT7_ADC1_DCRIC_bit at ADC1_DCRIC.B7;
    sbit  ADC_DCRIC_DCTRIG0_ADC1_DCRIC_bit at ADC1_DCRIC.B16;
    sbit  ADC_DCRIC_DCTRIG1_ADC1_DCRIC_bit at ADC1_DCRIC.B17;
    sbit  ADC_DCRIC_DCTRIG2_ADC1_DCRIC_bit at ADC1_DCRIC.B18;
    sbit  ADC_DCRIC_DCTRIG3_ADC1_DCRIC_bit at ADC1_DCRIC.B19;
    sbit  ADC_DCRIC_DCTRIG4_ADC1_DCRIC_bit at ADC1_DCRIC.B20;
    sbit  ADC_DCRIC_DCTRIG5_ADC1_DCRIC_bit at ADC1_DCRIC.B21;
    sbit  ADC_DCRIC_DCTRIG6_ADC1_DCRIC_bit at ADC1_DCRIC.B22;
    sbit  ADC_DCRIC_DCTRIG7_ADC1_DCRIC_bit at ADC1_DCRIC.B23;

sfr unsigned long   volatile ADC1_DCCTL0          absolute 0x40039E00;
    sbit  ADC_DCCTL0_CIM0_ADC1_DCCTL0_bit at ADC1_DCCTL0.B0;
    sbit  ADC_DCCTL0_CIM1_ADC1_DCCTL0_bit at ADC1_DCCTL0.B1;
    sbit  ADC_DCCTL0_CIC2_ADC1_DCCTL0_bit at ADC1_DCCTL0.B2;
    sbit  ADC_DCCTL0_CIC3_ADC1_DCCTL0_bit at ADC1_DCCTL0.B3;
    sbit  ADC_DCCTL0_CIE_ADC1_DCCTL0_bit at ADC1_DCCTL0.B4;
    sbit  ADC_DCCTL0_CTM8_ADC1_DCCTL0_bit at ADC1_DCCTL0.B8;
    sbit  ADC_DCCTL0_CTM9_ADC1_DCCTL0_bit at ADC1_DCCTL0.B9;
    sbit  ADC_DCCTL0_CTC10_ADC1_DCCTL0_bit at ADC1_DCCTL0.B10;
    sbit  ADC_DCCTL0_CTC11_ADC1_DCCTL0_bit at ADC1_DCCTL0.B11;
    sbit  ADC_DCCTL0_CTE_ADC1_DCCTL0_bit at ADC1_DCCTL0.B12;

sfr unsigned long   volatile ADC1_DCCTL1          absolute 0x40039E04;
    sbit  ADC_DCCTL1_CIM0_ADC1_DCCTL1_bit at ADC1_DCCTL1.B0;
    sbit  ADC_DCCTL1_CIM1_ADC1_DCCTL1_bit at ADC1_DCCTL1.B1;
    sbit  ADC_DCCTL1_CIC2_ADC1_DCCTL1_bit at ADC1_DCCTL1.B2;
    sbit  ADC_DCCTL1_CIC3_ADC1_DCCTL1_bit at ADC1_DCCTL1.B3;
    sbit  ADC_DCCTL1_CIE_ADC1_DCCTL1_bit at ADC1_DCCTL1.B4;
    sbit  ADC_DCCTL1_CTM8_ADC1_DCCTL1_bit at ADC1_DCCTL1.B8;
    sbit  ADC_DCCTL1_CTM9_ADC1_DCCTL1_bit at ADC1_DCCTL1.B9;
    sbit  ADC_DCCTL1_CTC10_ADC1_DCCTL1_bit at ADC1_DCCTL1.B10;
    sbit  ADC_DCCTL1_CTC11_ADC1_DCCTL1_bit at ADC1_DCCTL1.B11;
    sbit  ADC_DCCTL1_CTE_ADC1_DCCTL1_bit at ADC1_DCCTL1.B12;

sfr unsigned long   volatile ADC1_DCCTL2          absolute 0x40039E08;
    sbit  ADC_DCCTL2_CIM0_ADC1_DCCTL2_bit at ADC1_DCCTL2.B0;
    sbit  ADC_DCCTL2_CIM1_ADC1_DCCTL2_bit at ADC1_DCCTL2.B1;
    sbit  ADC_DCCTL2_CIC2_ADC1_DCCTL2_bit at ADC1_DCCTL2.B2;
    sbit  ADC_DCCTL2_CIC3_ADC1_DCCTL2_bit at ADC1_DCCTL2.B3;
    sbit  ADC_DCCTL2_CIE_ADC1_DCCTL2_bit at ADC1_DCCTL2.B4;
    sbit  ADC_DCCTL2_CTM8_ADC1_DCCTL2_bit at ADC1_DCCTL2.B8;
    sbit  ADC_DCCTL2_CTM9_ADC1_DCCTL2_bit at ADC1_DCCTL2.B9;
    sbit  ADC_DCCTL2_CTC10_ADC1_DCCTL2_bit at ADC1_DCCTL2.B10;
    sbit  ADC_DCCTL2_CTC11_ADC1_DCCTL2_bit at ADC1_DCCTL2.B11;
    sbit  ADC_DCCTL2_CTE_ADC1_DCCTL2_bit at ADC1_DCCTL2.B12;

sfr unsigned long   volatile ADC1_DCCTL3          absolute 0x40039E0C;
    sbit  ADC_DCCTL3_CIM0_ADC1_DCCTL3_bit at ADC1_DCCTL3.B0;
    sbit  ADC_DCCTL3_CIM1_ADC1_DCCTL3_bit at ADC1_DCCTL3.B1;
    sbit  ADC_DCCTL3_CIC2_ADC1_DCCTL3_bit at ADC1_DCCTL3.B2;
    sbit  ADC_DCCTL3_CIC3_ADC1_DCCTL3_bit at ADC1_DCCTL3.B3;
    sbit  ADC_DCCTL3_CIE_ADC1_DCCTL3_bit at ADC1_DCCTL3.B4;
    sbit  ADC_DCCTL3_CTM8_ADC1_DCCTL3_bit at ADC1_DCCTL3.B8;
    sbit  ADC_DCCTL3_CTM9_ADC1_DCCTL3_bit at ADC1_DCCTL3.B9;
    sbit  ADC_DCCTL3_CTC10_ADC1_DCCTL3_bit at ADC1_DCCTL3.B10;
    sbit  ADC_DCCTL3_CTC11_ADC1_DCCTL3_bit at ADC1_DCCTL3.B11;
    sbit  ADC_DCCTL3_CTE_ADC1_DCCTL3_bit at ADC1_DCCTL3.B12;

sfr unsigned long   volatile ADC1_DCCTL4          absolute 0x40039E10;
    sbit  ADC_DCCTL4_CIM0_ADC1_DCCTL4_bit at ADC1_DCCTL4.B0;
    sbit  ADC_DCCTL4_CIM1_ADC1_DCCTL4_bit at ADC1_DCCTL4.B1;
    sbit  ADC_DCCTL4_CIC2_ADC1_DCCTL4_bit at ADC1_DCCTL4.B2;
    sbit  ADC_DCCTL4_CIC3_ADC1_DCCTL4_bit at ADC1_DCCTL4.B3;
    sbit  ADC_DCCTL4_CIE_ADC1_DCCTL4_bit at ADC1_DCCTL4.B4;
    sbit  ADC_DCCTL4_CTM8_ADC1_DCCTL4_bit at ADC1_DCCTL4.B8;
    sbit  ADC_DCCTL4_CTM9_ADC1_DCCTL4_bit at ADC1_DCCTL4.B9;
    sbit  ADC_DCCTL4_CTC10_ADC1_DCCTL4_bit at ADC1_DCCTL4.B10;
    sbit  ADC_DCCTL4_CTC11_ADC1_DCCTL4_bit at ADC1_DCCTL4.B11;
    sbit  ADC_DCCTL4_CTE_ADC1_DCCTL4_bit at ADC1_DCCTL4.B12;

sfr unsigned long   volatile ADC1_DCCTL5          absolute 0x40039E14;
    sbit  ADC_DCCTL5_CIM0_ADC1_DCCTL5_bit at ADC1_DCCTL5.B0;
    sbit  ADC_DCCTL5_CIM1_ADC1_DCCTL5_bit at ADC1_DCCTL5.B1;
    sbit  ADC_DCCTL5_CIC2_ADC1_DCCTL5_bit at ADC1_DCCTL5.B2;
    sbit  ADC_DCCTL5_CIC3_ADC1_DCCTL5_bit at ADC1_DCCTL5.B3;
    sbit  ADC_DCCTL5_CIE_ADC1_DCCTL5_bit at ADC1_DCCTL5.B4;
    sbit  ADC_DCCTL5_CTM8_ADC1_DCCTL5_bit at ADC1_DCCTL5.B8;
    sbit  ADC_DCCTL5_CTM9_ADC1_DCCTL5_bit at ADC1_DCCTL5.B9;
    sbit  ADC_DCCTL5_CTC10_ADC1_DCCTL5_bit at ADC1_DCCTL5.B10;
    sbit  ADC_DCCTL5_CTC11_ADC1_DCCTL5_bit at ADC1_DCCTL5.B11;
    sbit  ADC_DCCTL5_CTE_ADC1_DCCTL5_bit at ADC1_DCCTL5.B12;

sfr unsigned long   volatile ADC1_DCCTL6          absolute 0x40039E18;
    sbit  ADC_DCCTL6_CIM0_ADC1_DCCTL6_bit at ADC1_DCCTL6.B0;
    sbit  ADC_DCCTL6_CIM1_ADC1_DCCTL6_bit at ADC1_DCCTL6.B1;
    sbit  ADC_DCCTL6_CIC2_ADC1_DCCTL6_bit at ADC1_DCCTL6.B2;
    sbit  ADC_DCCTL6_CIC3_ADC1_DCCTL6_bit at ADC1_DCCTL6.B3;
    sbit  ADC_DCCTL6_CIE_ADC1_DCCTL6_bit at ADC1_DCCTL6.B4;
    sbit  ADC_DCCTL6_CTM8_ADC1_DCCTL6_bit at ADC1_DCCTL6.B8;
    sbit  ADC_DCCTL6_CTM9_ADC1_DCCTL6_bit at ADC1_DCCTL6.B9;
    sbit  ADC_DCCTL6_CTC10_ADC1_DCCTL6_bit at ADC1_DCCTL6.B10;
    sbit  ADC_DCCTL6_CTC11_ADC1_DCCTL6_bit at ADC1_DCCTL6.B11;
    sbit  ADC_DCCTL6_CTE_ADC1_DCCTL6_bit at ADC1_DCCTL6.B12;

sfr unsigned long   volatile ADC1_DCCTL7          absolute 0x40039E1C;
    sbit  ADC_DCCTL7_CIM0_ADC1_DCCTL7_bit at ADC1_DCCTL7.B0;
    sbit  ADC_DCCTL7_CIM1_ADC1_DCCTL7_bit at ADC1_DCCTL7.B1;
    sbit  ADC_DCCTL7_CIC2_ADC1_DCCTL7_bit at ADC1_DCCTL7.B2;
    sbit  ADC_DCCTL7_CIC3_ADC1_DCCTL7_bit at ADC1_DCCTL7.B3;
    sbit  ADC_DCCTL7_CIE_ADC1_DCCTL7_bit at ADC1_DCCTL7.B4;
    sbit  ADC_DCCTL7_CTM8_ADC1_DCCTL7_bit at ADC1_DCCTL7.B8;
    sbit  ADC_DCCTL7_CTM9_ADC1_DCCTL7_bit at ADC1_DCCTL7.B9;
    sbit  ADC_DCCTL7_CTC10_ADC1_DCCTL7_bit at ADC1_DCCTL7.B10;
    sbit  ADC_DCCTL7_CTC11_ADC1_DCCTL7_bit at ADC1_DCCTL7.B11;
    sbit  ADC_DCCTL7_CTE_ADC1_DCCTL7_bit at ADC1_DCCTL7.B12;

sfr unsigned long   volatile ADC1_DCCMP0          absolute 0x40039E40;
    sbit  ADC_DCCMP0_COMP00_ADC1_DCCMP0_bit at ADC1_DCCMP0.B0;
    sbit  ADC_DCCMP0_COMP01_ADC1_DCCMP0_bit at ADC1_DCCMP0.B1;
    sbit  ADC_DCCMP0_COMP02_ADC1_DCCMP0_bit at ADC1_DCCMP0.B2;
    sbit  ADC_DCCMP0_COMP03_ADC1_DCCMP0_bit at ADC1_DCCMP0.B3;
    sbit  ADC_DCCMP0_COMP04_ADC1_DCCMP0_bit at ADC1_DCCMP0.B4;
    sbit  ADC_DCCMP0_COMP05_ADC1_DCCMP0_bit at ADC1_DCCMP0.B5;
    sbit  ADC_DCCMP0_COMP06_ADC1_DCCMP0_bit at ADC1_DCCMP0.B6;
    sbit  ADC_DCCMP0_COMP07_ADC1_DCCMP0_bit at ADC1_DCCMP0.B7;
    sbit  ADC_DCCMP0_COMP08_ADC1_DCCMP0_bit at ADC1_DCCMP0.B8;
    sbit  ADC_DCCMP0_COMP09_ADC1_DCCMP0_bit at ADC1_DCCMP0.B9;
    sbit  ADC_DCCMP0_COMP010_ADC1_DCCMP0_bit at ADC1_DCCMP0.B10;
    sbit  ADC_DCCMP0_COMP011_ADC1_DCCMP0_bit at ADC1_DCCMP0.B11;
    sbit  ADC_DCCMP0_COMP116_ADC1_DCCMP0_bit at ADC1_DCCMP0.B16;
    sbit  ADC_DCCMP0_COMP117_ADC1_DCCMP0_bit at ADC1_DCCMP0.B17;
    sbit  ADC_DCCMP0_COMP118_ADC1_DCCMP0_bit at ADC1_DCCMP0.B18;
    sbit  ADC_DCCMP0_COMP119_ADC1_DCCMP0_bit at ADC1_DCCMP0.B19;
    sbit  ADC_DCCMP0_COMP120_ADC1_DCCMP0_bit at ADC1_DCCMP0.B20;
    sbit  ADC_DCCMP0_COMP121_ADC1_DCCMP0_bit at ADC1_DCCMP0.B21;
    sbit  ADC_DCCMP0_COMP122_ADC1_DCCMP0_bit at ADC1_DCCMP0.B22;
    sbit  ADC_DCCMP0_COMP123_ADC1_DCCMP0_bit at ADC1_DCCMP0.B23;
    sbit  ADC_DCCMP0_COMP124_ADC1_DCCMP0_bit at ADC1_DCCMP0.B24;
    sbit  ADC_DCCMP0_COMP125_ADC1_DCCMP0_bit at ADC1_DCCMP0.B25;
    sbit  ADC_DCCMP0_COMP126_ADC1_DCCMP0_bit at ADC1_DCCMP0.B26;
    sbit  ADC_DCCMP0_COMP127_ADC1_DCCMP0_bit at ADC1_DCCMP0.B27;

sfr unsigned long   volatile ADC1_DCCMP1          absolute 0x40039E44;
    sbit  ADC_DCCMP1_COMP00_ADC1_DCCMP1_bit at ADC1_DCCMP1.B0;
    sbit  ADC_DCCMP1_COMP01_ADC1_DCCMP1_bit at ADC1_DCCMP1.B1;
    sbit  ADC_DCCMP1_COMP02_ADC1_DCCMP1_bit at ADC1_DCCMP1.B2;
    sbit  ADC_DCCMP1_COMP03_ADC1_DCCMP1_bit at ADC1_DCCMP1.B3;
    sbit  ADC_DCCMP1_COMP04_ADC1_DCCMP1_bit at ADC1_DCCMP1.B4;
    sbit  ADC_DCCMP1_COMP05_ADC1_DCCMP1_bit at ADC1_DCCMP1.B5;
    sbit  ADC_DCCMP1_COMP06_ADC1_DCCMP1_bit at ADC1_DCCMP1.B6;
    sbit  ADC_DCCMP1_COMP07_ADC1_DCCMP1_bit at ADC1_DCCMP1.B7;
    sbit  ADC_DCCMP1_COMP08_ADC1_DCCMP1_bit at ADC1_DCCMP1.B8;
    sbit  ADC_DCCMP1_COMP09_ADC1_DCCMP1_bit at ADC1_DCCMP1.B9;
    sbit  ADC_DCCMP1_COMP010_ADC1_DCCMP1_bit at ADC1_DCCMP1.B10;
    sbit  ADC_DCCMP1_COMP011_ADC1_DCCMP1_bit at ADC1_DCCMP1.B11;
    sbit  ADC_DCCMP1_COMP116_ADC1_DCCMP1_bit at ADC1_DCCMP1.B16;
    sbit  ADC_DCCMP1_COMP117_ADC1_DCCMP1_bit at ADC1_DCCMP1.B17;
    sbit  ADC_DCCMP1_COMP118_ADC1_DCCMP1_bit at ADC1_DCCMP1.B18;
    sbit  ADC_DCCMP1_COMP119_ADC1_DCCMP1_bit at ADC1_DCCMP1.B19;
    sbit  ADC_DCCMP1_COMP120_ADC1_DCCMP1_bit at ADC1_DCCMP1.B20;
    sbit  ADC_DCCMP1_COMP121_ADC1_DCCMP1_bit at ADC1_DCCMP1.B21;
    sbit  ADC_DCCMP1_COMP122_ADC1_DCCMP1_bit at ADC1_DCCMP1.B22;
    sbit  ADC_DCCMP1_COMP123_ADC1_DCCMP1_bit at ADC1_DCCMP1.B23;
    sbit  ADC_DCCMP1_COMP124_ADC1_DCCMP1_bit at ADC1_DCCMP1.B24;
    sbit  ADC_DCCMP1_COMP125_ADC1_DCCMP1_bit at ADC1_DCCMP1.B25;
    sbit  ADC_DCCMP1_COMP126_ADC1_DCCMP1_bit at ADC1_DCCMP1.B26;
    sbit  ADC_DCCMP1_COMP127_ADC1_DCCMP1_bit at ADC1_DCCMP1.B27;

sfr unsigned long   volatile ADC1_DCCMP2          absolute 0x40039E48;
    sbit  ADC_DCCMP2_COMP00_ADC1_DCCMP2_bit at ADC1_DCCMP2.B0;
    sbit  ADC_DCCMP2_COMP01_ADC1_DCCMP2_bit at ADC1_DCCMP2.B1;
    sbit  ADC_DCCMP2_COMP02_ADC1_DCCMP2_bit at ADC1_DCCMP2.B2;
    sbit  ADC_DCCMP2_COMP03_ADC1_DCCMP2_bit at ADC1_DCCMP2.B3;
    sbit  ADC_DCCMP2_COMP04_ADC1_DCCMP2_bit at ADC1_DCCMP2.B4;
    sbit  ADC_DCCMP2_COMP05_ADC1_DCCMP2_bit at ADC1_DCCMP2.B5;
    sbit  ADC_DCCMP2_COMP06_ADC1_DCCMP2_bit at ADC1_DCCMP2.B6;
    sbit  ADC_DCCMP2_COMP07_ADC1_DCCMP2_bit at ADC1_DCCMP2.B7;
    sbit  ADC_DCCMP2_COMP08_ADC1_DCCMP2_bit at ADC1_DCCMP2.B8;
    sbit  ADC_DCCMP2_COMP09_ADC1_DCCMP2_bit at ADC1_DCCMP2.B9;
    sbit  ADC_DCCMP2_COMP010_ADC1_DCCMP2_bit at ADC1_DCCMP2.B10;
    sbit  ADC_DCCMP2_COMP011_ADC1_DCCMP2_bit at ADC1_DCCMP2.B11;
    sbit  ADC_DCCMP2_COMP116_ADC1_DCCMP2_bit at ADC1_DCCMP2.B16;
    sbit  ADC_DCCMP2_COMP117_ADC1_DCCMP2_bit at ADC1_DCCMP2.B17;
    sbit  ADC_DCCMP2_COMP118_ADC1_DCCMP2_bit at ADC1_DCCMP2.B18;
    sbit  ADC_DCCMP2_COMP119_ADC1_DCCMP2_bit at ADC1_DCCMP2.B19;
    sbit  ADC_DCCMP2_COMP120_ADC1_DCCMP2_bit at ADC1_DCCMP2.B20;
    sbit  ADC_DCCMP2_COMP121_ADC1_DCCMP2_bit at ADC1_DCCMP2.B21;
    sbit  ADC_DCCMP2_COMP122_ADC1_DCCMP2_bit at ADC1_DCCMP2.B22;
    sbit  ADC_DCCMP2_COMP123_ADC1_DCCMP2_bit at ADC1_DCCMP2.B23;
    sbit  ADC_DCCMP2_COMP124_ADC1_DCCMP2_bit at ADC1_DCCMP2.B24;
    sbit  ADC_DCCMP2_COMP125_ADC1_DCCMP2_bit at ADC1_DCCMP2.B25;
    sbit  ADC_DCCMP2_COMP126_ADC1_DCCMP2_bit at ADC1_DCCMP2.B26;
    sbit  ADC_DCCMP2_COMP127_ADC1_DCCMP2_bit at ADC1_DCCMP2.B27;

sfr unsigned long   volatile ADC1_DCCMP3          absolute 0x40039E4C;
    sbit  ADC_DCCMP3_COMP00_ADC1_DCCMP3_bit at ADC1_DCCMP3.B0;
    sbit  ADC_DCCMP3_COMP01_ADC1_DCCMP3_bit at ADC1_DCCMP3.B1;
    sbit  ADC_DCCMP3_COMP02_ADC1_DCCMP3_bit at ADC1_DCCMP3.B2;
    sbit  ADC_DCCMP3_COMP03_ADC1_DCCMP3_bit at ADC1_DCCMP3.B3;
    sbit  ADC_DCCMP3_COMP04_ADC1_DCCMP3_bit at ADC1_DCCMP3.B4;
    sbit  ADC_DCCMP3_COMP05_ADC1_DCCMP3_bit at ADC1_DCCMP3.B5;
    sbit  ADC_DCCMP3_COMP06_ADC1_DCCMP3_bit at ADC1_DCCMP3.B6;
    sbit  ADC_DCCMP3_COMP07_ADC1_DCCMP3_bit at ADC1_DCCMP3.B7;
    sbit  ADC_DCCMP3_COMP08_ADC1_DCCMP3_bit at ADC1_DCCMP3.B8;
    sbit  ADC_DCCMP3_COMP09_ADC1_DCCMP3_bit at ADC1_DCCMP3.B9;
    sbit  ADC_DCCMP3_COMP010_ADC1_DCCMP3_bit at ADC1_DCCMP3.B10;
    sbit  ADC_DCCMP3_COMP011_ADC1_DCCMP3_bit at ADC1_DCCMP3.B11;
    sbit  ADC_DCCMP3_COMP116_ADC1_DCCMP3_bit at ADC1_DCCMP3.B16;
    sbit  ADC_DCCMP3_COMP117_ADC1_DCCMP3_bit at ADC1_DCCMP3.B17;
    sbit  ADC_DCCMP3_COMP118_ADC1_DCCMP3_bit at ADC1_DCCMP3.B18;
    sbit  ADC_DCCMP3_COMP119_ADC1_DCCMP3_bit at ADC1_DCCMP3.B19;
    sbit  ADC_DCCMP3_COMP120_ADC1_DCCMP3_bit at ADC1_DCCMP3.B20;
    sbit  ADC_DCCMP3_COMP121_ADC1_DCCMP3_bit at ADC1_DCCMP3.B21;
    sbit  ADC_DCCMP3_COMP122_ADC1_DCCMP3_bit at ADC1_DCCMP3.B22;
    sbit  ADC_DCCMP3_COMP123_ADC1_DCCMP3_bit at ADC1_DCCMP3.B23;
    sbit  ADC_DCCMP3_COMP124_ADC1_DCCMP3_bit at ADC1_DCCMP3.B24;
    sbit  ADC_DCCMP3_COMP125_ADC1_DCCMP3_bit at ADC1_DCCMP3.B25;
    sbit  ADC_DCCMP3_COMP126_ADC1_DCCMP3_bit at ADC1_DCCMP3.B26;
    sbit  ADC_DCCMP3_COMP127_ADC1_DCCMP3_bit at ADC1_DCCMP3.B27;

sfr unsigned long   volatile ADC1_DCCMP4          absolute 0x40039E50;
    sbit  ADC_DCCMP4_COMP00_ADC1_DCCMP4_bit at ADC1_DCCMP4.B0;
    sbit  ADC_DCCMP4_COMP01_ADC1_DCCMP4_bit at ADC1_DCCMP4.B1;
    sbit  ADC_DCCMP4_COMP02_ADC1_DCCMP4_bit at ADC1_DCCMP4.B2;
    sbit  ADC_DCCMP4_COMP03_ADC1_DCCMP4_bit at ADC1_DCCMP4.B3;
    sbit  ADC_DCCMP4_COMP04_ADC1_DCCMP4_bit at ADC1_DCCMP4.B4;
    sbit  ADC_DCCMP4_COMP05_ADC1_DCCMP4_bit at ADC1_DCCMP4.B5;
    sbit  ADC_DCCMP4_COMP06_ADC1_DCCMP4_bit at ADC1_DCCMP4.B6;
    sbit  ADC_DCCMP4_COMP07_ADC1_DCCMP4_bit at ADC1_DCCMP4.B7;
    sbit  ADC_DCCMP4_COMP08_ADC1_DCCMP4_bit at ADC1_DCCMP4.B8;
    sbit  ADC_DCCMP4_COMP09_ADC1_DCCMP4_bit at ADC1_DCCMP4.B9;
    sbit  ADC_DCCMP4_COMP010_ADC1_DCCMP4_bit at ADC1_DCCMP4.B10;
    sbit  ADC_DCCMP4_COMP011_ADC1_DCCMP4_bit at ADC1_DCCMP4.B11;
    sbit  ADC_DCCMP4_COMP116_ADC1_DCCMP4_bit at ADC1_DCCMP4.B16;
    sbit  ADC_DCCMP4_COMP117_ADC1_DCCMP4_bit at ADC1_DCCMP4.B17;
    sbit  ADC_DCCMP4_COMP118_ADC1_DCCMP4_bit at ADC1_DCCMP4.B18;
    sbit  ADC_DCCMP4_COMP119_ADC1_DCCMP4_bit at ADC1_DCCMP4.B19;
    sbit  ADC_DCCMP4_COMP120_ADC1_DCCMP4_bit at ADC1_DCCMP4.B20;
    sbit  ADC_DCCMP4_COMP121_ADC1_DCCMP4_bit at ADC1_DCCMP4.B21;
    sbit  ADC_DCCMP4_COMP122_ADC1_DCCMP4_bit at ADC1_DCCMP4.B22;
    sbit  ADC_DCCMP4_COMP123_ADC1_DCCMP4_bit at ADC1_DCCMP4.B23;
    sbit  ADC_DCCMP4_COMP124_ADC1_DCCMP4_bit at ADC1_DCCMP4.B24;
    sbit  ADC_DCCMP4_COMP125_ADC1_DCCMP4_bit at ADC1_DCCMP4.B25;
    sbit  ADC_DCCMP4_COMP126_ADC1_DCCMP4_bit at ADC1_DCCMP4.B26;
    sbit  ADC_DCCMP4_COMP127_ADC1_DCCMP4_bit at ADC1_DCCMP4.B27;

sfr unsigned long   volatile ADC1_DCCMP5          absolute 0x40039E54;
    sbit  ADC_DCCMP5_COMP00_ADC1_DCCMP5_bit at ADC1_DCCMP5.B0;
    sbit  ADC_DCCMP5_COMP01_ADC1_DCCMP5_bit at ADC1_DCCMP5.B1;
    sbit  ADC_DCCMP5_COMP02_ADC1_DCCMP5_bit at ADC1_DCCMP5.B2;
    sbit  ADC_DCCMP5_COMP03_ADC1_DCCMP5_bit at ADC1_DCCMP5.B3;
    sbit  ADC_DCCMP5_COMP04_ADC1_DCCMP5_bit at ADC1_DCCMP5.B4;
    sbit  ADC_DCCMP5_COMP05_ADC1_DCCMP5_bit at ADC1_DCCMP5.B5;
    sbit  ADC_DCCMP5_COMP06_ADC1_DCCMP5_bit at ADC1_DCCMP5.B6;
    sbit  ADC_DCCMP5_COMP07_ADC1_DCCMP5_bit at ADC1_DCCMP5.B7;
    sbit  ADC_DCCMP5_COMP08_ADC1_DCCMP5_bit at ADC1_DCCMP5.B8;
    sbit  ADC_DCCMP5_COMP09_ADC1_DCCMP5_bit at ADC1_DCCMP5.B9;
    sbit  ADC_DCCMP5_COMP010_ADC1_DCCMP5_bit at ADC1_DCCMP5.B10;
    sbit  ADC_DCCMP5_COMP011_ADC1_DCCMP5_bit at ADC1_DCCMP5.B11;
    sbit  ADC_DCCMP5_COMP116_ADC1_DCCMP5_bit at ADC1_DCCMP5.B16;
    sbit  ADC_DCCMP5_COMP117_ADC1_DCCMP5_bit at ADC1_DCCMP5.B17;
    sbit  ADC_DCCMP5_COMP118_ADC1_DCCMP5_bit at ADC1_DCCMP5.B18;
    sbit  ADC_DCCMP5_COMP119_ADC1_DCCMP5_bit at ADC1_DCCMP5.B19;
    sbit  ADC_DCCMP5_COMP120_ADC1_DCCMP5_bit at ADC1_DCCMP5.B20;
    sbit  ADC_DCCMP5_COMP121_ADC1_DCCMP5_bit at ADC1_DCCMP5.B21;
    sbit  ADC_DCCMP5_COMP122_ADC1_DCCMP5_bit at ADC1_DCCMP5.B22;
    sbit  ADC_DCCMP5_COMP123_ADC1_DCCMP5_bit at ADC1_DCCMP5.B23;
    sbit  ADC_DCCMP5_COMP124_ADC1_DCCMP5_bit at ADC1_DCCMP5.B24;
    sbit  ADC_DCCMP5_COMP125_ADC1_DCCMP5_bit at ADC1_DCCMP5.B25;
    sbit  ADC_DCCMP5_COMP126_ADC1_DCCMP5_bit at ADC1_DCCMP5.B26;
    sbit  ADC_DCCMP5_COMP127_ADC1_DCCMP5_bit at ADC1_DCCMP5.B27;

sfr unsigned long   volatile ADC1_DCCMP6          absolute 0x40039E58;
    sbit  ADC_DCCMP6_COMP00_ADC1_DCCMP6_bit at ADC1_DCCMP6.B0;
    sbit  ADC_DCCMP6_COMP01_ADC1_DCCMP6_bit at ADC1_DCCMP6.B1;
    sbit  ADC_DCCMP6_COMP02_ADC1_DCCMP6_bit at ADC1_DCCMP6.B2;
    sbit  ADC_DCCMP6_COMP03_ADC1_DCCMP6_bit at ADC1_DCCMP6.B3;
    sbit  ADC_DCCMP6_COMP04_ADC1_DCCMP6_bit at ADC1_DCCMP6.B4;
    sbit  ADC_DCCMP6_COMP05_ADC1_DCCMP6_bit at ADC1_DCCMP6.B5;
    sbit  ADC_DCCMP6_COMP06_ADC1_DCCMP6_bit at ADC1_DCCMP6.B6;
    sbit  ADC_DCCMP6_COMP07_ADC1_DCCMP6_bit at ADC1_DCCMP6.B7;
    sbit  ADC_DCCMP6_COMP08_ADC1_DCCMP6_bit at ADC1_DCCMP6.B8;
    sbit  ADC_DCCMP6_COMP09_ADC1_DCCMP6_bit at ADC1_DCCMP6.B9;
    sbit  ADC_DCCMP6_COMP010_ADC1_DCCMP6_bit at ADC1_DCCMP6.B10;
    sbit  ADC_DCCMP6_COMP011_ADC1_DCCMP6_bit at ADC1_DCCMP6.B11;
    sbit  ADC_DCCMP6_COMP116_ADC1_DCCMP6_bit at ADC1_DCCMP6.B16;
    sbit  ADC_DCCMP6_COMP117_ADC1_DCCMP6_bit at ADC1_DCCMP6.B17;
    sbit  ADC_DCCMP6_COMP118_ADC1_DCCMP6_bit at ADC1_DCCMP6.B18;
    sbit  ADC_DCCMP6_COMP119_ADC1_DCCMP6_bit at ADC1_DCCMP6.B19;
    sbit  ADC_DCCMP6_COMP120_ADC1_DCCMP6_bit at ADC1_DCCMP6.B20;
    sbit  ADC_DCCMP6_COMP121_ADC1_DCCMP6_bit at ADC1_DCCMP6.B21;
    sbit  ADC_DCCMP6_COMP122_ADC1_DCCMP6_bit at ADC1_DCCMP6.B22;
    sbit  ADC_DCCMP6_COMP123_ADC1_DCCMP6_bit at ADC1_DCCMP6.B23;
    sbit  ADC_DCCMP6_COMP124_ADC1_DCCMP6_bit at ADC1_DCCMP6.B24;
    sbit  ADC_DCCMP6_COMP125_ADC1_DCCMP6_bit at ADC1_DCCMP6.B25;
    sbit  ADC_DCCMP6_COMP126_ADC1_DCCMP6_bit at ADC1_DCCMP6.B26;
    sbit  ADC_DCCMP6_COMP127_ADC1_DCCMP6_bit at ADC1_DCCMP6.B27;

sfr unsigned long   volatile ADC1_DCCMP7          absolute 0x40039E5C;
    sbit  ADC_DCCMP7_COMP00_ADC1_DCCMP7_bit at ADC1_DCCMP7.B0;
    sbit  ADC_DCCMP7_COMP01_ADC1_DCCMP7_bit at ADC1_DCCMP7.B1;
    sbit  ADC_DCCMP7_COMP02_ADC1_DCCMP7_bit at ADC1_DCCMP7.B2;
    sbit  ADC_DCCMP7_COMP03_ADC1_DCCMP7_bit at ADC1_DCCMP7.B3;
    sbit  ADC_DCCMP7_COMP04_ADC1_DCCMP7_bit at ADC1_DCCMP7.B4;
    sbit  ADC_DCCMP7_COMP05_ADC1_DCCMP7_bit at ADC1_DCCMP7.B5;
    sbit  ADC_DCCMP7_COMP06_ADC1_DCCMP7_bit at ADC1_DCCMP7.B6;
    sbit  ADC_DCCMP7_COMP07_ADC1_DCCMP7_bit at ADC1_DCCMP7.B7;
    sbit  ADC_DCCMP7_COMP08_ADC1_DCCMP7_bit at ADC1_DCCMP7.B8;
    sbit  ADC_DCCMP7_COMP09_ADC1_DCCMP7_bit at ADC1_DCCMP7.B9;
    sbit  ADC_DCCMP7_COMP010_ADC1_DCCMP7_bit at ADC1_DCCMP7.B10;
    sbit  ADC_DCCMP7_COMP011_ADC1_DCCMP7_bit at ADC1_DCCMP7.B11;
    sbit  ADC_DCCMP7_COMP116_ADC1_DCCMP7_bit at ADC1_DCCMP7.B16;
    sbit  ADC_DCCMP7_COMP117_ADC1_DCCMP7_bit at ADC1_DCCMP7.B17;
    sbit  ADC_DCCMP7_COMP118_ADC1_DCCMP7_bit at ADC1_DCCMP7.B18;
    sbit  ADC_DCCMP7_COMP119_ADC1_DCCMP7_bit at ADC1_DCCMP7.B19;
    sbit  ADC_DCCMP7_COMP120_ADC1_DCCMP7_bit at ADC1_DCCMP7.B20;
    sbit  ADC_DCCMP7_COMP121_ADC1_DCCMP7_bit at ADC1_DCCMP7.B21;
    sbit  ADC_DCCMP7_COMP122_ADC1_DCCMP7_bit at ADC1_DCCMP7.B22;
    sbit  ADC_DCCMP7_COMP123_ADC1_DCCMP7_bit at ADC1_DCCMP7.B23;
    sbit  ADC_DCCMP7_COMP124_ADC1_DCCMP7_bit at ADC1_DCCMP7.B24;
    sbit  ADC_DCCMP7_COMP125_ADC1_DCCMP7_bit at ADC1_DCCMP7.B25;
    sbit  ADC_DCCMP7_COMP126_ADC1_DCCMP7_bit at ADC1_DCCMP7.B26;
    sbit  ADC_DCCMP7_COMP127_ADC1_DCCMP7_bit at ADC1_DCCMP7.B27;

sfr unsigned long   volatile ADC1_PP              absolute 0x40039FC0;
    sbit  ADC_PP_MSR0_ADC1_PP_bit at ADC1_PP.B0;
    sbit  ADC_PP_MSR1_ADC1_PP_bit at ADC1_PP.B1;
    sbit  ADC_PP_MSR2_ADC1_PP_bit at ADC1_PP.B2;
    sbit  ADC_PP_MSR3_ADC1_PP_bit at ADC1_PP.B3;
    sbit  ADC_PP_CH4_ADC1_PP_bit at ADC1_PP.B4;
    sbit  ADC_PP_CH5_ADC1_PP_bit at ADC1_PP.B5;
    sbit  ADC_PP_CH6_ADC1_PP_bit at ADC1_PP.B6;
    sbit  ADC_PP_CH7_ADC1_PP_bit at ADC1_PP.B7;
    sbit  ADC_PP_CH8_ADC1_PP_bit at ADC1_PP.B8;
    sbit  ADC_PP_CH9_ADC1_PP_bit at ADC1_PP.B9;
    sbit  ADC_PP_DC10_ADC1_PP_bit at ADC1_PP.B10;
    sbit  ADC_PP_DC11_ADC1_PP_bit at ADC1_PP.B11;
    sbit  ADC_PP_DC12_ADC1_PP_bit at ADC1_PP.B12;
    sbit  ADC_PP_DC13_ADC1_PP_bit at ADC1_PP.B13;
    sbit  ADC_PP_DC14_ADC1_PP_bit at ADC1_PP.B14;
    sbit  ADC_PP_DC15_ADC1_PP_bit at ADC1_PP.B15;
    sbit  ADC_PP_TYPE16_ADC1_PP_bit at ADC1_PP.B16;
    sbit  ADC_PP_TYPE17_ADC1_PP_bit at ADC1_PP.B17;
    sbit  ADC_PP_RSL18_ADC1_PP_bit at ADC1_PP.B18;
    sbit  ADC_PP_RSL19_ADC1_PP_bit at ADC1_PP.B19;
    sbit  ADC_PP_RSL20_ADC1_PP_bit at ADC1_PP.B20;
    sbit  ADC_PP_RSL21_ADC1_PP_bit at ADC1_PP.B21;
    sbit  ADC_PP_RSL22_ADC1_PP_bit at ADC1_PP.B22;
    sbit  ADC_PP_TS_ADC1_PP_bit at ADC1_PP.B23;

sfr unsigned long   volatile ADC1_PC              absolute 0x40039FC4;
    sbit  ADC_PC_SR0_ADC1_PC_bit at ADC1_PC.B0;
    sbit  ADC_PC_SR1_ADC1_PC_bit at ADC1_PC.B1;
    sbit  ADC_PC_SR2_ADC1_PC_bit at ADC1_PC.B2;
    sbit  ADC_PC_SR3_ADC1_PC_bit at ADC1_PC.B3;

sfr unsigned long   volatile ADC1_CC              absolute 0x40039FC8;
    sbit  ADC_CC_CS0_ADC1_CC_bit at ADC1_CC.B0;
    sbit  ADC_CC_CS1_ADC1_CC_bit at ADC1_CC.B1;
    sbit  ADC_CC_CS2_ADC1_CC_bit at ADC1_CC.B2;
    sbit  ADC_CC_CS3_ADC1_CC_bit at ADC1_CC.B3;

sfr unsigned long   volatile COMP_ACMIS           absolute 0x4003C000;
    const register unsigned short int COMP_ACMIS_IN0 = 0;
    sbit  COMP_ACMIS_IN0_bit at COMP_ACMIS.B0;
    const register unsigned short int COMP_ACMIS_IN1 = 1;
    sbit  COMP_ACMIS_IN1_bit at COMP_ACMIS.B1;
    const register unsigned short int COMP_ACMIS_IN2 = 2;
    sbit  COMP_ACMIS_IN2_bit at COMP_ACMIS.B2;

sfr unsigned long   volatile COMP_ACRIS           absolute 0x4003C004;
    const register unsigned short int COMP_ACRIS_IN0 = 0;
    sbit  COMP_ACRIS_IN0_bit at COMP_ACRIS.B0;
    const register unsigned short int COMP_ACRIS_IN1 = 1;
    sbit  COMP_ACRIS_IN1_bit at COMP_ACRIS.B1;
    const register unsigned short int COMP_ACRIS_IN2 = 2;
    sbit  COMP_ACRIS_IN2_bit at COMP_ACRIS.B2;

sfr unsigned long   volatile COMP_ACINTEN         absolute 0x4003C008;
    const register unsigned short int COMP_ACINTEN_IN0 = 0;
    sbit  COMP_ACINTEN_IN0_bit at COMP_ACINTEN.B0;
    const register unsigned short int COMP_ACINTEN_IN1 = 1;
    sbit  COMP_ACINTEN_IN1_bit at COMP_ACINTEN.B1;
    const register unsigned short int COMP_ACINTEN_IN2 = 2;
    sbit  COMP_ACINTEN_IN2_bit at COMP_ACINTEN.B2;

sfr unsigned long   volatile COMP_ACREFCTL        absolute 0x4003C010;
    const register unsigned short int COMP_ACREFCTL_VREF0 = 0;
    sbit  COMP_ACREFCTL_VREF0_bit at COMP_ACREFCTL.B0;
    const register unsigned short int COMP_ACREFCTL_VREF1 = 1;
    sbit  COMP_ACREFCTL_VREF1_bit at COMP_ACREFCTL.B1;
    const register unsigned short int COMP_ACREFCTL_VREF2 = 2;
    sbit  COMP_ACREFCTL_VREF2_bit at COMP_ACREFCTL.B2;
    const register unsigned short int COMP_ACREFCTL_VREF3 = 3;
    sbit  COMP_ACREFCTL_VREF3_bit at COMP_ACREFCTL.B3;
    const register unsigned short int COMP_ACREFCTL_RNG = 8;
    sbit  COMP_ACREFCTL_RNG_bit at COMP_ACREFCTL.B8;
    const register unsigned short int COMP_ACREFCTL_EN = 9;
    sbit  COMP_ACREFCTL_EN_bit at COMP_ACREFCTL.B9;

sfr unsigned long   volatile COMP_ACSTAT0         absolute 0x4003C020;
    const register unsigned short int COMP_ACSTAT0_OVAL = 1;
    sbit  COMP_ACSTAT0_OVAL_bit at COMP_ACSTAT0.B1;

sfr unsigned long   volatile COMP_ACCTL0          absolute 0x4003C024;
    const register unsigned short int COMP_ACCTL0_CINV = 1;
    sbit  COMP_ACCTL0_CINV_bit at COMP_ACCTL0.B1;
    const register unsigned short int COMP_ACCTL0_ISEN2 = 2;
    sbit  COMP_ACCTL0_ISEN2_bit at COMP_ACCTL0.B2;
    const register unsigned short int COMP_ACCTL0_ISEN3 = 3;
    sbit  COMP_ACCTL0_ISEN3_bit at COMP_ACCTL0.B3;
    const register unsigned short int COMP_ACCTL0_ISLVAL = 4;
    sbit  COMP_ACCTL0_ISLVAL_bit at COMP_ACCTL0.B4;
    const register unsigned short int COMP_ACCTL0_TSEN5 = 5;
    sbit  COMP_ACCTL0_TSEN5_bit at COMP_ACCTL0.B5;
    const register unsigned short int COMP_ACCTL0_TSEN6 = 6;
    sbit  COMP_ACCTL0_TSEN6_bit at COMP_ACCTL0.B6;
    const register unsigned short int COMP_ACCTL0_TSLVAL = 7;
    sbit  COMP_ACCTL0_TSLVAL_bit at COMP_ACCTL0.B7;
    const register unsigned short int COMP_ACCTL0_ASRCP9 = 9;
    sbit  COMP_ACCTL0_ASRCP9_bit at COMP_ACCTL0.B9;
    const register unsigned short int COMP_ACCTL0_ASRCP10 = 10;
    sbit  COMP_ACCTL0_ASRCP10_bit at COMP_ACCTL0.B10;
    const register unsigned short int COMP_ACCTL0_TOEN = 11;
    sbit  COMP_ACCTL0_TOEN_bit at COMP_ACCTL0.B11;

sfr unsigned long   volatile COMP_ACSTAT1         absolute 0x4003C040;
    const register unsigned short int COMP_ACSTAT1_OVAL = 1;
    sbit  COMP_ACSTAT1_OVAL_bit at COMP_ACSTAT1.B1;

sfr unsigned long   volatile COMP_ACCTL1          absolute 0x4003C044;
    const register unsigned short int COMP_ACCTL1_CINV = 1;
    sbit  COMP_ACCTL1_CINV_bit at COMP_ACCTL1.B1;
    const register unsigned short int COMP_ACCTL1_ISEN2 = 2;
    sbit  COMP_ACCTL1_ISEN2_bit at COMP_ACCTL1.B2;
    const register unsigned short int COMP_ACCTL1_ISEN3 = 3;
    sbit  COMP_ACCTL1_ISEN3_bit at COMP_ACCTL1.B3;
    const register unsigned short int COMP_ACCTL1_ISLVAL = 4;
    sbit  COMP_ACCTL1_ISLVAL_bit at COMP_ACCTL1.B4;
    const register unsigned short int COMP_ACCTL1_TSEN5 = 5;
    sbit  COMP_ACCTL1_TSEN5_bit at COMP_ACCTL1.B5;
    const register unsigned short int COMP_ACCTL1_TSEN6 = 6;
    sbit  COMP_ACCTL1_TSEN6_bit at COMP_ACCTL1.B6;
    const register unsigned short int COMP_ACCTL1_TSLVAL = 7;
    sbit  COMP_ACCTL1_TSLVAL_bit at COMP_ACCTL1.B7;
    const register unsigned short int COMP_ACCTL1_ASRCP9 = 9;
    sbit  COMP_ACCTL1_ASRCP9_bit at COMP_ACCTL1.B9;
    const register unsigned short int COMP_ACCTL1_ASRCP10 = 10;
    sbit  COMP_ACCTL1_ASRCP10_bit at COMP_ACCTL1.B10;
    const register unsigned short int COMP_ACCTL1_TOEN = 11;
    sbit  COMP_ACCTL1_TOEN_bit at COMP_ACCTL1.B11;

sfr unsigned long   volatile COMP_ACSTAT2         absolute 0x4003C060;
    const register unsigned short int COMP_ACSTAT2_OVAL = 1;
    sbit  COMP_ACSTAT2_OVAL_bit at COMP_ACSTAT2.B1;

sfr unsigned long   volatile COMP_ACCTL2          absolute 0x4003C064;
    const register unsigned short int COMP_ACCTL2_CINV = 1;
    sbit  COMP_ACCTL2_CINV_bit at COMP_ACCTL2.B1;
    const register unsigned short int COMP_ACCTL2_ISEN2 = 2;
    sbit  COMP_ACCTL2_ISEN2_bit at COMP_ACCTL2.B2;
    const register unsigned short int COMP_ACCTL2_ISEN3 = 3;
    sbit  COMP_ACCTL2_ISEN3_bit at COMP_ACCTL2.B3;
    const register unsigned short int COMP_ACCTL2_ISLVAL = 4;
    sbit  COMP_ACCTL2_ISLVAL_bit at COMP_ACCTL2.B4;
    const register unsigned short int COMP_ACCTL2_TSEN5 = 5;
    sbit  COMP_ACCTL2_TSEN5_bit at COMP_ACCTL2.B5;
    const register unsigned short int COMP_ACCTL2_TSEN6 = 6;
    sbit  COMP_ACCTL2_TSEN6_bit at COMP_ACCTL2.B6;
    const register unsigned short int COMP_ACCTL2_TSLVAL = 7;
    sbit  COMP_ACCTL2_TSLVAL_bit at COMP_ACCTL2.B7;
    const register unsigned short int COMP_ACCTL2_ASRCP9 = 9;
    sbit  COMP_ACCTL2_ASRCP9_bit at COMP_ACCTL2.B9;
    const register unsigned short int COMP_ACCTL2_ASRCP10 = 10;
    sbit  COMP_ACCTL2_ASRCP10_bit at COMP_ACCTL2.B10;
    const register unsigned short int COMP_ACCTL2_TOEN = 11;
    sbit  COMP_ACCTL2_TOEN_bit at COMP_ACCTL2.B11;

sfr unsigned long   volatile COMP_PP              absolute 0x4003CFC0;
    const register unsigned short int COMP_PP_CMP0 = 0;
    sbit  COMP_PP_CMP0_bit at COMP_PP.B0;
    const register unsigned short int COMP_PP_CMP1 = 1;
    sbit  COMP_PP_CMP1_bit at COMP_PP.B1;
    const register unsigned short int COMP_PP_CMP2 = 2;
    sbit  COMP_PP_CMP2_bit at COMP_PP.B2;
    const register unsigned short int COMP_PP_C0O = 16;
    sbit  COMP_PP_C0O_bit at COMP_PP.B16;
    const register unsigned short int COMP_PP_C1O = 17;
    sbit  COMP_PP_C1O_bit at COMP_PP.B17;
    const register unsigned short int COMP_PP_C2O = 18;
    sbit  COMP_PP_C2O_bit at COMP_PP.B18;

sfr unsigned long   volatile GPIO_PORTJ           absolute 0x4003D000;
sfr unsigned long   volatile GPIO_PORTJ_DATA_BITS absolute 0x4003D000;
sfr unsigned long   volatile GPIO_PORTJ_DATA      absolute 0x4003D3FC;
    const register unsigned short int GPIO_PORTJ_DATA0 = 0;
    sbit  GPIO_PORTJ_DATA0_bit at GPIO_PORTJ_DATA.B0;
    const register unsigned short int GPIO_PORTJ_DATA1 = 1;
    sbit  GPIO_PORTJ_DATA1_bit at GPIO_PORTJ_DATA.B1;
    const register unsigned short int GPIO_PORTJ_DATA2 = 2;
    sbit  GPIO_PORTJ_DATA2_bit at GPIO_PORTJ_DATA.B2;
sfr unsigned long   volatile GPIO_PORTJ_DIR       absolute 0x4003D400;
    const register unsigned short int GPIO_PORTJ_DIR0 = 0;
    sbit  GPIO_PORTJ_DIR0_bit at GPIO_PORTJ_DIR.B0;
    const register unsigned short int GPIO_PORTJ_DIR1 = 1;
    sbit  GPIO_PORTJ_DIR1_bit at GPIO_PORTJ_DIR.B1;
    const register unsigned short int GPIO_PORTJ_DIR2 = 2;
    sbit  GPIO_PORTJ_DIR2_bit at GPIO_PORTJ_DIR.B2;
sfr unsigned long   volatile GPIO_PORTJ_IS        absolute 0x4003D404;
sfr unsigned long   volatile GPIO_PORTJ_IBE       absolute 0x4003D408;
sfr unsigned long   volatile GPIO_PORTJ_IEV       absolute 0x4003D40C;
sfr unsigned long   volatile GPIO_PORTJ_IM        absolute 0x4003D410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTJ_IM_bit at GPIO_PORTJ_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTJ_IM_bit at GPIO_PORTJ_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTJ_IM_bit at GPIO_PORTJ_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTJ_IM_bit at GPIO_PORTJ_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTJ_IM_bit at GPIO_PORTJ_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTJ_IM_bit at GPIO_PORTJ_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTJ_IM_bit at GPIO_PORTJ_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTJ_IM_bit at GPIO_PORTJ_IM.B7;

sfr unsigned long   volatile GPIO_PORTJ_RIS       absolute 0x4003D414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTJ_RIS_bit at GPIO_PORTJ_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTJ_RIS_bit at GPIO_PORTJ_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTJ_RIS_bit at GPIO_PORTJ_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTJ_RIS_bit at GPIO_PORTJ_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTJ_RIS_bit at GPIO_PORTJ_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTJ_RIS_bit at GPIO_PORTJ_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTJ_RIS_bit at GPIO_PORTJ_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTJ_RIS_bit at GPIO_PORTJ_RIS.B7;

sfr unsigned long   volatile GPIO_PORTJ_MIS       absolute 0x4003D418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTJ_MIS_bit at GPIO_PORTJ_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTJ_MIS_bit at GPIO_PORTJ_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTJ_MIS_bit at GPIO_PORTJ_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTJ_MIS_bit at GPIO_PORTJ_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTJ_MIS_bit at GPIO_PORTJ_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTJ_MIS_bit at GPIO_PORTJ_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTJ_MIS_bit at GPIO_PORTJ_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTJ_MIS_bit at GPIO_PORTJ_MIS.B7;

sfr unsigned long   volatile GPIO_PORTJ_ICR       absolute 0x4003D41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTJ_ICR_bit at GPIO_PORTJ_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTJ_ICR_bit at GPIO_PORTJ_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTJ_ICR_bit at GPIO_PORTJ_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTJ_ICR_bit at GPIO_PORTJ_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTJ_ICR_bit at GPIO_PORTJ_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTJ_ICR_bit at GPIO_PORTJ_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTJ_ICR_bit at GPIO_PORTJ_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTJ_ICR_bit at GPIO_PORTJ_ICR.B7;

sfr unsigned long   volatile GPIO_PORTJ_AFSEL     absolute 0x4003D420;
    const register unsigned short int GPIO_PORTJ_AFSEL0 = 0;
    sbit  GPIO_PORTJ_AFSEL0_bit at GPIO_PORTJ_AFSEL.B0;
    const register unsigned short int GPIO_PORTJ_AFSEL1 = 1;
    sbit  GPIO_PORTJ_AFSEL1_bit at GPIO_PORTJ_AFSEL.B1;
    const register unsigned short int GPIO_PORTJ_AFSEL2 = 2;
    sbit  GPIO_PORTJ_AFSEL2_bit at GPIO_PORTJ_AFSEL.B2;
sfr unsigned long   volatile GPIO_PORTJ_DR2R      absolute 0x4003D500;
sfr unsigned long   volatile GPIO_PORTJ_DR4R      absolute 0x4003D504;
sfr unsigned long   volatile GPIO_PORTJ_DR8R      absolute 0x4003D508;
sfr unsigned long   volatile GPIO_PORTJ_ODR       absolute 0x4003D50C;
sfr unsigned long   volatile GPIO_PORTJ_PUR       absolute 0x4003D510;
sfr unsigned long   volatile GPIO_PORTJ_PDR       absolute 0x4003D514;
sfr unsigned long   volatile GPIO_PORTJ_SLR       absolute 0x4003D518;
sfr unsigned long   volatile GPIO_PORTJ_DEN       absolute 0x4003D51C;
    const register unsigned short int GPIO_PORTJ_DEN0 = 0;
    sbit  GPIO_PORTJ_DEN0_bit at GPIO_PORTJ_DEN.B0;
    const register unsigned short int GPIO_PORTJ_DEN1 = 1;
    sbit  GPIO_PORTJ_DEN1_bit at GPIO_PORTJ_DEN.B1;
    const register unsigned short int GPIO_PORTJ_DEN2 = 2;
    sbit  GPIO_PORTJ_DEN2_bit at GPIO_PORTJ_DEN.B2;
sfr unsigned long   volatile GPIO_PORTJ_LOCK      absolute 0x4003D520;
    sbit  GPIO_LOCK0_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTJ_LOCK_bit at GPIO_PORTJ_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTJ_CR        absolute 0x4003D524;
sfr unsigned long   volatile GPIO_PORTJ_AMSEL     absolute 0x4003D528;
    const register unsigned short int GPIO_PORTJ_AMSEL0 = 0;
    sbit  GPIO_PORTJ_AMSEL0_bit at GPIO_PORTJ_AMSEL.B0;
    const register unsigned short int GPIO_PORTJ_AMSEL1 = 1;
    sbit  GPIO_PORTJ_AMSEL1_bit at GPIO_PORTJ_AMSEL.B1;
    const register unsigned short int GPIO_PORTJ_AMSEL2 = 2;
    sbit  GPIO_PORTJ_AMSEL2_bit at GPIO_PORTJ_AMSEL.B2;
sfr unsigned long   volatile GPIO_PORTJ_PCTL      absolute 0x4003D52C;
sfr unsigned long   volatile GPIO_PORTJ_ADCCTL    absolute 0x4003D530;
sfr unsigned long   volatile GPIO_PORTJ_DMACTL    absolute 0x4003D534;
sfr unsigned long   volatile CAN0_CTL             absolute 0x40040000;
    const register unsigned short int CAN_CTL_INIT = 0;
    sbit  CAN_CTL_INIT_bit at CAN0_CTL.B0;
    const register unsigned short int CAN_CTL_IE = 1;
    sbit  CAN_CTL_IE_bit at CAN0_CTL.B1;
    const register unsigned short int CAN_CTL_SIE = 2;
    sbit  CAN_CTL_SIE_bit at CAN0_CTL.B2;
    const register unsigned short int CAN_CTL_EIE = 3;
    sbit  CAN_CTL_EIE_bit at CAN0_CTL.B3;
    const register unsigned short int CAN_CTL_DAR = 5;
    sbit  CAN_CTL_DAR_bit at CAN0_CTL.B5;
    const register unsigned short int CAN_CTL_CCE = 6;
    sbit  CAN_CTL_CCE_bit at CAN0_CTL.B6;
    const register unsigned short int CAN_CTL_TEST = 7;
    sbit  CAN_CTL_TEST_bit at CAN0_CTL.B7;

sfr unsigned long   volatile CAN0_STS             absolute 0x40040004;
    const register unsigned short int CAN_STS_LEC0 = 0;
    sbit  CAN_STS_LEC0_bit at CAN0_STS.B0;
    const register unsigned short int CAN_STS_LEC1 = 1;
    sbit  CAN_STS_LEC1_bit at CAN0_STS.B1;
    const register unsigned short int CAN_STS_LEC2 = 2;
    sbit  CAN_STS_LEC2_bit at CAN0_STS.B2;
    const register unsigned short int CAN_STS_TXOK = 3;
    sbit  CAN_STS_TXOK_bit at CAN0_STS.B3;
    const register unsigned short int CAN_STS_RXOK = 4;
    sbit  CAN_STS_RXOK_bit at CAN0_STS.B4;
    const register unsigned short int CAN_STS_EPASS = 5;
    sbit  CAN_STS_EPASS_bit at CAN0_STS.B5;
    const register unsigned short int CAN_STS_EWARN = 6;
    sbit  CAN_STS_EWARN_bit at CAN0_STS.B6;
    const register unsigned short int CAN_STS_BOFF = 7;
    sbit  CAN_STS_BOFF_bit at CAN0_STS.B7;

sfr unsigned long   volatile CAN0_ERR             absolute 0x40040008;
    const register unsigned short int CAN_ERR_TEC0 = 0;
    sbit  CAN_ERR_TEC0_bit at CAN0_ERR.B0;
    const register unsigned short int CAN_ERR_TEC1 = 1;
    sbit  CAN_ERR_TEC1_bit at CAN0_ERR.B1;
    const register unsigned short int CAN_ERR_TEC2 = 2;
    sbit  CAN_ERR_TEC2_bit at CAN0_ERR.B2;
    const register unsigned short int CAN_ERR_TEC3 = 3;
    sbit  CAN_ERR_TEC3_bit at CAN0_ERR.B3;
    const register unsigned short int CAN_ERR_TEC4 = 4;
    sbit  CAN_ERR_TEC4_bit at CAN0_ERR.B4;
    const register unsigned short int CAN_ERR_TEC5 = 5;
    sbit  CAN_ERR_TEC5_bit at CAN0_ERR.B5;
    const register unsigned short int CAN_ERR_TEC6 = 6;
    sbit  CAN_ERR_TEC6_bit at CAN0_ERR.B6;
    const register unsigned short int CAN_ERR_TEC7 = 7;
    sbit  CAN_ERR_TEC7_bit at CAN0_ERR.B7;
    const register unsigned short int CAN_ERR_REC8 = 8;
    sbit  CAN_ERR_REC8_bit at CAN0_ERR.B8;
    const register unsigned short int CAN_ERR_REC9 = 9;
    sbit  CAN_ERR_REC9_bit at CAN0_ERR.B9;
    const register unsigned short int CAN_ERR_REC10 = 10;
    sbit  CAN_ERR_REC10_bit at CAN0_ERR.B10;
    const register unsigned short int CAN_ERR_REC11 = 11;
    sbit  CAN_ERR_REC11_bit at CAN0_ERR.B11;
    const register unsigned short int CAN_ERR_REC12 = 12;
    sbit  CAN_ERR_REC12_bit at CAN0_ERR.B12;
    const register unsigned short int CAN_ERR_REC13 = 13;
    sbit  CAN_ERR_REC13_bit at CAN0_ERR.B13;
    const register unsigned short int CAN_ERR_REC14 = 14;
    sbit  CAN_ERR_REC14_bit at CAN0_ERR.B14;
    const register unsigned short int CAN_ERR_RP = 15;
    sbit  CAN_ERR_RP_bit at CAN0_ERR.B15;

sfr unsigned long   volatile CAN0_BIT             absolute 0x4004000C;
    const register unsigned short int CAN_BIT_BRP0 = 0;
    sbit  CAN_BIT_BRP0_bit at CAN0_BIT.B0;
    const register unsigned short int CAN_BIT_BRP1 = 1;
    sbit  CAN_BIT_BRP1_bit at CAN0_BIT.B1;
    const register unsigned short int CAN_BIT_BRP2 = 2;
    sbit  CAN_BIT_BRP2_bit at CAN0_BIT.B2;
    const register unsigned short int CAN_BIT_BRP3 = 3;
    sbit  CAN_BIT_BRP3_bit at CAN0_BIT.B3;
    const register unsigned short int CAN_BIT_BRP4 = 4;
    sbit  CAN_BIT_BRP4_bit at CAN0_BIT.B4;
    const register unsigned short int CAN_BIT_BRP5 = 5;
    sbit  CAN_BIT_BRP5_bit at CAN0_BIT.B5;
    const register unsigned short int CAN_BIT_SJW6 = 6;
    sbit  CAN_BIT_SJW6_bit at CAN0_BIT.B6;
    const register unsigned short int CAN_BIT_SJW7 = 7;
    sbit  CAN_BIT_SJW7_bit at CAN0_BIT.B7;
    const register unsigned short int CAN_BIT_TSEG18 = 8;
    sbit  CAN_BIT_TSEG18_bit at CAN0_BIT.B8;
    const register unsigned short int CAN_BIT_TSEG19 = 9;
    sbit  CAN_BIT_TSEG19_bit at CAN0_BIT.B9;
    const register unsigned short int CAN_BIT_TSEG110 = 10;
    sbit  CAN_BIT_TSEG110_bit at CAN0_BIT.B10;
    const register unsigned short int CAN_BIT_TSEG111 = 11;
    sbit  CAN_BIT_TSEG111_bit at CAN0_BIT.B11;
    const register unsigned short int CAN_BIT_TSEG212 = 12;
    sbit  CAN_BIT_TSEG212_bit at CAN0_BIT.B12;
    const register unsigned short int CAN_BIT_TSEG213 = 13;
    sbit  CAN_BIT_TSEG213_bit at CAN0_BIT.B13;
    const register unsigned short int CAN_BIT_TSEG214 = 14;
    sbit  CAN_BIT_TSEG214_bit at CAN0_BIT.B14;

sfr unsigned long   volatile CAN0_INT             absolute 0x40040010;
    const register unsigned short int CAN_INT_INTID0 = 0;
    sbit  CAN_INT_INTID0_bit at CAN0_INT.B0;
    const register unsigned short int CAN_INT_INTID1 = 1;
    sbit  CAN_INT_INTID1_bit at CAN0_INT.B1;
    const register unsigned short int CAN_INT_INTID2 = 2;
    sbit  CAN_INT_INTID2_bit at CAN0_INT.B2;
    const register unsigned short int CAN_INT_INTID3 = 3;
    sbit  CAN_INT_INTID3_bit at CAN0_INT.B3;
    const register unsigned short int CAN_INT_INTID4 = 4;
    sbit  CAN_INT_INTID4_bit at CAN0_INT.B4;
    const register unsigned short int CAN_INT_INTID5 = 5;
    sbit  CAN_INT_INTID5_bit at CAN0_INT.B5;
    const register unsigned short int CAN_INT_INTID6 = 6;
    sbit  CAN_INT_INTID6_bit at CAN0_INT.B6;
    const register unsigned short int CAN_INT_INTID7 = 7;
    sbit  CAN_INT_INTID7_bit at CAN0_INT.B7;
    const register unsigned short int CAN_INT_INTID8 = 8;
    sbit  CAN_INT_INTID8_bit at CAN0_INT.B8;
    const register unsigned short int CAN_INT_INTID9 = 9;
    sbit  CAN_INT_INTID9_bit at CAN0_INT.B9;
    const register unsigned short int CAN_INT_INTID10 = 10;
    sbit  CAN_INT_INTID10_bit at CAN0_INT.B10;
    const register unsigned short int CAN_INT_INTID11 = 11;
    sbit  CAN_INT_INTID11_bit at CAN0_INT.B11;
    const register unsigned short int CAN_INT_INTID12 = 12;
    sbit  CAN_INT_INTID12_bit at CAN0_INT.B12;
    const register unsigned short int CAN_INT_INTID13 = 13;
    sbit  CAN_INT_INTID13_bit at CAN0_INT.B13;
    const register unsigned short int CAN_INT_INTID14 = 14;
    sbit  CAN_INT_INTID14_bit at CAN0_INT.B14;
    const register unsigned short int CAN_INT_INTID15 = 15;
    sbit  CAN_INT_INTID15_bit at CAN0_INT.B15;

sfr unsigned long   volatile CAN0_TST             absolute 0x40040014;
    const register unsigned short int CAN_TST_BASIC = 2;
    sbit  CAN_TST_BASIC_bit at CAN0_TST.B2;
    const register unsigned short int CAN_TST_SILENT = 3;
    sbit  CAN_TST_SILENT_bit at CAN0_TST.B3;
    const register unsigned short int CAN_TST_LBACK = 4;
    sbit  CAN_TST_LBACK_bit at CAN0_TST.B4;
    const register unsigned short int CAN_TST_TX5 = 5;
    sbit  CAN_TST_TX5_bit at CAN0_TST.B5;
    const register unsigned short int CAN_TST_TX6 = 6;
    sbit  CAN_TST_TX6_bit at CAN0_TST.B6;
    const register unsigned short int CAN_TST_RX = 7;
    sbit  CAN_TST_RX_bit at CAN0_TST.B7;

sfr unsigned long   volatile CAN0_BRPE            absolute 0x40040018;
    const register unsigned short int CAN_BRPE_BRPE0 = 0;
    sbit  CAN_BRPE_BRPE0_bit at CAN0_BRPE.B0;
    const register unsigned short int CAN_BRPE_BRPE1 = 1;
    sbit  CAN_BRPE_BRPE1_bit at CAN0_BRPE.B1;
    const register unsigned short int CAN_BRPE_BRPE2 = 2;
    sbit  CAN_BRPE_BRPE2_bit at CAN0_BRPE.B2;
    const register unsigned short int CAN_BRPE_BRPE3 = 3;
    sbit  CAN_BRPE_BRPE3_bit at CAN0_BRPE.B3;

sfr unsigned long   volatile CAN0_IF1CRQ          absolute 0x40040020;
    const register unsigned short int CAN_IF1CRQ_MNUM0 = 0;
    sbit  CAN_IF1CRQ_MNUM0_bit at CAN0_IF1CRQ.B0;
    const register unsigned short int CAN_IF1CRQ_MNUM1 = 1;
    sbit  CAN_IF1CRQ_MNUM1_bit at CAN0_IF1CRQ.B1;
    const register unsigned short int CAN_IF1CRQ_MNUM2 = 2;
    sbit  CAN_IF1CRQ_MNUM2_bit at CAN0_IF1CRQ.B2;
    const register unsigned short int CAN_IF1CRQ_MNUM3 = 3;
    sbit  CAN_IF1CRQ_MNUM3_bit at CAN0_IF1CRQ.B3;
    const register unsigned short int CAN_IF1CRQ_MNUM4 = 4;
    sbit  CAN_IF1CRQ_MNUM4_bit at CAN0_IF1CRQ.B4;
    const register unsigned short int CAN_IF1CRQ_MNUM5 = 5;
    sbit  CAN_IF1CRQ_MNUM5_bit at CAN0_IF1CRQ.B5;
    const register unsigned short int CAN_IF1CRQ_BUSY = 15;
    sbit  CAN_IF1CRQ_BUSY_bit at CAN0_IF1CRQ.B15;

sfr unsigned long   volatile CAN0_IF1CMSK         absolute 0x40040024;
    const register unsigned short int CAN_IF1CMSK_DATAB = 0;
    sbit  CAN_IF1CMSK_DATAB_bit at CAN0_IF1CMSK.B0;
    const register unsigned short int CAN_IF1CMSK_DATAA = 1;
    sbit  CAN_IF1CMSK_DATAA_bit at CAN0_IF1CMSK.B1;
    const register unsigned short int CAN_IF1CMSK_NEWDAT = 2;
    sbit  CAN_IF1CMSK_NEWDAT_bit at CAN0_IF1CMSK.B2;
    const register unsigned short int CAN_IF1CMSK_CLRINTPND = 3;
    sbit  CAN_IF1CMSK_CLRINTPND_bit at CAN0_IF1CMSK.B3;
    const register unsigned short int CAN_IF1CMSK_CONTROL = 4;
    sbit  CAN_IF1CMSK_CONTROL_bit at CAN0_IF1CMSK.B4;
    const register unsigned short int CAN_IF1CMSK_ARB = 5;
    sbit  CAN_IF1CMSK_ARB_bit at CAN0_IF1CMSK.B5;
    const register unsigned short int CAN_IF1CMSK_MASK = 6;
    sbit  CAN_IF1CMSK_MASK_bit at CAN0_IF1CMSK.B6;
    const register unsigned short int CAN_IF1CMSK_WRNRD = 7;
    sbit  CAN_IF1CMSK_WRNRD_bit at CAN0_IF1CMSK.B7;

    const register unsigned short int CAN_IF1CMSK_TXRQST = 2;
    sbit  CAN_IF1CMSK_TXRQST_bit at CAN0_IF1CMSK.B2;

sfr unsigned long   volatile CAN0_IF1MSK1         absolute 0x40040028;
    const register unsigned short int CAN_IF1MSK1_IDMSK0 = 0;
    sbit  CAN_IF1MSK1_IDMSK0_bit at CAN0_IF1MSK1.B0;
    const register unsigned short int CAN_IF1MSK1_IDMSK1 = 1;
    sbit  CAN_IF1MSK1_IDMSK1_bit at CAN0_IF1MSK1.B1;
    const register unsigned short int CAN_IF1MSK1_IDMSK2 = 2;
    sbit  CAN_IF1MSK1_IDMSK2_bit at CAN0_IF1MSK1.B2;
    const register unsigned short int CAN_IF1MSK1_IDMSK3 = 3;
    sbit  CAN_IF1MSK1_IDMSK3_bit at CAN0_IF1MSK1.B3;
    const register unsigned short int CAN_IF1MSK1_IDMSK4 = 4;
    sbit  CAN_IF1MSK1_IDMSK4_bit at CAN0_IF1MSK1.B4;
    const register unsigned short int CAN_IF1MSK1_IDMSK5 = 5;
    sbit  CAN_IF1MSK1_IDMSK5_bit at CAN0_IF1MSK1.B5;
    const register unsigned short int CAN_IF1MSK1_IDMSK6 = 6;
    sbit  CAN_IF1MSK1_IDMSK6_bit at CAN0_IF1MSK1.B6;
    const register unsigned short int CAN_IF1MSK1_IDMSK7 = 7;
    sbit  CAN_IF1MSK1_IDMSK7_bit at CAN0_IF1MSK1.B7;
    const register unsigned short int CAN_IF1MSK1_IDMSK8 = 8;
    sbit  CAN_IF1MSK1_IDMSK8_bit at CAN0_IF1MSK1.B8;
    const register unsigned short int CAN_IF1MSK1_IDMSK9 = 9;
    sbit  CAN_IF1MSK1_IDMSK9_bit at CAN0_IF1MSK1.B9;
    const register unsigned short int CAN_IF1MSK1_IDMSK10 = 10;
    sbit  CAN_IF1MSK1_IDMSK10_bit at CAN0_IF1MSK1.B10;
    const register unsigned short int CAN_IF1MSK1_IDMSK11 = 11;
    sbit  CAN_IF1MSK1_IDMSK11_bit at CAN0_IF1MSK1.B11;
    const register unsigned short int CAN_IF1MSK1_IDMSK12 = 12;
    sbit  CAN_IF1MSK1_IDMSK12_bit at CAN0_IF1MSK1.B12;
    const register unsigned short int CAN_IF1MSK1_IDMSK13 = 13;
    sbit  CAN_IF1MSK1_IDMSK13_bit at CAN0_IF1MSK1.B13;
    const register unsigned short int CAN_IF1MSK1_IDMSK14 = 14;
    sbit  CAN_IF1MSK1_IDMSK14_bit at CAN0_IF1MSK1.B14;
    const register unsigned short int CAN_IF1MSK1_IDMSK15 = 15;
    sbit  CAN_IF1MSK1_IDMSK15_bit at CAN0_IF1MSK1.B15;

sfr unsigned long   volatile CAN0_IF1MSK2         absolute 0x4004002C;
    const register unsigned short int CAN_IF1MSK2_IDMSK0 = 0;
    sbit  CAN_IF1MSK2_IDMSK0_bit at CAN0_IF1MSK2.B0;
    const register unsigned short int CAN_IF1MSK2_IDMSK1 = 1;
    sbit  CAN_IF1MSK2_IDMSK1_bit at CAN0_IF1MSK2.B1;
    const register unsigned short int CAN_IF1MSK2_IDMSK2 = 2;
    sbit  CAN_IF1MSK2_IDMSK2_bit at CAN0_IF1MSK2.B2;
    const register unsigned short int CAN_IF1MSK2_IDMSK3 = 3;
    sbit  CAN_IF1MSK2_IDMSK3_bit at CAN0_IF1MSK2.B3;
    const register unsigned short int CAN_IF1MSK2_IDMSK4 = 4;
    sbit  CAN_IF1MSK2_IDMSK4_bit at CAN0_IF1MSK2.B4;
    const register unsigned short int CAN_IF1MSK2_IDMSK5 = 5;
    sbit  CAN_IF1MSK2_IDMSK5_bit at CAN0_IF1MSK2.B5;
    const register unsigned short int CAN_IF1MSK2_IDMSK6 = 6;
    sbit  CAN_IF1MSK2_IDMSK6_bit at CAN0_IF1MSK2.B6;
    const register unsigned short int CAN_IF1MSK2_IDMSK7 = 7;
    sbit  CAN_IF1MSK2_IDMSK7_bit at CAN0_IF1MSK2.B7;
    const register unsigned short int CAN_IF1MSK2_IDMSK8 = 8;
    sbit  CAN_IF1MSK2_IDMSK8_bit at CAN0_IF1MSK2.B8;
    const register unsigned short int CAN_IF1MSK2_IDMSK9 = 9;
    sbit  CAN_IF1MSK2_IDMSK9_bit at CAN0_IF1MSK2.B9;
    const register unsigned short int CAN_IF1MSK2_IDMSK10 = 10;
    sbit  CAN_IF1MSK2_IDMSK10_bit at CAN0_IF1MSK2.B10;
    const register unsigned short int CAN_IF1MSK2_IDMSK11 = 11;
    sbit  CAN_IF1MSK2_IDMSK11_bit at CAN0_IF1MSK2.B11;
    const register unsigned short int CAN_IF1MSK2_IDMSK12 = 12;
    sbit  CAN_IF1MSK2_IDMSK12_bit at CAN0_IF1MSK2.B12;
    const register unsigned short int CAN_IF1MSK2_MDIR = 14;
    sbit  CAN_IF1MSK2_MDIR_bit at CAN0_IF1MSK2.B14;
    const register unsigned short int CAN_IF1MSK2_MXTD = 15;
    sbit  CAN_IF1MSK2_MXTD_bit at CAN0_IF1MSK2.B15;

sfr unsigned long   volatile CAN0_IF1ARB1         absolute 0x40040030;
    const register unsigned short int CAN_IF1ARB1_ID0 = 0;
    sbit  CAN_IF1ARB1_ID0_bit at CAN0_IF1ARB1.B0;
    const register unsigned short int CAN_IF1ARB1_ID1 = 1;
    sbit  CAN_IF1ARB1_ID1_bit at CAN0_IF1ARB1.B1;
    const register unsigned short int CAN_IF1ARB1_ID2 = 2;
    sbit  CAN_IF1ARB1_ID2_bit at CAN0_IF1ARB1.B2;
    const register unsigned short int CAN_IF1ARB1_ID3 = 3;
    sbit  CAN_IF1ARB1_ID3_bit at CAN0_IF1ARB1.B3;
    const register unsigned short int CAN_IF1ARB1_ID4 = 4;
    sbit  CAN_IF1ARB1_ID4_bit at CAN0_IF1ARB1.B4;
    const register unsigned short int CAN_IF1ARB1_ID5 = 5;
    sbit  CAN_IF1ARB1_ID5_bit at CAN0_IF1ARB1.B5;
    const register unsigned short int CAN_IF1ARB1_ID6 = 6;
    sbit  CAN_IF1ARB1_ID6_bit at CAN0_IF1ARB1.B6;
    const register unsigned short int CAN_IF1ARB1_ID7 = 7;
    sbit  CAN_IF1ARB1_ID7_bit at CAN0_IF1ARB1.B7;
    const register unsigned short int CAN_IF1ARB1_ID8 = 8;
    sbit  CAN_IF1ARB1_ID8_bit at CAN0_IF1ARB1.B8;
    const register unsigned short int CAN_IF1ARB1_ID9 = 9;
    sbit  CAN_IF1ARB1_ID9_bit at CAN0_IF1ARB1.B9;
    const register unsigned short int CAN_IF1ARB1_ID10 = 10;
    sbit  CAN_IF1ARB1_ID10_bit at CAN0_IF1ARB1.B10;
    const register unsigned short int CAN_IF1ARB1_ID11 = 11;
    sbit  CAN_IF1ARB1_ID11_bit at CAN0_IF1ARB1.B11;
    const register unsigned short int CAN_IF1ARB1_ID12 = 12;
    sbit  CAN_IF1ARB1_ID12_bit at CAN0_IF1ARB1.B12;
    const register unsigned short int CAN_IF1ARB1_ID13 = 13;
    sbit  CAN_IF1ARB1_ID13_bit at CAN0_IF1ARB1.B13;
    const register unsigned short int CAN_IF1ARB1_ID14 = 14;
    sbit  CAN_IF1ARB1_ID14_bit at CAN0_IF1ARB1.B14;
    const register unsigned short int CAN_IF1ARB1_ID15 = 15;
    sbit  CAN_IF1ARB1_ID15_bit at CAN0_IF1ARB1.B15;

sfr unsigned long   volatile CAN0_IF1ARB2         absolute 0x40040034;
    const register unsigned short int CAN_IF1ARB2_ID0 = 0;
    sbit  CAN_IF1ARB2_ID0_bit at CAN0_IF1ARB2.B0;
    const register unsigned short int CAN_IF1ARB2_ID1 = 1;
    sbit  CAN_IF1ARB2_ID1_bit at CAN0_IF1ARB2.B1;
    const register unsigned short int CAN_IF1ARB2_ID2 = 2;
    sbit  CAN_IF1ARB2_ID2_bit at CAN0_IF1ARB2.B2;
    const register unsigned short int CAN_IF1ARB2_ID3 = 3;
    sbit  CAN_IF1ARB2_ID3_bit at CAN0_IF1ARB2.B3;
    const register unsigned short int CAN_IF1ARB2_ID4 = 4;
    sbit  CAN_IF1ARB2_ID4_bit at CAN0_IF1ARB2.B4;
    const register unsigned short int CAN_IF1ARB2_ID5 = 5;
    sbit  CAN_IF1ARB2_ID5_bit at CAN0_IF1ARB2.B5;
    const register unsigned short int CAN_IF1ARB2_ID6 = 6;
    sbit  CAN_IF1ARB2_ID6_bit at CAN0_IF1ARB2.B6;
    const register unsigned short int CAN_IF1ARB2_ID7 = 7;
    sbit  CAN_IF1ARB2_ID7_bit at CAN0_IF1ARB2.B7;
    const register unsigned short int CAN_IF1ARB2_ID8 = 8;
    sbit  CAN_IF1ARB2_ID8_bit at CAN0_IF1ARB2.B8;
    const register unsigned short int CAN_IF1ARB2_ID9 = 9;
    sbit  CAN_IF1ARB2_ID9_bit at CAN0_IF1ARB2.B9;
    const register unsigned short int CAN_IF1ARB2_ID10 = 10;
    sbit  CAN_IF1ARB2_ID10_bit at CAN0_IF1ARB2.B10;
    const register unsigned short int CAN_IF1ARB2_ID11 = 11;
    sbit  CAN_IF1ARB2_ID11_bit at CAN0_IF1ARB2.B11;
    const register unsigned short int CAN_IF1ARB2_ID12 = 12;
    sbit  CAN_IF1ARB2_ID12_bit at CAN0_IF1ARB2.B12;
    const register unsigned short int CAN_IF1ARB2_DIR = 13;
    sbit  CAN_IF1ARB2_DIR_bit at CAN0_IF1ARB2.B13;
    const register unsigned short int CAN_IF1ARB2_XTD = 14;
    sbit  CAN_IF1ARB2_XTD_bit at CAN0_IF1ARB2.B14;
    const register unsigned short int CAN_IF1ARB2_MSGVAL = 15;
    sbit  CAN_IF1ARB2_MSGVAL_bit at CAN0_IF1ARB2.B15;

sfr unsigned long   volatile CAN0_IF1MCTL         absolute 0x40040038;
    const register unsigned short int CAN_IF1MCTL_DLC0 = 0;
    sbit  CAN_IF1MCTL_DLC0_bit at CAN0_IF1MCTL.B0;
    const register unsigned short int CAN_IF1MCTL_DLC1 = 1;
    sbit  CAN_IF1MCTL_DLC1_bit at CAN0_IF1MCTL.B1;
    const register unsigned short int CAN_IF1MCTL_DLC2 = 2;
    sbit  CAN_IF1MCTL_DLC2_bit at CAN0_IF1MCTL.B2;
    const register unsigned short int CAN_IF1MCTL_DLC3 = 3;
    sbit  CAN_IF1MCTL_DLC3_bit at CAN0_IF1MCTL.B3;
    const register unsigned short int CAN_IF1MCTL_EOB = 7;
    sbit  CAN_IF1MCTL_EOB_bit at CAN0_IF1MCTL.B7;
    const register unsigned short int CAN_IF1MCTL_TXRQST = 8;
    sbit  CAN_IF1MCTL_TXRQST_bit at CAN0_IF1MCTL.B8;
    const register unsigned short int CAN_IF1MCTL_RMTEN = 9;
    sbit  CAN_IF1MCTL_RMTEN_bit at CAN0_IF1MCTL.B9;
    const register unsigned short int CAN_IF1MCTL_RXIE = 10;
    sbit  CAN_IF1MCTL_RXIE_bit at CAN0_IF1MCTL.B10;
    const register unsigned short int CAN_IF1MCTL_TXIE = 11;
    sbit  CAN_IF1MCTL_TXIE_bit at CAN0_IF1MCTL.B11;
    const register unsigned short int CAN_IF1MCTL_UMASK = 12;
    sbit  CAN_IF1MCTL_UMASK_bit at CAN0_IF1MCTL.B12;
    const register unsigned short int CAN_IF1MCTL_INTPND = 13;
    sbit  CAN_IF1MCTL_INTPND_bit at CAN0_IF1MCTL.B13;
    const register unsigned short int CAN_IF1MCTL_MSGLST = 14;
    sbit  CAN_IF1MCTL_MSGLST_bit at CAN0_IF1MCTL.B14;
    const register unsigned short int CAN_IF1MCTL_NEWDAT = 15;
    sbit  CAN_IF1MCTL_NEWDAT_bit at CAN0_IF1MCTL.B15;

sfr unsigned long   volatile CAN0_IF1DA1          absolute 0x4004003C;
    const register unsigned short int CAN_IF1DA1_DATA0 = 0;
    sbit  CAN_IF1DA1_DATA0_bit at CAN0_IF1DA1.B0;
    const register unsigned short int CAN_IF1DA1_DATA1 = 1;
    sbit  CAN_IF1DA1_DATA1_bit at CAN0_IF1DA1.B1;
    const register unsigned short int CAN_IF1DA1_DATA2 = 2;
    sbit  CAN_IF1DA1_DATA2_bit at CAN0_IF1DA1.B2;
    const register unsigned short int CAN_IF1DA1_DATA3 = 3;
    sbit  CAN_IF1DA1_DATA3_bit at CAN0_IF1DA1.B3;
    const register unsigned short int CAN_IF1DA1_DATA4 = 4;
    sbit  CAN_IF1DA1_DATA4_bit at CAN0_IF1DA1.B4;
    const register unsigned short int CAN_IF1DA1_DATA5 = 5;
    sbit  CAN_IF1DA1_DATA5_bit at CAN0_IF1DA1.B5;
    const register unsigned short int CAN_IF1DA1_DATA6 = 6;
    sbit  CAN_IF1DA1_DATA6_bit at CAN0_IF1DA1.B6;
    const register unsigned short int CAN_IF1DA1_DATA7 = 7;
    sbit  CAN_IF1DA1_DATA7_bit at CAN0_IF1DA1.B7;
    const register unsigned short int CAN_IF1DA1_DATA8 = 8;
    sbit  CAN_IF1DA1_DATA8_bit at CAN0_IF1DA1.B8;
    const register unsigned short int CAN_IF1DA1_DATA9 = 9;
    sbit  CAN_IF1DA1_DATA9_bit at CAN0_IF1DA1.B9;
    const register unsigned short int CAN_IF1DA1_DATA10 = 10;
    sbit  CAN_IF1DA1_DATA10_bit at CAN0_IF1DA1.B10;
    const register unsigned short int CAN_IF1DA1_DATA11 = 11;
    sbit  CAN_IF1DA1_DATA11_bit at CAN0_IF1DA1.B11;
    const register unsigned short int CAN_IF1DA1_DATA12 = 12;
    sbit  CAN_IF1DA1_DATA12_bit at CAN0_IF1DA1.B12;
    const register unsigned short int CAN_IF1DA1_DATA13 = 13;
    sbit  CAN_IF1DA1_DATA13_bit at CAN0_IF1DA1.B13;
    const register unsigned short int CAN_IF1DA1_DATA14 = 14;
    sbit  CAN_IF1DA1_DATA14_bit at CAN0_IF1DA1.B14;
    const register unsigned short int CAN_IF1DA1_DATA15 = 15;
    sbit  CAN_IF1DA1_DATA15_bit at CAN0_IF1DA1.B15;

sfr unsigned long   volatile CAN0_IF1DA2          absolute 0x40040040;
    const register unsigned short int CAN_IF1DA2_DATA0 = 0;
    sbit  CAN_IF1DA2_DATA0_bit at CAN0_IF1DA2.B0;
    const register unsigned short int CAN_IF1DA2_DATA1 = 1;
    sbit  CAN_IF1DA2_DATA1_bit at CAN0_IF1DA2.B1;
    const register unsigned short int CAN_IF1DA2_DATA2 = 2;
    sbit  CAN_IF1DA2_DATA2_bit at CAN0_IF1DA2.B2;
    const register unsigned short int CAN_IF1DA2_DATA3 = 3;
    sbit  CAN_IF1DA2_DATA3_bit at CAN0_IF1DA2.B3;
    const register unsigned short int CAN_IF1DA2_DATA4 = 4;
    sbit  CAN_IF1DA2_DATA4_bit at CAN0_IF1DA2.B4;
    const register unsigned short int CAN_IF1DA2_DATA5 = 5;
    sbit  CAN_IF1DA2_DATA5_bit at CAN0_IF1DA2.B5;
    const register unsigned short int CAN_IF1DA2_DATA6 = 6;
    sbit  CAN_IF1DA2_DATA6_bit at CAN0_IF1DA2.B6;
    const register unsigned short int CAN_IF1DA2_DATA7 = 7;
    sbit  CAN_IF1DA2_DATA7_bit at CAN0_IF1DA2.B7;
    const register unsigned short int CAN_IF1DA2_DATA8 = 8;
    sbit  CAN_IF1DA2_DATA8_bit at CAN0_IF1DA2.B8;
    const register unsigned short int CAN_IF1DA2_DATA9 = 9;
    sbit  CAN_IF1DA2_DATA9_bit at CAN0_IF1DA2.B9;
    const register unsigned short int CAN_IF1DA2_DATA10 = 10;
    sbit  CAN_IF1DA2_DATA10_bit at CAN0_IF1DA2.B10;
    const register unsigned short int CAN_IF1DA2_DATA11 = 11;
    sbit  CAN_IF1DA2_DATA11_bit at CAN0_IF1DA2.B11;
    const register unsigned short int CAN_IF1DA2_DATA12 = 12;
    sbit  CAN_IF1DA2_DATA12_bit at CAN0_IF1DA2.B12;
    const register unsigned short int CAN_IF1DA2_DATA13 = 13;
    sbit  CAN_IF1DA2_DATA13_bit at CAN0_IF1DA2.B13;
    const register unsigned short int CAN_IF1DA2_DATA14 = 14;
    sbit  CAN_IF1DA2_DATA14_bit at CAN0_IF1DA2.B14;
    const register unsigned short int CAN_IF1DA2_DATA15 = 15;
    sbit  CAN_IF1DA2_DATA15_bit at CAN0_IF1DA2.B15;

sfr unsigned long   volatile CAN0_IF1DB1          absolute 0x40040044;
    const register unsigned short int CAN_IF1DB1_DATA0 = 0;
    sbit  CAN_IF1DB1_DATA0_bit at CAN0_IF1DB1.B0;
    const register unsigned short int CAN_IF1DB1_DATA1 = 1;
    sbit  CAN_IF1DB1_DATA1_bit at CAN0_IF1DB1.B1;
    const register unsigned short int CAN_IF1DB1_DATA2 = 2;
    sbit  CAN_IF1DB1_DATA2_bit at CAN0_IF1DB1.B2;
    const register unsigned short int CAN_IF1DB1_DATA3 = 3;
    sbit  CAN_IF1DB1_DATA3_bit at CAN0_IF1DB1.B3;
    const register unsigned short int CAN_IF1DB1_DATA4 = 4;
    sbit  CAN_IF1DB1_DATA4_bit at CAN0_IF1DB1.B4;
    const register unsigned short int CAN_IF1DB1_DATA5 = 5;
    sbit  CAN_IF1DB1_DATA5_bit at CAN0_IF1DB1.B5;
    const register unsigned short int CAN_IF1DB1_DATA6 = 6;
    sbit  CAN_IF1DB1_DATA6_bit at CAN0_IF1DB1.B6;
    const register unsigned short int CAN_IF1DB1_DATA7 = 7;
    sbit  CAN_IF1DB1_DATA7_bit at CAN0_IF1DB1.B7;
    const register unsigned short int CAN_IF1DB1_DATA8 = 8;
    sbit  CAN_IF1DB1_DATA8_bit at CAN0_IF1DB1.B8;
    const register unsigned short int CAN_IF1DB1_DATA9 = 9;
    sbit  CAN_IF1DB1_DATA9_bit at CAN0_IF1DB1.B9;
    const register unsigned short int CAN_IF1DB1_DATA10 = 10;
    sbit  CAN_IF1DB1_DATA10_bit at CAN0_IF1DB1.B10;
    const register unsigned short int CAN_IF1DB1_DATA11 = 11;
    sbit  CAN_IF1DB1_DATA11_bit at CAN0_IF1DB1.B11;
    const register unsigned short int CAN_IF1DB1_DATA12 = 12;
    sbit  CAN_IF1DB1_DATA12_bit at CAN0_IF1DB1.B12;
    const register unsigned short int CAN_IF1DB1_DATA13 = 13;
    sbit  CAN_IF1DB1_DATA13_bit at CAN0_IF1DB1.B13;
    const register unsigned short int CAN_IF1DB1_DATA14 = 14;
    sbit  CAN_IF1DB1_DATA14_bit at CAN0_IF1DB1.B14;
    const register unsigned short int CAN_IF1DB1_DATA15 = 15;
    sbit  CAN_IF1DB1_DATA15_bit at CAN0_IF1DB1.B15;

sfr unsigned long   volatile CAN0_IF1DB2          absolute 0x40040048;
    const register unsigned short int CAN_IF1DB2_DATA0 = 0;
    sbit  CAN_IF1DB2_DATA0_bit at CAN0_IF1DB2.B0;
    const register unsigned short int CAN_IF1DB2_DATA1 = 1;
    sbit  CAN_IF1DB2_DATA1_bit at CAN0_IF1DB2.B1;
    const register unsigned short int CAN_IF1DB2_DATA2 = 2;
    sbit  CAN_IF1DB2_DATA2_bit at CAN0_IF1DB2.B2;
    const register unsigned short int CAN_IF1DB2_DATA3 = 3;
    sbit  CAN_IF1DB2_DATA3_bit at CAN0_IF1DB2.B3;
    const register unsigned short int CAN_IF1DB2_DATA4 = 4;
    sbit  CAN_IF1DB2_DATA4_bit at CAN0_IF1DB2.B4;
    const register unsigned short int CAN_IF1DB2_DATA5 = 5;
    sbit  CAN_IF1DB2_DATA5_bit at CAN0_IF1DB2.B5;
    const register unsigned short int CAN_IF1DB2_DATA6 = 6;
    sbit  CAN_IF1DB2_DATA6_bit at CAN0_IF1DB2.B6;
    const register unsigned short int CAN_IF1DB2_DATA7 = 7;
    sbit  CAN_IF1DB2_DATA7_bit at CAN0_IF1DB2.B7;
    const register unsigned short int CAN_IF1DB2_DATA8 = 8;
    sbit  CAN_IF1DB2_DATA8_bit at CAN0_IF1DB2.B8;
    const register unsigned short int CAN_IF1DB2_DATA9 = 9;
    sbit  CAN_IF1DB2_DATA9_bit at CAN0_IF1DB2.B9;
    const register unsigned short int CAN_IF1DB2_DATA10 = 10;
    sbit  CAN_IF1DB2_DATA10_bit at CAN0_IF1DB2.B10;
    const register unsigned short int CAN_IF1DB2_DATA11 = 11;
    sbit  CAN_IF1DB2_DATA11_bit at CAN0_IF1DB2.B11;
    const register unsigned short int CAN_IF1DB2_DATA12 = 12;
    sbit  CAN_IF1DB2_DATA12_bit at CAN0_IF1DB2.B12;
    const register unsigned short int CAN_IF1DB2_DATA13 = 13;
    sbit  CAN_IF1DB2_DATA13_bit at CAN0_IF1DB2.B13;
    const register unsigned short int CAN_IF1DB2_DATA14 = 14;
    sbit  CAN_IF1DB2_DATA14_bit at CAN0_IF1DB2.B14;
    const register unsigned short int CAN_IF1DB2_DATA15 = 15;
    sbit  CAN_IF1DB2_DATA15_bit at CAN0_IF1DB2.B15;

sfr unsigned long   volatile CAN0_IF2CRQ          absolute 0x40040080;
    const register unsigned short int CAN_IF2CRQ_MNUM0 = 0;
    sbit  CAN_IF2CRQ_MNUM0_bit at CAN0_IF2CRQ.B0;
    const register unsigned short int CAN_IF2CRQ_MNUM1 = 1;
    sbit  CAN_IF2CRQ_MNUM1_bit at CAN0_IF2CRQ.B1;
    const register unsigned short int CAN_IF2CRQ_MNUM2 = 2;
    sbit  CAN_IF2CRQ_MNUM2_bit at CAN0_IF2CRQ.B2;
    const register unsigned short int CAN_IF2CRQ_MNUM3 = 3;
    sbit  CAN_IF2CRQ_MNUM3_bit at CAN0_IF2CRQ.B3;
    const register unsigned short int CAN_IF2CRQ_MNUM4 = 4;
    sbit  CAN_IF2CRQ_MNUM4_bit at CAN0_IF2CRQ.B4;
    const register unsigned short int CAN_IF2CRQ_MNUM5 = 5;
    sbit  CAN_IF2CRQ_MNUM5_bit at CAN0_IF2CRQ.B5;
    const register unsigned short int CAN_IF2CRQ_BUSY = 15;
    sbit  CAN_IF2CRQ_BUSY_bit at CAN0_IF2CRQ.B15;

sfr unsigned long   volatile CAN0_IF2CMSK         absolute 0x40040084;
    const register unsigned short int CAN_IF2CMSK_DATAB = 0;
    sbit  CAN_IF2CMSK_DATAB_bit at CAN0_IF2CMSK.B0;
    const register unsigned short int CAN_IF2CMSK_DATAA = 1;
    sbit  CAN_IF2CMSK_DATAA_bit at CAN0_IF2CMSK.B1;
    const register unsigned short int CAN_IF2CMSK_NEWDAT = 2;
    sbit  CAN_IF2CMSK_NEWDAT_bit at CAN0_IF2CMSK.B2;
    const register unsigned short int CAN_IF2CMSK_CLRINTPND = 3;
    sbit  CAN_IF2CMSK_CLRINTPND_bit at CAN0_IF2CMSK.B3;
    const register unsigned short int CAN_IF2CMSK_CONTROL = 4;
    sbit  CAN_IF2CMSK_CONTROL_bit at CAN0_IF2CMSK.B4;
    const register unsigned short int CAN_IF2CMSK_ARB = 5;
    sbit  CAN_IF2CMSK_ARB_bit at CAN0_IF2CMSK.B5;
    const register unsigned short int CAN_IF2CMSK_MASK = 6;
    sbit  CAN_IF2CMSK_MASK_bit at CAN0_IF2CMSK.B6;
    const register unsigned short int CAN_IF2CMSK_WRNRD = 7;
    sbit  CAN_IF2CMSK_WRNRD_bit at CAN0_IF2CMSK.B7;

    const register unsigned short int CAN_IF2CMSK_TXRQST = 2;
    sbit  CAN_IF2CMSK_TXRQST_bit at CAN0_IF2CMSK.B2;

sfr unsigned long   volatile CAN0_IF2MSK1         absolute 0x40040088;
    const register unsigned short int CAN_IF2MSK1_IDMSK0 = 0;
    sbit  CAN_IF2MSK1_IDMSK0_bit at CAN0_IF2MSK1.B0;
    const register unsigned short int CAN_IF2MSK1_IDMSK1 = 1;
    sbit  CAN_IF2MSK1_IDMSK1_bit at CAN0_IF2MSK1.B1;
    const register unsigned short int CAN_IF2MSK1_IDMSK2 = 2;
    sbit  CAN_IF2MSK1_IDMSK2_bit at CAN0_IF2MSK1.B2;
    const register unsigned short int CAN_IF2MSK1_IDMSK3 = 3;
    sbit  CAN_IF2MSK1_IDMSK3_bit at CAN0_IF2MSK1.B3;
    const register unsigned short int CAN_IF2MSK1_IDMSK4 = 4;
    sbit  CAN_IF2MSK1_IDMSK4_bit at CAN0_IF2MSK1.B4;
    const register unsigned short int CAN_IF2MSK1_IDMSK5 = 5;
    sbit  CAN_IF2MSK1_IDMSK5_bit at CAN0_IF2MSK1.B5;
    const register unsigned short int CAN_IF2MSK1_IDMSK6 = 6;
    sbit  CAN_IF2MSK1_IDMSK6_bit at CAN0_IF2MSK1.B6;
    const register unsigned short int CAN_IF2MSK1_IDMSK7 = 7;
    sbit  CAN_IF2MSK1_IDMSK7_bit at CAN0_IF2MSK1.B7;
    const register unsigned short int CAN_IF2MSK1_IDMSK8 = 8;
    sbit  CAN_IF2MSK1_IDMSK8_bit at CAN0_IF2MSK1.B8;
    const register unsigned short int CAN_IF2MSK1_IDMSK9 = 9;
    sbit  CAN_IF2MSK1_IDMSK9_bit at CAN0_IF2MSK1.B9;
    const register unsigned short int CAN_IF2MSK1_IDMSK10 = 10;
    sbit  CAN_IF2MSK1_IDMSK10_bit at CAN0_IF2MSK1.B10;
    const register unsigned short int CAN_IF2MSK1_IDMSK11 = 11;
    sbit  CAN_IF2MSK1_IDMSK11_bit at CAN0_IF2MSK1.B11;
    const register unsigned short int CAN_IF2MSK1_IDMSK12 = 12;
    sbit  CAN_IF2MSK1_IDMSK12_bit at CAN0_IF2MSK1.B12;
    const register unsigned short int CAN_IF2MSK1_IDMSK13 = 13;
    sbit  CAN_IF2MSK1_IDMSK13_bit at CAN0_IF2MSK1.B13;
    const register unsigned short int CAN_IF2MSK1_IDMSK14 = 14;
    sbit  CAN_IF2MSK1_IDMSK14_bit at CAN0_IF2MSK1.B14;
    const register unsigned short int CAN_IF2MSK1_IDMSK15 = 15;
    sbit  CAN_IF2MSK1_IDMSK15_bit at CAN0_IF2MSK1.B15;

sfr unsigned long   volatile CAN0_IF2MSK2         absolute 0x4004008C;
    const register unsigned short int CAN_IF2MSK2_IDMSK0 = 0;
    sbit  CAN_IF2MSK2_IDMSK0_bit at CAN0_IF2MSK2.B0;
    const register unsigned short int CAN_IF2MSK2_IDMSK1 = 1;
    sbit  CAN_IF2MSK2_IDMSK1_bit at CAN0_IF2MSK2.B1;
    const register unsigned short int CAN_IF2MSK2_IDMSK2 = 2;
    sbit  CAN_IF2MSK2_IDMSK2_bit at CAN0_IF2MSK2.B2;
    const register unsigned short int CAN_IF2MSK2_IDMSK3 = 3;
    sbit  CAN_IF2MSK2_IDMSK3_bit at CAN0_IF2MSK2.B3;
    const register unsigned short int CAN_IF2MSK2_IDMSK4 = 4;
    sbit  CAN_IF2MSK2_IDMSK4_bit at CAN0_IF2MSK2.B4;
    const register unsigned short int CAN_IF2MSK2_IDMSK5 = 5;
    sbit  CAN_IF2MSK2_IDMSK5_bit at CAN0_IF2MSK2.B5;
    const register unsigned short int CAN_IF2MSK2_IDMSK6 = 6;
    sbit  CAN_IF2MSK2_IDMSK6_bit at CAN0_IF2MSK2.B6;
    const register unsigned short int CAN_IF2MSK2_IDMSK7 = 7;
    sbit  CAN_IF2MSK2_IDMSK7_bit at CAN0_IF2MSK2.B7;
    const register unsigned short int CAN_IF2MSK2_IDMSK8 = 8;
    sbit  CAN_IF2MSK2_IDMSK8_bit at CAN0_IF2MSK2.B8;
    const register unsigned short int CAN_IF2MSK2_IDMSK9 = 9;
    sbit  CAN_IF2MSK2_IDMSK9_bit at CAN0_IF2MSK2.B9;
    const register unsigned short int CAN_IF2MSK2_IDMSK10 = 10;
    sbit  CAN_IF2MSK2_IDMSK10_bit at CAN0_IF2MSK2.B10;
    const register unsigned short int CAN_IF2MSK2_IDMSK11 = 11;
    sbit  CAN_IF2MSK2_IDMSK11_bit at CAN0_IF2MSK2.B11;
    const register unsigned short int CAN_IF2MSK2_IDMSK12 = 12;
    sbit  CAN_IF2MSK2_IDMSK12_bit at CAN0_IF2MSK2.B12;
    const register unsigned short int CAN_IF2MSK2_MDIR = 14;
    sbit  CAN_IF2MSK2_MDIR_bit at CAN0_IF2MSK2.B14;
    const register unsigned short int CAN_IF2MSK2_MXTD = 15;
    sbit  CAN_IF2MSK2_MXTD_bit at CAN0_IF2MSK2.B15;

sfr unsigned long   volatile CAN0_IF2ARB1         absolute 0x40040090;
    const register unsigned short int CAN_IF2ARB1_ID0 = 0;
    sbit  CAN_IF2ARB1_ID0_bit at CAN0_IF2ARB1.B0;
    const register unsigned short int CAN_IF2ARB1_ID1 = 1;
    sbit  CAN_IF2ARB1_ID1_bit at CAN0_IF2ARB1.B1;
    const register unsigned short int CAN_IF2ARB1_ID2 = 2;
    sbit  CAN_IF2ARB1_ID2_bit at CAN0_IF2ARB1.B2;
    const register unsigned short int CAN_IF2ARB1_ID3 = 3;
    sbit  CAN_IF2ARB1_ID3_bit at CAN0_IF2ARB1.B3;
    const register unsigned short int CAN_IF2ARB1_ID4 = 4;
    sbit  CAN_IF2ARB1_ID4_bit at CAN0_IF2ARB1.B4;
    const register unsigned short int CAN_IF2ARB1_ID5 = 5;
    sbit  CAN_IF2ARB1_ID5_bit at CAN0_IF2ARB1.B5;
    const register unsigned short int CAN_IF2ARB1_ID6 = 6;
    sbit  CAN_IF2ARB1_ID6_bit at CAN0_IF2ARB1.B6;
    const register unsigned short int CAN_IF2ARB1_ID7 = 7;
    sbit  CAN_IF2ARB1_ID7_bit at CAN0_IF2ARB1.B7;
    const register unsigned short int CAN_IF2ARB1_ID8 = 8;
    sbit  CAN_IF2ARB1_ID8_bit at CAN0_IF2ARB1.B8;
    const register unsigned short int CAN_IF2ARB1_ID9 = 9;
    sbit  CAN_IF2ARB1_ID9_bit at CAN0_IF2ARB1.B9;
    const register unsigned short int CAN_IF2ARB1_ID10 = 10;
    sbit  CAN_IF2ARB1_ID10_bit at CAN0_IF2ARB1.B10;
    const register unsigned short int CAN_IF2ARB1_ID11 = 11;
    sbit  CAN_IF2ARB1_ID11_bit at CAN0_IF2ARB1.B11;
    const register unsigned short int CAN_IF2ARB1_ID12 = 12;
    sbit  CAN_IF2ARB1_ID12_bit at CAN0_IF2ARB1.B12;
    const register unsigned short int CAN_IF2ARB1_ID13 = 13;
    sbit  CAN_IF2ARB1_ID13_bit at CAN0_IF2ARB1.B13;
    const register unsigned short int CAN_IF2ARB1_ID14 = 14;
    sbit  CAN_IF2ARB1_ID14_bit at CAN0_IF2ARB1.B14;
    const register unsigned short int CAN_IF2ARB1_ID15 = 15;
    sbit  CAN_IF2ARB1_ID15_bit at CAN0_IF2ARB1.B15;

sfr unsigned long   volatile CAN0_IF2ARB2         absolute 0x40040094;
    const register unsigned short int CAN_IF2ARB2_ID0 = 0;
    sbit  CAN_IF2ARB2_ID0_bit at CAN0_IF2ARB2.B0;
    const register unsigned short int CAN_IF2ARB2_ID1 = 1;
    sbit  CAN_IF2ARB2_ID1_bit at CAN0_IF2ARB2.B1;
    const register unsigned short int CAN_IF2ARB2_ID2 = 2;
    sbit  CAN_IF2ARB2_ID2_bit at CAN0_IF2ARB2.B2;
    const register unsigned short int CAN_IF2ARB2_ID3 = 3;
    sbit  CAN_IF2ARB2_ID3_bit at CAN0_IF2ARB2.B3;
    const register unsigned short int CAN_IF2ARB2_ID4 = 4;
    sbit  CAN_IF2ARB2_ID4_bit at CAN0_IF2ARB2.B4;
    const register unsigned short int CAN_IF2ARB2_ID5 = 5;
    sbit  CAN_IF2ARB2_ID5_bit at CAN0_IF2ARB2.B5;
    const register unsigned short int CAN_IF2ARB2_ID6 = 6;
    sbit  CAN_IF2ARB2_ID6_bit at CAN0_IF2ARB2.B6;
    const register unsigned short int CAN_IF2ARB2_ID7 = 7;
    sbit  CAN_IF2ARB2_ID7_bit at CAN0_IF2ARB2.B7;
    const register unsigned short int CAN_IF2ARB2_ID8 = 8;
    sbit  CAN_IF2ARB2_ID8_bit at CAN0_IF2ARB2.B8;
    const register unsigned short int CAN_IF2ARB2_ID9 = 9;
    sbit  CAN_IF2ARB2_ID9_bit at CAN0_IF2ARB2.B9;
    const register unsigned short int CAN_IF2ARB2_ID10 = 10;
    sbit  CAN_IF2ARB2_ID10_bit at CAN0_IF2ARB2.B10;
    const register unsigned short int CAN_IF2ARB2_ID11 = 11;
    sbit  CAN_IF2ARB2_ID11_bit at CAN0_IF2ARB2.B11;
    const register unsigned short int CAN_IF2ARB2_ID12 = 12;
    sbit  CAN_IF2ARB2_ID12_bit at CAN0_IF2ARB2.B12;
    const register unsigned short int CAN_IF2ARB2_DIR = 13;
    sbit  CAN_IF2ARB2_DIR_bit at CAN0_IF2ARB2.B13;
    const register unsigned short int CAN_IF2ARB2_XTD = 14;
    sbit  CAN_IF2ARB2_XTD_bit at CAN0_IF2ARB2.B14;
    const register unsigned short int CAN_IF2ARB2_MSGVAL = 15;
    sbit  CAN_IF2ARB2_MSGVAL_bit at CAN0_IF2ARB2.B15;

sfr unsigned long   volatile CAN0_IF2MCTL         absolute 0x40040098;
    const register unsigned short int CAN_IF2MCTL_DLC0 = 0;
    sbit  CAN_IF2MCTL_DLC0_bit at CAN0_IF2MCTL.B0;
    const register unsigned short int CAN_IF2MCTL_DLC1 = 1;
    sbit  CAN_IF2MCTL_DLC1_bit at CAN0_IF2MCTL.B1;
    const register unsigned short int CAN_IF2MCTL_DLC2 = 2;
    sbit  CAN_IF2MCTL_DLC2_bit at CAN0_IF2MCTL.B2;
    const register unsigned short int CAN_IF2MCTL_DLC3 = 3;
    sbit  CAN_IF2MCTL_DLC3_bit at CAN0_IF2MCTL.B3;
    const register unsigned short int CAN_IF2MCTL_EOB = 7;
    sbit  CAN_IF2MCTL_EOB_bit at CAN0_IF2MCTL.B7;
    const register unsigned short int CAN_IF2MCTL_TXRQST = 8;
    sbit  CAN_IF2MCTL_TXRQST_bit at CAN0_IF2MCTL.B8;
    const register unsigned short int CAN_IF2MCTL_RMTEN = 9;
    sbit  CAN_IF2MCTL_RMTEN_bit at CAN0_IF2MCTL.B9;
    const register unsigned short int CAN_IF2MCTL_RXIE = 10;
    sbit  CAN_IF2MCTL_RXIE_bit at CAN0_IF2MCTL.B10;
    const register unsigned short int CAN_IF2MCTL_TXIE = 11;
    sbit  CAN_IF2MCTL_TXIE_bit at CAN0_IF2MCTL.B11;
    const register unsigned short int CAN_IF2MCTL_UMASK = 12;
    sbit  CAN_IF2MCTL_UMASK_bit at CAN0_IF2MCTL.B12;
    const register unsigned short int CAN_IF2MCTL_INTPND = 13;
    sbit  CAN_IF2MCTL_INTPND_bit at CAN0_IF2MCTL.B13;
    const register unsigned short int CAN_IF2MCTL_MSGLST = 14;
    sbit  CAN_IF2MCTL_MSGLST_bit at CAN0_IF2MCTL.B14;
    const register unsigned short int CAN_IF2MCTL_NEWDAT = 15;
    sbit  CAN_IF2MCTL_NEWDAT_bit at CAN0_IF2MCTL.B15;

sfr unsigned long   volatile CAN0_IF2DA1          absolute 0x4004009C;
    const register unsigned short int CAN_IF2DA1_DATA0 = 0;
    sbit  CAN_IF2DA1_DATA0_bit at CAN0_IF2DA1.B0;
    const register unsigned short int CAN_IF2DA1_DATA1 = 1;
    sbit  CAN_IF2DA1_DATA1_bit at CAN0_IF2DA1.B1;
    const register unsigned short int CAN_IF2DA1_DATA2 = 2;
    sbit  CAN_IF2DA1_DATA2_bit at CAN0_IF2DA1.B2;
    const register unsigned short int CAN_IF2DA1_DATA3 = 3;
    sbit  CAN_IF2DA1_DATA3_bit at CAN0_IF2DA1.B3;
    const register unsigned short int CAN_IF2DA1_DATA4 = 4;
    sbit  CAN_IF2DA1_DATA4_bit at CAN0_IF2DA1.B4;
    const register unsigned short int CAN_IF2DA1_DATA5 = 5;
    sbit  CAN_IF2DA1_DATA5_bit at CAN0_IF2DA1.B5;
    const register unsigned short int CAN_IF2DA1_DATA6 = 6;
    sbit  CAN_IF2DA1_DATA6_bit at CAN0_IF2DA1.B6;
    const register unsigned short int CAN_IF2DA1_DATA7 = 7;
    sbit  CAN_IF2DA1_DATA7_bit at CAN0_IF2DA1.B7;
    const register unsigned short int CAN_IF2DA1_DATA8 = 8;
    sbit  CAN_IF2DA1_DATA8_bit at CAN0_IF2DA1.B8;
    const register unsigned short int CAN_IF2DA1_DATA9 = 9;
    sbit  CAN_IF2DA1_DATA9_bit at CAN0_IF2DA1.B9;
    const register unsigned short int CAN_IF2DA1_DATA10 = 10;
    sbit  CAN_IF2DA1_DATA10_bit at CAN0_IF2DA1.B10;
    const register unsigned short int CAN_IF2DA1_DATA11 = 11;
    sbit  CAN_IF2DA1_DATA11_bit at CAN0_IF2DA1.B11;
    const register unsigned short int CAN_IF2DA1_DATA12 = 12;
    sbit  CAN_IF2DA1_DATA12_bit at CAN0_IF2DA1.B12;
    const register unsigned short int CAN_IF2DA1_DATA13 = 13;
    sbit  CAN_IF2DA1_DATA13_bit at CAN0_IF2DA1.B13;
    const register unsigned short int CAN_IF2DA1_DATA14 = 14;
    sbit  CAN_IF2DA1_DATA14_bit at CAN0_IF2DA1.B14;
    const register unsigned short int CAN_IF2DA1_DATA15 = 15;
    sbit  CAN_IF2DA1_DATA15_bit at CAN0_IF2DA1.B15;

sfr unsigned long   volatile CAN0_IF2DA2          absolute 0x400400A0;
    const register unsigned short int CAN_IF2DA2_DATA0 = 0;
    sbit  CAN_IF2DA2_DATA0_bit at CAN0_IF2DA2.B0;
    const register unsigned short int CAN_IF2DA2_DATA1 = 1;
    sbit  CAN_IF2DA2_DATA1_bit at CAN0_IF2DA2.B1;
    const register unsigned short int CAN_IF2DA2_DATA2 = 2;
    sbit  CAN_IF2DA2_DATA2_bit at CAN0_IF2DA2.B2;
    const register unsigned short int CAN_IF2DA2_DATA3 = 3;
    sbit  CAN_IF2DA2_DATA3_bit at CAN0_IF2DA2.B3;
    const register unsigned short int CAN_IF2DA2_DATA4 = 4;
    sbit  CAN_IF2DA2_DATA4_bit at CAN0_IF2DA2.B4;
    const register unsigned short int CAN_IF2DA2_DATA5 = 5;
    sbit  CAN_IF2DA2_DATA5_bit at CAN0_IF2DA2.B5;
    const register unsigned short int CAN_IF2DA2_DATA6 = 6;
    sbit  CAN_IF2DA2_DATA6_bit at CAN0_IF2DA2.B6;
    const register unsigned short int CAN_IF2DA2_DATA7 = 7;
    sbit  CAN_IF2DA2_DATA7_bit at CAN0_IF2DA2.B7;
    const register unsigned short int CAN_IF2DA2_DATA8 = 8;
    sbit  CAN_IF2DA2_DATA8_bit at CAN0_IF2DA2.B8;
    const register unsigned short int CAN_IF2DA2_DATA9 = 9;
    sbit  CAN_IF2DA2_DATA9_bit at CAN0_IF2DA2.B9;
    const register unsigned short int CAN_IF2DA2_DATA10 = 10;
    sbit  CAN_IF2DA2_DATA10_bit at CAN0_IF2DA2.B10;
    const register unsigned short int CAN_IF2DA2_DATA11 = 11;
    sbit  CAN_IF2DA2_DATA11_bit at CAN0_IF2DA2.B11;
    const register unsigned short int CAN_IF2DA2_DATA12 = 12;
    sbit  CAN_IF2DA2_DATA12_bit at CAN0_IF2DA2.B12;
    const register unsigned short int CAN_IF2DA2_DATA13 = 13;
    sbit  CAN_IF2DA2_DATA13_bit at CAN0_IF2DA2.B13;
    const register unsigned short int CAN_IF2DA2_DATA14 = 14;
    sbit  CAN_IF2DA2_DATA14_bit at CAN0_IF2DA2.B14;
    const register unsigned short int CAN_IF2DA2_DATA15 = 15;
    sbit  CAN_IF2DA2_DATA15_bit at CAN0_IF2DA2.B15;

sfr unsigned long   volatile CAN0_IF2DB1          absolute 0x400400A4;
    const register unsigned short int CAN_IF2DB1_DATA0 = 0;
    sbit  CAN_IF2DB1_DATA0_bit at CAN0_IF2DB1.B0;
    const register unsigned short int CAN_IF2DB1_DATA1 = 1;
    sbit  CAN_IF2DB1_DATA1_bit at CAN0_IF2DB1.B1;
    const register unsigned short int CAN_IF2DB1_DATA2 = 2;
    sbit  CAN_IF2DB1_DATA2_bit at CAN0_IF2DB1.B2;
    const register unsigned short int CAN_IF2DB1_DATA3 = 3;
    sbit  CAN_IF2DB1_DATA3_bit at CAN0_IF2DB1.B3;
    const register unsigned short int CAN_IF2DB1_DATA4 = 4;
    sbit  CAN_IF2DB1_DATA4_bit at CAN0_IF2DB1.B4;
    const register unsigned short int CAN_IF2DB1_DATA5 = 5;
    sbit  CAN_IF2DB1_DATA5_bit at CAN0_IF2DB1.B5;
    const register unsigned short int CAN_IF2DB1_DATA6 = 6;
    sbit  CAN_IF2DB1_DATA6_bit at CAN0_IF2DB1.B6;
    const register unsigned short int CAN_IF2DB1_DATA7 = 7;
    sbit  CAN_IF2DB1_DATA7_bit at CAN0_IF2DB1.B7;
    const register unsigned short int CAN_IF2DB1_DATA8 = 8;
    sbit  CAN_IF2DB1_DATA8_bit at CAN0_IF2DB1.B8;
    const register unsigned short int CAN_IF2DB1_DATA9 = 9;
    sbit  CAN_IF2DB1_DATA9_bit at CAN0_IF2DB1.B9;
    const register unsigned short int CAN_IF2DB1_DATA10 = 10;
    sbit  CAN_IF2DB1_DATA10_bit at CAN0_IF2DB1.B10;
    const register unsigned short int CAN_IF2DB1_DATA11 = 11;
    sbit  CAN_IF2DB1_DATA11_bit at CAN0_IF2DB1.B11;
    const register unsigned short int CAN_IF2DB1_DATA12 = 12;
    sbit  CAN_IF2DB1_DATA12_bit at CAN0_IF2DB1.B12;
    const register unsigned short int CAN_IF2DB1_DATA13 = 13;
    sbit  CAN_IF2DB1_DATA13_bit at CAN0_IF2DB1.B13;
    const register unsigned short int CAN_IF2DB1_DATA14 = 14;
    sbit  CAN_IF2DB1_DATA14_bit at CAN0_IF2DB1.B14;
    const register unsigned short int CAN_IF2DB1_DATA15 = 15;
    sbit  CAN_IF2DB1_DATA15_bit at CAN0_IF2DB1.B15;

sfr unsigned long   volatile CAN0_IF2DB2          absolute 0x400400A8;
    const register unsigned short int CAN_IF2DB2_DATA0 = 0;
    sbit  CAN_IF2DB2_DATA0_bit at CAN0_IF2DB2.B0;
    const register unsigned short int CAN_IF2DB2_DATA1 = 1;
    sbit  CAN_IF2DB2_DATA1_bit at CAN0_IF2DB2.B1;
    const register unsigned short int CAN_IF2DB2_DATA2 = 2;
    sbit  CAN_IF2DB2_DATA2_bit at CAN0_IF2DB2.B2;
    const register unsigned short int CAN_IF2DB2_DATA3 = 3;
    sbit  CAN_IF2DB2_DATA3_bit at CAN0_IF2DB2.B3;
    const register unsigned short int CAN_IF2DB2_DATA4 = 4;
    sbit  CAN_IF2DB2_DATA4_bit at CAN0_IF2DB2.B4;
    const register unsigned short int CAN_IF2DB2_DATA5 = 5;
    sbit  CAN_IF2DB2_DATA5_bit at CAN0_IF2DB2.B5;
    const register unsigned short int CAN_IF2DB2_DATA6 = 6;
    sbit  CAN_IF2DB2_DATA6_bit at CAN0_IF2DB2.B6;
    const register unsigned short int CAN_IF2DB2_DATA7 = 7;
    sbit  CAN_IF2DB2_DATA7_bit at CAN0_IF2DB2.B7;
    const register unsigned short int CAN_IF2DB2_DATA8 = 8;
    sbit  CAN_IF2DB2_DATA8_bit at CAN0_IF2DB2.B8;
    const register unsigned short int CAN_IF2DB2_DATA9 = 9;
    sbit  CAN_IF2DB2_DATA9_bit at CAN0_IF2DB2.B9;
    const register unsigned short int CAN_IF2DB2_DATA10 = 10;
    sbit  CAN_IF2DB2_DATA10_bit at CAN0_IF2DB2.B10;
    const register unsigned short int CAN_IF2DB2_DATA11 = 11;
    sbit  CAN_IF2DB2_DATA11_bit at CAN0_IF2DB2.B11;
    const register unsigned short int CAN_IF2DB2_DATA12 = 12;
    sbit  CAN_IF2DB2_DATA12_bit at CAN0_IF2DB2.B12;
    const register unsigned short int CAN_IF2DB2_DATA13 = 13;
    sbit  CAN_IF2DB2_DATA13_bit at CAN0_IF2DB2.B13;
    const register unsigned short int CAN_IF2DB2_DATA14 = 14;
    sbit  CAN_IF2DB2_DATA14_bit at CAN0_IF2DB2.B14;
    const register unsigned short int CAN_IF2DB2_DATA15 = 15;
    sbit  CAN_IF2DB2_DATA15_bit at CAN0_IF2DB2.B15;

sfr unsigned long   volatile CAN0_TXRQ1           absolute 0x40040100;
    const register unsigned short int CAN_TXRQ1_TXRQST0 = 0;
    sbit  CAN_TXRQ1_TXRQST0_bit at CAN0_TXRQ1.B0;
    const register unsigned short int CAN_TXRQ1_TXRQST1 = 1;
    sbit  CAN_TXRQ1_TXRQST1_bit at CAN0_TXRQ1.B1;
    const register unsigned short int CAN_TXRQ1_TXRQST2 = 2;
    sbit  CAN_TXRQ1_TXRQST2_bit at CAN0_TXRQ1.B2;
    const register unsigned short int CAN_TXRQ1_TXRQST3 = 3;
    sbit  CAN_TXRQ1_TXRQST3_bit at CAN0_TXRQ1.B3;
    const register unsigned short int CAN_TXRQ1_TXRQST4 = 4;
    sbit  CAN_TXRQ1_TXRQST4_bit at CAN0_TXRQ1.B4;
    const register unsigned short int CAN_TXRQ1_TXRQST5 = 5;
    sbit  CAN_TXRQ1_TXRQST5_bit at CAN0_TXRQ1.B5;
    const register unsigned short int CAN_TXRQ1_TXRQST6 = 6;
    sbit  CAN_TXRQ1_TXRQST6_bit at CAN0_TXRQ1.B6;
    const register unsigned short int CAN_TXRQ1_TXRQST7 = 7;
    sbit  CAN_TXRQ1_TXRQST7_bit at CAN0_TXRQ1.B7;
    const register unsigned short int CAN_TXRQ1_TXRQST8 = 8;
    sbit  CAN_TXRQ1_TXRQST8_bit at CAN0_TXRQ1.B8;
    const register unsigned short int CAN_TXRQ1_TXRQST9 = 9;
    sbit  CAN_TXRQ1_TXRQST9_bit at CAN0_TXRQ1.B9;
    const register unsigned short int CAN_TXRQ1_TXRQST10 = 10;
    sbit  CAN_TXRQ1_TXRQST10_bit at CAN0_TXRQ1.B10;
    const register unsigned short int CAN_TXRQ1_TXRQST11 = 11;
    sbit  CAN_TXRQ1_TXRQST11_bit at CAN0_TXRQ1.B11;
    const register unsigned short int CAN_TXRQ1_TXRQST12 = 12;
    sbit  CAN_TXRQ1_TXRQST12_bit at CAN0_TXRQ1.B12;
    const register unsigned short int CAN_TXRQ1_TXRQST13 = 13;
    sbit  CAN_TXRQ1_TXRQST13_bit at CAN0_TXRQ1.B13;
    const register unsigned short int CAN_TXRQ1_TXRQST14 = 14;
    sbit  CAN_TXRQ1_TXRQST14_bit at CAN0_TXRQ1.B14;
    const register unsigned short int CAN_TXRQ1_TXRQST15 = 15;
    sbit  CAN_TXRQ1_TXRQST15_bit at CAN0_TXRQ1.B15;

sfr unsigned long   volatile CAN0_TXRQ2           absolute 0x40040104;
    const register unsigned short int CAN_TXRQ2_TXRQST0 = 0;
    sbit  CAN_TXRQ2_TXRQST0_bit at CAN0_TXRQ2.B0;
    const register unsigned short int CAN_TXRQ2_TXRQST1 = 1;
    sbit  CAN_TXRQ2_TXRQST1_bit at CAN0_TXRQ2.B1;
    const register unsigned short int CAN_TXRQ2_TXRQST2 = 2;
    sbit  CAN_TXRQ2_TXRQST2_bit at CAN0_TXRQ2.B2;
    const register unsigned short int CAN_TXRQ2_TXRQST3 = 3;
    sbit  CAN_TXRQ2_TXRQST3_bit at CAN0_TXRQ2.B3;
    const register unsigned short int CAN_TXRQ2_TXRQST4 = 4;
    sbit  CAN_TXRQ2_TXRQST4_bit at CAN0_TXRQ2.B4;
    const register unsigned short int CAN_TXRQ2_TXRQST5 = 5;
    sbit  CAN_TXRQ2_TXRQST5_bit at CAN0_TXRQ2.B5;
    const register unsigned short int CAN_TXRQ2_TXRQST6 = 6;
    sbit  CAN_TXRQ2_TXRQST6_bit at CAN0_TXRQ2.B6;
    const register unsigned short int CAN_TXRQ2_TXRQST7 = 7;
    sbit  CAN_TXRQ2_TXRQST7_bit at CAN0_TXRQ2.B7;
    const register unsigned short int CAN_TXRQ2_TXRQST8 = 8;
    sbit  CAN_TXRQ2_TXRQST8_bit at CAN0_TXRQ2.B8;
    const register unsigned short int CAN_TXRQ2_TXRQST9 = 9;
    sbit  CAN_TXRQ2_TXRQST9_bit at CAN0_TXRQ2.B9;
    const register unsigned short int CAN_TXRQ2_TXRQST10 = 10;
    sbit  CAN_TXRQ2_TXRQST10_bit at CAN0_TXRQ2.B10;
    const register unsigned short int CAN_TXRQ2_TXRQST11 = 11;
    sbit  CAN_TXRQ2_TXRQST11_bit at CAN0_TXRQ2.B11;
    const register unsigned short int CAN_TXRQ2_TXRQST12 = 12;
    sbit  CAN_TXRQ2_TXRQST12_bit at CAN0_TXRQ2.B12;
    const register unsigned short int CAN_TXRQ2_TXRQST13 = 13;
    sbit  CAN_TXRQ2_TXRQST13_bit at CAN0_TXRQ2.B13;
    const register unsigned short int CAN_TXRQ2_TXRQST14 = 14;
    sbit  CAN_TXRQ2_TXRQST14_bit at CAN0_TXRQ2.B14;
    const register unsigned short int CAN_TXRQ2_TXRQST15 = 15;
    sbit  CAN_TXRQ2_TXRQST15_bit at CAN0_TXRQ2.B15;

sfr unsigned long   volatile CAN0_NWDA1           absolute 0x40040120;
    const register unsigned short int CAN_NWDA1_NEWDAT0 = 0;
    sbit  CAN_NWDA1_NEWDAT0_bit at CAN0_NWDA1.B0;
    const register unsigned short int CAN_NWDA1_NEWDAT1 = 1;
    sbit  CAN_NWDA1_NEWDAT1_bit at CAN0_NWDA1.B1;
    const register unsigned short int CAN_NWDA1_NEWDAT2 = 2;
    sbit  CAN_NWDA1_NEWDAT2_bit at CAN0_NWDA1.B2;
    const register unsigned short int CAN_NWDA1_NEWDAT3 = 3;
    sbit  CAN_NWDA1_NEWDAT3_bit at CAN0_NWDA1.B3;
    const register unsigned short int CAN_NWDA1_NEWDAT4 = 4;
    sbit  CAN_NWDA1_NEWDAT4_bit at CAN0_NWDA1.B4;
    const register unsigned short int CAN_NWDA1_NEWDAT5 = 5;
    sbit  CAN_NWDA1_NEWDAT5_bit at CAN0_NWDA1.B5;
    const register unsigned short int CAN_NWDA1_NEWDAT6 = 6;
    sbit  CAN_NWDA1_NEWDAT6_bit at CAN0_NWDA1.B6;
    const register unsigned short int CAN_NWDA1_NEWDAT7 = 7;
    sbit  CAN_NWDA1_NEWDAT7_bit at CAN0_NWDA1.B7;
    const register unsigned short int CAN_NWDA1_NEWDAT8 = 8;
    sbit  CAN_NWDA1_NEWDAT8_bit at CAN0_NWDA1.B8;
    const register unsigned short int CAN_NWDA1_NEWDAT9 = 9;
    sbit  CAN_NWDA1_NEWDAT9_bit at CAN0_NWDA1.B9;
    const register unsigned short int CAN_NWDA1_NEWDAT10 = 10;
    sbit  CAN_NWDA1_NEWDAT10_bit at CAN0_NWDA1.B10;
    const register unsigned short int CAN_NWDA1_NEWDAT11 = 11;
    sbit  CAN_NWDA1_NEWDAT11_bit at CAN0_NWDA1.B11;
    const register unsigned short int CAN_NWDA1_NEWDAT12 = 12;
    sbit  CAN_NWDA1_NEWDAT12_bit at CAN0_NWDA1.B12;
    const register unsigned short int CAN_NWDA1_NEWDAT13 = 13;
    sbit  CAN_NWDA1_NEWDAT13_bit at CAN0_NWDA1.B13;
    const register unsigned short int CAN_NWDA1_NEWDAT14 = 14;
    sbit  CAN_NWDA1_NEWDAT14_bit at CAN0_NWDA1.B14;
    const register unsigned short int CAN_NWDA1_NEWDAT15 = 15;
    sbit  CAN_NWDA1_NEWDAT15_bit at CAN0_NWDA1.B15;

sfr unsigned long   volatile CAN0_NWDA2           absolute 0x40040124;
    const register unsigned short int CAN_NWDA2_NEWDAT0 = 0;
    sbit  CAN_NWDA2_NEWDAT0_bit at CAN0_NWDA2.B0;
    const register unsigned short int CAN_NWDA2_NEWDAT1 = 1;
    sbit  CAN_NWDA2_NEWDAT1_bit at CAN0_NWDA2.B1;
    const register unsigned short int CAN_NWDA2_NEWDAT2 = 2;
    sbit  CAN_NWDA2_NEWDAT2_bit at CAN0_NWDA2.B2;
    const register unsigned short int CAN_NWDA2_NEWDAT3 = 3;
    sbit  CAN_NWDA2_NEWDAT3_bit at CAN0_NWDA2.B3;
    const register unsigned short int CAN_NWDA2_NEWDAT4 = 4;
    sbit  CAN_NWDA2_NEWDAT4_bit at CAN0_NWDA2.B4;
    const register unsigned short int CAN_NWDA2_NEWDAT5 = 5;
    sbit  CAN_NWDA2_NEWDAT5_bit at CAN0_NWDA2.B5;
    const register unsigned short int CAN_NWDA2_NEWDAT6 = 6;
    sbit  CAN_NWDA2_NEWDAT6_bit at CAN0_NWDA2.B6;
    const register unsigned short int CAN_NWDA2_NEWDAT7 = 7;
    sbit  CAN_NWDA2_NEWDAT7_bit at CAN0_NWDA2.B7;
    const register unsigned short int CAN_NWDA2_NEWDAT8 = 8;
    sbit  CAN_NWDA2_NEWDAT8_bit at CAN0_NWDA2.B8;
    const register unsigned short int CAN_NWDA2_NEWDAT9 = 9;
    sbit  CAN_NWDA2_NEWDAT9_bit at CAN0_NWDA2.B9;
    const register unsigned short int CAN_NWDA2_NEWDAT10 = 10;
    sbit  CAN_NWDA2_NEWDAT10_bit at CAN0_NWDA2.B10;
    const register unsigned short int CAN_NWDA2_NEWDAT11 = 11;
    sbit  CAN_NWDA2_NEWDAT11_bit at CAN0_NWDA2.B11;
    const register unsigned short int CAN_NWDA2_NEWDAT12 = 12;
    sbit  CAN_NWDA2_NEWDAT12_bit at CAN0_NWDA2.B12;
    const register unsigned short int CAN_NWDA2_NEWDAT13 = 13;
    sbit  CAN_NWDA2_NEWDAT13_bit at CAN0_NWDA2.B13;
    const register unsigned short int CAN_NWDA2_NEWDAT14 = 14;
    sbit  CAN_NWDA2_NEWDAT14_bit at CAN0_NWDA2.B14;
    const register unsigned short int CAN_NWDA2_NEWDAT15 = 15;
    sbit  CAN_NWDA2_NEWDAT15_bit at CAN0_NWDA2.B15;

sfr unsigned long   volatile CAN0_MSG1INT         absolute 0x40040140;
    const register unsigned short int CAN_MSG1INT_INTPND0 = 0;
    sbit  CAN_MSG1INT_INTPND0_bit at CAN0_MSG1INT.B0;
    const register unsigned short int CAN_MSG1INT_INTPND1 = 1;
    sbit  CAN_MSG1INT_INTPND1_bit at CAN0_MSG1INT.B1;
    const register unsigned short int CAN_MSG1INT_INTPND2 = 2;
    sbit  CAN_MSG1INT_INTPND2_bit at CAN0_MSG1INT.B2;
    const register unsigned short int CAN_MSG1INT_INTPND3 = 3;
    sbit  CAN_MSG1INT_INTPND3_bit at CAN0_MSG1INT.B3;
    const register unsigned short int CAN_MSG1INT_INTPND4 = 4;
    sbit  CAN_MSG1INT_INTPND4_bit at CAN0_MSG1INT.B4;
    const register unsigned short int CAN_MSG1INT_INTPND5 = 5;
    sbit  CAN_MSG1INT_INTPND5_bit at CAN0_MSG1INT.B5;
    const register unsigned short int CAN_MSG1INT_INTPND6 = 6;
    sbit  CAN_MSG1INT_INTPND6_bit at CAN0_MSG1INT.B6;
    const register unsigned short int CAN_MSG1INT_INTPND7 = 7;
    sbit  CAN_MSG1INT_INTPND7_bit at CAN0_MSG1INT.B7;
    const register unsigned short int CAN_MSG1INT_INTPND8 = 8;
    sbit  CAN_MSG1INT_INTPND8_bit at CAN0_MSG1INT.B8;
    const register unsigned short int CAN_MSG1INT_INTPND9 = 9;
    sbit  CAN_MSG1INT_INTPND9_bit at CAN0_MSG1INT.B9;
    const register unsigned short int CAN_MSG1INT_INTPND10 = 10;
    sbit  CAN_MSG1INT_INTPND10_bit at CAN0_MSG1INT.B10;
    const register unsigned short int CAN_MSG1INT_INTPND11 = 11;
    sbit  CAN_MSG1INT_INTPND11_bit at CAN0_MSG1INT.B11;
    const register unsigned short int CAN_MSG1INT_INTPND12 = 12;
    sbit  CAN_MSG1INT_INTPND12_bit at CAN0_MSG1INT.B12;
    const register unsigned short int CAN_MSG1INT_INTPND13 = 13;
    sbit  CAN_MSG1INT_INTPND13_bit at CAN0_MSG1INT.B13;
    const register unsigned short int CAN_MSG1INT_INTPND14 = 14;
    sbit  CAN_MSG1INT_INTPND14_bit at CAN0_MSG1INT.B14;
    const register unsigned short int CAN_MSG1INT_INTPND15 = 15;
    sbit  CAN_MSG1INT_INTPND15_bit at CAN0_MSG1INT.B15;

sfr unsigned long   volatile CAN0_MSG2INT         absolute 0x40040144;
    const register unsigned short int CAN_MSG2INT_INTPND0 = 0;
    sbit  CAN_MSG2INT_INTPND0_bit at CAN0_MSG2INT.B0;
    const register unsigned short int CAN_MSG2INT_INTPND1 = 1;
    sbit  CAN_MSG2INT_INTPND1_bit at CAN0_MSG2INT.B1;
    const register unsigned short int CAN_MSG2INT_INTPND2 = 2;
    sbit  CAN_MSG2INT_INTPND2_bit at CAN0_MSG2INT.B2;
    const register unsigned short int CAN_MSG2INT_INTPND3 = 3;
    sbit  CAN_MSG2INT_INTPND3_bit at CAN0_MSG2INT.B3;
    const register unsigned short int CAN_MSG2INT_INTPND4 = 4;
    sbit  CAN_MSG2INT_INTPND4_bit at CAN0_MSG2INT.B4;
    const register unsigned short int CAN_MSG2INT_INTPND5 = 5;
    sbit  CAN_MSG2INT_INTPND5_bit at CAN0_MSG2INT.B5;
    const register unsigned short int CAN_MSG2INT_INTPND6 = 6;
    sbit  CAN_MSG2INT_INTPND6_bit at CAN0_MSG2INT.B6;
    const register unsigned short int CAN_MSG2INT_INTPND7 = 7;
    sbit  CAN_MSG2INT_INTPND7_bit at CAN0_MSG2INT.B7;
    const register unsigned short int CAN_MSG2INT_INTPND8 = 8;
    sbit  CAN_MSG2INT_INTPND8_bit at CAN0_MSG2INT.B8;
    const register unsigned short int CAN_MSG2INT_INTPND9 = 9;
    sbit  CAN_MSG2INT_INTPND9_bit at CAN0_MSG2INT.B9;
    const register unsigned short int CAN_MSG2INT_INTPND10 = 10;
    sbit  CAN_MSG2INT_INTPND10_bit at CAN0_MSG2INT.B10;
    const register unsigned short int CAN_MSG2INT_INTPND11 = 11;
    sbit  CAN_MSG2INT_INTPND11_bit at CAN0_MSG2INT.B11;
    const register unsigned short int CAN_MSG2INT_INTPND12 = 12;
    sbit  CAN_MSG2INT_INTPND12_bit at CAN0_MSG2INT.B12;
    const register unsigned short int CAN_MSG2INT_INTPND13 = 13;
    sbit  CAN_MSG2INT_INTPND13_bit at CAN0_MSG2INT.B13;
    const register unsigned short int CAN_MSG2INT_INTPND14 = 14;
    sbit  CAN_MSG2INT_INTPND14_bit at CAN0_MSG2INT.B14;
    const register unsigned short int CAN_MSG2INT_INTPND15 = 15;
    sbit  CAN_MSG2INT_INTPND15_bit at CAN0_MSG2INT.B15;

sfr unsigned long   volatile CAN0_MSG1VAL         absolute 0x40040160;
    const register unsigned short int CAN_MSG1VAL_MSGVAL0 = 0;
    sbit  CAN_MSG1VAL_MSGVAL0_bit at CAN0_MSG1VAL.B0;
    const register unsigned short int CAN_MSG1VAL_MSGVAL1 = 1;
    sbit  CAN_MSG1VAL_MSGVAL1_bit at CAN0_MSG1VAL.B1;
    const register unsigned short int CAN_MSG1VAL_MSGVAL2 = 2;
    sbit  CAN_MSG1VAL_MSGVAL2_bit at CAN0_MSG1VAL.B2;
    const register unsigned short int CAN_MSG1VAL_MSGVAL3 = 3;
    sbit  CAN_MSG1VAL_MSGVAL3_bit at CAN0_MSG1VAL.B3;
    const register unsigned short int CAN_MSG1VAL_MSGVAL4 = 4;
    sbit  CAN_MSG1VAL_MSGVAL4_bit at CAN0_MSG1VAL.B4;
    const register unsigned short int CAN_MSG1VAL_MSGVAL5 = 5;
    sbit  CAN_MSG1VAL_MSGVAL5_bit at CAN0_MSG1VAL.B5;
    const register unsigned short int CAN_MSG1VAL_MSGVAL6 = 6;
    sbit  CAN_MSG1VAL_MSGVAL6_bit at CAN0_MSG1VAL.B6;
    const register unsigned short int CAN_MSG1VAL_MSGVAL7 = 7;
    sbit  CAN_MSG1VAL_MSGVAL7_bit at CAN0_MSG1VAL.B7;
    const register unsigned short int CAN_MSG1VAL_MSGVAL8 = 8;
    sbit  CAN_MSG1VAL_MSGVAL8_bit at CAN0_MSG1VAL.B8;
    const register unsigned short int CAN_MSG1VAL_MSGVAL9 = 9;
    sbit  CAN_MSG1VAL_MSGVAL9_bit at CAN0_MSG1VAL.B9;
    const register unsigned short int CAN_MSG1VAL_MSGVAL10 = 10;
    sbit  CAN_MSG1VAL_MSGVAL10_bit at CAN0_MSG1VAL.B10;
    const register unsigned short int CAN_MSG1VAL_MSGVAL11 = 11;
    sbit  CAN_MSG1VAL_MSGVAL11_bit at CAN0_MSG1VAL.B11;
    const register unsigned short int CAN_MSG1VAL_MSGVAL12 = 12;
    sbit  CAN_MSG1VAL_MSGVAL12_bit at CAN0_MSG1VAL.B12;
    const register unsigned short int CAN_MSG1VAL_MSGVAL13 = 13;
    sbit  CAN_MSG1VAL_MSGVAL13_bit at CAN0_MSG1VAL.B13;
    const register unsigned short int CAN_MSG1VAL_MSGVAL14 = 14;
    sbit  CAN_MSG1VAL_MSGVAL14_bit at CAN0_MSG1VAL.B14;
    const register unsigned short int CAN_MSG1VAL_MSGVAL15 = 15;
    sbit  CAN_MSG1VAL_MSGVAL15_bit at CAN0_MSG1VAL.B15;

sfr unsigned long   volatile CAN0_MSG2VAL         absolute 0x40040164;
    const register unsigned short int CAN_MSG2VAL_MSGVAL0 = 0;
    sbit  CAN_MSG2VAL_MSGVAL0_bit at CAN0_MSG2VAL.B0;
    const register unsigned short int CAN_MSG2VAL_MSGVAL1 = 1;
    sbit  CAN_MSG2VAL_MSGVAL1_bit at CAN0_MSG2VAL.B1;
    const register unsigned short int CAN_MSG2VAL_MSGVAL2 = 2;
    sbit  CAN_MSG2VAL_MSGVAL2_bit at CAN0_MSG2VAL.B2;
    const register unsigned short int CAN_MSG2VAL_MSGVAL3 = 3;
    sbit  CAN_MSG2VAL_MSGVAL3_bit at CAN0_MSG2VAL.B3;
    const register unsigned short int CAN_MSG2VAL_MSGVAL4 = 4;
    sbit  CAN_MSG2VAL_MSGVAL4_bit at CAN0_MSG2VAL.B4;
    const register unsigned short int CAN_MSG2VAL_MSGVAL5 = 5;
    sbit  CAN_MSG2VAL_MSGVAL5_bit at CAN0_MSG2VAL.B5;
    const register unsigned short int CAN_MSG2VAL_MSGVAL6 = 6;
    sbit  CAN_MSG2VAL_MSGVAL6_bit at CAN0_MSG2VAL.B6;
    const register unsigned short int CAN_MSG2VAL_MSGVAL7 = 7;
    sbit  CAN_MSG2VAL_MSGVAL7_bit at CAN0_MSG2VAL.B7;
    const register unsigned short int CAN_MSG2VAL_MSGVAL8 = 8;
    sbit  CAN_MSG2VAL_MSGVAL8_bit at CAN0_MSG2VAL.B8;
    const register unsigned short int CAN_MSG2VAL_MSGVAL9 = 9;
    sbit  CAN_MSG2VAL_MSGVAL9_bit at CAN0_MSG2VAL.B9;
    const register unsigned short int CAN_MSG2VAL_MSGVAL10 = 10;
    sbit  CAN_MSG2VAL_MSGVAL10_bit at CAN0_MSG2VAL.B10;
    const register unsigned short int CAN_MSG2VAL_MSGVAL11 = 11;
    sbit  CAN_MSG2VAL_MSGVAL11_bit at CAN0_MSG2VAL.B11;
    const register unsigned short int CAN_MSG2VAL_MSGVAL12 = 12;
    sbit  CAN_MSG2VAL_MSGVAL12_bit at CAN0_MSG2VAL.B12;
    const register unsigned short int CAN_MSG2VAL_MSGVAL13 = 13;
    sbit  CAN_MSG2VAL_MSGVAL13_bit at CAN0_MSG2VAL.B13;
    const register unsigned short int CAN_MSG2VAL_MSGVAL14 = 14;
    sbit  CAN_MSG2VAL_MSGVAL14_bit at CAN0_MSG2VAL.B14;
    const register unsigned short int CAN_MSG2VAL_MSGVAL15 = 15;
    sbit  CAN_MSG2VAL_MSGVAL15_bit at CAN0_MSG2VAL.B15;

sfr unsigned long   volatile CAN1_CTL             absolute 0x40041000;
    sbit  CAN_CTL_INIT_CAN1_CTL_bit at CAN1_CTL.B0;
    sbit  CAN_CTL_IE_CAN1_CTL_bit at CAN1_CTL.B1;
    sbit  CAN_CTL_SIE_CAN1_CTL_bit at CAN1_CTL.B2;
    sbit  CAN_CTL_EIE_CAN1_CTL_bit at CAN1_CTL.B3;
    sbit  CAN_CTL_DAR_CAN1_CTL_bit at CAN1_CTL.B5;
    sbit  CAN_CTL_CCE_CAN1_CTL_bit at CAN1_CTL.B6;
    sbit  CAN_CTL_TEST_CAN1_CTL_bit at CAN1_CTL.B7;

sfr unsigned long   volatile CAN1_STS             absolute 0x40041004;
    sbit  CAN_STS_LEC0_CAN1_STS_bit at CAN1_STS.B0;
    sbit  CAN_STS_LEC1_CAN1_STS_bit at CAN1_STS.B1;
    sbit  CAN_STS_LEC2_CAN1_STS_bit at CAN1_STS.B2;
    sbit  CAN_STS_TXOK_CAN1_STS_bit at CAN1_STS.B3;
    sbit  CAN_STS_RXOK_CAN1_STS_bit at CAN1_STS.B4;
    sbit  CAN_STS_EPASS_CAN1_STS_bit at CAN1_STS.B5;
    sbit  CAN_STS_EWARN_CAN1_STS_bit at CAN1_STS.B6;
    sbit  CAN_STS_BOFF_CAN1_STS_bit at CAN1_STS.B7;

sfr unsigned long   volatile CAN1_ERR             absolute 0x40041008;
    sbit  CAN_ERR_TEC0_CAN1_ERR_bit at CAN1_ERR.B0;
    sbit  CAN_ERR_TEC1_CAN1_ERR_bit at CAN1_ERR.B1;
    sbit  CAN_ERR_TEC2_CAN1_ERR_bit at CAN1_ERR.B2;
    sbit  CAN_ERR_TEC3_CAN1_ERR_bit at CAN1_ERR.B3;
    sbit  CAN_ERR_TEC4_CAN1_ERR_bit at CAN1_ERR.B4;
    sbit  CAN_ERR_TEC5_CAN1_ERR_bit at CAN1_ERR.B5;
    sbit  CAN_ERR_TEC6_CAN1_ERR_bit at CAN1_ERR.B6;
    sbit  CAN_ERR_TEC7_CAN1_ERR_bit at CAN1_ERR.B7;
    sbit  CAN_ERR_REC8_CAN1_ERR_bit at CAN1_ERR.B8;
    sbit  CAN_ERR_REC9_CAN1_ERR_bit at CAN1_ERR.B9;
    sbit  CAN_ERR_REC10_CAN1_ERR_bit at CAN1_ERR.B10;
    sbit  CAN_ERR_REC11_CAN1_ERR_bit at CAN1_ERR.B11;
    sbit  CAN_ERR_REC12_CAN1_ERR_bit at CAN1_ERR.B12;
    sbit  CAN_ERR_REC13_CAN1_ERR_bit at CAN1_ERR.B13;
    sbit  CAN_ERR_REC14_CAN1_ERR_bit at CAN1_ERR.B14;
    sbit  CAN_ERR_RP_CAN1_ERR_bit at CAN1_ERR.B15;

sfr unsigned long   volatile CAN1_BIT             absolute 0x4004100C;
    sbit  CAN_BIT_BRP0_CAN1_BIT_bit at CAN1_BIT.B0;
    sbit  CAN_BIT_BRP1_CAN1_BIT_bit at CAN1_BIT.B1;
    sbit  CAN_BIT_BRP2_CAN1_BIT_bit at CAN1_BIT.B2;
    sbit  CAN_BIT_BRP3_CAN1_BIT_bit at CAN1_BIT.B3;
    sbit  CAN_BIT_BRP4_CAN1_BIT_bit at CAN1_BIT.B4;
    sbit  CAN_BIT_BRP5_CAN1_BIT_bit at CAN1_BIT.B5;
    sbit  CAN_BIT_SJW6_CAN1_BIT_bit at CAN1_BIT.B6;
    sbit  CAN_BIT_SJW7_CAN1_BIT_bit at CAN1_BIT.B7;
    sbit  CAN_BIT_TSEG18_CAN1_BIT_bit at CAN1_BIT.B8;
    sbit  CAN_BIT_TSEG19_CAN1_BIT_bit at CAN1_BIT.B9;
    sbit  CAN_BIT_TSEG110_CAN1_BIT_bit at CAN1_BIT.B10;
    sbit  CAN_BIT_TSEG111_CAN1_BIT_bit at CAN1_BIT.B11;
    sbit  CAN_BIT_TSEG212_CAN1_BIT_bit at CAN1_BIT.B12;
    sbit  CAN_BIT_TSEG213_CAN1_BIT_bit at CAN1_BIT.B13;
    sbit  CAN_BIT_TSEG214_CAN1_BIT_bit at CAN1_BIT.B14;

sfr unsigned long   volatile CAN1_INT             absolute 0x40041010;
    sbit  CAN_INT_INTID0_CAN1_INT_bit at CAN1_INT.B0;
    sbit  CAN_INT_INTID1_CAN1_INT_bit at CAN1_INT.B1;
    sbit  CAN_INT_INTID2_CAN1_INT_bit at CAN1_INT.B2;
    sbit  CAN_INT_INTID3_CAN1_INT_bit at CAN1_INT.B3;
    sbit  CAN_INT_INTID4_CAN1_INT_bit at CAN1_INT.B4;
    sbit  CAN_INT_INTID5_CAN1_INT_bit at CAN1_INT.B5;
    sbit  CAN_INT_INTID6_CAN1_INT_bit at CAN1_INT.B6;
    sbit  CAN_INT_INTID7_CAN1_INT_bit at CAN1_INT.B7;
    sbit  CAN_INT_INTID8_CAN1_INT_bit at CAN1_INT.B8;
    sbit  CAN_INT_INTID9_CAN1_INT_bit at CAN1_INT.B9;
    sbit  CAN_INT_INTID10_CAN1_INT_bit at CAN1_INT.B10;
    sbit  CAN_INT_INTID11_CAN1_INT_bit at CAN1_INT.B11;
    sbit  CAN_INT_INTID12_CAN1_INT_bit at CAN1_INT.B12;
    sbit  CAN_INT_INTID13_CAN1_INT_bit at CAN1_INT.B13;
    sbit  CAN_INT_INTID14_CAN1_INT_bit at CAN1_INT.B14;
    sbit  CAN_INT_INTID15_CAN1_INT_bit at CAN1_INT.B15;

sfr unsigned long   volatile CAN1_TST             absolute 0x40041014;
    sbit  CAN_TST_BASIC_CAN1_TST_bit at CAN1_TST.B2;
    sbit  CAN_TST_SILENT_CAN1_TST_bit at CAN1_TST.B3;
    sbit  CAN_TST_LBACK_CAN1_TST_bit at CAN1_TST.B4;
    sbit  CAN_TST_TX5_CAN1_TST_bit at CAN1_TST.B5;
    sbit  CAN_TST_TX6_CAN1_TST_bit at CAN1_TST.B6;
    sbit  CAN_TST_RX_CAN1_TST_bit at CAN1_TST.B7;

sfr unsigned long   volatile CAN1_BRPE            absolute 0x40041018;
    sbit  CAN_BRPE_BRPE0_CAN1_BRPE_bit at CAN1_BRPE.B0;
    sbit  CAN_BRPE_BRPE1_CAN1_BRPE_bit at CAN1_BRPE.B1;
    sbit  CAN_BRPE_BRPE2_CAN1_BRPE_bit at CAN1_BRPE.B2;
    sbit  CAN_BRPE_BRPE3_CAN1_BRPE_bit at CAN1_BRPE.B3;

sfr unsigned long   volatile CAN1_IF1CRQ          absolute 0x40041020;
    sbit  CAN_IF1CRQ_MNUM0_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B0;
    sbit  CAN_IF1CRQ_MNUM1_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B1;
    sbit  CAN_IF1CRQ_MNUM2_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B2;
    sbit  CAN_IF1CRQ_MNUM3_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B3;
    sbit  CAN_IF1CRQ_MNUM4_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B4;
    sbit  CAN_IF1CRQ_MNUM5_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B5;
    sbit  CAN_IF1CRQ_BUSY_CAN1_IF1CRQ_bit at CAN1_IF1CRQ.B15;

sfr unsigned long   volatile CAN1_IF1CMSK         absolute 0x40041024;
    sbit  CAN_IF1CMSK_DATAB_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B0;
    sbit  CAN_IF1CMSK_DATAA_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B1;
    sbit  CAN_IF1CMSK_NEWDAT_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B2;
    sbit  CAN_IF1CMSK_CLRINTPND_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B3;
    sbit  CAN_IF1CMSK_CONTROL_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B4;
    sbit  CAN_IF1CMSK_ARB_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B5;
    sbit  CAN_IF1CMSK_MASK_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B6;
    sbit  CAN_IF1CMSK_WRNRD_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B7;

    sbit  CAN_IF1CMSK_TXRQST_CAN1_IF1CMSK_bit at CAN1_IF1CMSK.B2;

sfr unsigned long   volatile CAN1_IF1MSK1         absolute 0x40041028;
    sbit  CAN_IF1MSK1_IDMSK0_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B0;
    sbit  CAN_IF1MSK1_IDMSK1_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B1;
    sbit  CAN_IF1MSK1_IDMSK2_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B2;
    sbit  CAN_IF1MSK1_IDMSK3_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B3;
    sbit  CAN_IF1MSK1_IDMSK4_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B4;
    sbit  CAN_IF1MSK1_IDMSK5_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B5;
    sbit  CAN_IF1MSK1_IDMSK6_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B6;
    sbit  CAN_IF1MSK1_IDMSK7_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B7;
    sbit  CAN_IF1MSK1_IDMSK8_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B8;
    sbit  CAN_IF1MSK1_IDMSK9_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B9;
    sbit  CAN_IF1MSK1_IDMSK10_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B10;
    sbit  CAN_IF1MSK1_IDMSK11_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B11;
    sbit  CAN_IF1MSK1_IDMSK12_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B12;
    sbit  CAN_IF1MSK1_IDMSK13_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B13;
    sbit  CAN_IF1MSK1_IDMSK14_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B14;
    sbit  CAN_IF1MSK1_IDMSK15_CAN1_IF1MSK1_bit at CAN1_IF1MSK1.B15;

sfr unsigned long   volatile CAN1_IF1MSK2         absolute 0x4004102C;
    sbit  CAN_IF1MSK2_IDMSK0_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B0;
    sbit  CAN_IF1MSK2_IDMSK1_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B1;
    sbit  CAN_IF1MSK2_IDMSK2_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B2;
    sbit  CAN_IF1MSK2_IDMSK3_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B3;
    sbit  CAN_IF1MSK2_IDMSK4_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B4;
    sbit  CAN_IF1MSK2_IDMSK5_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B5;
    sbit  CAN_IF1MSK2_IDMSK6_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B6;
    sbit  CAN_IF1MSK2_IDMSK7_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B7;
    sbit  CAN_IF1MSK2_IDMSK8_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B8;
    sbit  CAN_IF1MSK2_IDMSK9_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B9;
    sbit  CAN_IF1MSK2_IDMSK10_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B10;
    sbit  CAN_IF1MSK2_IDMSK11_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B11;
    sbit  CAN_IF1MSK2_IDMSK12_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B12;
    sbit  CAN_IF1MSK2_MDIR_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B14;
    sbit  CAN_IF1MSK2_MXTD_CAN1_IF1MSK2_bit at CAN1_IF1MSK2.B15;

sfr unsigned long   volatile CAN1_IF1ARB1         absolute 0x40041030;
    sbit  CAN_IF1ARB1_ID0_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B0;
    sbit  CAN_IF1ARB1_ID1_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B1;
    sbit  CAN_IF1ARB1_ID2_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B2;
    sbit  CAN_IF1ARB1_ID3_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B3;
    sbit  CAN_IF1ARB1_ID4_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B4;
    sbit  CAN_IF1ARB1_ID5_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B5;
    sbit  CAN_IF1ARB1_ID6_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B6;
    sbit  CAN_IF1ARB1_ID7_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B7;
    sbit  CAN_IF1ARB1_ID8_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B8;
    sbit  CAN_IF1ARB1_ID9_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B9;
    sbit  CAN_IF1ARB1_ID10_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B10;
    sbit  CAN_IF1ARB1_ID11_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B11;
    sbit  CAN_IF1ARB1_ID12_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B12;
    sbit  CAN_IF1ARB1_ID13_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B13;
    sbit  CAN_IF1ARB1_ID14_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B14;
    sbit  CAN_IF1ARB1_ID15_CAN1_IF1ARB1_bit at CAN1_IF1ARB1.B15;

sfr unsigned long   volatile CAN1_IF1ARB2         absolute 0x40041034;
    sbit  CAN_IF1ARB2_ID0_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B0;
    sbit  CAN_IF1ARB2_ID1_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B1;
    sbit  CAN_IF1ARB2_ID2_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B2;
    sbit  CAN_IF1ARB2_ID3_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B3;
    sbit  CAN_IF1ARB2_ID4_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B4;
    sbit  CAN_IF1ARB2_ID5_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B5;
    sbit  CAN_IF1ARB2_ID6_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B6;
    sbit  CAN_IF1ARB2_ID7_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B7;
    sbit  CAN_IF1ARB2_ID8_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B8;
    sbit  CAN_IF1ARB2_ID9_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B9;
    sbit  CAN_IF1ARB2_ID10_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B10;
    sbit  CAN_IF1ARB2_ID11_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B11;
    sbit  CAN_IF1ARB2_ID12_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B12;
    sbit  CAN_IF1ARB2_DIR_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B13;
    sbit  CAN_IF1ARB2_XTD_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B14;
    sbit  CAN_IF1ARB2_MSGVAL_CAN1_IF1ARB2_bit at CAN1_IF1ARB2.B15;

sfr unsigned long   volatile CAN1_IF1MCTL         absolute 0x40041038;
    sbit  CAN_IF1MCTL_DLC0_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B0;
    sbit  CAN_IF1MCTL_DLC1_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B1;
    sbit  CAN_IF1MCTL_DLC2_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B2;
    sbit  CAN_IF1MCTL_DLC3_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B3;
    sbit  CAN_IF1MCTL_EOB_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B7;
    sbit  CAN_IF1MCTL_TXRQST_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B8;
    sbit  CAN_IF1MCTL_RMTEN_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B9;
    sbit  CAN_IF1MCTL_RXIE_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B10;
    sbit  CAN_IF1MCTL_TXIE_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B11;
    sbit  CAN_IF1MCTL_UMASK_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B12;
    sbit  CAN_IF1MCTL_INTPND_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B13;
    sbit  CAN_IF1MCTL_MSGLST_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B14;
    sbit  CAN_IF1MCTL_NEWDAT_CAN1_IF1MCTL_bit at CAN1_IF1MCTL.B15;

sfr unsigned long   volatile CAN1_IF1DA1          absolute 0x4004103C;
    sbit  CAN_IF1DA1_DATA0_CAN1_IF1DA1_bit at CAN1_IF1DA1.B0;
    sbit  CAN_IF1DA1_DATA1_CAN1_IF1DA1_bit at CAN1_IF1DA1.B1;
    sbit  CAN_IF1DA1_DATA2_CAN1_IF1DA1_bit at CAN1_IF1DA1.B2;
    sbit  CAN_IF1DA1_DATA3_CAN1_IF1DA1_bit at CAN1_IF1DA1.B3;
    sbit  CAN_IF1DA1_DATA4_CAN1_IF1DA1_bit at CAN1_IF1DA1.B4;
    sbit  CAN_IF1DA1_DATA5_CAN1_IF1DA1_bit at CAN1_IF1DA1.B5;
    sbit  CAN_IF1DA1_DATA6_CAN1_IF1DA1_bit at CAN1_IF1DA1.B6;
    sbit  CAN_IF1DA1_DATA7_CAN1_IF1DA1_bit at CAN1_IF1DA1.B7;
    sbit  CAN_IF1DA1_DATA8_CAN1_IF1DA1_bit at CAN1_IF1DA1.B8;
    sbit  CAN_IF1DA1_DATA9_CAN1_IF1DA1_bit at CAN1_IF1DA1.B9;
    sbit  CAN_IF1DA1_DATA10_CAN1_IF1DA1_bit at CAN1_IF1DA1.B10;
    sbit  CAN_IF1DA1_DATA11_CAN1_IF1DA1_bit at CAN1_IF1DA1.B11;
    sbit  CAN_IF1DA1_DATA12_CAN1_IF1DA1_bit at CAN1_IF1DA1.B12;
    sbit  CAN_IF1DA1_DATA13_CAN1_IF1DA1_bit at CAN1_IF1DA1.B13;
    sbit  CAN_IF1DA1_DATA14_CAN1_IF1DA1_bit at CAN1_IF1DA1.B14;
    sbit  CAN_IF1DA1_DATA15_CAN1_IF1DA1_bit at CAN1_IF1DA1.B15;

sfr unsigned long   volatile CAN1_IF1DA2          absolute 0x40041040;
    sbit  CAN_IF1DA2_DATA0_CAN1_IF1DA2_bit at CAN1_IF1DA2.B0;
    sbit  CAN_IF1DA2_DATA1_CAN1_IF1DA2_bit at CAN1_IF1DA2.B1;
    sbit  CAN_IF1DA2_DATA2_CAN1_IF1DA2_bit at CAN1_IF1DA2.B2;
    sbit  CAN_IF1DA2_DATA3_CAN1_IF1DA2_bit at CAN1_IF1DA2.B3;
    sbit  CAN_IF1DA2_DATA4_CAN1_IF1DA2_bit at CAN1_IF1DA2.B4;
    sbit  CAN_IF1DA2_DATA5_CAN1_IF1DA2_bit at CAN1_IF1DA2.B5;
    sbit  CAN_IF1DA2_DATA6_CAN1_IF1DA2_bit at CAN1_IF1DA2.B6;
    sbit  CAN_IF1DA2_DATA7_CAN1_IF1DA2_bit at CAN1_IF1DA2.B7;
    sbit  CAN_IF1DA2_DATA8_CAN1_IF1DA2_bit at CAN1_IF1DA2.B8;
    sbit  CAN_IF1DA2_DATA9_CAN1_IF1DA2_bit at CAN1_IF1DA2.B9;
    sbit  CAN_IF1DA2_DATA10_CAN1_IF1DA2_bit at CAN1_IF1DA2.B10;
    sbit  CAN_IF1DA2_DATA11_CAN1_IF1DA2_bit at CAN1_IF1DA2.B11;
    sbit  CAN_IF1DA2_DATA12_CAN1_IF1DA2_bit at CAN1_IF1DA2.B12;
    sbit  CAN_IF1DA2_DATA13_CAN1_IF1DA2_bit at CAN1_IF1DA2.B13;
    sbit  CAN_IF1DA2_DATA14_CAN1_IF1DA2_bit at CAN1_IF1DA2.B14;
    sbit  CAN_IF1DA2_DATA15_CAN1_IF1DA2_bit at CAN1_IF1DA2.B15;

sfr unsigned long   volatile CAN1_IF1DB1          absolute 0x40041044;
    sbit  CAN_IF1DB1_DATA0_CAN1_IF1DB1_bit at CAN1_IF1DB1.B0;
    sbit  CAN_IF1DB1_DATA1_CAN1_IF1DB1_bit at CAN1_IF1DB1.B1;
    sbit  CAN_IF1DB1_DATA2_CAN1_IF1DB1_bit at CAN1_IF1DB1.B2;
    sbit  CAN_IF1DB1_DATA3_CAN1_IF1DB1_bit at CAN1_IF1DB1.B3;
    sbit  CAN_IF1DB1_DATA4_CAN1_IF1DB1_bit at CAN1_IF1DB1.B4;
    sbit  CAN_IF1DB1_DATA5_CAN1_IF1DB1_bit at CAN1_IF1DB1.B5;
    sbit  CAN_IF1DB1_DATA6_CAN1_IF1DB1_bit at CAN1_IF1DB1.B6;
    sbit  CAN_IF1DB1_DATA7_CAN1_IF1DB1_bit at CAN1_IF1DB1.B7;
    sbit  CAN_IF1DB1_DATA8_CAN1_IF1DB1_bit at CAN1_IF1DB1.B8;
    sbit  CAN_IF1DB1_DATA9_CAN1_IF1DB1_bit at CAN1_IF1DB1.B9;
    sbit  CAN_IF1DB1_DATA10_CAN1_IF1DB1_bit at CAN1_IF1DB1.B10;
    sbit  CAN_IF1DB1_DATA11_CAN1_IF1DB1_bit at CAN1_IF1DB1.B11;
    sbit  CAN_IF1DB1_DATA12_CAN1_IF1DB1_bit at CAN1_IF1DB1.B12;
    sbit  CAN_IF1DB1_DATA13_CAN1_IF1DB1_bit at CAN1_IF1DB1.B13;
    sbit  CAN_IF1DB1_DATA14_CAN1_IF1DB1_bit at CAN1_IF1DB1.B14;
    sbit  CAN_IF1DB1_DATA15_CAN1_IF1DB1_bit at CAN1_IF1DB1.B15;

sfr unsigned long   volatile CAN1_IF1DB2          absolute 0x40041048;
    sbit  CAN_IF1DB2_DATA0_CAN1_IF1DB2_bit at CAN1_IF1DB2.B0;
    sbit  CAN_IF1DB2_DATA1_CAN1_IF1DB2_bit at CAN1_IF1DB2.B1;
    sbit  CAN_IF1DB2_DATA2_CAN1_IF1DB2_bit at CAN1_IF1DB2.B2;
    sbit  CAN_IF1DB2_DATA3_CAN1_IF1DB2_bit at CAN1_IF1DB2.B3;
    sbit  CAN_IF1DB2_DATA4_CAN1_IF1DB2_bit at CAN1_IF1DB2.B4;
    sbit  CAN_IF1DB2_DATA5_CAN1_IF1DB2_bit at CAN1_IF1DB2.B5;
    sbit  CAN_IF1DB2_DATA6_CAN1_IF1DB2_bit at CAN1_IF1DB2.B6;
    sbit  CAN_IF1DB2_DATA7_CAN1_IF1DB2_bit at CAN1_IF1DB2.B7;
    sbit  CAN_IF1DB2_DATA8_CAN1_IF1DB2_bit at CAN1_IF1DB2.B8;
    sbit  CAN_IF1DB2_DATA9_CAN1_IF1DB2_bit at CAN1_IF1DB2.B9;
    sbit  CAN_IF1DB2_DATA10_CAN1_IF1DB2_bit at CAN1_IF1DB2.B10;
    sbit  CAN_IF1DB2_DATA11_CAN1_IF1DB2_bit at CAN1_IF1DB2.B11;
    sbit  CAN_IF1DB2_DATA12_CAN1_IF1DB2_bit at CAN1_IF1DB2.B12;
    sbit  CAN_IF1DB2_DATA13_CAN1_IF1DB2_bit at CAN1_IF1DB2.B13;
    sbit  CAN_IF1DB2_DATA14_CAN1_IF1DB2_bit at CAN1_IF1DB2.B14;
    sbit  CAN_IF1DB2_DATA15_CAN1_IF1DB2_bit at CAN1_IF1DB2.B15;

sfr unsigned long   volatile CAN1_IF2CRQ          absolute 0x40041080;
    sbit  CAN_IF2CRQ_MNUM0_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B0;
    sbit  CAN_IF2CRQ_MNUM1_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B1;
    sbit  CAN_IF2CRQ_MNUM2_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B2;
    sbit  CAN_IF2CRQ_MNUM3_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B3;
    sbit  CAN_IF2CRQ_MNUM4_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B4;
    sbit  CAN_IF2CRQ_MNUM5_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B5;
    sbit  CAN_IF2CRQ_BUSY_CAN1_IF2CRQ_bit at CAN1_IF2CRQ.B15;

sfr unsigned long   volatile CAN1_IF2CMSK         absolute 0x40041084;
    sbit  CAN_IF2CMSK_DATAB_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B0;
    sbit  CAN_IF2CMSK_DATAA_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B1;
    sbit  CAN_IF2CMSK_NEWDAT_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B2;
    sbit  CAN_IF2CMSK_CLRINTPND_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B3;
    sbit  CAN_IF2CMSK_CONTROL_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B4;
    sbit  CAN_IF2CMSK_ARB_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B5;
    sbit  CAN_IF2CMSK_MASK_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B6;
    sbit  CAN_IF2CMSK_WRNRD_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B7;

    sbit  CAN_IF2CMSK_TXRQST_CAN1_IF2CMSK_bit at CAN1_IF2CMSK.B2;

sfr unsigned long   volatile CAN1_IF2MSK1         absolute 0x40041088;
    sbit  CAN_IF2MSK1_IDMSK0_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B0;
    sbit  CAN_IF2MSK1_IDMSK1_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B1;
    sbit  CAN_IF2MSK1_IDMSK2_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B2;
    sbit  CAN_IF2MSK1_IDMSK3_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B3;
    sbit  CAN_IF2MSK1_IDMSK4_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B4;
    sbit  CAN_IF2MSK1_IDMSK5_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B5;
    sbit  CAN_IF2MSK1_IDMSK6_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B6;
    sbit  CAN_IF2MSK1_IDMSK7_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B7;
    sbit  CAN_IF2MSK1_IDMSK8_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B8;
    sbit  CAN_IF2MSK1_IDMSK9_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B9;
    sbit  CAN_IF2MSK1_IDMSK10_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B10;
    sbit  CAN_IF2MSK1_IDMSK11_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B11;
    sbit  CAN_IF2MSK1_IDMSK12_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B12;
    sbit  CAN_IF2MSK1_IDMSK13_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B13;
    sbit  CAN_IF2MSK1_IDMSK14_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B14;
    sbit  CAN_IF2MSK1_IDMSK15_CAN1_IF2MSK1_bit at CAN1_IF2MSK1.B15;

sfr unsigned long   volatile CAN1_IF2MSK2         absolute 0x4004108C;
    sbit  CAN_IF2MSK2_IDMSK0_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B0;
    sbit  CAN_IF2MSK2_IDMSK1_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B1;
    sbit  CAN_IF2MSK2_IDMSK2_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B2;
    sbit  CAN_IF2MSK2_IDMSK3_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B3;
    sbit  CAN_IF2MSK2_IDMSK4_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B4;
    sbit  CAN_IF2MSK2_IDMSK5_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B5;
    sbit  CAN_IF2MSK2_IDMSK6_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B6;
    sbit  CAN_IF2MSK2_IDMSK7_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B7;
    sbit  CAN_IF2MSK2_IDMSK8_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B8;
    sbit  CAN_IF2MSK2_IDMSK9_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B9;
    sbit  CAN_IF2MSK2_IDMSK10_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B10;
    sbit  CAN_IF2MSK2_IDMSK11_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B11;
    sbit  CAN_IF2MSK2_IDMSK12_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B12;
    sbit  CAN_IF2MSK2_MDIR_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B14;
    sbit  CAN_IF2MSK2_MXTD_CAN1_IF2MSK2_bit at CAN1_IF2MSK2.B15;

sfr unsigned long   volatile CAN1_IF2ARB1         absolute 0x40041090;
    sbit  CAN_IF2ARB1_ID0_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B0;
    sbit  CAN_IF2ARB1_ID1_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B1;
    sbit  CAN_IF2ARB1_ID2_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B2;
    sbit  CAN_IF2ARB1_ID3_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B3;
    sbit  CAN_IF2ARB1_ID4_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B4;
    sbit  CAN_IF2ARB1_ID5_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B5;
    sbit  CAN_IF2ARB1_ID6_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B6;
    sbit  CAN_IF2ARB1_ID7_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B7;
    sbit  CAN_IF2ARB1_ID8_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B8;
    sbit  CAN_IF2ARB1_ID9_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B9;
    sbit  CAN_IF2ARB1_ID10_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B10;
    sbit  CAN_IF2ARB1_ID11_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B11;
    sbit  CAN_IF2ARB1_ID12_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B12;
    sbit  CAN_IF2ARB1_ID13_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B13;
    sbit  CAN_IF2ARB1_ID14_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B14;
    sbit  CAN_IF2ARB1_ID15_CAN1_IF2ARB1_bit at CAN1_IF2ARB1.B15;

sfr unsigned long   volatile CAN1_IF2ARB2         absolute 0x40041094;
    sbit  CAN_IF2ARB2_ID0_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B0;
    sbit  CAN_IF2ARB2_ID1_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B1;
    sbit  CAN_IF2ARB2_ID2_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B2;
    sbit  CAN_IF2ARB2_ID3_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B3;
    sbit  CAN_IF2ARB2_ID4_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B4;
    sbit  CAN_IF2ARB2_ID5_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B5;
    sbit  CAN_IF2ARB2_ID6_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B6;
    sbit  CAN_IF2ARB2_ID7_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B7;
    sbit  CAN_IF2ARB2_ID8_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B8;
    sbit  CAN_IF2ARB2_ID9_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B9;
    sbit  CAN_IF2ARB2_ID10_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B10;
    sbit  CAN_IF2ARB2_ID11_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B11;
    sbit  CAN_IF2ARB2_ID12_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B12;
    sbit  CAN_IF2ARB2_DIR_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B13;
    sbit  CAN_IF2ARB2_XTD_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B14;
    sbit  CAN_IF2ARB2_MSGVAL_CAN1_IF2ARB2_bit at CAN1_IF2ARB2.B15;

sfr unsigned long   volatile CAN1_IF2MCTL         absolute 0x40041098;
    sbit  CAN_IF2MCTL_DLC0_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B0;
    sbit  CAN_IF2MCTL_DLC1_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B1;
    sbit  CAN_IF2MCTL_DLC2_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B2;
    sbit  CAN_IF2MCTL_DLC3_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B3;
    sbit  CAN_IF2MCTL_EOB_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B7;
    sbit  CAN_IF2MCTL_TXRQST_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B8;
    sbit  CAN_IF2MCTL_RMTEN_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B9;
    sbit  CAN_IF2MCTL_RXIE_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B10;
    sbit  CAN_IF2MCTL_TXIE_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B11;
    sbit  CAN_IF2MCTL_UMASK_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B12;
    sbit  CAN_IF2MCTL_INTPND_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B13;
    sbit  CAN_IF2MCTL_MSGLST_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B14;
    sbit  CAN_IF2MCTL_NEWDAT_CAN1_IF2MCTL_bit at CAN1_IF2MCTL.B15;

sfr unsigned long   volatile CAN1_IF2DA1          absolute 0x4004109C;
    sbit  CAN_IF2DA1_DATA0_CAN1_IF2DA1_bit at CAN1_IF2DA1.B0;
    sbit  CAN_IF2DA1_DATA1_CAN1_IF2DA1_bit at CAN1_IF2DA1.B1;
    sbit  CAN_IF2DA1_DATA2_CAN1_IF2DA1_bit at CAN1_IF2DA1.B2;
    sbit  CAN_IF2DA1_DATA3_CAN1_IF2DA1_bit at CAN1_IF2DA1.B3;
    sbit  CAN_IF2DA1_DATA4_CAN1_IF2DA1_bit at CAN1_IF2DA1.B4;
    sbit  CAN_IF2DA1_DATA5_CAN1_IF2DA1_bit at CAN1_IF2DA1.B5;
    sbit  CAN_IF2DA1_DATA6_CAN1_IF2DA1_bit at CAN1_IF2DA1.B6;
    sbit  CAN_IF2DA1_DATA7_CAN1_IF2DA1_bit at CAN1_IF2DA1.B7;
    sbit  CAN_IF2DA1_DATA8_CAN1_IF2DA1_bit at CAN1_IF2DA1.B8;
    sbit  CAN_IF2DA1_DATA9_CAN1_IF2DA1_bit at CAN1_IF2DA1.B9;
    sbit  CAN_IF2DA1_DATA10_CAN1_IF2DA1_bit at CAN1_IF2DA1.B10;
    sbit  CAN_IF2DA1_DATA11_CAN1_IF2DA1_bit at CAN1_IF2DA1.B11;
    sbit  CAN_IF2DA1_DATA12_CAN1_IF2DA1_bit at CAN1_IF2DA1.B12;
    sbit  CAN_IF2DA1_DATA13_CAN1_IF2DA1_bit at CAN1_IF2DA1.B13;
    sbit  CAN_IF2DA1_DATA14_CAN1_IF2DA1_bit at CAN1_IF2DA1.B14;
    sbit  CAN_IF2DA1_DATA15_CAN1_IF2DA1_bit at CAN1_IF2DA1.B15;

sfr unsigned long   volatile CAN1_IF2DA2          absolute 0x400410A0;
    sbit  CAN_IF2DA2_DATA0_CAN1_IF2DA2_bit at CAN1_IF2DA2.B0;
    sbit  CAN_IF2DA2_DATA1_CAN1_IF2DA2_bit at CAN1_IF2DA2.B1;
    sbit  CAN_IF2DA2_DATA2_CAN1_IF2DA2_bit at CAN1_IF2DA2.B2;
    sbit  CAN_IF2DA2_DATA3_CAN1_IF2DA2_bit at CAN1_IF2DA2.B3;
    sbit  CAN_IF2DA2_DATA4_CAN1_IF2DA2_bit at CAN1_IF2DA2.B4;
    sbit  CAN_IF2DA2_DATA5_CAN1_IF2DA2_bit at CAN1_IF2DA2.B5;
    sbit  CAN_IF2DA2_DATA6_CAN1_IF2DA2_bit at CAN1_IF2DA2.B6;
    sbit  CAN_IF2DA2_DATA7_CAN1_IF2DA2_bit at CAN1_IF2DA2.B7;
    sbit  CAN_IF2DA2_DATA8_CAN1_IF2DA2_bit at CAN1_IF2DA2.B8;
    sbit  CAN_IF2DA2_DATA9_CAN1_IF2DA2_bit at CAN1_IF2DA2.B9;
    sbit  CAN_IF2DA2_DATA10_CAN1_IF2DA2_bit at CAN1_IF2DA2.B10;
    sbit  CAN_IF2DA2_DATA11_CAN1_IF2DA2_bit at CAN1_IF2DA2.B11;
    sbit  CAN_IF2DA2_DATA12_CAN1_IF2DA2_bit at CAN1_IF2DA2.B12;
    sbit  CAN_IF2DA2_DATA13_CAN1_IF2DA2_bit at CAN1_IF2DA2.B13;
    sbit  CAN_IF2DA2_DATA14_CAN1_IF2DA2_bit at CAN1_IF2DA2.B14;
    sbit  CAN_IF2DA2_DATA15_CAN1_IF2DA2_bit at CAN1_IF2DA2.B15;

sfr unsigned long   volatile CAN1_IF2DB1          absolute 0x400410A4;
    sbit  CAN_IF2DB1_DATA0_CAN1_IF2DB1_bit at CAN1_IF2DB1.B0;
    sbit  CAN_IF2DB1_DATA1_CAN1_IF2DB1_bit at CAN1_IF2DB1.B1;
    sbit  CAN_IF2DB1_DATA2_CAN1_IF2DB1_bit at CAN1_IF2DB1.B2;
    sbit  CAN_IF2DB1_DATA3_CAN1_IF2DB1_bit at CAN1_IF2DB1.B3;
    sbit  CAN_IF2DB1_DATA4_CAN1_IF2DB1_bit at CAN1_IF2DB1.B4;
    sbit  CAN_IF2DB1_DATA5_CAN1_IF2DB1_bit at CAN1_IF2DB1.B5;
    sbit  CAN_IF2DB1_DATA6_CAN1_IF2DB1_bit at CAN1_IF2DB1.B6;
    sbit  CAN_IF2DB1_DATA7_CAN1_IF2DB1_bit at CAN1_IF2DB1.B7;
    sbit  CAN_IF2DB1_DATA8_CAN1_IF2DB1_bit at CAN1_IF2DB1.B8;
    sbit  CAN_IF2DB1_DATA9_CAN1_IF2DB1_bit at CAN1_IF2DB1.B9;
    sbit  CAN_IF2DB1_DATA10_CAN1_IF2DB1_bit at CAN1_IF2DB1.B10;
    sbit  CAN_IF2DB1_DATA11_CAN1_IF2DB1_bit at CAN1_IF2DB1.B11;
    sbit  CAN_IF2DB1_DATA12_CAN1_IF2DB1_bit at CAN1_IF2DB1.B12;
    sbit  CAN_IF2DB1_DATA13_CAN1_IF2DB1_bit at CAN1_IF2DB1.B13;
    sbit  CAN_IF2DB1_DATA14_CAN1_IF2DB1_bit at CAN1_IF2DB1.B14;
    sbit  CAN_IF2DB1_DATA15_CAN1_IF2DB1_bit at CAN1_IF2DB1.B15;

sfr unsigned long   volatile CAN1_IF2DB2          absolute 0x400410A8;
    sbit  CAN_IF2DB2_DATA0_CAN1_IF2DB2_bit at CAN1_IF2DB2.B0;
    sbit  CAN_IF2DB2_DATA1_CAN1_IF2DB2_bit at CAN1_IF2DB2.B1;
    sbit  CAN_IF2DB2_DATA2_CAN1_IF2DB2_bit at CAN1_IF2DB2.B2;
    sbit  CAN_IF2DB2_DATA3_CAN1_IF2DB2_bit at CAN1_IF2DB2.B3;
    sbit  CAN_IF2DB2_DATA4_CAN1_IF2DB2_bit at CAN1_IF2DB2.B4;
    sbit  CAN_IF2DB2_DATA5_CAN1_IF2DB2_bit at CAN1_IF2DB2.B5;
    sbit  CAN_IF2DB2_DATA6_CAN1_IF2DB2_bit at CAN1_IF2DB2.B6;
    sbit  CAN_IF2DB2_DATA7_CAN1_IF2DB2_bit at CAN1_IF2DB2.B7;
    sbit  CAN_IF2DB2_DATA8_CAN1_IF2DB2_bit at CAN1_IF2DB2.B8;
    sbit  CAN_IF2DB2_DATA9_CAN1_IF2DB2_bit at CAN1_IF2DB2.B9;
    sbit  CAN_IF2DB2_DATA10_CAN1_IF2DB2_bit at CAN1_IF2DB2.B10;
    sbit  CAN_IF2DB2_DATA11_CAN1_IF2DB2_bit at CAN1_IF2DB2.B11;
    sbit  CAN_IF2DB2_DATA12_CAN1_IF2DB2_bit at CAN1_IF2DB2.B12;
    sbit  CAN_IF2DB2_DATA13_CAN1_IF2DB2_bit at CAN1_IF2DB2.B13;
    sbit  CAN_IF2DB2_DATA14_CAN1_IF2DB2_bit at CAN1_IF2DB2.B14;
    sbit  CAN_IF2DB2_DATA15_CAN1_IF2DB2_bit at CAN1_IF2DB2.B15;

sfr unsigned long   volatile CAN1_TXRQ1           absolute 0x40041100;
    sbit  CAN_TXRQ1_TXRQST0_CAN1_TXRQ1_bit at CAN1_TXRQ1.B0;
    sbit  CAN_TXRQ1_TXRQST1_CAN1_TXRQ1_bit at CAN1_TXRQ1.B1;
    sbit  CAN_TXRQ1_TXRQST2_CAN1_TXRQ1_bit at CAN1_TXRQ1.B2;
    sbit  CAN_TXRQ1_TXRQST3_CAN1_TXRQ1_bit at CAN1_TXRQ1.B3;
    sbit  CAN_TXRQ1_TXRQST4_CAN1_TXRQ1_bit at CAN1_TXRQ1.B4;
    sbit  CAN_TXRQ1_TXRQST5_CAN1_TXRQ1_bit at CAN1_TXRQ1.B5;
    sbit  CAN_TXRQ1_TXRQST6_CAN1_TXRQ1_bit at CAN1_TXRQ1.B6;
    sbit  CAN_TXRQ1_TXRQST7_CAN1_TXRQ1_bit at CAN1_TXRQ1.B7;
    sbit  CAN_TXRQ1_TXRQST8_CAN1_TXRQ1_bit at CAN1_TXRQ1.B8;
    sbit  CAN_TXRQ1_TXRQST9_CAN1_TXRQ1_bit at CAN1_TXRQ1.B9;
    sbit  CAN_TXRQ1_TXRQST10_CAN1_TXRQ1_bit at CAN1_TXRQ1.B10;
    sbit  CAN_TXRQ1_TXRQST11_CAN1_TXRQ1_bit at CAN1_TXRQ1.B11;
    sbit  CAN_TXRQ1_TXRQST12_CAN1_TXRQ1_bit at CAN1_TXRQ1.B12;
    sbit  CAN_TXRQ1_TXRQST13_CAN1_TXRQ1_bit at CAN1_TXRQ1.B13;
    sbit  CAN_TXRQ1_TXRQST14_CAN1_TXRQ1_bit at CAN1_TXRQ1.B14;
    sbit  CAN_TXRQ1_TXRQST15_CAN1_TXRQ1_bit at CAN1_TXRQ1.B15;

sfr unsigned long   volatile CAN1_TXRQ2           absolute 0x40041104;
    sbit  CAN_TXRQ2_TXRQST0_CAN1_TXRQ2_bit at CAN1_TXRQ2.B0;
    sbit  CAN_TXRQ2_TXRQST1_CAN1_TXRQ2_bit at CAN1_TXRQ2.B1;
    sbit  CAN_TXRQ2_TXRQST2_CAN1_TXRQ2_bit at CAN1_TXRQ2.B2;
    sbit  CAN_TXRQ2_TXRQST3_CAN1_TXRQ2_bit at CAN1_TXRQ2.B3;
    sbit  CAN_TXRQ2_TXRQST4_CAN1_TXRQ2_bit at CAN1_TXRQ2.B4;
    sbit  CAN_TXRQ2_TXRQST5_CAN1_TXRQ2_bit at CAN1_TXRQ2.B5;
    sbit  CAN_TXRQ2_TXRQST6_CAN1_TXRQ2_bit at CAN1_TXRQ2.B6;
    sbit  CAN_TXRQ2_TXRQST7_CAN1_TXRQ2_bit at CAN1_TXRQ2.B7;
    sbit  CAN_TXRQ2_TXRQST8_CAN1_TXRQ2_bit at CAN1_TXRQ2.B8;
    sbit  CAN_TXRQ2_TXRQST9_CAN1_TXRQ2_bit at CAN1_TXRQ2.B9;
    sbit  CAN_TXRQ2_TXRQST10_CAN1_TXRQ2_bit at CAN1_TXRQ2.B10;
    sbit  CAN_TXRQ2_TXRQST11_CAN1_TXRQ2_bit at CAN1_TXRQ2.B11;
    sbit  CAN_TXRQ2_TXRQST12_CAN1_TXRQ2_bit at CAN1_TXRQ2.B12;
    sbit  CAN_TXRQ2_TXRQST13_CAN1_TXRQ2_bit at CAN1_TXRQ2.B13;
    sbit  CAN_TXRQ2_TXRQST14_CAN1_TXRQ2_bit at CAN1_TXRQ2.B14;
    sbit  CAN_TXRQ2_TXRQST15_CAN1_TXRQ2_bit at CAN1_TXRQ2.B15;

sfr unsigned long   volatile CAN1_NWDA1           absolute 0x40041120;
    sbit  CAN_NWDA1_NEWDAT0_CAN1_NWDA1_bit at CAN1_NWDA1.B0;
    sbit  CAN_NWDA1_NEWDAT1_CAN1_NWDA1_bit at CAN1_NWDA1.B1;
    sbit  CAN_NWDA1_NEWDAT2_CAN1_NWDA1_bit at CAN1_NWDA1.B2;
    sbit  CAN_NWDA1_NEWDAT3_CAN1_NWDA1_bit at CAN1_NWDA1.B3;
    sbit  CAN_NWDA1_NEWDAT4_CAN1_NWDA1_bit at CAN1_NWDA1.B4;
    sbit  CAN_NWDA1_NEWDAT5_CAN1_NWDA1_bit at CAN1_NWDA1.B5;
    sbit  CAN_NWDA1_NEWDAT6_CAN1_NWDA1_bit at CAN1_NWDA1.B6;
    sbit  CAN_NWDA1_NEWDAT7_CAN1_NWDA1_bit at CAN1_NWDA1.B7;
    sbit  CAN_NWDA1_NEWDAT8_CAN1_NWDA1_bit at CAN1_NWDA1.B8;
    sbit  CAN_NWDA1_NEWDAT9_CAN1_NWDA1_bit at CAN1_NWDA1.B9;
    sbit  CAN_NWDA1_NEWDAT10_CAN1_NWDA1_bit at CAN1_NWDA1.B10;
    sbit  CAN_NWDA1_NEWDAT11_CAN1_NWDA1_bit at CAN1_NWDA1.B11;
    sbit  CAN_NWDA1_NEWDAT12_CAN1_NWDA1_bit at CAN1_NWDA1.B12;
    sbit  CAN_NWDA1_NEWDAT13_CAN1_NWDA1_bit at CAN1_NWDA1.B13;
    sbit  CAN_NWDA1_NEWDAT14_CAN1_NWDA1_bit at CAN1_NWDA1.B14;
    sbit  CAN_NWDA1_NEWDAT15_CAN1_NWDA1_bit at CAN1_NWDA1.B15;

sfr unsigned long   volatile CAN1_NWDA2           absolute 0x40041124;
    sbit  CAN_NWDA2_NEWDAT0_CAN1_NWDA2_bit at CAN1_NWDA2.B0;
    sbit  CAN_NWDA2_NEWDAT1_CAN1_NWDA2_bit at CAN1_NWDA2.B1;
    sbit  CAN_NWDA2_NEWDAT2_CAN1_NWDA2_bit at CAN1_NWDA2.B2;
    sbit  CAN_NWDA2_NEWDAT3_CAN1_NWDA2_bit at CAN1_NWDA2.B3;
    sbit  CAN_NWDA2_NEWDAT4_CAN1_NWDA2_bit at CAN1_NWDA2.B4;
    sbit  CAN_NWDA2_NEWDAT5_CAN1_NWDA2_bit at CAN1_NWDA2.B5;
    sbit  CAN_NWDA2_NEWDAT6_CAN1_NWDA2_bit at CAN1_NWDA2.B6;
    sbit  CAN_NWDA2_NEWDAT7_CAN1_NWDA2_bit at CAN1_NWDA2.B7;
    sbit  CAN_NWDA2_NEWDAT8_CAN1_NWDA2_bit at CAN1_NWDA2.B8;
    sbit  CAN_NWDA2_NEWDAT9_CAN1_NWDA2_bit at CAN1_NWDA2.B9;
    sbit  CAN_NWDA2_NEWDAT10_CAN1_NWDA2_bit at CAN1_NWDA2.B10;
    sbit  CAN_NWDA2_NEWDAT11_CAN1_NWDA2_bit at CAN1_NWDA2.B11;
    sbit  CAN_NWDA2_NEWDAT12_CAN1_NWDA2_bit at CAN1_NWDA2.B12;
    sbit  CAN_NWDA2_NEWDAT13_CAN1_NWDA2_bit at CAN1_NWDA2.B13;
    sbit  CAN_NWDA2_NEWDAT14_CAN1_NWDA2_bit at CAN1_NWDA2.B14;
    sbit  CAN_NWDA2_NEWDAT15_CAN1_NWDA2_bit at CAN1_NWDA2.B15;

sfr unsigned long   volatile CAN1_MSG1INT         absolute 0x40041140;
    sbit  CAN_MSG1INT_INTPND0_CAN1_MSG1INT_bit at CAN1_MSG1INT.B0;
    sbit  CAN_MSG1INT_INTPND1_CAN1_MSG1INT_bit at CAN1_MSG1INT.B1;
    sbit  CAN_MSG1INT_INTPND2_CAN1_MSG1INT_bit at CAN1_MSG1INT.B2;
    sbit  CAN_MSG1INT_INTPND3_CAN1_MSG1INT_bit at CAN1_MSG1INT.B3;
    sbit  CAN_MSG1INT_INTPND4_CAN1_MSG1INT_bit at CAN1_MSG1INT.B4;
    sbit  CAN_MSG1INT_INTPND5_CAN1_MSG1INT_bit at CAN1_MSG1INT.B5;
    sbit  CAN_MSG1INT_INTPND6_CAN1_MSG1INT_bit at CAN1_MSG1INT.B6;
    sbit  CAN_MSG1INT_INTPND7_CAN1_MSG1INT_bit at CAN1_MSG1INT.B7;
    sbit  CAN_MSG1INT_INTPND8_CAN1_MSG1INT_bit at CAN1_MSG1INT.B8;
    sbit  CAN_MSG1INT_INTPND9_CAN1_MSG1INT_bit at CAN1_MSG1INT.B9;
    sbit  CAN_MSG1INT_INTPND10_CAN1_MSG1INT_bit at CAN1_MSG1INT.B10;
    sbit  CAN_MSG1INT_INTPND11_CAN1_MSG1INT_bit at CAN1_MSG1INT.B11;
    sbit  CAN_MSG1INT_INTPND12_CAN1_MSG1INT_bit at CAN1_MSG1INT.B12;
    sbit  CAN_MSG1INT_INTPND13_CAN1_MSG1INT_bit at CAN1_MSG1INT.B13;
    sbit  CAN_MSG1INT_INTPND14_CAN1_MSG1INT_bit at CAN1_MSG1INT.B14;
    sbit  CAN_MSG1INT_INTPND15_CAN1_MSG1INT_bit at CAN1_MSG1INT.B15;

sfr unsigned long   volatile CAN1_MSG2INT         absolute 0x40041144;
    sbit  CAN_MSG2INT_INTPND0_CAN1_MSG2INT_bit at CAN1_MSG2INT.B0;
    sbit  CAN_MSG2INT_INTPND1_CAN1_MSG2INT_bit at CAN1_MSG2INT.B1;
    sbit  CAN_MSG2INT_INTPND2_CAN1_MSG2INT_bit at CAN1_MSG2INT.B2;
    sbit  CAN_MSG2INT_INTPND3_CAN1_MSG2INT_bit at CAN1_MSG2INT.B3;
    sbit  CAN_MSG2INT_INTPND4_CAN1_MSG2INT_bit at CAN1_MSG2INT.B4;
    sbit  CAN_MSG2INT_INTPND5_CAN1_MSG2INT_bit at CAN1_MSG2INT.B5;
    sbit  CAN_MSG2INT_INTPND6_CAN1_MSG2INT_bit at CAN1_MSG2INT.B6;
    sbit  CAN_MSG2INT_INTPND7_CAN1_MSG2INT_bit at CAN1_MSG2INT.B7;
    sbit  CAN_MSG2INT_INTPND8_CAN1_MSG2INT_bit at CAN1_MSG2INT.B8;
    sbit  CAN_MSG2INT_INTPND9_CAN1_MSG2INT_bit at CAN1_MSG2INT.B9;
    sbit  CAN_MSG2INT_INTPND10_CAN1_MSG2INT_bit at CAN1_MSG2INT.B10;
    sbit  CAN_MSG2INT_INTPND11_CAN1_MSG2INT_bit at CAN1_MSG2INT.B11;
    sbit  CAN_MSG2INT_INTPND12_CAN1_MSG2INT_bit at CAN1_MSG2INT.B12;
    sbit  CAN_MSG2INT_INTPND13_CAN1_MSG2INT_bit at CAN1_MSG2INT.B13;
    sbit  CAN_MSG2INT_INTPND14_CAN1_MSG2INT_bit at CAN1_MSG2INT.B14;
    sbit  CAN_MSG2INT_INTPND15_CAN1_MSG2INT_bit at CAN1_MSG2INT.B15;

sfr unsigned long   volatile CAN1_MSG1VAL         absolute 0x40041160;
    sbit  CAN_MSG1VAL_MSGVAL0_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B0;
    sbit  CAN_MSG1VAL_MSGVAL1_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B1;
    sbit  CAN_MSG1VAL_MSGVAL2_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B2;
    sbit  CAN_MSG1VAL_MSGVAL3_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B3;
    sbit  CAN_MSG1VAL_MSGVAL4_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B4;
    sbit  CAN_MSG1VAL_MSGVAL5_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B5;
    sbit  CAN_MSG1VAL_MSGVAL6_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B6;
    sbit  CAN_MSG1VAL_MSGVAL7_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B7;
    sbit  CAN_MSG1VAL_MSGVAL8_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B8;
    sbit  CAN_MSG1VAL_MSGVAL9_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B9;
    sbit  CAN_MSG1VAL_MSGVAL10_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B10;
    sbit  CAN_MSG1VAL_MSGVAL11_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B11;
    sbit  CAN_MSG1VAL_MSGVAL12_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B12;
    sbit  CAN_MSG1VAL_MSGVAL13_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B13;
    sbit  CAN_MSG1VAL_MSGVAL14_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B14;
    sbit  CAN_MSG1VAL_MSGVAL15_CAN1_MSG1VAL_bit at CAN1_MSG1VAL.B15;

sfr unsigned long   volatile CAN1_MSG2VAL         absolute 0x40041164;
    sbit  CAN_MSG2VAL_MSGVAL0_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B0;
    sbit  CAN_MSG2VAL_MSGVAL1_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B1;
    sbit  CAN_MSG2VAL_MSGVAL2_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B2;
    sbit  CAN_MSG2VAL_MSGVAL3_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B3;
    sbit  CAN_MSG2VAL_MSGVAL4_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B4;
    sbit  CAN_MSG2VAL_MSGVAL5_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B5;
    sbit  CAN_MSG2VAL_MSGVAL6_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B6;
    sbit  CAN_MSG2VAL_MSGVAL7_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B7;
    sbit  CAN_MSG2VAL_MSGVAL8_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B8;
    sbit  CAN_MSG2VAL_MSGVAL9_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B9;
    sbit  CAN_MSG2VAL_MSGVAL10_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B10;
    sbit  CAN_MSG2VAL_MSGVAL11_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B11;
    sbit  CAN_MSG2VAL_MSGVAL12_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B12;
    sbit  CAN_MSG2VAL_MSGVAL13_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B13;
    sbit  CAN_MSG2VAL_MSGVAL14_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B14;
    sbit  CAN_MSG2VAL_MSGVAL15_CAN1_MSG2VAL_bit at CAN1_MSG2VAL.B15;

sfr unsigned long   volatile WTIMER2_CFG          absolute 0x4004C000;
    sbit  TIMER_CFG0_WTIMER2_CFG_bit at WTIMER2_CFG.B0;
    sbit  TIMER_CFG1_WTIMER2_CFG_bit at WTIMER2_CFG.B1;
    sbit  TIMER_CFG2_WTIMER2_CFG_bit at WTIMER2_CFG.B2;

sfr unsigned long   volatile WTIMER2_TAMR         absolute 0x4004C004;
    sbit  TIMER_TAMR_TAMR0_WTIMER2_TAMR_bit at WTIMER2_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_WTIMER2_TAMR_bit at WTIMER2_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_WTIMER2_TAMR_bit at WTIMER2_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_WTIMER2_TAMR_bit at WTIMER2_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_WTIMER2_TAMR_bit at WTIMER2_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_WTIMER2_TAMR_bit at WTIMER2_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_WTIMER2_TAMR_bit at WTIMER2_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_WTIMER2_TAMR_bit at WTIMER2_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_WTIMER2_TAMR_bit at WTIMER2_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_WTIMER2_TAMR_bit at WTIMER2_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_WTIMER2_TAMR_bit at WTIMER2_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_WTIMER2_TAMR_bit at WTIMER2_TAMR.B11;

sfr unsigned long   volatile WTIMER2_TBMR         absolute 0x4004C008;
    sbit  TIMER_TBMR_TBMR0_WTIMER2_TBMR_bit at WTIMER2_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_WTIMER2_TBMR_bit at WTIMER2_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_WTIMER2_TBMR_bit at WTIMER2_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_WTIMER2_TBMR_bit at WTIMER2_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_WTIMER2_TBMR_bit at WTIMER2_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_WTIMER2_TBMR_bit at WTIMER2_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_WTIMER2_TBMR_bit at WTIMER2_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_WTIMER2_TBMR_bit at WTIMER2_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_WTIMER2_TBMR_bit at WTIMER2_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_WTIMER2_TBMR_bit at WTIMER2_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_WTIMER2_TBMR_bit at WTIMER2_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_WTIMER2_TBMR_bit at WTIMER2_TBMR.B11;

sfr unsigned long   volatile WTIMER2_CTL          absolute 0x4004C00C;
    sbit  TIMER_CTL_TAEN_WTIMER2_CTL_bit at WTIMER2_CTL.B0;
    sbit  TIMER_CTL_TASTALL_WTIMER2_CTL_bit at WTIMER2_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_WTIMER2_CTL_bit at WTIMER2_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_WTIMER2_CTL_bit at WTIMER2_CTL.B3;
    sbit  TIMER_CTL_RTCEN_WTIMER2_CTL_bit at WTIMER2_CTL.B4;
    sbit  TIMER_CTL_TAOTE_WTIMER2_CTL_bit at WTIMER2_CTL.B5;
    sbit  TIMER_CTL_TAPWML_WTIMER2_CTL_bit at WTIMER2_CTL.B6;
    sbit  TIMER_CTL_TBEN_WTIMER2_CTL_bit at WTIMER2_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_WTIMER2_CTL_bit at WTIMER2_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_WTIMER2_CTL_bit at WTIMER2_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_WTIMER2_CTL_bit at WTIMER2_CTL.B11;
    sbit  TIMER_CTL_TBOTE_WTIMER2_CTL_bit at WTIMER2_CTL.B13;
    sbit  TIMER_CTL_TBPWML_WTIMER2_CTL_bit at WTIMER2_CTL.B14;

sfr unsigned long   volatile WTIMER2_SYNC         absolute 0x4004C010;
    sbit  TIMER_SYNC_SYNCT00_WTIMER2_SYNC_bit at WTIMER2_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_WTIMER2_SYNC_bit at WTIMER2_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_WTIMER2_SYNC_bit at WTIMER2_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_WTIMER2_SYNC_bit at WTIMER2_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_WTIMER2_SYNC_bit at WTIMER2_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_WTIMER2_SYNC_bit at WTIMER2_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_WTIMER2_SYNC_bit at WTIMER2_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_WTIMER2_SYNC_bit at WTIMER2_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_WTIMER2_SYNC_bit at WTIMER2_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_WTIMER2_SYNC_bit at WTIMER2_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_WTIMER2_SYNC_bit at WTIMER2_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_WTIMER2_SYNC_bit at WTIMER2_SYNC.B11;
    sbit  TIMER_SYNC_SYNCWT012_WTIMER2_SYNC_bit at WTIMER2_SYNC.B12;
    sbit  TIMER_SYNC_SYNCWT013_WTIMER2_SYNC_bit at WTIMER2_SYNC.B13;
    sbit  TIMER_SYNC_SYNCWT114_WTIMER2_SYNC_bit at WTIMER2_SYNC.B14;
    sbit  TIMER_SYNC_SYNCWT115_WTIMER2_SYNC_bit at WTIMER2_SYNC.B15;
    sbit  TIMER_SYNC_SYNCWT216_WTIMER2_SYNC_bit at WTIMER2_SYNC.B16;
    sbit  TIMER_SYNC_SYNCWT217_WTIMER2_SYNC_bit at WTIMER2_SYNC.B17;
    sbit  TIMER_SYNC_SYNCWT318_WTIMER2_SYNC_bit at WTIMER2_SYNC.B18;
    sbit  TIMER_SYNC_SYNCWT319_WTIMER2_SYNC_bit at WTIMER2_SYNC.B19;
    sbit  TIMER_SYNC_SYNCWT420_WTIMER2_SYNC_bit at WTIMER2_SYNC.B20;
    sbit  TIMER_SYNC_SYNCWT421_WTIMER2_SYNC_bit at WTIMER2_SYNC.B21;
    sbit  TIMER_SYNC_SYNCWT522_WTIMER2_SYNC_bit at WTIMER2_SYNC.B22;
    sbit  TIMER_SYNC_SYNCWT523_WTIMER2_SYNC_bit at WTIMER2_SYNC.B23;

sfr unsigned long   volatile WTIMER2_IMR          absolute 0x4004C018;
    sbit  TIMER_IMR_TATOIM_WTIMER2_IMR_bit at WTIMER2_IMR.B0;
    sbit  TIMER_IMR_CAMIM_WTIMER2_IMR_bit at WTIMER2_IMR.B1;
    sbit  TIMER_IMR_CAEIM_WTIMER2_IMR_bit at WTIMER2_IMR.B2;
    sbit  TIMER_IMR_RTCIM_WTIMER2_IMR_bit at WTIMER2_IMR.B3;
    sbit  TIMER_IMR_TAMIM_WTIMER2_IMR_bit at WTIMER2_IMR.B4;
    sbit  TIMER_IMR_TBTOIM_WTIMER2_IMR_bit at WTIMER2_IMR.B8;
    sbit  TIMER_IMR_CBMIM_WTIMER2_IMR_bit at WTIMER2_IMR.B9;
    sbit  TIMER_IMR_CBEIM_WTIMER2_IMR_bit at WTIMER2_IMR.B10;
    sbit  TIMER_IMR_TBMIM_WTIMER2_IMR_bit at WTIMER2_IMR.B11;
    sbit  TIMER_IMR_WUEIM_WTIMER2_IMR_bit at WTIMER2_IMR.B16;

sfr unsigned long   volatile WTIMER2_RIS          absolute 0x4004C01C;
    sbit  TIMER_RIS_TATORIS_WTIMER2_RIS_bit at WTIMER2_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_WTIMER2_RIS_bit at WTIMER2_RIS.B1;
    sbit  TIMER_RIS_CAERIS_WTIMER2_RIS_bit at WTIMER2_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_WTIMER2_RIS_bit at WTIMER2_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_WTIMER2_RIS_bit at WTIMER2_RIS.B4;
    sbit  TIMER_RIS_TBTORIS_WTIMER2_RIS_bit at WTIMER2_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_WTIMER2_RIS_bit at WTIMER2_RIS.B9;
    sbit  TIMER_RIS_CBERIS_WTIMER2_RIS_bit at WTIMER2_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_WTIMER2_RIS_bit at WTIMER2_RIS.B11;
    sbit  TIMER_RIS_WUERIS_WTIMER2_RIS_bit at WTIMER2_RIS.B16;

sfr unsigned long   volatile WTIMER2_MIS          absolute 0x4004C020;
    sbit  TIMER_MIS_TATOMIS_WTIMER2_MIS_bit at WTIMER2_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_WTIMER2_MIS_bit at WTIMER2_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_WTIMER2_MIS_bit at WTIMER2_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_WTIMER2_MIS_bit at WTIMER2_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_WTIMER2_MIS_bit at WTIMER2_MIS.B4;
    sbit  TIMER_MIS_TBTOMIS_WTIMER2_MIS_bit at WTIMER2_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_WTIMER2_MIS_bit at WTIMER2_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_WTIMER2_MIS_bit at WTIMER2_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_WTIMER2_MIS_bit at WTIMER2_MIS.B11;
    sbit  TIMER_MIS_WUEMIS_WTIMER2_MIS_bit at WTIMER2_MIS.B16;

sfr unsigned long   volatile WTIMER2_ICR          absolute 0x4004C024;
    sbit  TIMER_ICR_TATOCINT_WTIMER2_ICR_bit at WTIMER2_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_WTIMER2_ICR_bit at WTIMER2_ICR.B1;
    sbit  TIMER_ICR_CAECINT_WTIMER2_ICR_bit at WTIMER2_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_WTIMER2_ICR_bit at WTIMER2_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_WTIMER2_ICR_bit at WTIMER2_ICR.B4;
    sbit  TIMER_ICR_TBTOCINT_WTIMER2_ICR_bit at WTIMER2_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_WTIMER2_ICR_bit at WTIMER2_ICR.B9;
    sbit  TIMER_ICR_CBECINT_WTIMER2_ICR_bit at WTIMER2_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_WTIMER2_ICR_bit at WTIMER2_ICR.B11;
    sbit  TIMER_ICR_WUECINT_WTIMER2_ICR_bit at WTIMER2_ICR.B16;

sfr unsigned long   volatile WTIMER2_TAILR        absolute 0x4004C028;
sfr unsigned long   volatile WTIMER2_TBILR        absolute 0x4004C02C;
sfr unsigned long   volatile WTIMER2_TAMATCHR     absolute 0x4004C030;
sfr unsigned long   volatile WTIMER2_TBMATCHR     absolute 0x4004C034;
sfr unsigned long   volatile WTIMER2_TAPR         absolute 0x4004C038;
    sbit  TIMER_TAPR_TAPSR0_WTIMER2_TAPR_bit at WTIMER2_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_WTIMER2_TAPR_bit at WTIMER2_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_WTIMER2_TAPR_bit at WTIMER2_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_WTIMER2_TAPR_bit at WTIMER2_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_WTIMER2_TAPR_bit at WTIMER2_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_WTIMER2_TAPR_bit at WTIMER2_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_WTIMER2_TAPR_bit at WTIMER2_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_WTIMER2_TAPR_bit at WTIMER2_TAPR.B7;
    sbit  TIMER_TAPR_TAPSRH8_WTIMER2_TAPR_bit at WTIMER2_TAPR.B8;
    sbit  TIMER_TAPR_TAPSRH9_WTIMER2_TAPR_bit at WTIMER2_TAPR.B9;
    sbit  TIMER_TAPR_TAPSRH10_WTIMER2_TAPR_bit at WTIMER2_TAPR.B10;
    sbit  TIMER_TAPR_TAPSRH11_WTIMER2_TAPR_bit at WTIMER2_TAPR.B11;
    sbit  TIMER_TAPR_TAPSRH12_WTIMER2_TAPR_bit at WTIMER2_TAPR.B12;
    sbit  TIMER_TAPR_TAPSRH13_WTIMER2_TAPR_bit at WTIMER2_TAPR.B13;
    sbit  TIMER_TAPR_TAPSRH14_WTIMER2_TAPR_bit at WTIMER2_TAPR.B14;
    sbit  TIMER_TAPR_TAPSRH15_WTIMER2_TAPR_bit at WTIMER2_TAPR.B15;

sfr unsigned long   volatile WTIMER2_TBPR         absolute 0x4004C03C;
    sbit  TIMER_TBPR_TBPSR0_WTIMER2_TBPR_bit at WTIMER2_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_WTIMER2_TBPR_bit at WTIMER2_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_WTIMER2_TBPR_bit at WTIMER2_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_WTIMER2_TBPR_bit at WTIMER2_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_WTIMER2_TBPR_bit at WTIMER2_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_WTIMER2_TBPR_bit at WTIMER2_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_WTIMER2_TBPR_bit at WTIMER2_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_WTIMER2_TBPR_bit at WTIMER2_TBPR.B7;
    sbit  TIMER_TBPR_TBPSRH8_WTIMER2_TBPR_bit at WTIMER2_TBPR.B8;
    sbit  TIMER_TBPR_TBPSRH9_WTIMER2_TBPR_bit at WTIMER2_TBPR.B9;
    sbit  TIMER_TBPR_TBPSRH10_WTIMER2_TBPR_bit at WTIMER2_TBPR.B10;
    sbit  TIMER_TBPR_TBPSRH11_WTIMER2_TBPR_bit at WTIMER2_TBPR.B11;
    sbit  TIMER_TBPR_TBPSRH12_WTIMER2_TBPR_bit at WTIMER2_TBPR.B12;
    sbit  TIMER_TBPR_TBPSRH13_WTIMER2_TBPR_bit at WTIMER2_TBPR.B13;
    sbit  TIMER_TBPR_TBPSRH14_WTIMER2_TBPR_bit at WTIMER2_TBPR.B14;
    sbit  TIMER_TBPR_TBPSRH15_WTIMER2_TBPR_bit at WTIMER2_TBPR.B15;

sfr unsigned long   volatile WTIMER2_TAPMR        absolute 0x4004C040;
    sbit  TIMER_TAPMR_TAPSMR0_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B7;
    sbit  TIMER_TAPMR_TAPSMRH8_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B8;
    sbit  TIMER_TAPMR_TAPSMRH9_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B9;
    sbit  TIMER_TAPMR_TAPSMRH10_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B10;
    sbit  TIMER_TAPMR_TAPSMRH11_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B11;
    sbit  TIMER_TAPMR_TAPSMRH12_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B12;
    sbit  TIMER_TAPMR_TAPSMRH13_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B13;
    sbit  TIMER_TAPMR_TAPSMRH14_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B14;
    sbit  TIMER_TAPMR_TAPSMRH15_WTIMER2_TAPMR_bit at WTIMER2_TAPMR.B15;

sfr unsigned long   volatile WTIMER2_TBPMR        absolute 0x4004C044;
    sbit  TIMER_TBPMR_TBPSMR0_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B7;
    sbit  TIMER_TBPMR_TBPSMRH8_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B8;
    sbit  TIMER_TBPMR_TBPSMRH9_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B9;
    sbit  TIMER_TBPMR_TBPSMRH10_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B10;
    sbit  TIMER_TBPMR_TBPSMRH11_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B11;
    sbit  TIMER_TBPMR_TBPSMRH12_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B12;
    sbit  TIMER_TBPMR_TBPSMRH13_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B13;
    sbit  TIMER_TBPMR_TBPSMRH14_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B14;
    sbit  TIMER_TBPMR_TBPSMRH15_WTIMER2_TBPMR_bit at WTIMER2_TBPMR.B15;

sfr unsigned long   volatile WTIMER2_TAR          absolute 0x4004C048;
sfr unsigned long   volatile WTIMER2_TBR          absolute 0x4004C04C;
sfr unsigned long   volatile WTIMER2_TAV          absolute 0x4004C050;
sfr unsigned long   volatile WTIMER2_TBV          absolute 0x4004C054;
sfr unsigned long   volatile WTIMER2_RTCPD        absolute 0x4004C058;
    sbit  TIMER_RTCPD_RTCPD0_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_WTIMER2_RTCPD_bit at WTIMER2_RTCPD.B15;

sfr unsigned long   volatile WTIMER2_TAPS         absolute 0x4004C05C;
    sbit  TIMER_TAPS_PSS0_WTIMER2_TAPS_bit at WTIMER2_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_WTIMER2_TAPS_bit at WTIMER2_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_WTIMER2_TAPS_bit at WTIMER2_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_WTIMER2_TAPS_bit at WTIMER2_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_WTIMER2_TAPS_bit at WTIMER2_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_WTIMER2_TAPS_bit at WTIMER2_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_WTIMER2_TAPS_bit at WTIMER2_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_WTIMER2_TAPS_bit at WTIMER2_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_WTIMER2_TAPS_bit at WTIMER2_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_WTIMER2_TAPS_bit at WTIMER2_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_WTIMER2_TAPS_bit at WTIMER2_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_WTIMER2_TAPS_bit at WTIMER2_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_WTIMER2_TAPS_bit at WTIMER2_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_WTIMER2_TAPS_bit at WTIMER2_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_WTIMER2_TAPS_bit at WTIMER2_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_WTIMER2_TAPS_bit at WTIMER2_TAPS.B15;

sfr unsigned long   volatile WTIMER2_TBPS         absolute 0x4004C060;
    sbit  TIMER_TBPS_PSS0_WTIMER2_TBPS_bit at WTIMER2_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_WTIMER2_TBPS_bit at WTIMER2_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_WTIMER2_TBPS_bit at WTIMER2_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_WTIMER2_TBPS_bit at WTIMER2_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_WTIMER2_TBPS_bit at WTIMER2_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_WTIMER2_TBPS_bit at WTIMER2_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_WTIMER2_TBPS_bit at WTIMER2_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_WTIMER2_TBPS_bit at WTIMER2_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_WTIMER2_TBPS_bit at WTIMER2_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_WTIMER2_TBPS_bit at WTIMER2_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_WTIMER2_TBPS_bit at WTIMER2_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_WTIMER2_TBPS_bit at WTIMER2_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_WTIMER2_TBPS_bit at WTIMER2_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_WTIMER2_TBPS_bit at WTIMER2_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_WTIMER2_TBPS_bit at WTIMER2_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_WTIMER2_TBPS_bit at WTIMER2_TBPS.B15;

sfr unsigned long   volatile WTIMER2_TAPV         absolute 0x4004C064;
    sbit  TIMER_TAPV_PSV0_WTIMER2_TAPV_bit at WTIMER2_TAPV.B0;
    sbit  TIMER_TAPV_PSV1_WTIMER2_TAPV_bit at WTIMER2_TAPV.B1;
    sbit  TIMER_TAPV_PSV2_WTIMER2_TAPV_bit at WTIMER2_TAPV.B2;
    sbit  TIMER_TAPV_PSV3_WTIMER2_TAPV_bit at WTIMER2_TAPV.B3;
    sbit  TIMER_TAPV_PSV4_WTIMER2_TAPV_bit at WTIMER2_TAPV.B4;
    sbit  TIMER_TAPV_PSV5_WTIMER2_TAPV_bit at WTIMER2_TAPV.B5;
    sbit  TIMER_TAPV_PSV6_WTIMER2_TAPV_bit at WTIMER2_TAPV.B6;
    sbit  TIMER_TAPV_PSV7_WTIMER2_TAPV_bit at WTIMER2_TAPV.B7;
    sbit  TIMER_TAPV_PSV8_WTIMER2_TAPV_bit at WTIMER2_TAPV.B8;
    sbit  TIMER_TAPV_PSV9_WTIMER2_TAPV_bit at WTIMER2_TAPV.B9;
    sbit  TIMER_TAPV_PSV10_WTIMER2_TAPV_bit at WTIMER2_TAPV.B10;
    sbit  TIMER_TAPV_PSV11_WTIMER2_TAPV_bit at WTIMER2_TAPV.B11;
    sbit  TIMER_TAPV_PSV12_WTIMER2_TAPV_bit at WTIMER2_TAPV.B12;
    sbit  TIMER_TAPV_PSV13_WTIMER2_TAPV_bit at WTIMER2_TAPV.B13;
    sbit  TIMER_TAPV_PSV14_WTIMER2_TAPV_bit at WTIMER2_TAPV.B14;
    sbit  TIMER_TAPV_PSV15_WTIMER2_TAPV_bit at WTIMER2_TAPV.B15;

sfr unsigned long   volatile WTIMER2_TBPV         absolute 0x4004C068;
    sbit  TIMER_TBPV_PSV0_WTIMER2_TBPV_bit at WTIMER2_TBPV.B0;
    sbit  TIMER_TBPV_PSV1_WTIMER2_TBPV_bit at WTIMER2_TBPV.B1;
    sbit  TIMER_TBPV_PSV2_WTIMER2_TBPV_bit at WTIMER2_TBPV.B2;
    sbit  TIMER_TBPV_PSV3_WTIMER2_TBPV_bit at WTIMER2_TBPV.B3;
    sbit  TIMER_TBPV_PSV4_WTIMER2_TBPV_bit at WTIMER2_TBPV.B4;
    sbit  TIMER_TBPV_PSV5_WTIMER2_TBPV_bit at WTIMER2_TBPV.B5;
    sbit  TIMER_TBPV_PSV6_WTIMER2_TBPV_bit at WTIMER2_TBPV.B6;
    sbit  TIMER_TBPV_PSV7_WTIMER2_TBPV_bit at WTIMER2_TBPV.B7;
    sbit  TIMER_TBPV_PSV8_WTIMER2_TBPV_bit at WTIMER2_TBPV.B8;
    sbit  TIMER_TBPV_PSV9_WTIMER2_TBPV_bit at WTIMER2_TBPV.B9;
    sbit  TIMER_TBPV_PSV10_WTIMER2_TBPV_bit at WTIMER2_TBPV.B10;
    sbit  TIMER_TBPV_PSV11_WTIMER2_TBPV_bit at WTIMER2_TBPV.B11;
    sbit  TIMER_TBPV_PSV12_WTIMER2_TBPV_bit at WTIMER2_TBPV.B12;
    sbit  TIMER_TBPV_PSV13_WTIMER2_TBPV_bit at WTIMER2_TBPV.B13;
    sbit  TIMER_TBPV_PSV14_WTIMER2_TBPV_bit at WTIMER2_TBPV.B14;
    sbit  TIMER_TBPV_PSV15_WTIMER2_TBPV_bit at WTIMER2_TBPV.B15;

sfr unsigned long   volatile WTIMER2_PP           absolute 0x4004CFC0;
    sbit  TIMER_PP_SIZE0_WTIMER2_PP_bit at WTIMER2_PP.B0;
    sbit  TIMER_PP_SIZE1_WTIMER2_PP_bit at WTIMER2_PP.B1;
    sbit  TIMER_PP_SIZE2_WTIMER2_PP_bit at WTIMER2_PP.B2;
    sbit  TIMER_PP_SIZE3_WTIMER2_PP_bit at WTIMER2_PP.B3;

sfr unsigned long   volatile WTIMER3_CFG          absolute 0x4004D000;
    sbit  TIMER_CFG0_WTIMER3_CFG_bit at WTIMER3_CFG.B0;
    sbit  TIMER_CFG1_WTIMER3_CFG_bit at WTIMER3_CFG.B1;
    sbit  TIMER_CFG2_WTIMER3_CFG_bit at WTIMER3_CFG.B2;

sfr unsigned long   volatile WTIMER3_TAMR         absolute 0x4004D004;
    sbit  TIMER_TAMR_TAMR0_WTIMER3_TAMR_bit at WTIMER3_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_WTIMER3_TAMR_bit at WTIMER3_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_WTIMER3_TAMR_bit at WTIMER3_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_WTIMER3_TAMR_bit at WTIMER3_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_WTIMER3_TAMR_bit at WTIMER3_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_WTIMER3_TAMR_bit at WTIMER3_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_WTIMER3_TAMR_bit at WTIMER3_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_WTIMER3_TAMR_bit at WTIMER3_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_WTIMER3_TAMR_bit at WTIMER3_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_WTIMER3_TAMR_bit at WTIMER3_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_WTIMER3_TAMR_bit at WTIMER3_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_WTIMER3_TAMR_bit at WTIMER3_TAMR.B11;

sfr unsigned long   volatile WTIMER3_TBMR         absolute 0x4004D008;
    sbit  TIMER_TBMR_TBMR0_WTIMER3_TBMR_bit at WTIMER3_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_WTIMER3_TBMR_bit at WTIMER3_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_WTIMER3_TBMR_bit at WTIMER3_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_WTIMER3_TBMR_bit at WTIMER3_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_WTIMER3_TBMR_bit at WTIMER3_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_WTIMER3_TBMR_bit at WTIMER3_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_WTIMER3_TBMR_bit at WTIMER3_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_WTIMER3_TBMR_bit at WTIMER3_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_WTIMER3_TBMR_bit at WTIMER3_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_WTIMER3_TBMR_bit at WTIMER3_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_WTIMER3_TBMR_bit at WTIMER3_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_WTIMER3_TBMR_bit at WTIMER3_TBMR.B11;

sfr unsigned long   volatile WTIMER3_CTL          absolute 0x4004D00C;
    sbit  TIMER_CTL_TAEN_WTIMER3_CTL_bit at WTIMER3_CTL.B0;
    sbit  TIMER_CTL_TASTALL_WTIMER3_CTL_bit at WTIMER3_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_WTIMER3_CTL_bit at WTIMER3_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_WTIMER3_CTL_bit at WTIMER3_CTL.B3;
    sbit  TIMER_CTL_RTCEN_WTIMER3_CTL_bit at WTIMER3_CTL.B4;
    sbit  TIMER_CTL_TAOTE_WTIMER3_CTL_bit at WTIMER3_CTL.B5;
    sbit  TIMER_CTL_TAPWML_WTIMER3_CTL_bit at WTIMER3_CTL.B6;
    sbit  TIMER_CTL_TBEN_WTIMER3_CTL_bit at WTIMER3_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_WTIMER3_CTL_bit at WTIMER3_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_WTIMER3_CTL_bit at WTIMER3_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_WTIMER3_CTL_bit at WTIMER3_CTL.B11;
    sbit  TIMER_CTL_TBOTE_WTIMER3_CTL_bit at WTIMER3_CTL.B13;
    sbit  TIMER_CTL_TBPWML_WTIMER3_CTL_bit at WTIMER3_CTL.B14;

sfr unsigned long   volatile WTIMER3_SYNC         absolute 0x4004D010;
    sbit  TIMER_SYNC_SYNCT00_WTIMER3_SYNC_bit at WTIMER3_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_WTIMER3_SYNC_bit at WTIMER3_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_WTIMER3_SYNC_bit at WTIMER3_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_WTIMER3_SYNC_bit at WTIMER3_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_WTIMER3_SYNC_bit at WTIMER3_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_WTIMER3_SYNC_bit at WTIMER3_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_WTIMER3_SYNC_bit at WTIMER3_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_WTIMER3_SYNC_bit at WTIMER3_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_WTIMER3_SYNC_bit at WTIMER3_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_WTIMER3_SYNC_bit at WTIMER3_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_WTIMER3_SYNC_bit at WTIMER3_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_WTIMER3_SYNC_bit at WTIMER3_SYNC.B11;
    sbit  TIMER_SYNC_SYNCWT012_WTIMER3_SYNC_bit at WTIMER3_SYNC.B12;
    sbit  TIMER_SYNC_SYNCWT013_WTIMER3_SYNC_bit at WTIMER3_SYNC.B13;
    sbit  TIMER_SYNC_SYNCWT114_WTIMER3_SYNC_bit at WTIMER3_SYNC.B14;
    sbit  TIMER_SYNC_SYNCWT115_WTIMER3_SYNC_bit at WTIMER3_SYNC.B15;
    sbit  TIMER_SYNC_SYNCWT216_WTIMER3_SYNC_bit at WTIMER3_SYNC.B16;
    sbit  TIMER_SYNC_SYNCWT217_WTIMER3_SYNC_bit at WTIMER3_SYNC.B17;
    sbit  TIMER_SYNC_SYNCWT318_WTIMER3_SYNC_bit at WTIMER3_SYNC.B18;
    sbit  TIMER_SYNC_SYNCWT319_WTIMER3_SYNC_bit at WTIMER3_SYNC.B19;
    sbit  TIMER_SYNC_SYNCWT420_WTIMER3_SYNC_bit at WTIMER3_SYNC.B20;
    sbit  TIMER_SYNC_SYNCWT421_WTIMER3_SYNC_bit at WTIMER3_SYNC.B21;
    sbit  TIMER_SYNC_SYNCWT522_WTIMER3_SYNC_bit at WTIMER3_SYNC.B22;
    sbit  TIMER_SYNC_SYNCWT523_WTIMER3_SYNC_bit at WTIMER3_SYNC.B23;

sfr unsigned long   volatile WTIMER3_IMR          absolute 0x4004D018;
    sbit  TIMER_IMR_TATOIM_WTIMER3_IMR_bit at WTIMER3_IMR.B0;
    sbit  TIMER_IMR_CAMIM_WTIMER3_IMR_bit at WTIMER3_IMR.B1;
    sbit  TIMER_IMR_CAEIM_WTIMER3_IMR_bit at WTIMER3_IMR.B2;
    sbit  TIMER_IMR_RTCIM_WTIMER3_IMR_bit at WTIMER3_IMR.B3;
    sbit  TIMER_IMR_TAMIM_WTIMER3_IMR_bit at WTIMER3_IMR.B4;
    sbit  TIMER_IMR_TBTOIM_WTIMER3_IMR_bit at WTIMER3_IMR.B8;
    sbit  TIMER_IMR_CBMIM_WTIMER3_IMR_bit at WTIMER3_IMR.B9;
    sbit  TIMER_IMR_CBEIM_WTIMER3_IMR_bit at WTIMER3_IMR.B10;
    sbit  TIMER_IMR_TBMIM_WTIMER3_IMR_bit at WTIMER3_IMR.B11;
    sbit  TIMER_IMR_WUEIM_WTIMER3_IMR_bit at WTIMER3_IMR.B16;

sfr unsigned long   volatile WTIMER3_RIS          absolute 0x4004D01C;
    sbit  TIMER_RIS_TATORIS_WTIMER3_RIS_bit at WTIMER3_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_WTIMER3_RIS_bit at WTIMER3_RIS.B1;
    sbit  TIMER_RIS_CAERIS_WTIMER3_RIS_bit at WTIMER3_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_WTIMER3_RIS_bit at WTIMER3_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_WTIMER3_RIS_bit at WTIMER3_RIS.B4;
    sbit  TIMER_RIS_TBTORIS_WTIMER3_RIS_bit at WTIMER3_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_WTIMER3_RIS_bit at WTIMER3_RIS.B9;
    sbit  TIMER_RIS_CBERIS_WTIMER3_RIS_bit at WTIMER3_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_WTIMER3_RIS_bit at WTIMER3_RIS.B11;
    sbit  TIMER_RIS_WUERIS_WTIMER3_RIS_bit at WTIMER3_RIS.B16;

sfr unsigned long   volatile WTIMER3_MIS          absolute 0x4004D020;
    sbit  TIMER_MIS_TATOMIS_WTIMER3_MIS_bit at WTIMER3_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_WTIMER3_MIS_bit at WTIMER3_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_WTIMER3_MIS_bit at WTIMER3_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_WTIMER3_MIS_bit at WTIMER3_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_WTIMER3_MIS_bit at WTIMER3_MIS.B4;
    sbit  TIMER_MIS_TBTOMIS_WTIMER3_MIS_bit at WTIMER3_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_WTIMER3_MIS_bit at WTIMER3_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_WTIMER3_MIS_bit at WTIMER3_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_WTIMER3_MIS_bit at WTIMER3_MIS.B11;
    sbit  TIMER_MIS_WUEMIS_WTIMER3_MIS_bit at WTIMER3_MIS.B16;

sfr unsigned long   volatile WTIMER3_ICR          absolute 0x4004D024;
    sbit  TIMER_ICR_TATOCINT_WTIMER3_ICR_bit at WTIMER3_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_WTIMER3_ICR_bit at WTIMER3_ICR.B1;
    sbit  TIMER_ICR_CAECINT_WTIMER3_ICR_bit at WTIMER3_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_WTIMER3_ICR_bit at WTIMER3_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_WTIMER3_ICR_bit at WTIMER3_ICR.B4;
    sbit  TIMER_ICR_TBTOCINT_WTIMER3_ICR_bit at WTIMER3_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_WTIMER3_ICR_bit at WTIMER3_ICR.B9;
    sbit  TIMER_ICR_CBECINT_WTIMER3_ICR_bit at WTIMER3_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_WTIMER3_ICR_bit at WTIMER3_ICR.B11;
    sbit  TIMER_ICR_WUECINT_WTIMER3_ICR_bit at WTIMER3_ICR.B16;

sfr unsigned long   volatile WTIMER3_TAILR        absolute 0x4004D028;
sfr unsigned long   volatile WTIMER3_TBILR        absolute 0x4004D02C;
sfr unsigned long   volatile WTIMER3_TAMATCHR     absolute 0x4004D030;
sfr unsigned long   volatile WTIMER3_TBMATCHR     absolute 0x4004D034;
sfr unsigned long   volatile WTIMER3_TAPR         absolute 0x4004D038;
    sbit  TIMER_TAPR_TAPSR0_WTIMER3_TAPR_bit at WTIMER3_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_WTIMER3_TAPR_bit at WTIMER3_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_WTIMER3_TAPR_bit at WTIMER3_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_WTIMER3_TAPR_bit at WTIMER3_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_WTIMER3_TAPR_bit at WTIMER3_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_WTIMER3_TAPR_bit at WTIMER3_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_WTIMER3_TAPR_bit at WTIMER3_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_WTIMER3_TAPR_bit at WTIMER3_TAPR.B7;
    sbit  TIMER_TAPR_TAPSRH8_WTIMER3_TAPR_bit at WTIMER3_TAPR.B8;
    sbit  TIMER_TAPR_TAPSRH9_WTIMER3_TAPR_bit at WTIMER3_TAPR.B9;
    sbit  TIMER_TAPR_TAPSRH10_WTIMER3_TAPR_bit at WTIMER3_TAPR.B10;
    sbit  TIMER_TAPR_TAPSRH11_WTIMER3_TAPR_bit at WTIMER3_TAPR.B11;
    sbit  TIMER_TAPR_TAPSRH12_WTIMER3_TAPR_bit at WTIMER3_TAPR.B12;
    sbit  TIMER_TAPR_TAPSRH13_WTIMER3_TAPR_bit at WTIMER3_TAPR.B13;
    sbit  TIMER_TAPR_TAPSRH14_WTIMER3_TAPR_bit at WTIMER3_TAPR.B14;
    sbit  TIMER_TAPR_TAPSRH15_WTIMER3_TAPR_bit at WTIMER3_TAPR.B15;

sfr unsigned long   volatile WTIMER3_TBPR         absolute 0x4004D03C;
    sbit  TIMER_TBPR_TBPSR0_WTIMER3_TBPR_bit at WTIMER3_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_WTIMER3_TBPR_bit at WTIMER3_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_WTIMER3_TBPR_bit at WTIMER3_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_WTIMER3_TBPR_bit at WTIMER3_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_WTIMER3_TBPR_bit at WTIMER3_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_WTIMER3_TBPR_bit at WTIMER3_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_WTIMER3_TBPR_bit at WTIMER3_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_WTIMER3_TBPR_bit at WTIMER3_TBPR.B7;
    sbit  TIMER_TBPR_TBPSRH8_WTIMER3_TBPR_bit at WTIMER3_TBPR.B8;
    sbit  TIMER_TBPR_TBPSRH9_WTIMER3_TBPR_bit at WTIMER3_TBPR.B9;
    sbit  TIMER_TBPR_TBPSRH10_WTIMER3_TBPR_bit at WTIMER3_TBPR.B10;
    sbit  TIMER_TBPR_TBPSRH11_WTIMER3_TBPR_bit at WTIMER3_TBPR.B11;
    sbit  TIMER_TBPR_TBPSRH12_WTIMER3_TBPR_bit at WTIMER3_TBPR.B12;
    sbit  TIMER_TBPR_TBPSRH13_WTIMER3_TBPR_bit at WTIMER3_TBPR.B13;
    sbit  TIMER_TBPR_TBPSRH14_WTIMER3_TBPR_bit at WTIMER3_TBPR.B14;
    sbit  TIMER_TBPR_TBPSRH15_WTIMER3_TBPR_bit at WTIMER3_TBPR.B15;

sfr unsigned long   volatile WTIMER3_TAPMR        absolute 0x4004D040;
    sbit  TIMER_TAPMR_TAPSMR0_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B7;
    sbit  TIMER_TAPMR_TAPSMRH8_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B8;
    sbit  TIMER_TAPMR_TAPSMRH9_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B9;
    sbit  TIMER_TAPMR_TAPSMRH10_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B10;
    sbit  TIMER_TAPMR_TAPSMRH11_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B11;
    sbit  TIMER_TAPMR_TAPSMRH12_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B12;
    sbit  TIMER_TAPMR_TAPSMRH13_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B13;
    sbit  TIMER_TAPMR_TAPSMRH14_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B14;
    sbit  TIMER_TAPMR_TAPSMRH15_WTIMER3_TAPMR_bit at WTIMER3_TAPMR.B15;

sfr unsigned long   volatile WTIMER3_TBPMR        absolute 0x4004D044;
    sbit  TIMER_TBPMR_TBPSMR0_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B7;
    sbit  TIMER_TBPMR_TBPSMRH8_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B8;
    sbit  TIMER_TBPMR_TBPSMRH9_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B9;
    sbit  TIMER_TBPMR_TBPSMRH10_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B10;
    sbit  TIMER_TBPMR_TBPSMRH11_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B11;
    sbit  TIMER_TBPMR_TBPSMRH12_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B12;
    sbit  TIMER_TBPMR_TBPSMRH13_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B13;
    sbit  TIMER_TBPMR_TBPSMRH14_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B14;
    sbit  TIMER_TBPMR_TBPSMRH15_WTIMER3_TBPMR_bit at WTIMER3_TBPMR.B15;

sfr unsigned long   volatile WTIMER3_TAR          absolute 0x4004D048;
sfr unsigned long   volatile WTIMER3_TBR          absolute 0x4004D04C;
sfr unsigned long   volatile WTIMER3_TAV          absolute 0x4004D050;
sfr unsigned long   volatile WTIMER3_TBV          absolute 0x4004D054;
sfr unsigned long   volatile WTIMER3_RTCPD        absolute 0x4004D058;
    sbit  TIMER_RTCPD_RTCPD0_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_WTIMER3_RTCPD_bit at WTIMER3_RTCPD.B15;

sfr unsigned long   volatile WTIMER3_TAPS         absolute 0x4004D05C;
    sbit  TIMER_TAPS_PSS0_WTIMER3_TAPS_bit at WTIMER3_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_WTIMER3_TAPS_bit at WTIMER3_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_WTIMER3_TAPS_bit at WTIMER3_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_WTIMER3_TAPS_bit at WTIMER3_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_WTIMER3_TAPS_bit at WTIMER3_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_WTIMER3_TAPS_bit at WTIMER3_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_WTIMER3_TAPS_bit at WTIMER3_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_WTIMER3_TAPS_bit at WTIMER3_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_WTIMER3_TAPS_bit at WTIMER3_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_WTIMER3_TAPS_bit at WTIMER3_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_WTIMER3_TAPS_bit at WTIMER3_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_WTIMER3_TAPS_bit at WTIMER3_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_WTIMER3_TAPS_bit at WTIMER3_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_WTIMER3_TAPS_bit at WTIMER3_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_WTIMER3_TAPS_bit at WTIMER3_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_WTIMER3_TAPS_bit at WTIMER3_TAPS.B15;

sfr unsigned long   volatile WTIMER3_TBPS         absolute 0x4004D060;
    sbit  TIMER_TBPS_PSS0_WTIMER3_TBPS_bit at WTIMER3_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_WTIMER3_TBPS_bit at WTIMER3_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_WTIMER3_TBPS_bit at WTIMER3_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_WTIMER3_TBPS_bit at WTIMER3_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_WTIMER3_TBPS_bit at WTIMER3_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_WTIMER3_TBPS_bit at WTIMER3_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_WTIMER3_TBPS_bit at WTIMER3_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_WTIMER3_TBPS_bit at WTIMER3_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_WTIMER3_TBPS_bit at WTIMER3_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_WTIMER3_TBPS_bit at WTIMER3_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_WTIMER3_TBPS_bit at WTIMER3_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_WTIMER3_TBPS_bit at WTIMER3_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_WTIMER3_TBPS_bit at WTIMER3_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_WTIMER3_TBPS_bit at WTIMER3_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_WTIMER3_TBPS_bit at WTIMER3_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_WTIMER3_TBPS_bit at WTIMER3_TBPS.B15;

sfr unsigned long   volatile WTIMER3_TAPV         absolute 0x4004D064;
    sbit  TIMER_TAPV_PSV0_WTIMER3_TAPV_bit at WTIMER3_TAPV.B0;
    sbit  TIMER_TAPV_PSV1_WTIMER3_TAPV_bit at WTIMER3_TAPV.B1;
    sbit  TIMER_TAPV_PSV2_WTIMER3_TAPV_bit at WTIMER3_TAPV.B2;
    sbit  TIMER_TAPV_PSV3_WTIMER3_TAPV_bit at WTIMER3_TAPV.B3;
    sbit  TIMER_TAPV_PSV4_WTIMER3_TAPV_bit at WTIMER3_TAPV.B4;
    sbit  TIMER_TAPV_PSV5_WTIMER3_TAPV_bit at WTIMER3_TAPV.B5;
    sbit  TIMER_TAPV_PSV6_WTIMER3_TAPV_bit at WTIMER3_TAPV.B6;
    sbit  TIMER_TAPV_PSV7_WTIMER3_TAPV_bit at WTIMER3_TAPV.B7;
    sbit  TIMER_TAPV_PSV8_WTIMER3_TAPV_bit at WTIMER3_TAPV.B8;
    sbit  TIMER_TAPV_PSV9_WTIMER3_TAPV_bit at WTIMER3_TAPV.B9;
    sbit  TIMER_TAPV_PSV10_WTIMER3_TAPV_bit at WTIMER3_TAPV.B10;
    sbit  TIMER_TAPV_PSV11_WTIMER3_TAPV_bit at WTIMER3_TAPV.B11;
    sbit  TIMER_TAPV_PSV12_WTIMER3_TAPV_bit at WTIMER3_TAPV.B12;
    sbit  TIMER_TAPV_PSV13_WTIMER3_TAPV_bit at WTIMER3_TAPV.B13;
    sbit  TIMER_TAPV_PSV14_WTIMER3_TAPV_bit at WTIMER3_TAPV.B14;
    sbit  TIMER_TAPV_PSV15_WTIMER3_TAPV_bit at WTIMER3_TAPV.B15;

sfr unsigned long   volatile WTIMER3_TBPV         absolute 0x4004D068;
    sbit  TIMER_TBPV_PSV0_WTIMER3_TBPV_bit at WTIMER3_TBPV.B0;
    sbit  TIMER_TBPV_PSV1_WTIMER3_TBPV_bit at WTIMER3_TBPV.B1;
    sbit  TIMER_TBPV_PSV2_WTIMER3_TBPV_bit at WTIMER3_TBPV.B2;
    sbit  TIMER_TBPV_PSV3_WTIMER3_TBPV_bit at WTIMER3_TBPV.B3;
    sbit  TIMER_TBPV_PSV4_WTIMER3_TBPV_bit at WTIMER3_TBPV.B4;
    sbit  TIMER_TBPV_PSV5_WTIMER3_TBPV_bit at WTIMER3_TBPV.B5;
    sbit  TIMER_TBPV_PSV6_WTIMER3_TBPV_bit at WTIMER3_TBPV.B6;
    sbit  TIMER_TBPV_PSV7_WTIMER3_TBPV_bit at WTIMER3_TBPV.B7;
    sbit  TIMER_TBPV_PSV8_WTIMER3_TBPV_bit at WTIMER3_TBPV.B8;
    sbit  TIMER_TBPV_PSV9_WTIMER3_TBPV_bit at WTIMER3_TBPV.B9;
    sbit  TIMER_TBPV_PSV10_WTIMER3_TBPV_bit at WTIMER3_TBPV.B10;
    sbit  TIMER_TBPV_PSV11_WTIMER3_TBPV_bit at WTIMER3_TBPV.B11;
    sbit  TIMER_TBPV_PSV12_WTIMER3_TBPV_bit at WTIMER3_TBPV.B12;
    sbit  TIMER_TBPV_PSV13_WTIMER3_TBPV_bit at WTIMER3_TBPV.B13;
    sbit  TIMER_TBPV_PSV14_WTIMER3_TBPV_bit at WTIMER3_TBPV.B14;
    sbit  TIMER_TBPV_PSV15_WTIMER3_TBPV_bit at WTIMER3_TBPV.B15;

sfr unsigned long   volatile WTIMER3_PP           absolute 0x4004DFC0;
    sbit  TIMER_PP_SIZE0_WTIMER3_PP_bit at WTIMER3_PP.B0;
    sbit  TIMER_PP_SIZE1_WTIMER3_PP_bit at WTIMER3_PP.B1;
    sbit  TIMER_PP_SIZE2_WTIMER3_PP_bit at WTIMER3_PP.B2;
    sbit  TIMER_PP_SIZE3_WTIMER3_PP_bit at WTIMER3_PP.B3;

sfr unsigned long   volatile WTIMER4_CFG          absolute 0x4004E000;
    sbit  TIMER_CFG0_WTIMER4_CFG_bit at WTIMER4_CFG.B0;
    sbit  TIMER_CFG1_WTIMER4_CFG_bit at WTIMER4_CFG.B1;
    sbit  TIMER_CFG2_WTIMER4_CFG_bit at WTIMER4_CFG.B2;

sfr unsigned long   volatile WTIMER4_TAMR         absolute 0x4004E004;
    sbit  TIMER_TAMR_TAMR0_WTIMER4_TAMR_bit at WTIMER4_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_WTIMER4_TAMR_bit at WTIMER4_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_WTIMER4_TAMR_bit at WTIMER4_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_WTIMER4_TAMR_bit at WTIMER4_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_WTIMER4_TAMR_bit at WTIMER4_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_WTIMER4_TAMR_bit at WTIMER4_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_WTIMER4_TAMR_bit at WTIMER4_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_WTIMER4_TAMR_bit at WTIMER4_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_WTIMER4_TAMR_bit at WTIMER4_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_WTIMER4_TAMR_bit at WTIMER4_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_WTIMER4_TAMR_bit at WTIMER4_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_WTIMER4_TAMR_bit at WTIMER4_TAMR.B11;

sfr unsigned long   volatile WTIMER4_TBMR         absolute 0x4004E008;
    sbit  TIMER_TBMR_TBMR0_WTIMER4_TBMR_bit at WTIMER4_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_WTIMER4_TBMR_bit at WTIMER4_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_WTIMER4_TBMR_bit at WTIMER4_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_WTIMER4_TBMR_bit at WTIMER4_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_WTIMER4_TBMR_bit at WTIMER4_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_WTIMER4_TBMR_bit at WTIMER4_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_WTIMER4_TBMR_bit at WTIMER4_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_WTIMER4_TBMR_bit at WTIMER4_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_WTIMER4_TBMR_bit at WTIMER4_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_WTIMER4_TBMR_bit at WTIMER4_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_WTIMER4_TBMR_bit at WTIMER4_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_WTIMER4_TBMR_bit at WTIMER4_TBMR.B11;

sfr unsigned long   volatile WTIMER4_CTL          absolute 0x4004E00C;
    sbit  TIMER_CTL_TAEN_WTIMER4_CTL_bit at WTIMER4_CTL.B0;
    sbit  TIMER_CTL_TASTALL_WTIMER4_CTL_bit at WTIMER4_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_WTIMER4_CTL_bit at WTIMER4_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_WTIMER4_CTL_bit at WTIMER4_CTL.B3;
    sbit  TIMER_CTL_RTCEN_WTIMER4_CTL_bit at WTIMER4_CTL.B4;
    sbit  TIMER_CTL_TAOTE_WTIMER4_CTL_bit at WTIMER4_CTL.B5;
    sbit  TIMER_CTL_TAPWML_WTIMER4_CTL_bit at WTIMER4_CTL.B6;
    sbit  TIMER_CTL_TBEN_WTIMER4_CTL_bit at WTIMER4_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_WTIMER4_CTL_bit at WTIMER4_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_WTIMER4_CTL_bit at WTIMER4_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_WTIMER4_CTL_bit at WTIMER4_CTL.B11;
    sbit  TIMER_CTL_TBOTE_WTIMER4_CTL_bit at WTIMER4_CTL.B13;
    sbit  TIMER_CTL_TBPWML_WTIMER4_CTL_bit at WTIMER4_CTL.B14;

sfr unsigned long   volatile WTIMER4_SYNC         absolute 0x4004E010;
    sbit  TIMER_SYNC_SYNCT00_WTIMER4_SYNC_bit at WTIMER4_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_WTIMER4_SYNC_bit at WTIMER4_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_WTIMER4_SYNC_bit at WTIMER4_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_WTIMER4_SYNC_bit at WTIMER4_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_WTIMER4_SYNC_bit at WTIMER4_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_WTIMER4_SYNC_bit at WTIMER4_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_WTIMER4_SYNC_bit at WTIMER4_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_WTIMER4_SYNC_bit at WTIMER4_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_WTIMER4_SYNC_bit at WTIMER4_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_WTIMER4_SYNC_bit at WTIMER4_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_WTIMER4_SYNC_bit at WTIMER4_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_WTIMER4_SYNC_bit at WTIMER4_SYNC.B11;
    sbit  TIMER_SYNC_SYNCWT012_WTIMER4_SYNC_bit at WTIMER4_SYNC.B12;
    sbit  TIMER_SYNC_SYNCWT013_WTIMER4_SYNC_bit at WTIMER4_SYNC.B13;
    sbit  TIMER_SYNC_SYNCWT114_WTIMER4_SYNC_bit at WTIMER4_SYNC.B14;
    sbit  TIMER_SYNC_SYNCWT115_WTIMER4_SYNC_bit at WTIMER4_SYNC.B15;
    sbit  TIMER_SYNC_SYNCWT216_WTIMER4_SYNC_bit at WTIMER4_SYNC.B16;
    sbit  TIMER_SYNC_SYNCWT217_WTIMER4_SYNC_bit at WTIMER4_SYNC.B17;
    sbit  TIMER_SYNC_SYNCWT318_WTIMER4_SYNC_bit at WTIMER4_SYNC.B18;
    sbit  TIMER_SYNC_SYNCWT319_WTIMER4_SYNC_bit at WTIMER4_SYNC.B19;
    sbit  TIMER_SYNC_SYNCWT420_WTIMER4_SYNC_bit at WTIMER4_SYNC.B20;
    sbit  TIMER_SYNC_SYNCWT421_WTIMER4_SYNC_bit at WTIMER4_SYNC.B21;
    sbit  TIMER_SYNC_SYNCWT522_WTIMER4_SYNC_bit at WTIMER4_SYNC.B22;
    sbit  TIMER_SYNC_SYNCWT523_WTIMER4_SYNC_bit at WTIMER4_SYNC.B23;

sfr unsigned long   volatile WTIMER4_IMR          absolute 0x4004E018;
    sbit  TIMER_IMR_TATOIM_WTIMER4_IMR_bit at WTIMER4_IMR.B0;
    sbit  TIMER_IMR_CAMIM_WTIMER4_IMR_bit at WTIMER4_IMR.B1;
    sbit  TIMER_IMR_CAEIM_WTIMER4_IMR_bit at WTIMER4_IMR.B2;
    sbit  TIMER_IMR_RTCIM_WTIMER4_IMR_bit at WTIMER4_IMR.B3;
    sbit  TIMER_IMR_TAMIM_WTIMER4_IMR_bit at WTIMER4_IMR.B4;
    sbit  TIMER_IMR_TBTOIM_WTIMER4_IMR_bit at WTIMER4_IMR.B8;
    sbit  TIMER_IMR_CBMIM_WTIMER4_IMR_bit at WTIMER4_IMR.B9;
    sbit  TIMER_IMR_CBEIM_WTIMER4_IMR_bit at WTIMER4_IMR.B10;
    sbit  TIMER_IMR_TBMIM_WTIMER4_IMR_bit at WTIMER4_IMR.B11;
    sbit  TIMER_IMR_WUEIM_WTIMER4_IMR_bit at WTIMER4_IMR.B16;

sfr unsigned long   volatile WTIMER4_RIS          absolute 0x4004E01C;
    sbit  TIMER_RIS_TATORIS_WTIMER4_RIS_bit at WTIMER4_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_WTIMER4_RIS_bit at WTIMER4_RIS.B1;
    sbit  TIMER_RIS_CAERIS_WTIMER4_RIS_bit at WTIMER4_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_WTIMER4_RIS_bit at WTIMER4_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_WTIMER4_RIS_bit at WTIMER4_RIS.B4;
    sbit  TIMER_RIS_TBTORIS_WTIMER4_RIS_bit at WTIMER4_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_WTIMER4_RIS_bit at WTIMER4_RIS.B9;
    sbit  TIMER_RIS_CBERIS_WTIMER4_RIS_bit at WTIMER4_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_WTIMER4_RIS_bit at WTIMER4_RIS.B11;
    sbit  TIMER_RIS_WUERIS_WTIMER4_RIS_bit at WTIMER4_RIS.B16;

sfr unsigned long   volatile WTIMER4_MIS          absolute 0x4004E020;
    sbit  TIMER_MIS_TATOMIS_WTIMER4_MIS_bit at WTIMER4_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_WTIMER4_MIS_bit at WTIMER4_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_WTIMER4_MIS_bit at WTIMER4_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_WTIMER4_MIS_bit at WTIMER4_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_WTIMER4_MIS_bit at WTIMER4_MIS.B4;
    sbit  TIMER_MIS_TBTOMIS_WTIMER4_MIS_bit at WTIMER4_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_WTIMER4_MIS_bit at WTIMER4_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_WTIMER4_MIS_bit at WTIMER4_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_WTIMER4_MIS_bit at WTIMER4_MIS.B11;
    sbit  TIMER_MIS_WUEMIS_WTIMER4_MIS_bit at WTIMER4_MIS.B16;

sfr unsigned long   volatile WTIMER4_ICR          absolute 0x4004E024;
    sbit  TIMER_ICR_TATOCINT_WTIMER4_ICR_bit at WTIMER4_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_WTIMER4_ICR_bit at WTIMER4_ICR.B1;
    sbit  TIMER_ICR_CAECINT_WTIMER4_ICR_bit at WTIMER4_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_WTIMER4_ICR_bit at WTIMER4_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_WTIMER4_ICR_bit at WTIMER4_ICR.B4;
    sbit  TIMER_ICR_TBTOCINT_WTIMER4_ICR_bit at WTIMER4_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_WTIMER4_ICR_bit at WTIMER4_ICR.B9;
    sbit  TIMER_ICR_CBECINT_WTIMER4_ICR_bit at WTIMER4_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_WTIMER4_ICR_bit at WTIMER4_ICR.B11;
    sbit  TIMER_ICR_WUECINT_WTIMER4_ICR_bit at WTIMER4_ICR.B16;

sfr unsigned long   volatile WTIMER4_TAILR        absolute 0x4004E028;
sfr unsigned long   volatile WTIMER4_TBILR        absolute 0x4004E02C;
sfr unsigned long   volatile WTIMER4_TAMATCHR     absolute 0x4004E030;
sfr unsigned long   volatile WTIMER4_TBMATCHR     absolute 0x4004E034;
sfr unsigned long   volatile WTIMER4_TAPR         absolute 0x4004E038;
    sbit  TIMER_TAPR_TAPSR0_WTIMER4_TAPR_bit at WTIMER4_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_WTIMER4_TAPR_bit at WTIMER4_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_WTIMER4_TAPR_bit at WTIMER4_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_WTIMER4_TAPR_bit at WTIMER4_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_WTIMER4_TAPR_bit at WTIMER4_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_WTIMER4_TAPR_bit at WTIMER4_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_WTIMER4_TAPR_bit at WTIMER4_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_WTIMER4_TAPR_bit at WTIMER4_TAPR.B7;
    sbit  TIMER_TAPR_TAPSRH8_WTIMER4_TAPR_bit at WTIMER4_TAPR.B8;
    sbit  TIMER_TAPR_TAPSRH9_WTIMER4_TAPR_bit at WTIMER4_TAPR.B9;
    sbit  TIMER_TAPR_TAPSRH10_WTIMER4_TAPR_bit at WTIMER4_TAPR.B10;
    sbit  TIMER_TAPR_TAPSRH11_WTIMER4_TAPR_bit at WTIMER4_TAPR.B11;
    sbit  TIMER_TAPR_TAPSRH12_WTIMER4_TAPR_bit at WTIMER4_TAPR.B12;
    sbit  TIMER_TAPR_TAPSRH13_WTIMER4_TAPR_bit at WTIMER4_TAPR.B13;
    sbit  TIMER_TAPR_TAPSRH14_WTIMER4_TAPR_bit at WTIMER4_TAPR.B14;
    sbit  TIMER_TAPR_TAPSRH15_WTIMER4_TAPR_bit at WTIMER4_TAPR.B15;

sfr unsigned long   volatile WTIMER4_TBPR         absolute 0x4004E03C;
    sbit  TIMER_TBPR_TBPSR0_WTIMER4_TBPR_bit at WTIMER4_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_WTIMER4_TBPR_bit at WTIMER4_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_WTIMER4_TBPR_bit at WTIMER4_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_WTIMER4_TBPR_bit at WTIMER4_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_WTIMER4_TBPR_bit at WTIMER4_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_WTIMER4_TBPR_bit at WTIMER4_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_WTIMER4_TBPR_bit at WTIMER4_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_WTIMER4_TBPR_bit at WTIMER4_TBPR.B7;
    sbit  TIMER_TBPR_TBPSRH8_WTIMER4_TBPR_bit at WTIMER4_TBPR.B8;
    sbit  TIMER_TBPR_TBPSRH9_WTIMER4_TBPR_bit at WTIMER4_TBPR.B9;
    sbit  TIMER_TBPR_TBPSRH10_WTIMER4_TBPR_bit at WTIMER4_TBPR.B10;
    sbit  TIMER_TBPR_TBPSRH11_WTIMER4_TBPR_bit at WTIMER4_TBPR.B11;
    sbit  TIMER_TBPR_TBPSRH12_WTIMER4_TBPR_bit at WTIMER4_TBPR.B12;
    sbit  TIMER_TBPR_TBPSRH13_WTIMER4_TBPR_bit at WTIMER4_TBPR.B13;
    sbit  TIMER_TBPR_TBPSRH14_WTIMER4_TBPR_bit at WTIMER4_TBPR.B14;
    sbit  TIMER_TBPR_TBPSRH15_WTIMER4_TBPR_bit at WTIMER4_TBPR.B15;

sfr unsigned long   volatile WTIMER4_TAPMR        absolute 0x4004E040;
    sbit  TIMER_TAPMR_TAPSMR0_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B7;
    sbit  TIMER_TAPMR_TAPSMRH8_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B8;
    sbit  TIMER_TAPMR_TAPSMRH9_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B9;
    sbit  TIMER_TAPMR_TAPSMRH10_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B10;
    sbit  TIMER_TAPMR_TAPSMRH11_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B11;
    sbit  TIMER_TAPMR_TAPSMRH12_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B12;
    sbit  TIMER_TAPMR_TAPSMRH13_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B13;
    sbit  TIMER_TAPMR_TAPSMRH14_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B14;
    sbit  TIMER_TAPMR_TAPSMRH15_WTIMER4_TAPMR_bit at WTIMER4_TAPMR.B15;

sfr unsigned long   volatile WTIMER4_TBPMR        absolute 0x4004E044;
    sbit  TIMER_TBPMR_TBPSMR0_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B7;
    sbit  TIMER_TBPMR_TBPSMRH8_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B8;
    sbit  TIMER_TBPMR_TBPSMRH9_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B9;
    sbit  TIMER_TBPMR_TBPSMRH10_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B10;
    sbit  TIMER_TBPMR_TBPSMRH11_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B11;
    sbit  TIMER_TBPMR_TBPSMRH12_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B12;
    sbit  TIMER_TBPMR_TBPSMRH13_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B13;
    sbit  TIMER_TBPMR_TBPSMRH14_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B14;
    sbit  TIMER_TBPMR_TBPSMRH15_WTIMER4_TBPMR_bit at WTIMER4_TBPMR.B15;

sfr unsigned long   volatile WTIMER4_TAR          absolute 0x4004E048;
sfr unsigned long   volatile WTIMER4_TBR          absolute 0x4004E04C;
sfr unsigned long   volatile WTIMER4_TAV          absolute 0x4004E050;
sfr unsigned long   volatile WTIMER4_TBV          absolute 0x4004E054;
sfr unsigned long   volatile WTIMER4_RTCPD        absolute 0x4004E058;
    sbit  TIMER_RTCPD_RTCPD0_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_WTIMER4_RTCPD_bit at WTIMER4_RTCPD.B15;

sfr unsigned long   volatile WTIMER4_TAPS         absolute 0x4004E05C;
    sbit  TIMER_TAPS_PSS0_WTIMER4_TAPS_bit at WTIMER4_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_WTIMER4_TAPS_bit at WTIMER4_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_WTIMER4_TAPS_bit at WTIMER4_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_WTIMER4_TAPS_bit at WTIMER4_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_WTIMER4_TAPS_bit at WTIMER4_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_WTIMER4_TAPS_bit at WTIMER4_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_WTIMER4_TAPS_bit at WTIMER4_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_WTIMER4_TAPS_bit at WTIMER4_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_WTIMER4_TAPS_bit at WTIMER4_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_WTIMER4_TAPS_bit at WTIMER4_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_WTIMER4_TAPS_bit at WTIMER4_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_WTIMER4_TAPS_bit at WTIMER4_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_WTIMER4_TAPS_bit at WTIMER4_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_WTIMER4_TAPS_bit at WTIMER4_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_WTIMER4_TAPS_bit at WTIMER4_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_WTIMER4_TAPS_bit at WTIMER4_TAPS.B15;

sfr unsigned long   volatile WTIMER4_TBPS         absolute 0x4004E060;
    sbit  TIMER_TBPS_PSS0_WTIMER4_TBPS_bit at WTIMER4_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_WTIMER4_TBPS_bit at WTIMER4_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_WTIMER4_TBPS_bit at WTIMER4_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_WTIMER4_TBPS_bit at WTIMER4_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_WTIMER4_TBPS_bit at WTIMER4_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_WTIMER4_TBPS_bit at WTIMER4_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_WTIMER4_TBPS_bit at WTIMER4_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_WTIMER4_TBPS_bit at WTIMER4_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_WTIMER4_TBPS_bit at WTIMER4_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_WTIMER4_TBPS_bit at WTIMER4_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_WTIMER4_TBPS_bit at WTIMER4_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_WTIMER4_TBPS_bit at WTIMER4_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_WTIMER4_TBPS_bit at WTIMER4_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_WTIMER4_TBPS_bit at WTIMER4_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_WTIMER4_TBPS_bit at WTIMER4_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_WTIMER4_TBPS_bit at WTIMER4_TBPS.B15;

sfr unsigned long   volatile WTIMER4_TAPV         absolute 0x4004E064;
    sbit  TIMER_TAPV_PSV0_WTIMER4_TAPV_bit at WTIMER4_TAPV.B0;
    sbit  TIMER_TAPV_PSV1_WTIMER4_TAPV_bit at WTIMER4_TAPV.B1;
    sbit  TIMER_TAPV_PSV2_WTIMER4_TAPV_bit at WTIMER4_TAPV.B2;
    sbit  TIMER_TAPV_PSV3_WTIMER4_TAPV_bit at WTIMER4_TAPV.B3;
    sbit  TIMER_TAPV_PSV4_WTIMER4_TAPV_bit at WTIMER4_TAPV.B4;
    sbit  TIMER_TAPV_PSV5_WTIMER4_TAPV_bit at WTIMER4_TAPV.B5;
    sbit  TIMER_TAPV_PSV6_WTIMER4_TAPV_bit at WTIMER4_TAPV.B6;
    sbit  TIMER_TAPV_PSV7_WTIMER4_TAPV_bit at WTIMER4_TAPV.B7;
    sbit  TIMER_TAPV_PSV8_WTIMER4_TAPV_bit at WTIMER4_TAPV.B8;
    sbit  TIMER_TAPV_PSV9_WTIMER4_TAPV_bit at WTIMER4_TAPV.B9;
    sbit  TIMER_TAPV_PSV10_WTIMER4_TAPV_bit at WTIMER4_TAPV.B10;
    sbit  TIMER_TAPV_PSV11_WTIMER4_TAPV_bit at WTIMER4_TAPV.B11;
    sbit  TIMER_TAPV_PSV12_WTIMER4_TAPV_bit at WTIMER4_TAPV.B12;
    sbit  TIMER_TAPV_PSV13_WTIMER4_TAPV_bit at WTIMER4_TAPV.B13;
    sbit  TIMER_TAPV_PSV14_WTIMER4_TAPV_bit at WTIMER4_TAPV.B14;
    sbit  TIMER_TAPV_PSV15_WTIMER4_TAPV_bit at WTIMER4_TAPV.B15;

sfr unsigned long   volatile WTIMER4_TBPV         absolute 0x4004E068;
    sbit  TIMER_TBPV_PSV0_WTIMER4_TBPV_bit at WTIMER4_TBPV.B0;
    sbit  TIMER_TBPV_PSV1_WTIMER4_TBPV_bit at WTIMER4_TBPV.B1;
    sbit  TIMER_TBPV_PSV2_WTIMER4_TBPV_bit at WTIMER4_TBPV.B2;
    sbit  TIMER_TBPV_PSV3_WTIMER4_TBPV_bit at WTIMER4_TBPV.B3;
    sbit  TIMER_TBPV_PSV4_WTIMER4_TBPV_bit at WTIMER4_TBPV.B4;
    sbit  TIMER_TBPV_PSV5_WTIMER4_TBPV_bit at WTIMER4_TBPV.B5;
    sbit  TIMER_TBPV_PSV6_WTIMER4_TBPV_bit at WTIMER4_TBPV.B6;
    sbit  TIMER_TBPV_PSV7_WTIMER4_TBPV_bit at WTIMER4_TBPV.B7;
    sbit  TIMER_TBPV_PSV8_WTIMER4_TBPV_bit at WTIMER4_TBPV.B8;
    sbit  TIMER_TBPV_PSV9_WTIMER4_TBPV_bit at WTIMER4_TBPV.B9;
    sbit  TIMER_TBPV_PSV10_WTIMER4_TBPV_bit at WTIMER4_TBPV.B10;
    sbit  TIMER_TBPV_PSV11_WTIMER4_TBPV_bit at WTIMER4_TBPV.B11;
    sbit  TIMER_TBPV_PSV12_WTIMER4_TBPV_bit at WTIMER4_TBPV.B12;
    sbit  TIMER_TBPV_PSV13_WTIMER4_TBPV_bit at WTIMER4_TBPV.B13;
    sbit  TIMER_TBPV_PSV14_WTIMER4_TBPV_bit at WTIMER4_TBPV.B14;
    sbit  TIMER_TBPV_PSV15_WTIMER4_TBPV_bit at WTIMER4_TBPV.B15;

sfr unsigned long   volatile WTIMER4_PP           absolute 0x4004EFC0;
    sbit  TIMER_PP_SIZE0_WTIMER4_PP_bit at WTIMER4_PP.B0;
    sbit  TIMER_PP_SIZE1_WTIMER4_PP_bit at WTIMER4_PP.B1;
    sbit  TIMER_PP_SIZE2_WTIMER4_PP_bit at WTIMER4_PP.B2;
    sbit  TIMER_PP_SIZE3_WTIMER4_PP_bit at WTIMER4_PP.B3;

sfr unsigned long   volatile WTIMER5_CFG          absolute 0x4004F000;
    sbit  TIMER_CFG0_WTIMER5_CFG_bit at WTIMER5_CFG.B0;
    sbit  TIMER_CFG1_WTIMER5_CFG_bit at WTIMER5_CFG.B1;
    sbit  TIMER_CFG2_WTIMER5_CFG_bit at WTIMER5_CFG.B2;

sfr unsigned long   volatile WTIMER5_TAMR         absolute 0x4004F004;
    sbit  TIMER_TAMR_TAMR0_WTIMER5_TAMR_bit at WTIMER5_TAMR.B0;
    sbit  TIMER_TAMR_TAMR1_WTIMER5_TAMR_bit at WTIMER5_TAMR.B1;
    sbit  TIMER_TAMR_TACMR_WTIMER5_TAMR_bit at WTIMER5_TAMR.B2;
    sbit  TIMER_TAMR_TAAMS_WTIMER5_TAMR_bit at WTIMER5_TAMR.B3;
    sbit  TIMER_TAMR_TACDIR_WTIMER5_TAMR_bit at WTIMER5_TAMR.B4;
    sbit  TIMER_TAMR_TAMIE_WTIMER5_TAMR_bit at WTIMER5_TAMR.B5;
    sbit  TIMER_TAMR_TAWOT_WTIMER5_TAMR_bit at WTIMER5_TAMR.B6;
    sbit  TIMER_TAMR_TASNAPS_WTIMER5_TAMR_bit at WTIMER5_TAMR.B7;
    sbit  TIMER_TAMR_TAILD_WTIMER5_TAMR_bit at WTIMER5_TAMR.B8;
    sbit  TIMER_TAMR_TAPWMIE_WTIMER5_TAMR_bit at WTIMER5_TAMR.B9;
    sbit  TIMER_TAMR_TAMRSU_WTIMER5_TAMR_bit at WTIMER5_TAMR.B10;
    sbit  TIMER_TAMR_TAPLO_WTIMER5_TAMR_bit at WTIMER5_TAMR.B11;

sfr unsigned long   volatile WTIMER5_TBMR         absolute 0x4004F008;
    sbit  TIMER_TBMR_TBMR0_WTIMER5_TBMR_bit at WTIMER5_TBMR.B0;
    sbit  TIMER_TBMR_TBMR1_WTIMER5_TBMR_bit at WTIMER5_TBMR.B1;
    sbit  TIMER_TBMR_TBCMR_WTIMER5_TBMR_bit at WTIMER5_TBMR.B2;
    sbit  TIMER_TBMR_TBAMS_WTIMER5_TBMR_bit at WTIMER5_TBMR.B3;
    sbit  TIMER_TBMR_TBCDIR_WTIMER5_TBMR_bit at WTIMER5_TBMR.B4;
    sbit  TIMER_TBMR_TBMIE_WTIMER5_TBMR_bit at WTIMER5_TBMR.B5;
    sbit  TIMER_TBMR_TBWOT_WTIMER5_TBMR_bit at WTIMER5_TBMR.B6;
    sbit  TIMER_TBMR_TBSNAPS_WTIMER5_TBMR_bit at WTIMER5_TBMR.B7;
    sbit  TIMER_TBMR_TBILD_WTIMER5_TBMR_bit at WTIMER5_TBMR.B8;
    sbit  TIMER_TBMR_TBPWMIE_WTIMER5_TBMR_bit at WTIMER5_TBMR.B9;
    sbit  TIMER_TBMR_TBMRSU_WTIMER5_TBMR_bit at WTIMER5_TBMR.B10;
    sbit  TIMER_TBMR_TBPLO_WTIMER5_TBMR_bit at WTIMER5_TBMR.B11;

sfr unsigned long   volatile WTIMER5_CTL          absolute 0x4004F00C;
    sbit  TIMER_CTL_TAEN_WTIMER5_CTL_bit at WTIMER5_CTL.B0;
    sbit  TIMER_CTL_TASTALL_WTIMER5_CTL_bit at WTIMER5_CTL.B1;
    sbit  TIMER_CTL_TAEVENT2_WTIMER5_CTL_bit at WTIMER5_CTL.B2;
    sbit  TIMER_CTL_TAEVENT3_WTIMER5_CTL_bit at WTIMER5_CTL.B3;
    sbit  TIMER_CTL_RTCEN_WTIMER5_CTL_bit at WTIMER5_CTL.B4;
    sbit  TIMER_CTL_TAOTE_WTIMER5_CTL_bit at WTIMER5_CTL.B5;
    sbit  TIMER_CTL_TAPWML_WTIMER5_CTL_bit at WTIMER5_CTL.B6;
    sbit  TIMER_CTL_TBEN_WTIMER5_CTL_bit at WTIMER5_CTL.B8;
    sbit  TIMER_CTL_TBSTALL_WTIMER5_CTL_bit at WTIMER5_CTL.B9;
    sbit  TIMER_CTL_TBEVENT10_WTIMER5_CTL_bit at WTIMER5_CTL.B10;
    sbit  TIMER_CTL_TBEVENT11_WTIMER5_CTL_bit at WTIMER5_CTL.B11;
    sbit  TIMER_CTL_TBOTE_WTIMER5_CTL_bit at WTIMER5_CTL.B13;
    sbit  TIMER_CTL_TBPWML_WTIMER5_CTL_bit at WTIMER5_CTL.B14;

sfr unsigned long   volatile WTIMER5_SYNC         absolute 0x4004F010;
    sbit  TIMER_SYNC_SYNCT00_WTIMER5_SYNC_bit at WTIMER5_SYNC.B0;
    sbit  TIMER_SYNC_SYNCT01_WTIMER5_SYNC_bit at WTIMER5_SYNC.B1;
    sbit  TIMER_SYNC_SYNCT12_WTIMER5_SYNC_bit at WTIMER5_SYNC.B2;
    sbit  TIMER_SYNC_SYNCT13_WTIMER5_SYNC_bit at WTIMER5_SYNC.B3;
    sbit  TIMER_SYNC_SYNCT24_WTIMER5_SYNC_bit at WTIMER5_SYNC.B4;
    sbit  TIMER_SYNC_SYNCT25_WTIMER5_SYNC_bit at WTIMER5_SYNC.B5;
    sbit  TIMER_SYNC_SYNCT36_WTIMER5_SYNC_bit at WTIMER5_SYNC.B6;
    sbit  TIMER_SYNC_SYNCT37_WTIMER5_SYNC_bit at WTIMER5_SYNC.B7;
    sbit  TIMER_SYNC_SYNCT48_WTIMER5_SYNC_bit at WTIMER5_SYNC.B8;
    sbit  TIMER_SYNC_SYNCT49_WTIMER5_SYNC_bit at WTIMER5_SYNC.B9;
    sbit  TIMER_SYNC_SYNCT510_WTIMER5_SYNC_bit at WTIMER5_SYNC.B10;
    sbit  TIMER_SYNC_SYNCT511_WTIMER5_SYNC_bit at WTIMER5_SYNC.B11;
    sbit  TIMER_SYNC_SYNCWT012_WTIMER5_SYNC_bit at WTIMER5_SYNC.B12;
    sbit  TIMER_SYNC_SYNCWT013_WTIMER5_SYNC_bit at WTIMER5_SYNC.B13;
    sbit  TIMER_SYNC_SYNCWT114_WTIMER5_SYNC_bit at WTIMER5_SYNC.B14;
    sbit  TIMER_SYNC_SYNCWT115_WTIMER5_SYNC_bit at WTIMER5_SYNC.B15;
    sbit  TIMER_SYNC_SYNCWT216_WTIMER5_SYNC_bit at WTIMER5_SYNC.B16;
    sbit  TIMER_SYNC_SYNCWT217_WTIMER5_SYNC_bit at WTIMER5_SYNC.B17;
    sbit  TIMER_SYNC_SYNCWT318_WTIMER5_SYNC_bit at WTIMER5_SYNC.B18;
    sbit  TIMER_SYNC_SYNCWT319_WTIMER5_SYNC_bit at WTIMER5_SYNC.B19;
    sbit  TIMER_SYNC_SYNCWT420_WTIMER5_SYNC_bit at WTIMER5_SYNC.B20;
    sbit  TIMER_SYNC_SYNCWT421_WTIMER5_SYNC_bit at WTIMER5_SYNC.B21;
    sbit  TIMER_SYNC_SYNCWT522_WTIMER5_SYNC_bit at WTIMER5_SYNC.B22;
    sbit  TIMER_SYNC_SYNCWT523_WTIMER5_SYNC_bit at WTIMER5_SYNC.B23;

sfr unsigned long   volatile WTIMER5_IMR          absolute 0x4004F018;
    sbit  TIMER_IMR_TATOIM_WTIMER5_IMR_bit at WTIMER5_IMR.B0;
    sbit  TIMER_IMR_CAMIM_WTIMER5_IMR_bit at WTIMER5_IMR.B1;
    sbit  TIMER_IMR_CAEIM_WTIMER5_IMR_bit at WTIMER5_IMR.B2;
    sbit  TIMER_IMR_RTCIM_WTIMER5_IMR_bit at WTIMER5_IMR.B3;
    sbit  TIMER_IMR_TAMIM_WTIMER5_IMR_bit at WTIMER5_IMR.B4;
    sbit  TIMER_IMR_TBTOIM_WTIMER5_IMR_bit at WTIMER5_IMR.B8;
    sbit  TIMER_IMR_CBMIM_WTIMER5_IMR_bit at WTIMER5_IMR.B9;
    sbit  TIMER_IMR_CBEIM_WTIMER5_IMR_bit at WTIMER5_IMR.B10;
    sbit  TIMER_IMR_TBMIM_WTIMER5_IMR_bit at WTIMER5_IMR.B11;
    sbit  TIMER_IMR_WUEIM_WTIMER5_IMR_bit at WTIMER5_IMR.B16;

sfr unsigned long   volatile WTIMER5_RIS          absolute 0x4004F01C;
    sbit  TIMER_RIS_TATORIS_WTIMER5_RIS_bit at WTIMER5_RIS.B0;
    sbit  TIMER_RIS_CAMRIS_WTIMER5_RIS_bit at WTIMER5_RIS.B1;
    sbit  TIMER_RIS_CAERIS_WTIMER5_RIS_bit at WTIMER5_RIS.B2;
    sbit  TIMER_RIS_RTCRIS_WTIMER5_RIS_bit at WTIMER5_RIS.B3;
    sbit  TIMER_RIS_TAMRIS_WTIMER5_RIS_bit at WTIMER5_RIS.B4;
    sbit  TIMER_RIS_TBTORIS_WTIMER5_RIS_bit at WTIMER5_RIS.B8;
    sbit  TIMER_RIS_CBMRIS_WTIMER5_RIS_bit at WTIMER5_RIS.B9;
    sbit  TIMER_RIS_CBERIS_WTIMER5_RIS_bit at WTIMER5_RIS.B10;
    sbit  TIMER_RIS_TBMRIS_WTIMER5_RIS_bit at WTIMER5_RIS.B11;
    sbit  TIMER_RIS_WUERIS_WTIMER5_RIS_bit at WTIMER5_RIS.B16;

sfr unsigned long   volatile WTIMER5_MIS          absolute 0x4004F020;
    sbit  TIMER_MIS_TATOMIS_WTIMER5_MIS_bit at WTIMER5_MIS.B0;
    sbit  TIMER_MIS_CAMMIS_WTIMER5_MIS_bit at WTIMER5_MIS.B1;
    sbit  TIMER_MIS_CAEMIS_WTIMER5_MIS_bit at WTIMER5_MIS.B2;
    sbit  TIMER_MIS_RTCMIS_WTIMER5_MIS_bit at WTIMER5_MIS.B3;
    sbit  TIMER_MIS_TAMMIS_WTIMER5_MIS_bit at WTIMER5_MIS.B4;
    sbit  TIMER_MIS_TBTOMIS_WTIMER5_MIS_bit at WTIMER5_MIS.B8;
    sbit  TIMER_MIS_CBMMIS_WTIMER5_MIS_bit at WTIMER5_MIS.B9;
    sbit  TIMER_MIS_CBEMIS_WTIMER5_MIS_bit at WTIMER5_MIS.B10;
    sbit  TIMER_MIS_TBMMIS_WTIMER5_MIS_bit at WTIMER5_MIS.B11;
    sbit  TIMER_MIS_WUEMIS_WTIMER5_MIS_bit at WTIMER5_MIS.B16;

sfr unsigned long   volatile WTIMER5_ICR          absolute 0x4004F024;
    sbit  TIMER_ICR_TATOCINT_WTIMER5_ICR_bit at WTIMER5_ICR.B0;
    sbit  TIMER_ICR_CAMCINT_WTIMER5_ICR_bit at WTIMER5_ICR.B1;
    sbit  TIMER_ICR_CAECINT_WTIMER5_ICR_bit at WTIMER5_ICR.B2;
    sbit  TIMER_ICR_RTCCINT_WTIMER5_ICR_bit at WTIMER5_ICR.B3;
    sbit  TIMER_ICR_TAMCINT_WTIMER5_ICR_bit at WTIMER5_ICR.B4;
    sbit  TIMER_ICR_TBTOCINT_WTIMER5_ICR_bit at WTIMER5_ICR.B8;
    sbit  TIMER_ICR_CBMCINT_WTIMER5_ICR_bit at WTIMER5_ICR.B9;
    sbit  TIMER_ICR_CBECINT_WTIMER5_ICR_bit at WTIMER5_ICR.B10;
    sbit  TIMER_ICR_TBMCINT_WTIMER5_ICR_bit at WTIMER5_ICR.B11;
    sbit  TIMER_ICR_WUECINT_WTIMER5_ICR_bit at WTIMER5_ICR.B16;

sfr unsigned long   volatile WTIMER5_TAILR        absolute 0x4004F028;
sfr unsigned long   volatile WTIMER5_TBILR        absolute 0x4004F02C;
sfr unsigned long   volatile WTIMER5_TAMATCHR     absolute 0x4004F030;
sfr unsigned long   volatile WTIMER5_TBMATCHR     absolute 0x4004F034;
sfr unsigned long   volatile WTIMER5_TAPR         absolute 0x4004F038;
    sbit  TIMER_TAPR_TAPSR0_WTIMER5_TAPR_bit at WTIMER5_TAPR.B0;
    sbit  TIMER_TAPR_TAPSR1_WTIMER5_TAPR_bit at WTIMER5_TAPR.B1;
    sbit  TIMER_TAPR_TAPSR2_WTIMER5_TAPR_bit at WTIMER5_TAPR.B2;
    sbit  TIMER_TAPR_TAPSR3_WTIMER5_TAPR_bit at WTIMER5_TAPR.B3;
    sbit  TIMER_TAPR_TAPSR4_WTIMER5_TAPR_bit at WTIMER5_TAPR.B4;
    sbit  TIMER_TAPR_TAPSR5_WTIMER5_TAPR_bit at WTIMER5_TAPR.B5;
    sbit  TIMER_TAPR_TAPSR6_WTIMER5_TAPR_bit at WTIMER5_TAPR.B6;
    sbit  TIMER_TAPR_TAPSR7_WTIMER5_TAPR_bit at WTIMER5_TAPR.B7;
    sbit  TIMER_TAPR_TAPSRH8_WTIMER5_TAPR_bit at WTIMER5_TAPR.B8;
    sbit  TIMER_TAPR_TAPSRH9_WTIMER5_TAPR_bit at WTIMER5_TAPR.B9;
    sbit  TIMER_TAPR_TAPSRH10_WTIMER5_TAPR_bit at WTIMER5_TAPR.B10;
    sbit  TIMER_TAPR_TAPSRH11_WTIMER5_TAPR_bit at WTIMER5_TAPR.B11;
    sbit  TIMER_TAPR_TAPSRH12_WTIMER5_TAPR_bit at WTIMER5_TAPR.B12;
    sbit  TIMER_TAPR_TAPSRH13_WTIMER5_TAPR_bit at WTIMER5_TAPR.B13;
    sbit  TIMER_TAPR_TAPSRH14_WTIMER5_TAPR_bit at WTIMER5_TAPR.B14;
    sbit  TIMER_TAPR_TAPSRH15_WTIMER5_TAPR_bit at WTIMER5_TAPR.B15;

sfr unsigned long   volatile WTIMER5_TBPR         absolute 0x4004F03C;
    sbit  TIMER_TBPR_TBPSR0_WTIMER5_TBPR_bit at WTIMER5_TBPR.B0;
    sbit  TIMER_TBPR_TBPSR1_WTIMER5_TBPR_bit at WTIMER5_TBPR.B1;
    sbit  TIMER_TBPR_TBPSR2_WTIMER5_TBPR_bit at WTIMER5_TBPR.B2;
    sbit  TIMER_TBPR_TBPSR3_WTIMER5_TBPR_bit at WTIMER5_TBPR.B3;
    sbit  TIMER_TBPR_TBPSR4_WTIMER5_TBPR_bit at WTIMER5_TBPR.B4;
    sbit  TIMER_TBPR_TBPSR5_WTIMER5_TBPR_bit at WTIMER5_TBPR.B5;
    sbit  TIMER_TBPR_TBPSR6_WTIMER5_TBPR_bit at WTIMER5_TBPR.B6;
    sbit  TIMER_TBPR_TBPSR7_WTIMER5_TBPR_bit at WTIMER5_TBPR.B7;
    sbit  TIMER_TBPR_TBPSRH8_WTIMER5_TBPR_bit at WTIMER5_TBPR.B8;
    sbit  TIMER_TBPR_TBPSRH9_WTIMER5_TBPR_bit at WTIMER5_TBPR.B9;
    sbit  TIMER_TBPR_TBPSRH10_WTIMER5_TBPR_bit at WTIMER5_TBPR.B10;
    sbit  TIMER_TBPR_TBPSRH11_WTIMER5_TBPR_bit at WTIMER5_TBPR.B11;
    sbit  TIMER_TBPR_TBPSRH12_WTIMER5_TBPR_bit at WTIMER5_TBPR.B12;
    sbit  TIMER_TBPR_TBPSRH13_WTIMER5_TBPR_bit at WTIMER5_TBPR.B13;
    sbit  TIMER_TBPR_TBPSRH14_WTIMER5_TBPR_bit at WTIMER5_TBPR.B14;
    sbit  TIMER_TBPR_TBPSRH15_WTIMER5_TBPR_bit at WTIMER5_TBPR.B15;

sfr unsigned long   volatile WTIMER5_TAPMR        absolute 0x4004F040;
    sbit  TIMER_TAPMR_TAPSMR0_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B0;
    sbit  TIMER_TAPMR_TAPSMR1_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B1;
    sbit  TIMER_TAPMR_TAPSMR2_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B2;
    sbit  TIMER_TAPMR_TAPSMR3_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B3;
    sbit  TIMER_TAPMR_TAPSMR4_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B4;
    sbit  TIMER_TAPMR_TAPSMR5_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B5;
    sbit  TIMER_TAPMR_TAPSMR6_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B6;
    sbit  TIMER_TAPMR_TAPSMR7_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B7;
    sbit  TIMER_TAPMR_TAPSMRH8_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B8;
    sbit  TIMER_TAPMR_TAPSMRH9_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B9;
    sbit  TIMER_TAPMR_TAPSMRH10_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B10;
    sbit  TIMER_TAPMR_TAPSMRH11_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B11;
    sbit  TIMER_TAPMR_TAPSMRH12_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B12;
    sbit  TIMER_TAPMR_TAPSMRH13_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B13;
    sbit  TIMER_TAPMR_TAPSMRH14_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B14;
    sbit  TIMER_TAPMR_TAPSMRH15_WTIMER5_TAPMR_bit at WTIMER5_TAPMR.B15;

sfr unsigned long   volatile WTIMER5_TBPMR        absolute 0x4004F044;
    sbit  TIMER_TBPMR_TBPSMR0_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B0;
    sbit  TIMER_TBPMR_TBPSMR1_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B1;
    sbit  TIMER_TBPMR_TBPSMR2_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B2;
    sbit  TIMER_TBPMR_TBPSMR3_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B3;
    sbit  TIMER_TBPMR_TBPSMR4_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B4;
    sbit  TIMER_TBPMR_TBPSMR5_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B5;
    sbit  TIMER_TBPMR_TBPSMR6_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B6;
    sbit  TIMER_TBPMR_TBPSMR7_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B7;
    sbit  TIMER_TBPMR_TBPSMRH8_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B8;
    sbit  TIMER_TBPMR_TBPSMRH9_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B9;
    sbit  TIMER_TBPMR_TBPSMRH10_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B10;
    sbit  TIMER_TBPMR_TBPSMRH11_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B11;
    sbit  TIMER_TBPMR_TBPSMRH12_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B12;
    sbit  TIMER_TBPMR_TBPSMRH13_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B13;
    sbit  TIMER_TBPMR_TBPSMRH14_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B14;
    sbit  TIMER_TBPMR_TBPSMRH15_WTIMER5_TBPMR_bit at WTIMER5_TBPMR.B15;

sfr unsigned long   volatile WTIMER5_TAR          absolute 0x4004F048;
sfr unsigned long   volatile WTIMER5_TBR          absolute 0x4004F04C;
sfr unsigned long   volatile WTIMER5_TAV          absolute 0x4004F050;
sfr unsigned long   volatile WTIMER5_TBV          absolute 0x4004F054;
sfr unsigned long   volatile WTIMER5_RTCPD        absolute 0x4004F058;
    sbit  TIMER_RTCPD_RTCPD0_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B0;
    sbit  TIMER_RTCPD_RTCPD1_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B1;
    sbit  TIMER_RTCPD_RTCPD2_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B2;
    sbit  TIMER_RTCPD_RTCPD3_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B3;
    sbit  TIMER_RTCPD_RTCPD4_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B4;
    sbit  TIMER_RTCPD_RTCPD5_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B5;
    sbit  TIMER_RTCPD_RTCPD6_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B6;
    sbit  TIMER_RTCPD_RTCPD7_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B7;
    sbit  TIMER_RTCPD_RTCPD8_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B8;
    sbit  TIMER_RTCPD_RTCPD9_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B9;
    sbit  TIMER_RTCPD_RTCPD10_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B10;
    sbit  TIMER_RTCPD_RTCPD11_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B11;
    sbit  TIMER_RTCPD_RTCPD12_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B12;
    sbit  TIMER_RTCPD_RTCPD13_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B13;
    sbit  TIMER_RTCPD_RTCPD14_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B14;
    sbit  TIMER_RTCPD_RTCPD15_WTIMER5_RTCPD_bit at WTIMER5_RTCPD.B15;

sfr unsigned long   volatile WTIMER5_TAPS         absolute 0x4004F05C;
    sbit  TIMER_TAPS_PSS0_WTIMER5_TAPS_bit at WTIMER5_TAPS.B0;
    sbit  TIMER_TAPS_PSS1_WTIMER5_TAPS_bit at WTIMER5_TAPS.B1;
    sbit  TIMER_TAPS_PSS2_WTIMER5_TAPS_bit at WTIMER5_TAPS.B2;
    sbit  TIMER_TAPS_PSS3_WTIMER5_TAPS_bit at WTIMER5_TAPS.B3;
    sbit  TIMER_TAPS_PSS4_WTIMER5_TAPS_bit at WTIMER5_TAPS.B4;
    sbit  TIMER_TAPS_PSS5_WTIMER5_TAPS_bit at WTIMER5_TAPS.B5;
    sbit  TIMER_TAPS_PSS6_WTIMER5_TAPS_bit at WTIMER5_TAPS.B6;
    sbit  TIMER_TAPS_PSS7_WTIMER5_TAPS_bit at WTIMER5_TAPS.B7;
    sbit  TIMER_TAPS_PSS8_WTIMER5_TAPS_bit at WTIMER5_TAPS.B8;
    sbit  TIMER_TAPS_PSS9_WTIMER5_TAPS_bit at WTIMER5_TAPS.B9;
    sbit  TIMER_TAPS_PSS10_WTIMER5_TAPS_bit at WTIMER5_TAPS.B10;
    sbit  TIMER_TAPS_PSS11_WTIMER5_TAPS_bit at WTIMER5_TAPS.B11;
    sbit  TIMER_TAPS_PSS12_WTIMER5_TAPS_bit at WTIMER5_TAPS.B12;
    sbit  TIMER_TAPS_PSS13_WTIMER5_TAPS_bit at WTIMER5_TAPS.B13;
    sbit  TIMER_TAPS_PSS14_WTIMER5_TAPS_bit at WTIMER5_TAPS.B14;
    sbit  TIMER_TAPS_PSS15_WTIMER5_TAPS_bit at WTIMER5_TAPS.B15;

sfr unsigned long   volatile WTIMER5_TBPS         absolute 0x4004F060;
    sbit  TIMER_TBPS_PSS0_WTIMER5_TBPS_bit at WTIMER5_TBPS.B0;
    sbit  TIMER_TBPS_PSS1_WTIMER5_TBPS_bit at WTIMER5_TBPS.B1;
    sbit  TIMER_TBPS_PSS2_WTIMER5_TBPS_bit at WTIMER5_TBPS.B2;
    sbit  TIMER_TBPS_PSS3_WTIMER5_TBPS_bit at WTIMER5_TBPS.B3;
    sbit  TIMER_TBPS_PSS4_WTIMER5_TBPS_bit at WTIMER5_TBPS.B4;
    sbit  TIMER_TBPS_PSS5_WTIMER5_TBPS_bit at WTIMER5_TBPS.B5;
    sbit  TIMER_TBPS_PSS6_WTIMER5_TBPS_bit at WTIMER5_TBPS.B6;
    sbit  TIMER_TBPS_PSS7_WTIMER5_TBPS_bit at WTIMER5_TBPS.B7;
    sbit  TIMER_TBPS_PSS8_WTIMER5_TBPS_bit at WTIMER5_TBPS.B8;
    sbit  TIMER_TBPS_PSS9_WTIMER5_TBPS_bit at WTIMER5_TBPS.B9;
    sbit  TIMER_TBPS_PSS10_WTIMER5_TBPS_bit at WTIMER5_TBPS.B10;
    sbit  TIMER_TBPS_PSS11_WTIMER5_TBPS_bit at WTIMER5_TBPS.B11;
    sbit  TIMER_TBPS_PSS12_WTIMER5_TBPS_bit at WTIMER5_TBPS.B12;
    sbit  TIMER_TBPS_PSS13_WTIMER5_TBPS_bit at WTIMER5_TBPS.B13;
    sbit  TIMER_TBPS_PSS14_WTIMER5_TBPS_bit at WTIMER5_TBPS.B14;
    sbit  TIMER_TBPS_PSS15_WTIMER5_TBPS_bit at WTIMER5_TBPS.B15;

sfr unsigned long   volatile WTIMER5_TAPV         absolute 0x4004F064;
    sbit  TIMER_TAPV_PSV0_WTIMER5_TAPV_bit at WTIMER5_TAPV.B0;
    sbit  TIMER_TAPV_PSV1_WTIMER5_TAPV_bit at WTIMER5_TAPV.B1;
    sbit  TIMER_TAPV_PSV2_WTIMER5_TAPV_bit at WTIMER5_TAPV.B2;
    sbit  TIMER_TAPV_PSV3_WTIMER5_TAPV_bit at WTIMER5_TAPV.B3;
    sbit  TIMER_TAPV_PSV4_WTIMER5_TAPV_bit at WTIMER5_TAPV.B4;
    sbit  TIMER_TAPV_PSV5_WTIMER5_TAPV_bit at WTIMER5_TAPV.B5;
    sbit  TIMER_TAPV_PSV6_WTIMER5_TAPV_bit at WTIMER5_TAPV.B6;
    sbit  TIMER_TAPV_PSV7_WTIMER5_TAPV_bit at WTIMER5_TAPV.B7;
    sbit  TIMER_TAPV_PSV8_WTIMER5_TAPV_bit at WTIMER5_TAPV.B8;
    sbit  TIMER_TAPV_PSV9_WTIMER5_TAPV_bit at WTIMER5_TAPV.B9;
    sbit  TIMER_TAPV_PSV10_WTIMER5_TAPV_bit at WTIMER5_TAPV.B10;
    sbit  TIMER_TAPV_PSV11_WTIMER5_TAPV_bit at WTIMER5_TAPV.B11;
    sbit  TIMER_TAPV_PSV12_WTIMER5_TAPV_bit at WTIMER5_TAPV.B12;
    sbit  TIMER_TAPV_PSV13_WTIMER5_TAPV_bit at WTIMER5_TAPV.B13;
    sbit  TIMER_TAPV_PSV14_WTIMER5_TAPV_bit at WTIMER5_TAPV.B14;
    sbit  TIMER_TAPV_PSV15_WTIMER5_TAPV_bit at WTIMER5_TAPV.B15;

sfr unsigned long   volatile WTIMER5_TBPV         absolute 0x4004F068;
    sbit  TIMER_TBPV_PSV0_WTIMER5_TBPV_bit at WTIMER5_TBPV.B0;
    sbit  TIMER_TBPV_PSV1_WTIMER5_TBPV_bit at WTIMER5_TBPV.B1;
    sbit  TIMER_TBPV_PSV2_WTIMER5_TBPV_bit at WTIMER5_TBPV.B2;
    sbit  TIMER_TBPV_PSV3_WTIMER5_TBPV_bit at WTIMER5_TBPV.B3;
    sbit  TIMER_TBPV_PSV4_WTIMER5_TBPV_bit at WTIMER5_TBPV.B4;
    sbit  TIMER_TBPV_PSV5_WTIMER5_TBPV_bit at WTIMER5_TBPV.B5;
    sbit  TIMER_TBPV_PSV6_WTIMER5_TBPV_bit at WTIMER5_TBPV.B6;
    sbit  TIMER_TBPV_PSV7_WTIMER5_TBPV_bit at WTIMER5_TBPV.B7;
    sbit  TIMER_TBPV_PSV8_WTIMER5_TBPV_bit at WTIMER5_TBPV.B8;
    sbit  TIMER_TBPV_PSV9_WTIMER5_TBPV_bit at WTIMER5_TBPV.B9;
    sbit  TIMER_TBPV_PSV10_WTIMER5_TBPV_bit at WTIMER5_TBPV.B10;
    sbit  TIMER_TBPV_PSV11_WTIMER5_TBPV_bit at WTIMER5_TBPV.B11;
    sbit  TIMER_TBPV_PSV12_WTIMER5_TBPV_bit at WTIMER5_TBPV.B12;
    sbit  TIMER_TBPV_PSV13_WTIMER5_TBPV_bit at WTIMER5_TBPV.B13;
    sbit  TIMER_TBPV_PSV14_WTIMER5_TBPV_bit at WTIMER5_TBPV.B14;
    sbit  TIMER_TBPV_PSV15_WTIMER5_TBPV_bit at WTIMER5_TBPV.B15;

sfr unsigned long   volatile WTIMER5_PP           absolute 0x4004FFC0;
    sbit  TIMER_PP_SIZE0_WTIMER5_PP_bit at WTIMER5_PP.B0;
    sbit  TIMER_PP_SIZE1_WTIMER5_PP_bit at WTIMER5_PP.B1;
    sbit  TIMER_PP_SIZE2_WTIMER5_PP_bit at WTIMER5_PP.B2;
    sbit  TIMER_PP_SIZE3_WTIMER5_PP_bit at WTIMER5_PP.B3;

sfr unsigned long   volatile GPIO_PORTA_AHB       absolute 0x40058000;
sfr unsigned long   volatile GPIO_PORTA_AHB_DATA_BITS absolute 0x40058000;
sfr unsigned long   volatile GPIO_PORTA_AHB_DATA  absolute 0x400583FC;
    const register unsigned short int GPIO_PORTA_AHB_DATA0 = 0;
    sbit  GPIO_PORTA_AHB_DATA0_bit at GPIO_PORTA_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTA_AHB_DATA1 = 1;
    sbit  GPIO_PORTA_AHB_DATA1_bit at GPIO_PORTA_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTA_AHB_DATA2 = 2;
    sbit  GPIO_PORTA_AHB_DATA2_bit at GPIO_PORTA_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTA_AHB_DATA3 = 3;
    sbit  GPIO_PORTA_AHB_DATA3_bit at GPIO_PORTA_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTA_AHB_DATA4 = 4;
    sbit  GPIO_PORTA_AHB_DATA4_bit at GPIO_PORTA_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTA_AHB_DATA5 = 5;
    sbit  GPIO_PORTA_AHB_DATA5_bit at GPIO_PORTA_AHB_DATA.B5;
    const register unsigned short int GPIO_PORTA_AHB_DATA6 = 6;
    sbit  GPIO_PORTA_AHB_DATA6_bit at GPIO_PORTA_AHB_DATA.B6;
    const register unsigned short int GPIO_PORTA_AHB_DATA7 = 7;
    sbit  GPIO_PORTA_AHB_DATA7_bit at GPIO_PORTA_AHB_DATA.B7;
sfr unsigned long   volatile GPIO_PORTA_AHB_DIR   absolute 0x40058400;
    const register unsigned short int GPIO_PORTA_AHB_DIR0 = 0;
    sbit  GPIO_PORTA_AHB_DIR0_bit at GPIO_PORTA_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTA_AHB_DIR1 = 1;
    sbit  GPIO_PORTA_AHB_DIR1_bit at GPIO_PORTA_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTA_AHB_DIR2 = 2;
    sbit  GPIO_PORTA_AHB_DIR2_bit at GPIO_PORTA_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTA_AHB_DIR3 = 3;
    sbit  GPIO_PORTA_AHB_DIR3_bit at GPIO_PORTA_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTA_AHB_DIR4 = 4;
    sbit  GPIO_PORTA_AHB_DIR4_bit at GPIO_PORTA_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTA_AHB_DIR5 = 5;
    sbit  GPIO_PORTA_AHB_DIR5_bit at GPIO_PORTA_AHB_DIR.B5;
    const register unsigned short int GPIO_PORTA_AHB_DIR6 = 6;
    sbit  GPIO_PORTA_AHB_DIR6_bit at GPIO_PORTA_AHB_DIR.B6;
    const register unsigned short int GPIO_PORTA_AHB_DIR7 = 7;
    sbit  GPIO_PORTA_AHB_DIR7_bit at GPIO_PORTA_AHB_DIR.B7;
sfr unsigned long   volatile GPIO_PORTA_AHB_IS    absolute 0x40058404;
sfr unsigned long   volatile GPIO_PORTA_AHB_IBE   absolute 0x40058408;
sfr unsigned long   volatile GPIO_PORTA_AHB_IEV   absolute 0x4005840C;
sfr unsigned long   volatile GPIO_PORTA_AHB_IM    absolute 0x40058410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTA_AHB_IM_bit at GPIO_PORTA_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTA_AHB_IM_bit at GPIO_PORTA_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTA_AHB_IM_bit at GPIO_PORTA_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTA_AHB_IM_bit at GPIO_PORTA_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTA_AHB_IM_bit at GPIO_PORTA_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTA_AHB_IM_bit at GPIO_PORTA_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTA_AHB_IM_bit at GPIO_PORTA_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTA_AHB_IM_bit at GPIO_PORTA_AHB_IM.B7;

sfr unsigned long   volatile GPIO_PORTA_AHB_RIS   absolute 0x40058414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTA_AHB_RIS_bit at GPIO_PORTA_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTA_AHB_RIS_bit at GPIO_PORTA_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTA_AHB_RIS_bit at GPIO_PORTA_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTA_AHB_RIS_bit at GPIO_PORTA_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTA_AHB_RIS_bit at GPIO_PORTA_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTA_AHB_RIS_bit at GPIO_PORTA_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTA_AHB_RIS_bit at GPIO_PORTA_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTA_AHB_RIS_bit at GPIO_PORTA_AHB_RIS.B7;

sfr unsigned long   volatile GPIO_PORTA_AHB_MIS   absolute 0x40058418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTA_AHB_MIS_bit at GPIO_PORTA_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTA_AHB_MIS_bit at GPIO_PORTA_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTA_AHB_MIS_bit at GPIO_PORTA_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTA_AHB_MIS_bit at GPIO_PORTA_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTA_AHB_MIS_bit at GPIO_PORTA_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTA_AHB_MIS_bit at GPIO_PORTA_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTA_AHB_MIS_bit at GPIO_PORTA_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTA_AHB_MIS_bit at GPIO_PORTA_AHB_MIS.B7;

sfr unsigned long   volatile GPIO_PORTA_AHB_ICR   absolute 0x4005841C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTA_AHB_ICR_bit at GPIO_PORTA_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTA_AHB_ICR_bit at GPIO_PORTA_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTA_AHB_ICR_bit at GPIO_PORTA_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTA_AHB_ICR_bit at GPIO_PORTA_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTA_AHB_ICR_bit at GPIO_PORTA_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTA_AHB_ICR_bit at GPIO_PORTA_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTA_AHB_ICR_bit at GPIO_PORTA_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTA_AHB_ICR_bit at GPIO_PORTA_AHB_ICR.B7;

sfr unsigned long   volatile GPIO_PORTA_AHB_AFSEL absolute 0x40058420;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTA_AHB_AFSEL0_bit at GPIO_PORTA_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTA_AHB_AFSEL1_bit at GPIO_PORTA_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTA_AHB_AFSEL2_bit at GPIO_PORTA_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTA_AHB_AFSEL3_bit at GPIO_PORTA_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTA_AHB_AFSEL4_bit at GPIO_PORTA_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTA_AHB_AFSEL5_bit at GPIO_PORTA_AHB_AFSEL.B5;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL6 = 6;
    sbit  GPIO_PORTA_AHB_AFSEL6_bit at GPIO_PORTA_AHB_AFSEL.B6;
    const register unsigned short int GPIO_PORTA_AHB_AFSEL7 = 7;
    sbit  GPIO_PORTA_AHB_AFSEL7_bit at GPIO_PORTA_AHB_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTA_AHB_DR2R  absolute 0x40058500;
sfr unsigned long   volatile GPIO_PORTA_AHB_DR4R  absolute 0x40058504;
sfr unsigned long   volatile GPIO_PORTA_AHB_DR8R  absolute 0x40058508;
sfr unsigned long   volatile GPIO_PORTA_AHB_ODR   absolute 0x4005850C;
sfr unsigned long   volatile GPIO_PORTA_AHB_PUR   absolute 0x40058510;
sfr unsigned long   volatile GPIO_PORTA_AHB_PDR   absolute 0x40058514;
sfr unsigned long   volatile GPIO_PORTA_AHB_SLR   absolute 0x40058518;
sfr unsigned long   volatile GPIO_PORTA_AHB_DEN   absolute 0x4005851C;
    const register unsigned short int GPIO_PORTA_AHB_DEN0 = 0;
    sbit  GPIO_PORTA_AHB_DEN0_bit at GPIO_PORTA_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTA_AHB_DEN1 = 1;
    sbit  GPIO_PORTA_AHB_DEN1_bit at GPIO_PORTA_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTA_AHB_DEN2 = 2;
    sbit  GPIO_PORTA_AHB_DEN2_bit at GPIO_PORTA_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTA_AHB_DEN3 = 3;
    sbit  GPIO_PORTA_AHB_DEN3_bit at GPIO_PORTA_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTA_AHB_DEN4 = 4;
    sbit  GPIO_PORTA_AHB_DEN4_bit at GPIO_PORTA_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTA_AHB_DEN5 = 5;
    sbit  GPIO_PORTA_AHB_DEN5_bit at GPIO_PORTA_AHB_DEN.B5;
    const register unsigned short int GPIO_PORTA_AHB_DEN6 = 6;
    sbit  GPIO_PORTA_AHB_DEN6_bit at GPIO_PORTA_AHB_DEN.B6;
    const register unsigned short int GPIO_PORTA_AHB_DEN7 = 7;
    sbit  GPIO_PORTA_AHB_DEN7_bit at GPIO_PORTA_AHB_DEN.B7;
sfr unsigned long   volatile GPIO_PORTA_AHB_LOCK  absolute 0x40058520;
    sbit  GPIO_LOCK0_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTA_AHB_LOCK_bit at GPIO_PORTA_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTA_AHB_CR    absolute 0x40058524;
sfr unsigned long   volatile GPIO_PORTA_AHB_AMSEL absolute 0x40058528;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTA_AHB_AMSEL0_bit at GPIO_PORTA_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTA_AHB_AMSEL1_bit at GPIO_PORTA_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTA_AHB_AMSEL2_bit at GPIO_PORTA_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTA_AHB_AMSEL3_bit at GPIO_PORTA_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTA_AHB_AMSEL4_bit at GPIO_PORTA_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTA_AHB_AMSEL5_bit at GPIO_PORTA_AHB_AMSEL.B5;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL6 = 6;
    sbit  GPIO_PORTA_AHB_AMSEL6_bit at GPIO_PORTA_AHB_AMSEL.B6;
    const register unsigned short int GPIO_PORTA_AHB_AMSEL7 = 7;
    sbit  GPIO_PORTA_AHB_AMSEL7_bit at GPIO_PORTA_AHB_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTA_AHB_PCTL  absolute 0x4005852C;
sfr unsigned long   volatile GPIO_PORTA_AHB_ADCCTL absolute 0x40058530;
sfr unsigned long   volatile GPIO_PORTA_AHB_DMACTL absolute 0x40058534;
sfr unsigned long   volatile GPIO_PORTB_AHB       absolute 0x40059000;
sfr unsigned long   volatile GPIO_PORTB_AHB_DATA_BITS absolute 0x40059000;
sfr unsigned long   volatile GPIO_PORTB_AHB_DATA  absolute 0x400593FC;
    const register unsigned short int GPIO_PORTB_AHB_DATA0 = 0;
    sbit  GPIO_PORTB_AHB_DATA0_bit at GPIO_PORTB_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTB_AHB_DATA1 = 1;
    sbit  GPIO_PORTB_AHB_DATA1_bit at GPIO_PORTB_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTB_AHB_DATA2 = 2;
    sbit  GPIO_PORTB_AHB_DATA2_bit at GPIO_PORTB_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTB_AHB_DATA3 = 3;
    sbit  GPIO_PORTB_AHB_DATA3_bit at GPIO_PORTB_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTB_AHB_DATA4 = 4;
    sbit  GPIO_PORTB_AHB_DATA4_bit at GPIO_PORTB_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTB_AHB_DATA5 = 5;
    sbit  GPIO_PORTB_AHB_DATA5_bit at GPIO_PORTB_AHB_DATA.B5;
sfr unsigned long   volatile GPIO_PORTB_AHB_DIR   absolute 0x40059400;
    const register unsigned short int GPIO_PORTB_AHB_DIR0 = 0;
    sbit  GPIO_PORTB_AHB_DIR0_bit at GPIO_PORTB_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTB_AHB_DIR1 = 1;
    sbit  GPIO_PORTB_AHB_DIR1_bit at GPIO_PORTB_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTB_AHB_DIR2 = 2;
    sbit  GPIO_PORTB_AHB_DIR2_bit at GPIO_PORTB_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTB_AHB_DIR3 = 3;
    sbit  GPIO_PORTB_AHB_DIR3_bit at GPIO_PORTB_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTB_AHB_DIR4 = 4;
    sbit  GPIO_PORTB_AHB_DIR4_bit at GPIO_PORTB_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTB_AHB_DIR5 = 5;
    sbit  GPIO_PORTB_AHB_DIR5_bit at GPIO_PORTB_AHB_DIR.B5;
sfr unsigned long   volatile GPIO_PORTB_AHB_IS    absolute 0x40059404;
sfr unsigned long   volatile GPIO_PORTB_AHB_IBE   absolute 0x40059408;
sfr unsigned long   volatile GPIO_PORTB_AHB_IEV   absolute 0x4005940C;
sfr unsigned long   volatile GPIO_PORTB_AHB_IM    absolute 0x40059410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTB_AHB_IM_bit at GPIO_PORTB_AHB_IM.B7;

sfr unsigned long   volatile GPIO_PORTB_AHB_RIS   absolute 0x40059414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTB_AHB_RIS_bit at GPIO_PORTB_AHB_RIS.B7;

sfr unsigned long   volatile GPIO_PORTB_AHB_MIS   absolute 0x40059418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTB_AHB_MIS_bit at GPIO_PORTB_AHB_MIS.B7;

sfr unsigned long   volatile GPIO_PORTB_AHB_ICR   absolute 0x4005941C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTB_AHB_ICR_bit at GPIO_PORTB_AHB_ICR.B7;

sfr unsigned long   volatile GPIO_PORTB_AHB_AFSEL absolute 0x40059420;
    const register unsigned short int GPIO_PORTB_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTB_AHB_AFSEL0_bit at GPIO_PORTB_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTB_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTB_AHB_AFSEL1_bit at GPIO_PORTB_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTB_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTB_AHB_AFSEL2_bit at GPIO_PORTB_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTB_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTB_AHB_AFSEL3_bit at GPIO_PORTB_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTB_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTB_AHB_AFSEL4_bit at GPIO_PORTB_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTB_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTB_AHB_AFSEL5_bit at GPIO_PORTB_AHB_AFSEL.B5;
sfr unsigned long   volatile GPIO_PORTB_AHB_DR2R  absolute 0x40059500;
sfr unsigned long   volatile GPIO_PORTB_AHB_DR4R  absolute 0x40059504;
sfr unsigned long   volatile GPIO_PORTB_AHB_DR8R  absolute 0x40059508;
sfr unsigned long   volatile GPIO_PORTB_AHB_ODR   absolute 0x4005950C;
sfr unsigned long   volatile GPIO_PORTB_AHB_PUR   absolute 0x40059510;
sfr unsigned long   volatile GPIO_PORTB_AHB_PDR   absolute 0x40059514;
sfr unsigned long   volatile GPIO_PORTB_AHB_SLR   absolute 0x40059518;
sfr unsigned long   volatile GPIO_PORTB_AHB_DEN   absolute 0x4005951C;
    const register unsigned short int GPIO_PORTB_AHB_DEN0 = 0;
    sbit  GPIO_PORTB_AHB_DEN0_bit at GPIO_PORTB_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTB_AHB_DEN1 = 1;
    sbit  GPIO_PORTB_AHB_DEN1_bit at GPIO_PORTB_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTB_AHB_DEN2 = 2;
    sbit  GPIO_PORTB_AHB_DEN2_bit at GPIO_PORTB_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTB_AHB_DEN3 = 3;
    sbit  GPIO_PORTB_AHB_DEN3_bit at GPIO_PORTB_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTB_AHB_DEN4 = 4;
    sbit  GPIO_PORTB_AHB_DEN4_bit at GPIO_PORTB_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTB_AHB_DEN5 = 5;
    sbit  GPIO_PORTB_AHB_DEN5_bit at GPIO_PORTB_AHB_DEN.B5;
sfr unsigned long   volatile GPIO_PORTB_AHB_LOCK  absolute 0x40059520;
    sbit  GPIO_LOCK0_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTB_AHB_LOCK_bit at GPIO_PORTB_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTB_AHB_CR    absolute 0x40059524;
sfr unsigned long   volatile GPIO_PORTB_AHB_AMSEL absolute 0x40059528;
    const register unsigned short int GPIO_PORTB_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTB_AHB_AMSEL0_bit at GPIO_PORTB_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTB_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTB_AHB_AMSEL1_bit at GPIO_PORTB_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTB_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTB_AHB_AMSEL2_bit at GPIO_PORTB_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTB_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTB_AHB_AMSEL3_bit at GPIO_PORTB_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTB_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTB_AHB_AMSEL4_bit at GPIO_PORTB_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTB_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTB_AHB_AMSEL5_bit at GPIO_PORTB_AHB_AMSEL.B5;
sfr unsigned long   volatile GPIO_PORTB_AHB_PCTL  absolute 0x4005952C;
sfr unsigned long   volatile GPIO_PORTB_AHB_ADCCTL absolute 0x40059530;
sfr unsigned long   volatile GPIO_PORTB_AHB_DMACTL absolute 0x40059534;
sfr unsigned long   volatile GPIO_PORTC_AHB       absolute 0x4005A000;
sfr unsigned long   volatile GPIO_PORTC_AHB_DATA_BITS absolute 0x4005A000;
sfr unsigned long   volatile GPIO_PORTC_AHB_DATA  absolute 0x4005A3FC;
    const register unsigned short int GPIO_PORTC_AHB_DATA0 = 0;
    sbit  GPIO_PORTC_AHB_DATA0_bit at GPIO_PORTC_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTC_AHB_DATA1 = 1;
    sbit  GPIO_PORTC_AHB_DATA1_bit at GPIO_PORTC_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTC_AHB_DATA2 = 2;
    sbit  GPIO_PORTC_AHB_DATA2_bit at GPIO_PORTC_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTC_AHB_DATA3 = 3;
    sbit  GPIO_PORTC_AHB_DATA3_bit at GPIO_PORTC_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTC_AHB_DATA4 = 4;
    sbit  GPIO_PORTC_AHB_DATA4_bit at GPIO_PORTC_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTC_AHB_DATA5 = 5;
    sbit  GPIO_PORTC_AHB_DATA5_bit at GPIO_PORTC_AHB_DATA.B5;
    const register unsigned short int GPIO_PORTC_AHB_DATA6 = 6;
    sbit  GPIO_PORTC_AHB_DATA6_bit at GPIO_PORTC_AHB_DATA.B6;
    const register unsigned short int GPIO_PORTC_AHB_DATA7 = 7;
    sbit  GPIO_PORTC_AHB_DATA7_bit at GPIO_PORTC_AHB_DATA.B7;
sfr unsigned long   volatile GPIO_PORTC_AHB_DIR   absolute 0x4005A400;
    const register unsigned short int GPIO_PORTC_AHB_DIR0 = 0;
    sbit  GPIO_PORTC_AHB_DIR0_bit at GPIO_PORTC_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTC_AHB_DIR1 = 1;
    sbit  GPIO_PORTC_AHB_DIR1_bit at GPIO_PORTC_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTC_AHB_DIR2 = 2;
    sbit  GPIO_PORTC_AHB_DIR2_bit at GPIO_PORTC_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTC_AHB_DIR3 = 3;
    sbit  GPIO_PORTC_AHB_DIR3_bit at GPIO_PORTC_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTC_AHB_DIR4 = 4;
    sbit  GPIO_PORTC_AHB_DIR4_bit at GPIO_PORTC_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTC_AHB_DIR5 = 5;
    sbit  GPIO_PORTC_AHB_DIR5_bit at GPIO_PORTC_AHB_DIR.B5;
    const register unsigned short int GPIO_PORTC_AHB_DIR6 = 6;
    sbit  GPIO_PORTC_AHB_DIR6_bit at GPIO_PORTC_AHB_DIR.B6;
    const register unsigned short int GPIO_PORTC_AHB_DIR7 = 7;
    sbit  GPIO_PORTC_AHB_DIR7_bit at GPIO_PORTC_AHB_DIR.B7;
sfr unsigned long   volatile GPIO_PORTC_AHB_IS    absolute 0x4005A404;
sfr unsigned long   volatile GPIO_PORTC_AHB_IBE   absolute 0x4005A408;
sfr unsigned long   volatile GPIO_PORTC_AHB_IEV   absolute 0x4005A40C;
sfr unsigned long   volatile GPIO_PORTC_AHB_IM    absolute 0x4005A410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTC_AHB_IM_bit at GPIO_PORTC_AHB_IM.B7;

sfr unsigned long   volatile GPIO_PORTC_AHB_RIS   absolute 0x4005A414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTC_AHB_RIS_bit at GPIO_PORTC_AHB_RIS.B7;

sfr unsigned long   volatile GPIO_PORTC_AHB_MIS   absolute 0x4005A418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTC_AHB_MIS_bit at GPIO_PORTC_AHB_MIS.B7;

sfr unsigned long   volatile GPIO_PORTC_AHB_ICR   absolute 0x4005A41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTC_AHB_ICR_bit at GPIO_PORTC_AHB_ICR.B7;

sfr unsigned long   volatile GPIO_PORTC_AHB_AFSEL absolute 0x4005A420;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTC_AHB_AFSEL0_bit at GPIO_PORTC_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTC_AHB_AFSEL1_bit at GPIO_PORTC_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTC_AHB_AFSEL2_bit at GPIO_PORTC_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTC_AHB_AFSEL3_bit at GPIO_PORTC_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTC_AHB_AFSEL4_bit at GPIO_PORTC_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTC_AHB_AFSEL5_bit at GPIO_PORTC_AHB_AFSEL.B5;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL6 = 6;
    sbit  GPIO_PORTC_AHB_AFSEL6_bit at GPIO_PORTC_AHB_AFSEL.B6;
    const register unsigned short int GPIO_PORTC_AHB_AFSEL7 = 7;
    sbit  GPIO_PORTC_AHB_AFSEL7_bit at GPIO_PORTC_AHB_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTC_AHB_DR2R  absolute 0x4005A500;
sfr unsigned long   volatile GPIO_PORTC_AHB_DR4R  absolute 0x4005A504;
sfr unsigned long   volatile GPIO_PORTC_AHB_DR8R  absolute 0x4005A508;
sfr unsigned long   volatile GPIO_PORTC_AHB_ODR   absolute 0x4005A50C;
sfr unsigned long   volatile GPIO_PORTC_AHB_PUR   absolute 0x4005A510;
sfr unsigned long   volatile GPIO_PORTC_AHB_PDR   absolute 0x4005A514;
sfr unsigned long   volatile GPIO_PORTC_AHB_SLR   absolute 0x4005A518;
sfr unsigned long   volatile GPIO_PORTC_AHB_DEN   absolute 0x4005A51C;
    const register unsigned short int GPIO_PORTC_AHB_DEN0 = 0;
    sbit  GPIO_PORTC_AHB_DEN0_bit at GPIO_PORTC_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTC_AHB_DEN1 = 1;
    sbit  GPIO_PORTC_AHB_DEN1_bit at GPIO_PORTC_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTC_AHB_DEN2 = 2;
    sbit  GPIO_PORTC_AHB_DEN2_bit at GPIO_PORTC_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTC_AHB_DEN3 = 3;
    sbit  GPIO_PORTC_AHB_DEN3_bit at GPIO_PORTC_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTC_AHB_DEN4 = 4;
    sbit  GPIO_PORTC_AHB_DEN4_bit at GPIO_PORTC_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTC_AHB_DEN5 = 5;
    sbit  GPIO_PORTC_AHB_DEN5_bit at GPIO_PORTC_AHB_DEN.B5;
    const register unsigned short int GPIO_PORTC_AHB_DEN6 = 6;
    sbit  GPIO_PORTC_AHB_DEN6_bit at GPIO_PORTC_AHB_DEN.B6;
    const register unsigned short int GPIO_PORTC_AHB_DEN7 = 7;
    sbit  GPIO_PORTC_AHB_DEN7_bit at GPIO_PORTC_AHB_DEN.B7;
sfr unsigned long   volatile GPIO_PORTC_AHB_LOCK  absolute 0x4005A520;
    sbit  GPIO_LOCK0_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTC_AHB_LOCK_bit at GPIO_PORTC_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTC_AHB_CR    absolute 0x4005A524;
sfr unsigned long   volatile GPIO_PORTC_AHB_AMSEL absolute 0x4005A528;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTC_AHB_AMSEL0_bit at GPIO_PORTC_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTC_AHB_AMSEL1_bit at GPIO_PORTC_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTC_AHB_AMSEL2_bit at GPIO_PORTC_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTC_AHB_AMSEL3_bit at GPIO_PORTC_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTC_AHB_AMSEL4_bit at GPIO_PORTC_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTC_AHB_AMSEL5_bit at GPIO_PORTC_AHB_AMSEL.B5;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL6 = 6;
    sbit  GPIO_PORTC_AHB_AMSEL6_bit at GPIO_PORTC_AHB_AMSEL.B6;
    const register unsigned short int GPIO_PORTC_AHB_AMSEL7 = 7;
    sbit  GPIO_PORTC_AHB_AMSEL7_bit at GPIO_PORTC_AHB_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTC_AHB_PCTL  absolute 0x4005A52C;
sfr unsigned long   volatile GPIO_PORTC_AHB_ADCCTL absolute 0x4005A530;
sfr unsigned long   volatile GPIO_PORTC_AHB_DMACTL absolute 0x4005A534;
sfr unsigned long   volatile GPIO_PORTD_AHB       absolute 0x4005B000;
sfr unsigned long   volatile GPIO_PORTD_AHB_DATA_BITS absolute 0x4005B000;
sfr unsigned long   volatile GPIO_PORTD_AHB_DATA  absolute 0x4005B3FC;
    const register unsigned short int GPIO_PORTD_AHB_DATA0 = 0;
    sbit  GPIO_PORTD_AHB_DATA0_bit at GPIO_PORTD_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTD_AHB_DATA1 = 1;
    sbit  GPIO_PORTD_AHB_DATA1_bit at GPIO_PORTD_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTD_AHB_DATA2 = 2;
    sbit  GPIO_PORTD_AHB_DATA2_bit at GPIO_PORTD_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTD_AHB_DATA3 = 3;
    sbit  GPIO_PORTD_AHB_DATA3_bit at GPIO_PORTD_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTD_AHB_DATA4 = 4;
    sbit  GPIO_PORTD_AHB_DATA4_bit at GPIO_PORTD_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTD_AHB_DATA5 = 5;
    sbit  GPIO_PORTD_AHB_DATA5_bit at GPIO_PORTD_AHB_DATA.B5;
    const register unsigned short int GPIO_PORTD_AHB_DATA6 = 6;
    sbit  GPIO_PORTD_AHB_DATA6_bit at GPIO_PORTD_AHB_DATA.B6;
    const register unsigned short int GPIO_PORTD_AHB_DATA7 = 7;
    sbit  GPIO_PORTD_AHB_DATA7_bit at GPIO_PORTD_AHB_DATA.B7;
sfr unsigned long   volatile GPIO_PORTD_AHB_DIR   absolute 0x4005B400;
    const register unsigned short int GPIO_PORTD_AHB_DIR0 = 0;
    sbit  GPIO_PORTD_AHB_DIR0_bit at GPIO_PORTD_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTD_AHB_DIR1 = 1;
    sbit  GPIO_PORTD_AHB_DIR1_bit at GPIO_PORTD_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTD_AHB_DIR2 = 2;
    sbit  GPIO_PORTD_AHB_DIR2_bit at GPIO_PORTD_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTD_AHB_DIR3 = 3;
    sbit  GPIO_PORTD_AHB_DIR3_bit at GPIO_PORTD_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTD_AHB_DIR4 = 4;
    sbit  GPIO_PORTD_AHB_DIR4_bit at GPIO_PORTD_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTD_AHB_DIR5 = 5;
    sbit  GPIO_PORTD_AHB_DIR5_bit at GPIO_PORTD_AHB_DIR.B5;
    const register unsigned short int GPIO_PORTD_AHB_DIR6 = 6;
    sbit  GPIO_PORTD_AHB_DIR6_bit at GPIO_PORTD_AHB_DIR.B6;
    const register unsigned short int GPIO_PORTD_AHB_DIR7 = 7;
    sbit  GPIO_PORTD_AHB_DIR7_bit at GPIO_PORTD_AHB_DIR.B7;
sfr unsigned long   volatile GPIO_PORTD_AHB_IS    absolute 0x4005B404;
sfr unsigned long   volatile GPIO_PORTD_AHB_IBE   absolute 0x4005B408;
sfr unsigned long   volatile GPIO_PORTD_AHB_IEV   absolute 0x4005B40C;
sfr unsigned long   volatile GPIO_PORTD_AHB_IM    absolute 0x4005B410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTD_AHB_IM_bit at GPIO_PORTD_AHB_IM.B7;

sfr unsigned long   volatile GPIO_PORTD_AHB_RIS   absolute 0x4005B414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTD_AHB_RIS_bit at GPIO_PORTD_AHB_RIS.B7;

sfr unsigned long   volatile GPIO_PORTD_AHB_MIS   absolute 0x4005B418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTD_AHB_MIS_bit at GPIO_PORTD_AHB_MIS.B7;

sfr unsigned long   volatile GPIO_PORTD_AHB_ICR   absolute 0x4005B41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTD_AHB_ICR_bit at GPIO_PORTD_AHB_ICR.B7;

sfr unsigned long   volatile GPIO_PORTD_AHB_AFSEL absolute 0x4005B420;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTD_AHB_AFSEL0_bit at GPIO_PORTD_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTD_AHB_AFSEL1_bit at GPIO_PORTD_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTD_AHB_AFSEL2_bit at GPIO_PORTD_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTD_AHB_AFSEL3_bit at GPIO_PORTD_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTD_AHB_AFSEL4_bit at GPIO_PORTD_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTD_AHB_AFSEL5_bit at GPIO_PORTD_AHB_AFSEL.B5;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL6 = 6;
    sbit  GPIO_PORTD_AHB_AFSEL6_bit at GPIO_PORTD_AHB_AFSEL.B6;
    const register unsigned short int GPIO_PORTD_AHB_AFSEL7 = 7;
    sbit  GPIO_PORTD_AHB_AFSEL7_bit at GPIO_PORTD_AHB_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTD_AHB_DR2R  absolute 0x4005B500;
sfr unsigned long   volatile GPIO_PORTD_AHB_DR4R  absolute 0x4005B504;
sfr unsigned long   volatile GPIO_PORTD_AHB_DR8R  absolute 0x4005B508;
sfr unsigned long   volatile GPIO_PORTD_AHB_ODR   absolute 0x4005B50C;
sfr unsigned long   volatile GPIO_PORTD_AHB_PUR   absolute 0x4005B510;
sfr unsigned long   volatile GPIO_PORTD_AHB_PDR   absolute 0x4005B514;
sfr unsigned long   volatile GPIO_PORTD_AHB_SLR   absolute 0x4005B518;
sfr unsigned long   volatile GPIO_PORTD_AHB_DEN   absolute 0x4005B51C;
    const register unsigned short int GPIO_PORTD_AHB_DEN0 = 0;
    sbit  GPIO_PORTD_AHB_DEN0_bit at GPIO_PORTD_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTD_AHB_DEN1 = 1;
    sbit  GPIO_PORTD_AHB_DEN1_bit at GPIO_PORTD_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTD_AHB_DEN2 = 2;
    sbit  GPIO_PORTD_AHB_DEN2_bit at GPIO_PORTD_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTD_AHB_DEN3 = 3;
    sbit  GPIO_PORTD_AHB_DEN3_bit at GPIO_PORTD_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTD_AHB_DEN4 = 4;
    sbit  GPIO_PORTD_AHB_DEN4_bit at GPIO_PORTD_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTD_AHB_DEN5 = 5;
    sbit  GPIO_PORTD_AHB_DEN5_bit at GPIO_PORTD_AHB_DEN.B5;
    const register unsigned short int GPIO_PORTD_AHB_DEN6 = 6;
    sbit  GPIO_PORTD_AHB_DEN6_bit at GPIO_PORTD_AHB_DEN.B6;
    const register unsigned short int GPIO_PORTD_AHB_DEN7 = 7;
    sbit  GPIO_PORTD_AHB_DEN7_bit at GPIO_PORTD_AHB_DEN.B7;
sfr unsigned long   volatile GPIO_PORTD_AHB_LOCK  absolute 0x4005B520;
    sbit  GPIO_LOCK0_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTD_AHB_LOCK_bit at GPIO_PORTD_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTD_AHB_CR    absolute 0x4005B524;
sfr unsigned long   volatile GPIO_PORTD_AHB_AMSEL absolute 0x4005B528;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTD_AHB_AMSEL0_bit at GPIO_PORTD_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTD_AHB_AMSEL1_bit at GPIO_PORTD_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTD_AHB_AMSEL2_bit at GPIO_PORTD_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTD_AHB_AMSEL3_bit at GPIO_PORTD_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTD_AHB_AMSEL4_bit at GPIO_PORTD_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTD_AHB_AMSEL5_bit at GPIO_PORTD_AHB_AMSEL.B5;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL6 = 6;
    sbit  GPIO_PORTD_AHB_AMSEL6_bit at GPIO_PORTD_AHB_AMSEL.B6;
    const register unsigned short int GPIO_PORTD_AHB_AMSEL7 = 7;
    sbit  GPIO_PORTD_AHB_AMSEL7_bit at GPIO_PORTD_AHB_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTD_AHB_PCTL  absolute 0x4005B52C;
sfr unsigned long   volatile GPIO_PORTD_AHB_ADCCTL absolute 0x4005B530;
sfr unsigned long   volatile GPIO_PORTD_AHB_DMACTL absolute 0x4005B534;
sfr unsigned long   volatile GPIO_PORTE_AHB       absolute 0x4005C000;
sfr unsigned long   volatile GPIO_PORTE_AHB_DATA_BITS absolute 0x4005C000;
sfr unsigned long   volatile GPIO_PORTE_AHB_DATA  absolute 0x4005C3FC;
    const register unsigned short int GPIO_PORTE_AHB_DATA0 = 0;
    sbit  GPIO_PORTE_AHB_DATA0_bit at GPIO_PORTE_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTE_AHB_DATA1 = 1;
    sbit  GPIO_PORTE_AHB_DATA1_bit at GPIO_PORTE_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTE_AHB_DATA4 = 4;
    sbit  GPIO_PORTE_AHB_DATA4_bit at GPIO_PORTE_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTE_AHB_DATA5 = 5;
    sbit  GPIO_PORTE_AHB_DATA5_bit at GPIO_PORTE_AHB_DATA.B5;
    const register unsigned short int GPIO_PORTE_AHB_DATA6 = 6;
    sbit  GPIO_PORTE_AHB_DATA6_bit at GPIO_PORTE_AHB_DATA.B6;
    const register unsigned short int GPIO_PORTE_AHB_DATA7 = 7;
    sbit  GPIO_PORTE_AHB_DATA7_bit at GPIO_PORTE_AHB_DATA.B7;
sfr unsigned long   volatile GPIO_PORTE_AHB_DIR   absolute 0x4005C400;
    const register unsigned short int GPIO_PORTE_AHB_DIR0 = 0;
    sbit  GPIO_PORTE_AHB_DIR0_bit at GPIO_PORTE_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTE_AHB_DIR1 = 1;
    sbit  GPIO_PORTE_AHB_DIR1_bit at GPIO_PORTE_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTE_AHB_DIR4 = 4;
    sbit  GPIO_PORTE_AHB_DIR4_bit at GPIO_PORTE_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTE_AHB_DIR5 = 5;
    sbit  GPIO_PORTE_AHB_DIR5_bit at GPIO_PORTE_AHB_DIR.B5;
    const register unsigned short int GPIO_PORTE_AHB_DIR6 = 6;
    sbit  GPIO_PORTE_AHB_DIR6_bit at GPIO_PORTE_AHB_DIR.B6;
    const register unsigned short int GPIO_PORTE_AHB_DIR7 = 7;
    sbit  GPIO_PORTE_AHB_DIR7_bit at GPIO_PORTE_AHB_DIR.B7;
sfr unsigned long   volatile GPIO_PORTE_AHB_IS    absolute 0x4005C404;
sfr unsigned long   volatile GPIO_PORTE_AHB_IBE   absolute 0x4005C408;
sfr unsigned long   volatile GPIO_PORTE_AHB_IEV   absolute 0x4005C40C;
sfr unsigned long   volatile GPIO_PORTE_AHB_IM    absolute 0x4005C410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTE_AHB_IM_bit at GPIO_PORTE_AHB_IM.B7;

sfr unsigned long   volatile GPIO_PORTE_AHB_RIS   absolute 0x4005C414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTE_AHB_RIS_bit at GPIO_PORTE_AHB_RIS.B7;

sfr unsigned long   volatile GPIO_PORTE_AHB_MIS   absolute 0x4005C418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTE_AHB_MIS_bit at GPIO_PORTE_AHB_MIS.B7;

sfr unsigned long   volatile GPIO_PORTE_AHB_ICR   absolute 0x4005C41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTE_AHB_ICR_bit at GPIO_PORTE_AHB_ICR.B7;

sfr unsigned long   volatile GPIO_PORTE_AHB_AFSEL absolute 0x4005C420;
    const register unsigned short int GPIO_PORTE_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTE_AHB_AFSEL0_bit at GPIO_PORTE_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTE_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTE_AHB_AFSEL1_bit at GPIO_PORTE_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTE_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTE_AHB_AFSEL4_bit at GPIO_PORTE_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTE_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTE_AHB_AFSEL5_bit at GPIO_PORTE_AHB_AFSEL.B5;
    const register unsigned short int GPIO_PORTE_AHB_AFSEL6 = 6;
    sbit  GPIO_PORTE_AHB_AFSEL6_bit at GPIO_PORTE_AHB_AFSEL.B6;
    const register unsigned short int GPIO_PORTE_AHB_AFSEL7 = 7;
    sbit  GPIO_PORTE_AHB_AFSEL7_bit at GPIO_PORTE_AHB_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTE_AHB_DR2R  absolute 0x4005C500;
sfr unsigned long   volatile GPIO_PORTE_AHB_DR4R  absolute 0x4005C504;
sfr unsigned long   volatile GPIO_PORTE_AHB_DR8R  absolute 0x4005C508;
sfr unsigned long   volatile GPIO_PORTE_AHB_ODR   absolute 0x4005C50C;
sfr unsigned long   volatile GPIO_PORTE_AHB_PUR   absolute 0x4005C510;
sfr unsigned long   volatile GPIO_PORTE_AHB_PDR   absolute 0x4005C514;
sfr unsigned long   volatile GPIO_PORTE_AHB_SLR   absolute 0x4005C518;
sfr unsigned long   volatile GPIO_PORTE_AHB_DEN   absolute 0x4005C51C;
    const register unsigned short int GPIO_PORTE_AHB_DEN0 = 0;
    sbit  GPIO_PORTE_AHB_DEN0_bit at GPIO_PORTE_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTE_AHB_DEN1 = 1;
    sbit  GPIO_PORTE_AHB_DEN1_bit at GPIO_PORTE_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTE_AHB_DEN4 = 4;
    sbit  GPIO_PORTE_AHB_DEN4_bit at GPIO_PORTE_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTE_AHB_DEN5 = 5;
    sbit  GPIO_PORTE_AHB_DEN5_bit at GPIO_PORTE_AHB_DEN.B5;
    const register unsigned short int GPIO_PORTE_AHB_DEN6 = 6;
    sbit  GPIO_PORTE_AHB_DEN6_bit at GPIO_PORTE_AHB_DEN.B6;
    const register unsigned short int GPIO_PORTE_AHB_DEN7 = 7;
    sbit  GPIO_PORTE_AHB_DEN7_bit at GPIO_PORTE_AHB_DEN.B7;
sfr unsigned long   volatile GPIO_PORTE_AHB_LOCK  absolute 0x4005C520;
    sbit  GPIO_LOCK0_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTE_AHB_LOCK_bit at GPIO_PORTE_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTE_AHB_CR    absolute 0x4005C524;
sfr unsigned long   volatile GPIO_PORTE_AHB_AMSEL absolute 0x4005C528;
    const register unsigned short int GPIO_PORTE_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTE_AHB_AMSEL0_bit at GPIO_PORTE_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTE_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTE_AHB_AMSEL1_bit at GPIO_PORTE_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTE_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTE_AHB_AMSEL4_bit at GPIO_PORTE_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTE_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTE_AHB_AMSEL5_bit at GPIO_PORTE_AHB_AMSEL.B5;
    const register unsigned short int GPIO_PORTE_AHB_AMSEL6 = 6;
    sbit  GPIO_PORTE_AHB_AMSEL6_bit at GPIO_PORTE_AHB_AMSEL.B6;
    const register unsigned short int GPIO_PORTE_AHB_AMSEL7 = 7;
    sbit  GPIO_PORTE_AHB_AMSEL7_bit at GPIO_PORTE_AHB_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTE_AHB_PCTL  absolute 0x4005C52C;
sfr unsigned long   volatile GPIO_PORTE_AHB_ADCCTL absolute 0x4005C530;
sfr unsigned long   volatile GPIO_PORTE_AHB_DMACTL absolute 0x4005C534;
sfr unsigned long   volatile GPIO_PORTF_AHB       absolute 0x4005D000;
sfr unsigned long   volatile GPIO_PORTF_AHB_DATA_BITS absolute 0x4005D000;
sfr unsigned long   volatile GPIO_PORTF_AHB_DATA  absolute 0x4005D3FC;
    const register unsigned short int GPIO_PORTF_AHB_DATA0 = 0;
    sbit  GPIO_PORTF_AHB_DATA0_bit at GPIO_PORTF_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTF_AHB_DATA1 = 1;
    sbit  GPIO_PORTF_AHB_DATA1_bit at GPIO_PORTF_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTF_AHB_DATA2 = 2;
    sbit  GPIO_PORTF_AHB_DATA2_bit at GPIO_PORTF_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTF_AHB_DATA3 = 3;
    sbit  GPIO_PORTF_AHB_DATA3_bit at GPIO_PORTF_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTF_AHB_DATA4 = 4;
    sbit  GPIO_PORTF_AHB_DATA4_bit at GPIO_PORTF_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTF_AHB_DATA5 = 5;
    sbit  GPIO_PORTF_AHB_DATA5_bit at GPIO_PORTF_AHB_DATA.B5;
    const register unsigned short int GPIO_PORTF_AHB_DATA6 = 6;
    sbit  GPIO_PORTF_AHB_DATA6_bit at GPIO_PORTF_AHB_DATA.B6;
    const register unsigned short int GPIO_PORTF_AHB_DATA7 = 7;
    sbit  GPIO_PORTF_AHB_DATA7_bit at GPIO_PORTF_AHB_DATA.B7;
sfr unsigned long   volatile GPIO_PORTF_AHB_DIR   absolute 0x4005D400;
    const register unsigned short int GPIO_PORTF_AHB_DIR0 = 0;
    sbit  GPIO_PORTF_AHB_DIR0_bit at GPIO_PORTF_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTF_AHB_DIR1 = 1;
    sbit  GPIO_PORTF_AHB_DIR1_bit at GPIO_PORTF_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTF_AHB_DIR2 = 2;
    sbit  GPIO_PORTF_AHB_DIR2_bit at GPIO_PORTF_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTF_AHB_DIR3 = 3;
    sbit  GPIO_PORTF_AHB_DIR3_bit at GPIO_PORTF_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTF_AHB_DIR4 = 4;
    sbit  GPIO_PORTF_AHB_DIR4_bit at GPIO_PORTF_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTF_AHB_DIR5 = 5;
    sbit  GPIO_PORTF_AHB_DIR5_bit at GPIO_PORTF_AHB_DIR.B5;
    const register unsigned short int GPIO_PORTF_AHB_DIR6 = 6;
    sbit  GPIO_PORTF_AHB_DIR6_bit at GPIO_PORTF_AHB_DIR.B6;
    const register unsigned short int GPIO_PORTF_AHB_DIR7 = 7;
    sbit  GPIO_PORTF_AHB_DIR7_bit at GPIO_PORTF_AHB_DIR.B7;
sfr unsigned long   volatile GPIO_PORTF_AHB_IS    absolute 0x4005D404;
sfr unsigned long   volatile GPIO_PORTF_AHB_IBE   absolute 0x4005D408;
sfr unsigned long   volatile GPIO_PORTF_AHB_IEV   absolute 0x4005D40C;
sfr unsigned long   volatile GPIO_PORTF_AHB_IM    absolute 0x4005D410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTF_AHB_IM_bit at GPIO_PORTF_AHB_IM.B7;

sfr unsigned long   volatile GPIO_PORTF_AHB_RIS   absolute 0x4005D414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTF_AHB_RIS_bit at GPIO_PORTF_AHB_RIS.B7;

sfr unsigned long   volatile GPIO_PORTF_AHB_MIS   absolute 0x4005D418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTF_AHB_MIS_bit at GPIO_PORTF_AHB_MIS.B7;

sfr unsigned long   volatile GPIO_PORTF_AHB_ICR   absolute 0x4005D41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTF_AHB_ICR_bit at GPIO_PORTF_AHB_ICR.B7;

sfr unsigned long   volatile GPIO_PORTF_AHB_AFSEL absolute 0x4005D420;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTF_AHB_AFSEL0_bit at GPIO_PORTF_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTF_AHB_AFSEL1_bit at GPIO_PORTF_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTF_AHB_AFSEL2_bit at GPIO_PORTF_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTF_AHB_AFSEL3_bit at GPIO_PORTF_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTF_AHB_AFSEL4_bit at GPIO_PORTF_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTF_AHB_AFSEL5_bit at GPIO_PORTF_AHB_AFSEL.B5;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL6 = 6;
    sbit  GPIO_PORTF_AHB_AFSEL6_bit at GPIO_PORTF_AHB_AFSEL.B6;
    const register unsigned short int GPIO_PORTF_AHB_AFSEL7 = 7;
    sbit  GPIO_PORTF_AHB_AFSEL7_bit at GPIO_PORTF_AHB_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTF_AHB_DR2R  absolute 0x4005D500;
sfr unsigned long   volatile GPIO_PORTF_AHB_DR4R  absolute 0x4005D504;
sfr unsigned long   volatile GPIO_PORTF_AHB_DR8R  absolute 0x4005D508;
sfr unsigned long   volatile GPIO_PORTF_AHB_ODR   absolute 0x4005D50C;
sfr unsigned long   volatile GPIO_PORTF_AHB_PUR   absolute 0x4005D510;
sfr unsigned long   volatile GPIO_PORTF_AHB_PDR   absolute 0x4005D514;
sfr unsigned long   volatile GPIO_PORTF_AHB_SLR   absolute 0x4005D518;
sfr unsigned long   volatile GPIO_PORTF_AHB_DEN   absolute 0x4005D51C;
    const register unsigned short int GPIO_PORTF_AHB_DEN0 = 0;
    sbit  GPIO_PORTF_AHB_DEN0_bit at GPIO_PORTF_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTF_AHB_DEN1 = 1;
    sbit  GPIO_PORTF_AHB_DEN1_bit at GPIO_PORTF_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTF_AHB_DEN2 = 2;
    sbit  GPIO_PORTF_AHB_DEN2_bit at GPIO_PORTF_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTF_AHB_DEN3 = 3;
    sbit  GPIO_PORTF_AHB_DEN3_bit at GPIO_PORTF_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTF_AHB_DEN4 = 4;
    sbit  GPIO_PORTF_AHB_DEN4_bit at GPIO_PORTF_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTF_AHB_DEN5 = 5;
    sbit  GPIO_PORTF_AHB_DEN5_bit at GPIO_PORTF_AHB_DEN.B5;
    const register unsigned short int GPIO_PORTF_AHB_DEN6 = 6;
    sbit  GPIO_PORTF_AHB_DEN6_bit at GPIO_PORTF_AHB_DEN.B6;
    const register unsigned short int GPIO_PORTF_AHB_DEN7 = 7;
    sbit  GPIO_PORTF_AHB_DEN7_bit at GPIO_PORTF_AHB_DEN.B7;
sfr unsigned long   volatile GPIO_PORTF_AHB_LOCK  absolute 0x4005D520;
    sbit  GPIO_LOCK0_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTF_AHB_LOCK_bit at GPIO_PORTF_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTF_AHB_CR    absolute 0x4005D524;
sfr unsigned long   volatile GPIO_PORTF_AHB_AMSEL absolute 0x4005D528;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTF_AHB_AMSEL0_bit at GPIO_PORTF_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTF_AHB_AMSEL1_bit at GPIO_PORTF_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTF_AHB_AMSEL2_bit at GPIO_PORTF_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTF_AHB_AMSEL3_bit at GPIO_PORTF_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTF_AHB_AMSEL4_bit at GPIO_PORTF_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTF_AHB_AMSEL5_bit at GPIO_PORTF_AHB_AMSEL.B5;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL6 = 6;
    sbit  GPIO_PORTF_AHB_AMSEL6_bit at GPIO_PORTF_AHB_AMSEL.B6;
    const register unsigned short int GPIO_PORTF_AHB_AMSEL7 = 7;
    sbit  GPIO_PORTF_AHB_AMSEL7_bit at GPIO_PORTF_AHB_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTF_AHB_PCTL  absolute 0x4005D52C;
sfr unsigned long   volatile GPIO_PORTF_AHB_ADCCTL absolute 0x4005D530;
sfr unsigned long   volatile GPIO_PORTF_AHB_DMACTL absolute 0x4005D534;
sfr unsigned long   volatile GPIO_PORTG_AHB       absolute 0x4005E000;
sfr unsigned long   volatile GPIO_PORTG_AHB_DATA_BITS absolute 0x4005E000;
sfr unsigned long   volatile GPIO_PORTG_AHB_DATA  absolute 0x4005E3FC;
    const register unsigned short int GPIO_PORTG_AHB_DATA0 = 0;
    sbit  GPIO_PORTG_AHB_DATA0_bit at GPIO_PORTG_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTG_AHB_DATA1 = 1;
    sbit  GPIO_PORTG_AHB_DATA1_bit at GPIO_PORTG_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTG_AHB_DATA2 = 2;
    sbit  GPIO_PORTG_AHB_DATA2_bit at GPIO_PORTG_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTG_AHB_DATA3 = 3;
    sbit  GPIO_PORTG_AHB_DATA3_bit at GPIO_PORTG_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTG_AHB_DATA4 = 4;
    sbit  GPIO_PORTG_AHB_DATA4_bit at GPIO_PORTG_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTG_AHB_DATA5 = 5;
    sbit  GPIO_PORTG_AHB_DATA5_bit at GPIO_PORTG_AHB_DATA.B5;
    const register unsigned short int GPIO_PORTG_AHB_DATA6 = 6;
    sbit  GPIO_PORTG_AHB_DATA6_bit at GPIO_PORTG_AHB_DATA.B6;
    const register unsigned short int GPIO_PORTG_AHB_DATA7 = 7;
    sbit  GPIO_PORTG_AHB_DATA7_bit at GPIO_PORTG_AHB_DATA.B7;
sfr unsigned long   volatile GPIO_PORTG_AHB_DIR   absolute 0x4005E400;
    const register unsigned short int GPIO_PORTG_AHB_DIR0 = 0;
    sbit  GPIO_PORTG_AHB_DIR0_bit at GPIO_PORTG_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTG_AHB_DIR1 = 1;
    sbit  GPIO_PORTG_AHB_DIR1_bit at GPIO_PORTG_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTG_AHB_DIR2 = 2;
    sbit  GPIO_PORTG_AHB_DIR2_bit at GPIO_PORTG_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTG_AHB_DIR3 = 3;
    sbit  GPIO_PORTG_AHB_DIR3_bit at GPIO_PORTG_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTG_AHB_DIR4 = 4;
    sbit  GPIO_PORTG_AHB_DIR4_bit at GPIO_PORTG_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTG_AHB_DIR5 = 5;
    sbit  GPIO_PORTG_AHB_DIR5_bit at GPIO_PORTG_AHB_DIR.B5;
    const register unsigned short int GPIO_PORTG_AHB_DIR6 = 6;
    sbit  GPIO_PORTG_AHB_DIR6_bit at GPIO_PORTG_AHB_DIR.B6;
    const register unsigned short int GPIO_PORTG_AHB_DIR7 = 7;
    sbit  GPIO_PORTG_AHB_DIR7_bit at GPIO_PORTG_AHB_DIR.B7;
sfr unsigned long   volatile GPIO_PORTG_AHB_IS    absolute 0x4005E404;
sfr unsigned long   volatile GPIO_PORTG_AHB_IBE   absolute 0x4005E408;
sfr unsigned long   volatile GPIO_PORTG_AHB_IEV   absolute 0x4005E40C;
sfr unsigned long   volatile GPIO_PORTG_AHB_IM    absolute 0x4005E410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTG_AHB_IM_bit at GPIO_PORTG_AHB_IM.B7;

sfr unsigned long   volatile GPIO_PORTG_AHB_RIS   absolute 0x4005E414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTG_AHB_RIS_bit at GPIO_PORTG_AHB_RIS.B7;

sfr unsigned long   volatile GPIO_PORTG_AHB_MIS   absolute 0x4005E418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTG_AHB_MIS_bit at GPIO_PORTG_AHB_MIS.B7;

sfr unsigned long   volatile GPIO_PORTG_AHB_ICR   absolute 0x4005E41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTG_AHB_ICR_bit at GPIO_PORTG_AHB_ICR.B7;

sfr unsigned long   volatile GPIO_PORTG_AHB_AFSEL absolute 0x4005E420;
    const register unsigned short int GPIO_PORTG_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTG_AHB_AFSEL0_bit at GPIO_PORTG_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTG_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTG_AHB_AFSEL1_bit at GPIO_PORTG_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTG_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTG_AHB_AFSEL2_bit at GPIO_PORTG_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTG_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTG_AHB_AFSEL3_bit at GPIO_PORTG_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTG_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTG_AHB_AFSEL4_bit at GPIO_PORTG_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTG_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTG_AHB_AFSEL5_bit at GPIO_PORTG_AHB_AFSEL.B5;
    const register unsigned short int GPIO_PORTG_AHB_AFSEL6 = 6;
    sbit  GPIO_PORTG_AHB_AFSEL6_bit at GPIO_PORTG_AHB_AFSEL.B6;
    const register unsigned short int GPIO_PORTG_AHB_AFSEL7 = 7;
    sbit  GPIO_PORTG_AHB_AFSEL7_bit at GPIO_PORTG_AHB_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTG_AHB_DR2R  absolute 0x4005E500;
sfr unsigned long   volatile GPIO_PORTG_AHB_DR4R  absolute 0x4005E504;
sfr unsigned long   volatile GPIO_PORTG_AHB_DR8R  absolute 0x4005E508;
sfr unsigned long   volatile GPIO_PORTG_AHB_ODR   absolute 0x4005E50C;
sfr unsigned long   volatile GPIO_PORTG_AHB_PUR   absolute 0x4005E510;
sfr unsigned long   volatile GPIO_PORTG_AHB_PDR   absolute 0x4005E514;
sfr unsigned long   volatile GPIO_PORTG_AHB_SLR   absolute 0x4005E518;
sfr unsigned long   volatile GPIO_PORTG_AHB_DEN   absolute 0x4005E51C;
    const register unsigned short int GPIO_PORTG_AHB_DEN0 = 0;
    sbit  GPIO_PORTG_AHB_DEN0_bit at GPIO_PORTG_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTG_AHB_DEN1 = 1;
    sbit  GPIO_PORTG_AHB_DEN1_bit at GPIO_PORTG_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTG_AHB_DEN2 = 2;
    sbit  GPIO_PORTG_AHB_DEN2_bit at GPIO_PORTG_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTG_AHB_DEN3 = 3;
    sbit  GPIO_PORTG_AHB_DEN3_bit at GPIO_PORTG_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTG_AHB_DEN4 = 4;
    sbit  GPIO_PORTG_AHB_DEN4_bit at GPIO_PORTG_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTG_AHB_DEN5 = 5;
    sbit  GPIO_PORTG_AHB_DEN5_bit at GPIO_PORTG_AHB_DEN.B5;
    const register unsigned short int GPIO_PORTG_AHB_DEN6 = 6;
    sbit  GPIO_PORTG_AHB_DEN6_bit at GPIO_PORTG_AHB_DEN.B6;
    const register unsigned short int GPIO_PORTG_AHB_DEN7 = 7;
    sbit  GPIO_PORTG_AHB_DEN7_bit at GPIO_PORTG_AHB_DEN.B7;
sfr unsigned long   volatile GPIO_PORTG_AHB_LOCK  absolute 0x4005E520;
    sbit  GPIO_LOCK0_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTG_AHB_LOCK_bit at GPIO_PORTG_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTG_AHB_CR    absolute 0x4005E524;
sfr unsigned long   volatile GPIO_PORTG_AHB_AMSEL absolute 0x4005E528;
    const register unsigned short int GPIO_PORTG_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTG_AHB_AMSEL0_bit at GPIO_PORTG_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTG_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTG_AHB_AMSEL1_bit at GPIO_PORTG_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTG_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTG_AHB_AMSEL2_bit at GPIO_PORTG_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTG_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTG_AHB_AMSEL3_bit at GPIO_PORTG_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTG_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTG_AHB_AMSEL4_bit at GPIO_PORTG_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTG_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTG_AHB_AMSEL5_bit at GPIO_PORTG_AHB_AMSEL.B5;
    const register unsigned short int GPIO_PORTG_AHB_AMSEL6 = 6;
    sbit  GPIO_PORTG_AHB_AMSEL6_bit at GPIO_PORTG_AHB_AMSEL.B6;
    const register unsigned short int GPIO_PORTG_AHB_AMSEL7 = 7;
    sbit  GPIO_PORTG_AHB_AMSEL7_bit at GPIO_PORTG_AHB_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTG_AHB_PCTL  absolute 0x4005E52C;
sfr unsigned long   volatile GPIO_PORTG_AHB_ADCCTL absolute 0x4005E530;
sfr unsigned long   volatile GPIO_PORTG_AHB_DMACTL absolute 0x4005E534;
sfr unsigned long   volatile GPIO_PORTH_AHB       absolute 0x4005F000;
sfr unsigned long   volatile GPIO_PORTH_AHB_DATA_BITS absolute 0x4005F000;
sfr unsigned long   volatile GPIO_PORTH_AHB_DATA  absolute 0x4005F3FC;
    const register unsigned short int GPIO_PORTH_AHB_DATA0 = 0;
    sbit  GPIO_PORTH_AHB_DATA0_bit at GPIO_PORTH_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTH_AHB_DATA1 = 1;
    sbit  GPIO_PORTH_AHB_DATA1_bit at GPIO_PORTH_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTH_AHB_DATA2 = 2;
    sbit  GPIO_PORTH_AHB_DATA2_bit at GPIO_PORTH_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTH_AHB_DATA3 = 3;
    sbit  GPIO_PORTH_AHB_DATA3_bit at GPIO_PORTH_AHB_DATA.B3;
    const register unsigned short int GPIO_PORTH_AHB_DATA4 = 4;
    sbit  GPIO_PORTH_AHB_DATA4_bit at GPIO_PORTH_AHB_DATA.B4;
    const register unsigned short int GPIO_PORTH_AHB_DATA5 = 5;
    sbit  GPIO_PORTH_AHB_DATA5_bit at GPIO_PORTH_AHB_DATA.B5;
    const register unsigned short int GPIO_PORTH_AHB_DATA6 = 6;
    sbit  GPIO_PORTH_AHB_DATA6_bit at GPIO_PORTH_AHB_DATA.B6;
    const register unsigned short int GPIO_PORTH_AHB_DATA7 = 7;
    sbit  GPIO_PORTH_AHB_DATA7_bit at GPIO_PORTH_AHB_DATA.B7;
sfr unsigned long   volatile GPIO_PORTH_AHB_DIR   absolute 0x4005F400;
    const register unsigned short int GPIO_PORTH_AHB_DIR0 = 0;
    sbit  GPIO_PORTH_AHB_DIR0_bit at GPIO_PORTH_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTH_AHB_DIR1 = 1;
    sbit  GPIO_PORTH_AHB_DIR1_bit at GPIO_PORTH_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTH_AHB_DIR2 = 2;
    sbit  GPIO_PORTH_AHB_DIR2_bit at GPIO_PORTH_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTH_AHB_DIR3 = 3;
    sbit  GPIO_PORTH_AHB_DIR3_bit at GPIO_PORTH_AHB_DIR.B3;
    const register unsigned short int GPIO_PORTH_AHB_DIR4 = 4;
    sbit  GPIO_PORTH_AHB_DIR4_bit at GPIO_PORTH_AHB_DIR.B4;
    const register unsigned short int GPIO_PORTH_AHB_DIR5 = 5;
    sbit  GPIO_PORTH_AHB_DIR5_bit at GPIO_PORTH_AHB_DIR.B5;
    const register unsigned short int GPIO_PORTH_AHB_DIR6 = 6;
    sbit  GPIO_PORTH_AHB_DIR6_bit at GPIO_PORTH_AHB_DIR.B6;
    const register unsigned short int GPIO_PORTH_AHB_DIR7 = 7;
    sbit  GPIO_PORTH_AHB_DIR7_bit at GPIO_PORTH_AHB_DIR.B7;
sfr unsigned long   volatile GPIO_PORTH_AHB_IS    absolute 0x4005F404;
sfr unsigned long   volatile GPIO_PORTH_AHB_IBE   absolute 0x4005F408;
sfr unsigned long   volatile GPIO_PORTH_AHB_IEV   absolute 0x4005F40C;
sfr unsigned long   volatile GPIO_PORTH_AHB_IM    absolute 0x4005F410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTH_AHB_IM_bit at GPIO_PORTH_AHB_IM.B7;

sfr unsigned long   volatile GPIO_PORTH_AHB_RIS   absolute 0x4005F414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTH_AHB_RIS_bit at GPIO_PORTH_AHB_RIS.B7;

sfr unsigned long   volatile GPIO_PORTH_AHB_MIS   absolute 0x4005F418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTH_AHB_MIS_bit at GPIO_PORTH_AHB_MIS.B7;

sfr unsigned long   volatile GPIO_PORTH_AHB_ICR   absolute 0x4005F41C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTH_AHB_ICR_bit at GPIO_PORTH_AHB_ICR.B7;

sfr unsigned long   volatile GPIO_PORTH_AHB_AFSEL absolute 0x4005F420;
    const register unsigned short int GPIO_PORTH_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTH_AHB_AFSEL0_bit at GPIO_PORTH_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTH_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTH_AHB_AFSEL1_bit at GPIO_PORTH_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTH_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTH_AHB_AFSEL2_bit at GPIO_PORTH_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTH_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTH_AHB_AFSEL3_bit at GPIO_PORTH_AHB_AFSEL.B3;
    const register unsigned short int GPIO_PORTH_AHB_AFSEL4 = 4;
    sbit  GPIO_PORTH_AHB_AFSEL4_bit at GPIO_PORTH_AHB_AFSEL.B4;
    const register unsigned short int GPIO_PORTH_AHB_AFSEL5 = 5;
    sbit  GPIO_PORTH_AHB_AFSEL5_bit at GPIO_PORTH_AHB_AFSEL.B5;
    const register unsigned short int GPIO_PORTH_AHB_AFSEL6 = 6;
    sbit  GPIO_PORTH_AHB_AFSEL6_bit at GPIO_PORTH_AHB_AFSEL.B6;
    const register unsigned short int GPIO_PORTH_AHB_AFSEL7 = 7;
    sbit  GPIO_PORTH_AHB_AFSEL7_bit at GPIO_PORTH_AHB_AFSEL.B7;
sfr unsigned long   volatile GPIO_PORTH_AHB_DR2R  absolute 0x4005F500;
sfr unsigned long   volatile GPIO_PORTH_AHB_DR4R  absolute 0x4005F504;
sfr unsigned long   volatile GPIO_PORTH_AHB_DR8R  absolute 0x4005F508;
sfr unsigned long   volatile GPIO_PORTH_AHB_ODR   absolute 0x4005F50C;
sfr unsigned long   volatile GPIO_PORTH_AHB_PUR   absolute 0x4005F510;
sfr unsigned long   volatile GPIO_PORTH_AHB_PDR   absolute 0x4005F514;
sfr unsigned long   volatile GPIO_PORTH_AHB_SLR   absolute 0x4005F518;
sfr unsigned long   volatile GPIO_PORTH_AHB_DEN   absolute 0x4005F51C;
    const register unsigned short int GPIO_PORTH_AHB_DEN0 = 0;
    sbit  GPIO_PORTH_AHB_DEN0_bit at GPIO_PORTH_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTH_AHB_DEN1 = 1;
    sbit  GPIO_PORTH_AHB_DEN1_bit at GPIO_PORTH_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTH_AHB_DEN2 = 2;
    sbit  GPIO_PORTH_AHB_DEN2_bit at GPIO_PORTH_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTH_AHB_DEN3 = 3;
    sbit  GPIO_PORTH_AHB_DEN3_bit at GPIO_PORTH_AHB_DEN.B3;
    const register unsigned short int GPIO_PORTH_AHB_DEN4 = 4;
    sbit  GPIO_PORTH_AHB_DEN4_bit at GPIO_PORTH_AHB_DEN.B4;
    const register unsigned short int GPIO_PORTH_AHB_DEN5 = 5;
    sbit  GPIO_PORTH_AHB_DEN5_bit at GPIO_PORTH_AHB_DEN.B5;
    const register unsigned short int GPIO_PORTH_AHB_DEN6 = 6;
    sbit  GPIO_PORTH_AHB_DEN6_bit at GPIO_PORTH_AHB_DEN.B6;
    const register unsigned short int GPIO_PORTH_AHB_DEN7 = 7;
    sbit  GPIO_PORTH_AHB_DEN7_bit at GPIO_PORTH_AHB_DEN.B7;
sfr unsigned long   volatile GPIO_PORTH_AHB_LOCK  absolute 0x4005F520;
    sbit  GPIO_LOCK0_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTH_AHB_LOCK_bit at GPIO_PORTH_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTH_AHB_CR    absolute 0x4005F524;
sfr unsigned long   volatile GPIO_PORTH_AHB_AMSEL absolute 0x4005F528;
    const register unsigned short int GPIO_PORTH_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTH_AHB_AMSEL0_bit at GPIO_PORTH_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTH_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTH_AHB_AMSEL1_bit at GPIO_PORTH_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTH_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTH_AHB_AMSEL2_bit at GPIO_PORTH_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTH_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTH_AHB_AMSEL3_bit at GPIO_PORTH_AHB_AMSEL.B3;
    const register unsigned short int GPIO_PORTH_AHB_AMSEL4 = 4;
    sbit  GPIO_PORTH_AHB_AMSEL4_bit at GPIO_PORTH_AHB_AMSEL.B4;
    const register unsigned short int GPIO_PORTH_AHB_AMSEL5 = 5;
    sbit  GPIO_PORTH_AHB_AMSEL5_bit at GPIO_PORTH_AHB_AMSEL.B5;
    const register unsigned short int GPIO_PORTH_AHB_AMSEL6 = 6;
    sbit  GPIO_PORTH_AHB_AMSEL6_bit at GPIO_PORTH_AHB_AMSEL.B6;
    const register unsigned short int GPIO_PORTH_AHB_AMSEL7 = 7;
    sbit  GPIO_PORTH_AHB_AMSEL7_bit at GPIO_PORTH_AHB_AMSEL.B7;
sfr unsigned long   volatile GPIO_PORTH_AHB_PCTL  absolute 0x4005F52C;
sfr unsigned long   volatile GPIO_PORTH_AHB_ADCCTL absolute 0x4005F530;
sfr unsigned long   volatile GPIO_PORTH_AHB_DMACTL absolute 0x4005F534;
sfr unsigned long   volatile GPIO_PORTJ_AHB       absolute 0x40060000;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DATA_BITS absolute 0x40060000;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DATA  absolute 0x400603FC;
    const register unsigned short int GPIO_PORTJ_AHB_DATA0 = 0;
    sbit  GPIO_PORTJ_AHB_DATA0_bit at GPIO_PORTJ_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTJ_AHB_DATA1 = 1;
    sbit  GPIO_PORTJ_AHB_DATA1_bit at GPIO_PORTJ_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTJ_AHB_DATA2 = 2;
    sbit  GPIO_PORTJ_AHB_DATA2_bit at GPIO_PORTJ_AHB_DATA.B2;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DIR   absolute 0x40060400;
    const register unsigned short int GPIO_PORTJ_AHB_DIR0 = 0;
    sbit  GPIO_PORTJ_AHB_DIR0_bit at GPIO_PORTJ_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTJ_AHB_DIR1 = 1;
    sbit  GPIO_PORTJ_AHB_DIR1_bit at GPIO_PORTJ_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTJ_AHB_DIR2 = 2;
    sbit  GPIO_PORTJ_AHB_DIR2_bit at GPIO_PORTJ_AHB_DIR.B2;
sfr unsigned long   volatile GPIO_PORTJ_AHB_IS    absolute 0x40060404;
sfr unsigned long   volatile GPIO_PORTJ_AHB_IBE   absolute 0x40060408;
sfr unsigned long   volatile GPIO_PORTJ_AHB_IEV   absolute 0x4006040C;
sfr unsigned long   volatile GPIO_PORTJ_AHB_IM    absolute 0x40060410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTJ_AHB_IM_bit at GPIO_PORTJ_AHB_IM.B7;

sfr unsigned long   volatile GPIO_PORTJ_AHB_RIS   absolute 0x40060414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTJ_AHB_RIS_bit at GPIO_PORTJ_AHB_RIS.B7;

sfr unsigned long   volatile GPIO_PORTJ_AHB_MIS   absolute 0x40060418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTJ_AHB_MIS_bit at GPIO_PORTJ_AHB_MIS.B7;

sfr unsigned long   volatile GPIO_PORTJ_AHB_ICR   absolute 0x4006041C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTJ_AHB_ICR_bit at GPIO_PORTJ_AHB_ICR.B7;

sfr unsigned long   volatile GPIO_PORTJ_AHB_AFSEL absolute 0x40060420;
    const register unsigned short int GPIO_PORTJ_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTJ_AHB_AFSEL0_bit at GPIO_PORTJ_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTJ_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTJ_AHB_AFSEL1_bit at GPIO_PORTJ_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTJ_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTJ_AHB_AFSEL2_bit at GPIO_PORTJ_AHB_AFSEL.B2;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DR2R  absolute 0x40060500;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DR4R  absolute 0x40060504;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DR8R  absolute 0x40060508;
sfr unsigned long   volatile GPIO_PORTJ_AHB_ODR   absolute 0x4006050C;
sfr unsigned long   volatile GPIO_PORTJ_AHB_PUR   absolute 0x40060510;
sfr unsigned long   volatile GPIO_PORTJ_AHB_PDR   absolute 0x40060514;
sfr unsigned long   volatile GPIO_PORTJ_AHB_SLR   absolute 0x40060518;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DEN   absolute 0x4006051C;
    const register unsigned short int GPIO_PORTJ_AHB_DEN0 = 0;
    sbit  GPIO_PORTJ_AHB_DEN0_bit at GPIO_PORTJ_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTJ_AHB_DEN1 = 1;
    sbit  GPIO_PORTJ_AHB_DEN1_bit at GPIO_PORTJ_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTJ_AHB_DEN2 = 2;
    sbit  GPIO_PORTJ_AHB_DEN2_bit at GPIO_PORTJ_AHB_DEN.B2;
sfr unsigned long   volatile GPIO_PORTJ_AHB_LOCK  absolute 0x40060520;
    sbit  GPIO_LOCK0_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTJ_AHB_LOCK_bit at GPIO_PORTJ_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTJ_AHB_CR    absolute 0x40060524;
sfr unsigned long   volatile GPIO_PORTJ_AHB_AMSEL absolute 0x40060528;
    const register unsigned short int GPIO_PORTJ_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTJ_AHB_AMSEL0_bit at GPIO_PORTJ_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTJ_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTJ_AHB_AMSEL1_bit at GPIO_PORTJ_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTJ_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTJ_AHB_AMSEL2_bit at GPIO_PORTJ_AHB_AMSEL.B2;
sfr unsigned long   volatile GPIO_PORTJ_AHB_PCTL  absolute 0x4006052C;
sfr unsigned long   volatile GPIO_PORTJ_AHB_ADCCTL absolute 0x40060530;
sfr unsigned long   volatile GPIO_PORTJ_AHB_DMACTL absolute 0x40060534;
sfr unsigned long   volatile GPIO_PORTK_AHB       absolute 0x40061000;
sfr unsigned long   volatile GPIO_PORTK_AHB_DATA_BITS absolute 0x40061000;
sfr unsigned long   volatile GPIO_PORTK_AHB_DATA  absolute 0x400613FC;
    const register unsigned short int GPIO_PORTK_AHB_DATA0 = 0;
    sbit  GPIO_PORTK_AHB_DATA0_bit at GPIO_PORTK_AHB_DATA.B0;
    const register unsigned short int GPIO_PORTK_AHB_DATA1 = 1;
    sbit  GPIO_PORTK_AHB_DATA1_bit at GPIO_PORTK_AHB_DATA.B1;
    const register unsigned short int GPIO_PORTK_AHB_DATA2 = 2;
    sbit  GPIO_PORTK_AHB_DATA2_bit at GPIO_PORTK_AHB_DATA.B2;
    const register unsigned short int GPIO_PORTK_AHB_DATA3 = 3;
    sbit  GPIO_PORTK_AHB_DATA3_bit at GPIO_PORTK_AHB_DATA.B3;
sfr unsigned long   volatile GPIO_PORTK_AHB_DIR   absolute 0x40061400;
    const register unsigned short int GPIO_PORTK_AHB_DIR0 = 0;
    sbit  GPIO_PORTK_AHB_DIR0_bit at GPIO_PORTK_AHB_DIR.B0;
    const register unsigned short int GPIO_PORTK_AHB_DIR1 = 1;
    sbit  GPIO_PORTK_AHB_DIR1_bit at GPIO_PORTK_AHB_DIR.B1;
    const register unsigned short int GPIO_PORTK_AHB_DIR2 = 2;
    sbit  GPIO_PORTK_AHB_DIR2_bit at GPIO_PORTK_AHB_DIR.B2;
    const register unsigned short int GPIO_PORTK_AHB_DIR3 = 3;
    sbit  GPIO_PORTK_AHB_DIR3_bit at GPIO_PORTK_AHB_DIR.B3;
sfr unsigned long   volatile GPIO_PORTK_AHB_IS    absolute 0x40061404;
sfr unsigned long   volatile GPIO_PORTK_AHB_IBE   absolute 0x40061408;
sfr unsigned long   volatile GPIO_PORTK_AHB_IEV   absolute 0x4006140C;
sfr unsigned long   volatile GPIO_PORTK_AHB_IM    absolute 0x40061410;
    sbit  GPIO_IM_GPIO0_GPIO_PORTK_AHB_IM_bit at GPIO_PORTK_AHB_IM.B0;
    sbit  GPIO_IM_GPIO1_GPIO_PORTK_AHB_IM_bit at GPIO_PORTK_AHB_IM.B1;
    sbit  GPIO_IM_GPIO2_GPIO_PORTK_AHB_IM_bit at GPIO_PORTK_AHB_IM.B2;
    sbit  GPIO_IM_GPIO3_GPIO_PORTK_AHB_IM_bit at GPIO_PORTK_AHB_IM.B3;
    sbit  GPIO_IM_GPIO4_GPIO_PORTK_AHB_IM_bit at GPIO_PORTK_AHB_IM.B4;
    sbit  GPIO_IM_GPIO5_GPIO_PORTK_AHB_IM_bit at GPIO_PORTK_AHB_IM.B5;
    sbit  GPIO_IM_GPIO6_GPIO_PORTK_AHB_IM_bit at GPIO_PORTK_AHB_IM.B6;
    sbit  GPIO_IM_GPIO7_GPIO_PORTK_AHB_IM_bit at GPIO_PORTK_AHB_IM.B7;

sfr unsigned long   volatile GPIO_PORTK_AHB_RIS   absolute 0x40061414;
    sbit  GPIO_RIS_GPIO0_GPIO_PORTK_AHB_RIS_bit at GPIO_PORTK_AHB_RIS.B0;
    sbit  GPIO_RIS_GPIO1_GPIO_PORTK_AHB_RIS_bit at GPIO_PORTK_AHB_RIS.B1;
    sbit  GPIO_RIS_GPIO2_GPIO_PORTK_AHB_RIS_bit at GPIO_PORTK_AHB_RIS.B2;
    sbit  GPIO_RIS_GPIO3_GPIO_PORTK_AHB_RIS_bit at GPIO_PORTK_AHB_RIS.B3;
    sbit  GPIO_RIS_GPIO4_GPIO_PORTK_AHB_RIS_bit at GPIO_PORTK_AHB_RIS.B4;
    sbit  GPIO_RIS_GPIO5_GPIO_PORTK_AHB_RIS_bit at GPIO_PORTK_AHB_RIS.B5;
    sbit  GPIO_RIS_GPIO6_GPIO_PORTK_AHB_RIS_bit at GPIO_PORTK_AHB_RIS.B6;
    sbit  GPIO_RIS_GPIO7_GPIO_PORTK_AHB_RIS_bit at GPIO_PORTK_AHB_RIS.B7;

sfr unsigned long   volatile GPIO_PORTK_AHB_MIS   absolute 0x40061418;
    sbit  GPIO_MIS_GPIO0_GPIO_PORTK_AHB_MIS_bit at GPIO_PORTK_AHB_MIS.B0;
    sbit  GPIO_MIS_GPIO1_GPIO_PORTK_AHB_MIS_bit at GPIO_PORTK_AHB_MIS.B1;
    sbit  GPIO_MIS_GPIO2_GPIO_PORTK_AHB_MIS_bit at GPIO_PORTK_AHB_MIS.B2;
    sbit  GPIO_MIS_GPIO3_GPIO_PORTK_AHB_MIS_bit at GPIO_PORTK_AHB_MIS.B3;
    sbit  GPIO_MIS_GPIO4_GPIO_PORTK_AHB_MIS_bit at GPIO_PORTK_AHB_MIS.B4;
    sbit  GPIO_MIS_GPIO5_GPIO_PORTK_AHB_MIS_bit at GPIO_PORTK_AHB_MIS.B5;
    sbit  GPIO_MIS_GPIO6_GPIO_PORTK_AHB_MIS_bit at GPIO_PORTK_AHB_MIS.B6;
    sbit  GPIO_MIS_GPIO7_GPIO_PORTK_AHB_MIS_bit at GPIO_PORTK_AHB_MIS.B7;

sfr unsigned long   volatile GPIO_PORTK_AHB_ICR   absolute 0x4006141C;
    sbit  GPIO_ICR_GPIO0_GPIO_PORTK_AHB_ICR_bit at GPIO_PORTK_AHB_ICR.B0;
    sbit  GPIO_ICR_GPIO1_GPIO_PORTK_AHB_ICR_bit at GPIO_PORTK_AHB_ICR.B1;
    sbit  GPIO_ICR_GPIO2_GPIO_PORTK_AHB_ICR_bit at GPIO_PORTK_AHB_ICR.B2;
    sbit  GPIO_ICR_GPIO3_GPIO_PORTK_AHB_ICR_bit at GPIO_PORTK_AHB_ICR.B3;
    sbit  GPIO_ICR_GPIO4_GPIO_PORTK_AHB_ICR_bit at GPIO_PORTK_AHB_ICR.B4;
    sbit  GPIO_ICR_GPIO5_GPIO_PORTK_AHB_ICR_bit at GPIO_PORTK_AHB_ICR.B5;
    sbit  GPIO_ICR_GPIO6_GPIO_PORTK_AHB_ICR_bit at GPIO_PORTK_AHB_ICR.B6;
    sbit  GPIO_ICR_GPIO7_GPIO_PORTK_AHB_ICR_bit at GPIO_PORTK_AHB_ICR.B7;

sfr unsigned long   volatile GPIO_PORTK_AHB_AFSEL absolute 0x40061420;
    const register unsigned short int GPIO_PORTK_AHB_AFSEL0 = 0;
    sbit  GPIO_PORTK_AHB_AFSEL0_bit at GPIO_PORTK_AHB_AFSEL.B0;
    const register unsigned short int GPIO_PORTK_AHB_AFSEL1 = 1;
    sbit  GPIO_PORTK_AHB_AFSEL1_bit at GPIO_PORTK_AHB_AFSEL.B1;
    const register unsigned short int GPIO_PORTK_AHB_AFSEL2 = 2;
    sbit  GPIO_PORTK_AHB_AFSEL2_bit at GPIO_PORTK_AHB_AFSEL.B2;
    const register unsigned short int GPIO_PORTK_AHB_AFSEL3 = 3;
    sbit  GPIO_PORTK_AHB_AFSEL3_bit at GPIO_PORTK_AHB_AFSEL.B3;
sfr unsigned long   volatile GPIO_PORTK_AHB_DR2R  absolute 0x40061500;
sfr unsigned long   volatile GPIO_PORTK_AHB_DR4R  absolute 0x40061504;
sfr unsigned long   volatile GPIO_PORTK_AHB_DR8R  absolute 0x40061508;
sfr unsigned long   volatile GPIO_PORTK_AHB_ODR   absolute 0x4006150C;
sfr unsigned long   volatile GPIO_PORTK_AHB_PUR   absolute 0x40061510;
sfr unsigned long   volatile GPIO_PORTK_AHB_PDR   absolute 0x40061514;
sfr unsigned long   volatile GPIO_PORTK_AHB_SLR   absolute 0x40061518;
sfr unsigned long   volatile GPIO_PORTK_AHB_DEN   absolute 0x4006151C;
    const register unsigned short int GPIO_PORTK_AHB_DEN0 = 0;
    sbit  GPIO_PORTK_AHB_DEN0_bit at GPIO_PORTK_AHB_DEN.B0;
    const register unsigned short int GPIO_PORTK_AHB_DEN1 = 1;
    sbit  GPIO_PORTK_AHB_DEN1_bit at GPIO_PORTK_AHB_DEN.B1;
    const register unsigned short int GPIO_PORTK_AHB_DEN2 = 2;
    sbit  GPIO_PORTK_AHB_DEN2_bit at GPIO_PORTK_AHB_DEN.B2;
    const register unsigned short int GPIO_PORTK_AHB_DEN3 = 3;
    sbit  GPIO_PORTK_AHB_DEN3_bit at GPIO_PORTK_AHB_DEN.B3;
sfr unsigned long   volatile GPIO_PORTK_AHB_LOCK  absolute 0x40061520;
    sbit  GPIO_LOCK0_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B0;
    sbit  GPIO_LOCK1_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B1;
    sbit  GPIO_LOCK2_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B2;
    sbit  GPIO_LOCK3_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B3;
    sbit  GPIO_LOCK4_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B4;
    sbit  GPIO_LOCK5_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B5;
    sbit  GPIO_LOCK6_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B6;
    sbit  GPIO_LOCK7_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B7;
    sbit  GPIO_LOCK8_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B8;
    sbit  GPIO_LOCK9_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B9;
    sbit  GPIO_LOCK10_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B10;
    sbit  GPIO_LOCK11_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B11;
    sbit  GPIO_LOCK12_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B12;
    sbit  GPIO_LOCK13_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B13;
    sbit  GPIO_LOCK14_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B14;
    sbit  GPIO_LOCK15_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B15;
    sbit  GPIO_LOCK16_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B16;
    sbit  GPIO_LOCK17_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B17;
    sbit  GPIO_LOCK18_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B18;
    sbit  GPIO_LOCK19_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B19;
    sbit  GPIO_LOCK20_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B20;
    sbit  GPIO_LOCK21_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B21;
    sbit  GPIO_LOCK22_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B22;
    sbit  GPIO_LOCK23_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B23;
    sbit  GPIO_LOCK24_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B24;
    sbit  GPIO_LOCK25_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B25;
    sbit  GPIO_LOCK26_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B26;
    sbit  GPIO_LOCK27_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B27;
    sbit  GPIO_LOCK28_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B28;
    sbit  GPIO_LOCK29_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B29;
    sbit  GPIO_LOCK30_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B30;
    sbit  GPIO_LOCK31_GPIO_PORTK_AHB_LOCK_bit at GPIO_PORTK_AHB_LOCK.B31;

sfr unsigned long   volatile GPIO_PORTK_AHB_CR    absolute 0x40061524;
sfr unsigned long   volatile GPIO_PORTK_AHB_AMSEL absolute 0x40061528;
    const register unsigned short int GPIO_PORTK_AHB_AMSEL0 = 0;
    sbit  GPIO_PORTK_AHB_AMSEL0_bit at GPIO_PORTK_AHB_AMSEL.B0;
    const register unsigned short int GPIO_PORTK_AHB_AMSEL1 = 1;
    sbit  GPIO_PORTK_AHB_AMSEL1_bit at GPIO_PORTK_AHB_AMSEL.B1;
    const register unsigned short int GPIO_PORTK_AHB_AMSEL2 = 2;
    sbit  GPIO_PORTK_AHB_AMSEL2_bit at GPIO_PORTK_AHB_AMSEL.B2;
    const register unsigned short int GPIO_PORTK_AHB_AMSEL3 = 3;
    sbit  GPIO_PORTK_AHB_AMSEL3_bit at GPIO_PORTK_AHB_AMSEL.B3;
sfr unsigned long   volatile GPIO_PORTK_AHB_PCTL  absolute 0x4006152C;
sfr unsigned long   volatile GPIO_PORTK_AHB_ADCCTL absolute 0x40061530;
sfr unsigned long   volatile GPIO_PORTK_AHB_DMACTL absolute 0x40061534;
sfr unsigned long   volatile EEPROM_EESIZE        absolute 0x400AF000;
    const register unsigned short int EEPROM_EESIZE_WORDCNT0 = 0;
    sbit  EEPROM_EESIZE_WORDCNT0_bit at EEPROM_EESIZE.B0;
    const register unsigned short int EEPROM_EESIZE_WORDCNT1 = 1;
    sbit  EEPROM_EESIZE_WORDCNT1_bit at EEPROM_EESIZE.B1;
    const register unsigned short int EEPROM_EESIZE_WORDCNT2 = 2;
    sbit  EEPROM_EESIZE_WORDCNT2_bit at EEPROM_EESIZE.B2;
    const register unsigned short int EEPROM_EESIZE_WORDCNT3 = 3;
    sbit  EEPROM_EESIZE_WORDCNT3_bit at EEPROM_EESIZE.B3;
    const register unsigned short int EEPROM_EESIZE_WORDCNT4 = 4;
    sbit  EEPROM_EESIZE_WORDCNT4_bit at EEPROM_EESIZE.B4;
    const register unsigned short int EEPROM_EESIZE_WORDCNT5 = 5;
    sbit  EEPROM_EESIZE_WORDCNT5_bit at EEPROM_EESIZE.B5;
    const register unsigned short int EEPROM_EESIZE_WORDCNT6 = 6;
    sbit  EEPROM_EESIZE_WORDCNT6_bit at EEPROM_EESIZE.B6;
    const register unsigned short int EEPROM_EESIZE_WORDCNT7 = 7;
    sbit  EEPROM_EESIZE_WORDCNT7_bit at EEPROM_EESIZE.B7;
    const register unsigned short int EEPROM_EESIZE_WORDCNT8 = 8;
    sbit  EEPROM_EESIZE_WORDCNT8_bit at EEPROM_EESIZE.B8;
    const register unsigned short int EEPROM_EESIZE_WORDCNT9 = 9;
    sbit  EEPROM_EESIZE_WORDCNT9_bit at EEPROM_EESIZE.B9;
    const register unsigned short int EEPROM_EESIZE_WORDCNT10 = 10;
    sbit  EEPROM_EESIZE_WORDCNT10_bit at EEPROM_EESIZE.B10;
    const register unsigned short int EEPROM_EESIZE_WORDCNT11 = 11;
    sbit  EEPROM_EESIZE_WORDCNT11_bit at EEPROM_EESIZE.B11;
    const register unsigned short int EEPROM_EESIZE_WORDCNT12 = 12;
    sbit  EEPROM_EESIZE_WORDCNT12_bit at EEPROM_EESIZE.B12;
    const register unsigned short int EEPROM_EESIZE_WORDCNT13 = 13;
    sbit  EEPROM_EESIZE_WORDCNT13_bit at EEPROM_EESIZE.B13;
    const register unsigned short int EEPROM_EESIZE_WORDCNT14 = 14;
    sbit  EEPROM_EESIZE_WORDCNT14_bit at EEPROM_EESIZE.B14;
    const register unsigned short int EEPROM_EESIZE_WORDCNT15 = 15;
    sbit  EEPROM_EESIZE_WORDCNT15_bit at EEPROM_EESIZE.B15;
    const register unsigned short int EEPROM_EESIZE_BLKCNT16 = 16;
    sbit  EEPROM_EESIZE_BLKCNT16_bit at EEPROM_EESIZE.B16;
    const register unsigned short int EEPROM_EESIZE_BLKCNT17 = 17;
    sbit  EEPROM_EESIZE_BLKCNT17_bit at EEPROM_EESIZE.B17;
    const register unsigned short int EEPROM_EESIZE_BLKCNT18 = 18;
    sbit  EEPROM_EESIZE_BLKCNT18_bit at EEPROM_EESIZE.B18;
    const register unsigned short int EEPROM_EESIZE_BLKCNT19 = 19;
    sbit  EEPROM_EESIZE_BLKCNT19_bit at EEPROM_EESIZE.B19;
    const register unsigned short int EEPROM_EESIZE_BLKCNT20 = 20;
    sbit  EEPROM_EESIZE_BLKCNT20_bit at EEPROM_EESIZE.B20;
    const register unsigned short int EEPROM_EESIZE_BLKCNT21 = 21;
    sbit  EEPROM_EESIZE_BLKCNT21_bit at EEPROM_EESIZE.B21;
    const register unsigned short int EEPROM_EESIZE_BLKCNT22 = 22;
    sbit  EEPROM_EESIZE_BLKCNT22_bit at EEPROM_EESIZE.B22;
    const register unsigned short int EEPROM_EESIZE_BLKCNT23 = 23;
    sbit  EEPROM_EESIZE_BLKCNT23_bit at EEPROM_EESIZE.B23;
    const register unsigned short int EEPROM_EESIZE_BLKCNT24 = 24;
    sbit  EEPROM_EESIZE_BLKCNT24_bit at EEPROM_EESIZE.B24;
    const register unsigned short int EEPROM_EESIZE_BLKCNT25 = 25;
    sbit  EEPROM_EESIZE_BLKCNT25_bit at EEPROM_EESIZE.B25;
    const register unsigned short int EEPROM_EESIZE_BLKCNT26 = 26;
    sbit  EEPROM_EESIZE_BLKCNT26_bit at EEPROM_EESIZE.B26;

sfr unsigned long   volatile EEPROM_EEBLOCK       absolute 0x400AF004;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK0 = 0;
    sbit  EEPROM_EEBLOCK_BLOCK0_bit at EEPROM_EEBLOCK.B0;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK1 = 1;
    sbit  EEPROM_EEBLOCK_BLOCK1_bit at EEPROM_EEBLOCK.B1;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK2 = 2;
    sbit  EEPROM_EEBLOCK_BLOCK2_bit at EEPROM_EEBLOCK.B2;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK3 = 3;
    sbit  EEPROM_EEBLOCK_BLOCK3_bit at EEPROM_EEBLOCK.B3;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK4 = 4;
    sbit  EEPROM_EEBLOCK_BLOCK4_bit at EEPROM_EEBLOCK.B4;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK5 = 5;
    sbit  EEPROM_EEBLOCK_BLOCK5_bit at EEPROM_EEBLOCK.B5;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK6 = 6;
    sbit  EEPROM_EEBLOCK_BLOCK6_bit at EEPROM_EEBLOCK.B6;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK7 = 7;
    sbit  EEPROM_EEBLOCK_BLOCK7_bit at EEPROM_EEBLOCK.B7;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK8 = 8;
    sbit  EEPROM_EEBLOCK_BLOCK8_bit at EEPROM_EEBLOCK.B8;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK9 = 9;
    sbit  EEPROM_EEBLOCK_BLOCK9_bit at EEPROM_EEBLOCK.B9;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK10 = 10;
    sbit  EEPROM_EEBLOCK_BLOCK10_bit at EEPROM_EEBLOCK.B10;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK11 = 11;
    sbit  EEPROM_EEBLOCK_BLOCK11_bit at EEPROM_EEBLOCK.B11;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK12 = 12;
    sbit  EEPROM_EEBLOCK_BLOCK12_bit at EEPROM_EEBLOCK.B12;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK13 = 13;
    sbit  EEPROM_EEBLOCK_BLOCK13_bit at EEPROM_EEBLOCK.B13;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK14 = 14;
    sbit  EEPROM_EEBLOCK_BLOCK14_bit at EEPROM_EEBLOCK.B14;
    const register unsigned short int EEPROM_EEBLOCK_BLOCK15 = 15;
    sbit  EEPROM_EEBLOCK_BLOCK15_bit at EEPROM_EEBLOCK.B15;

sfr unsigned long   volatile EEPROM_EEOFFSET      absolute 0x400AF008;
    const register unsigned short int EEPROM_EEOFFSET_OFFSET0 = 0;
    sbit  EEPROM_EEOFFSET_OFFSET0_bit at EEPROM_EEOFFSET.B0;
    const register unsigned short int EEPROM_EEOFFSET_OFFSET1 = 1;
    sbit  EEPROM_EEOFFSET_OFFSET1_bit at EEPROM_EEOFFSET.B1;
    const register unsigned short int EEPROM_EEOFFSET_OFFSET2 = 2;
    sbit  EEPROM_EEOFFSET_OFFSET2_bit at EEPROM_EEOFFSET.B2;
    const register unsigned short int EEPROM_EEOFFSET_OFFSET3 = 3;
    sbit  EEPROM_EEOFFSET_OFFSET3_bit at EEPROM_EEOFFSET.B3;

sfr unsigned long   volatile EEPROM_EERDWR        absolute 0x400AF010;
    const register unsigned short int EEPROM_EERDWR_VALUE0 = 0;
    sbit  EEPROM_EERDWR_VALUE0_bit at EEPROM_EERDWR.B0;
    const register unsigned short int EEPROM_EERDWR_VALUE1 = 1;
    sbit  EEPROM_EERDWR_VALUE1_bit at EEPROM_EERDWR.B1;
    const register unsigned short int EEPROM_EERDWR_VALUE2 = 2;
    sbit  EEPROM_EERDWR_VALUE2_bit at EEPROM_EERDWR.B2;
    const register unsigned short int EEPROM_EERDWR_VALUE3 = 3;
    sbit  EEPROM_EERDWR_VALUE3_bit at EEPROM_EERDWR.B3;
    const register unsigned short int EEPROM_EERDWR_VALUE4 = 4;
    sbit  EEPROM_EERDWR_VALUE4_bit at EEPROM_EERDWR.B4;
    const register unsigned short int EEPROM_EERDWR_VALUE5 = 5;
    sbit  EEPROM_EERDWR_VALUE5_bit at EEPROM_EERDWR.B5;
    const register unsigned short int EEPROM_EERDWR_VALUE6 = 6;
    sbit  EEPROM_EERDWR_VALUE6_bit at EEPROM_EERDWR.B6;
    const register unsigned short int EEPROM_EERDWR_VALUE7 = 7;
    sbit  EEPROM_EERDWR_VALUE7_bit at EEPROM_EERDWR.B7;
    const register unsigned short int EEPROM_EERDWR_VALUE8 = 8;
    sbit  EEPROM_EERDWR_VALUE8_bit at EEPROM_EERDWR.B8;
    const register unsigned short int EEPROM_EERDWR_VALUE9 = 9;
    sbit  EEPROM_EERDWR_VALUE9_bit at EEPROM_EERDWR.B9;
    const register unsigned short int EEPROM_EERDWR_VALUE10 = 10;
    sbit  EEPROM_EERDWR_VALUE10_bit at EEPROM_EERDWR.B10;
    const register unsigned short int EEPROM_EERDWR_VALUE11 = 11;
    sbit  EEPROM_EERDWR_VALUE11_bit at EEPROM_EERDWR.B11;
    const register unsigned short int EEPROM_EERDWR_VALUE12 = 12;
    sbit  EEPROM_EERDWR_VALUE12_bit at EEPROM_EERDWR.B12;
    const register unsigned short int EEPROM_EERDWR_VALUE13 = 13;
    sbit  EEPROM_EERDWR_VALUE13_bit at EEPROM_EERDWR.B13;
    const register unsigned short int EEPROM_EERDWR_VALUE14 = 14;
    sbit  EEPROM_EERDWR_VALUE14_bit at EEPROM_EERDWR.B14;
    const register unsigned short int EEPROM_EERDWR_VALUE15 = 15;
    sbit  EEPROM_EERDWR_VALUE15_bit at EEPROM_EERDWR.B15;
    const register unsigned short int EEPROM_EERDWR_VALUE16 = 16;
    sbit  EEPROM_EERDWR_VALUE16_bit at EEPROM_EERDWR.B16;
    const register unsigned short int EEPROM_EERDWR_VALUE17 = 17;
    sbit  EEPROM_EERDWR_VALUE17_bit at EEPROM_EERDWR.B17;
    const register unsigned short int EEPROM_EERDWR_VALUE18 = 18;
    sbit  EEPROM_EERDWR_VALUE18_bit at EEPROM_EERDWR.B18;
    const register unsigned short int EEPROM_EERDWR_VALUE19 = 19;
    sbit  EEPROM_EERDWR_VALUE19_bit at EEPROM_EERDWR.B19;
    const register unsigned short int EEPROM_EERDWR_VALUE20 = 20;
    sbit  EEPROM_EERDWR_VALUE20_bit at EEPROM_EERDWR.B20;
    const register unsigned short int EEPROM_EERDWR_VALUE21 = 21;
    sbit  EEPROM_EERDWR_VALUE21_bit at EEPROM_EERDWR.B21;
    const register unsigned short int EEPROM_EERDWR_VALUE22 = 22;
    sbit  EEPROM_EERDWR_VALUE22_bit at EEPROM_EERDWR.B22;
    const register unsigned short int EEPROM_EERDWR_VALUE23 = 23;
    sbit  EEPROM_EERDWR_VALUE23_bit at EEPROM_EERDWR.B23;
    const register unsigned short int EEPROM_EERDWR_VALUE24 = 24;
    sbit  EEPROM_EERDWR_VALUE24_bit at EEPROM_EERDWR.B24;
    const register unsigned short int EEPROM_EERDWR_VALUE25 = 25;
    sbit  EEPROM_EERDWR_VALUE25_bit at EEPROM_EERDWR.B25;
    const register unsigned short int EEPROM_EERDWR_VALUE26 = 26;
    sbit  EEPROM_EERDWR_VALUE26_bit at EEPROM_EERDWR.B26;
    const register unsigned short int EEPROM_EERDWR_VALUE27 = 27;
    sbit  EEPROM_EERDWR_VALUE27_bit at EEPROM_EERDWR.B27;
    const register unsigned short int EEPROM_EERDWR_VALUE28 = 28;
    sbit  EEPROM_EERDWR_VALUE28_bit at EEPROM_EERDWR.B28;
    const register unsigned short int EEPROM_EERDWR_VALUE29 = 29;
    sbit  EEPROM_EERDWR_VALUE29_bit at EEPROM_EERDWR.B29;
    const register unsigned short int EEPROM_EERDWR_VALUE30 = 30;
    sbit  EEPROM_EERDWR_VALUE30_bit at EEPROM_EERDWR.B30;
    const register unsigned short int EEPROM_EERDWR_VALUE31 = 31;
    sbit  EEPROM_EERDWR_VALUE31_bit at EEPROM_EERDWR.B31;

sfr unsigned long   volatile EEPROM_EERDWRINC     absolute 0x400AF014;
    const register unsigned short int EEPROM_EERDWRINC_VALUE0 = 0;
    sbit  EEPROM_EERDWRINC_VALUE0_bit at EEPROM_EERDWRINC.B0;
    const register unsigned short int EEPROM_EERDWRINC_VALUE1 = 1;
    sbit  EEPROM_EERDWRINC_VALUE1_bit at EEPROM_EERDWRINC.B1;
    const register unsigned short int EEPROM_EERDWRINC_VALUE2 = 2;
    sbit  EEPROM_EERDWRINC_VALUE2_bit at EEPROM_EERDWRINC.B2;
    const register unsigned short int EEPROM_EERDWRINC_VALUE3 = 3;
    sbit  EEPROM_EERDWRINC_VALUE3_bit at EEPROM_EERDWRINC.B3;
    const register unsigned short int EEPROM_EERDWRINC_VALUE4 = 4;
    sbit  EEPROM_EERDWRINC_VALUE4_bit at EEPROM_EERDWRINC.B4;
    const register unsigned short int EEPROM_EERDWRINC_VALUE5 = 5;
    sbit  EEPROM_EERDWRINC_VALUE5_bit at EEPROM_EERDWRINC.B5;
    const register unsigned short int EEPROM_EERDWRINC_VALUE6 = 6;
    sbit  EEPROM_EERDWRINC_VALUE6_bit at EEPROM_EERDWRINC.B6;
    const register unsigned short int EEPROM_EERDWRINC_VALUE7 = 7;
    sbit  EEPROM_EERDWRINC_VALUE7_bit at EEPROM_EERDWRINC.B7;
    const register unsigned short int EEPROM_EERDWRINC_VALUE8 = 8;
    sbit  EEPROM_EERDWRINC_VALUE8_bit at EEPROM_EERDWRINC.B8;
    const register unsigned short int EEPROM_EERDWRINC_VALUE9 = 9;
    sbit  EEPROM_EERDWRINC_VALUE9_bit at EEPROM_EERDWRINC.B9;
    const register unsigned short int EEPROM_EERDWRINC_VALUE10 = 10;
    sbit  EEPROM_EERDWRINC_VALUE10_bit at EEPROM_EERDWRINC.B10;
    const register unsigned short int EEPROM_EERDWRINC_VALUE11 = 11;
    sbit  EEPROM_EERDWRINC_VALUE11_bit at EEPROM_EERDWRINC.B11;
    const register unsigned short int EEPROM_EERDWRINC_VALUE12 = 12;
    sbit  EEPROM_EERDWRINC_VALUE12_bit at EEPROM_EERDWRINC.B12;
    const register unsigned short int EEPROM_EERDWRINC_VALUE13 = 13;
    sbit  EEPROM_EERDWRINC_VALUE13_bit at EEPROM_EERDWRINC.B13;
    const register unsigned short int EEPROM_EERDWRINC_VALUE14 = 14;
    sbit  EEPROM_EERDWRINC_VALUE14_bit at EEPROM_EERDWRINC.B14;
    const register unsigned short int EEPROM_EERDWRINC_VALUE15 = 15;
    sbit  EEPROM_EERDWRINC_VALUE15_bit at EEPROM_EERDWRINC.B15;
    const register unsigned short int EEPROM_EERDWRINC_VALUE16 = 16;
    sbit  EEPROM_EERDWRINC_VALUE16_bit at EEPROM_EERDWRINC.B16;
    const register unsigned short int EEPROM_EERDWRINC_VALUE17 = 17;
    sbit  EEPROM_EERDWRINC_VALUE17_bit at EEPROM_EERDWRINC.B17;
    const register unsigned short int EEPROM_EERDWRINC_VALUE18 = 18;
    sbit  EEPROM_EERDWRINC_VALUE18_bit at EEPROM_EERDWRINC.B18;
    const register unsigned short int EEPROM_EERDWRINC_VALUE19 = 19;
    sbit  EEPROM_EERDWRINC_VALUE19_bit at EEPROM_EERDWRINC.B19;
    const register unsigned short int EEPROM_EERDWRINC_VALUE20 = 20;
    sbit  EEPROM_EERDWRINC_VALUE20_bit at EEPROM_EERDWRINC.B20;
    const register unsigned short int EEPROM_EERDWRINC_VALUE21 = 21;
    sbit  EEPROM_EERDWRINC_VALUE21_bit at EEPROM_EERDWRINC.B21;
    const register unsigned short int EEPROM_EERDWRINC_VALUE22 = 22;
    sbit  EEPROM_EERDWRINC_VALUE22_bit at EEPROM_EERDWRINC.B22;
    const register unsigned short int EEPROM_EERDWRINC_VALUE23 = 23;
    sbit  EEPROM_EERDWRINC_VALUE23_bit at EEPROM_EERDWRINC.B23;
    const register unsigned short int EEPROM_EERDWRINC_VALUE24 = 24;
    sbit  EEPROM_EERDWRINC_VALUE24_bit at EEPROM_EERDWRINC.B24;
    const register unsigned short int EEPROM_EERDWRINC_VALUE25 = 25;
    sbit  EEPROM_EERDWRINC_VALUE25_bit at EEPROM_EERDWRINC.B25;
    const register unsigned short int EEPROM_EERDWRINC_VALUE26 = 26;
    sbit  EEPROM_EERDWRINC_VALUE26_bit at EEPROM_EERDWRINC.B26;
    const register unsigned short int EEPROM_EERDWRINC_VALUE27 = 27;
    sbit  EEPROM_EERDWRINC_VALUE27_bit at EEPROM_EERDWRINC.B27;
    const register unsigned short int EEPROM_EERDWRINC_VALUE28 = 28;
    sbit  EEPROM_EERDWRINC_VALUE28_bit at EEPROM_EERDWRINC.B28;
    const register unsigned short int EEPROM_EERDWRINC_VALUE29 = 29;
    sbit  EEPROM_EERDWRINC_VALUE29_bit at EEPROM_EERDWRINC.B29;
    const register unsigned short int EEPROM_EERDWRINC_VALUE30 = 30;
    sbit  EEPROM_EERDWRINC_VALUE30_bit at EEPROM_EERDWRINC.B30;
    const register unsigned short int EEPROM_EERDWRINC_VALUE31 = 31;
    sbit  EEPROM_EERDWRINC_VALUE31_bit at EEPROM_EERDWRINC.B31;

sfr unsigned long   volatile EEPROM_EEDONE        absolute 0x400AF018;
    const register unsigned short int EEPROM_EEDONE_WORKING = 0;
    sbit  EEPROM_EEDONE_WORKING_bit at EEPROM_EEDONE.B0;
    const register unsigned short int EEPROM_EEDONE_WKERASE = 2;
    sbit  EEPROM_EEDONE_WKERASE_bit at EEPROM_EEDONE.B2;
    const register unsigned short int EEPROM_EEDONE_WKCOPY = 3;
    sbit  EEPROM_EEDONE_WKCOPY_bit at EEPROM_EEDONE.B3;
    const register unsigned short int EEPROM_EEDONE_NOPERM = 4;
    sbit  EEPROM_EEDONE_NOPERM_bit at EEPROM_EEDONE.B4;
    const register unsigned short int EEPROM_EEDONE_WRBUSY = 5;
    sbit  EEPROM_EEDONE_WRBUSY_bit at EEPROM_EEDONE.B5;
    const register unsigned short int EEPROM_EEDONE_INVPL = 8;
    sbit  EEPROM_EEDONE_INVPL_bit at EEPROM_EEDONE.B8;

sfr unsigned long   volatile EEPROM_EESUPP        absolute 0x400AF01C;
    const register unsigned short int EEPROM_EESUPP_START = 0;
    sbit  EEPROM_EESUPP_START_bit at EEPROM_EESUPP.B0;
    const register unsigned short int EEPROM_EESUPP_EREQ = 1;
    sbit  EEPROM_EESUPP_EREQ_bit at EEPROM_EESUPP.B1;
    const register unsigned short int EEPROM_EESUPP_ERETRY = 2;
    sbit  EEPROM_EESUPP_ERETRY_bit at EEPROM_EESUPP.B2;
    const register unsigned short int EEPROM_EESUPP_PRETRY = 3;
    sbit  EEPROM_EESUPP_PRETRY_bit at EEPROM_EESUPP.B3;

sfr unsigned long   volatile EEPROM_EEUNLOCK      absolute 0x400AF020;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK0 = 0;
    sbit  EEPROM_EEUNLOCK_UNLOCK0_bit at EEPROM_EEUNLOCK.B0;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK1 = 1;
    sbit  EEPROM_EEUNLOCK_UNLOCK1_bit at EEPROM_EEUNLOCK.B1;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK2 = 2;
    sbit  EEPROM_EEUNLOCK_UNLOCK2_bit at EEPROM_EEUNLOCK.B2;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK3 = 3;
    sbit  EEPROM_EEUNLOCK_UNLOCK3_bit at EEPROM_EEUNLOCK.B3;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK4 = 4;
    sbit  EEPROM_EEUNLOCK_UNLOCK4_bit at EEPROM_EEUNLOCK.B4;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK5 = 5;
    sbit  EEPROM_EEUNLOCK_UNLOCK5_bit at EEPROM_EEUNLOCK.B5;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK6 = 6;
    sbit  EEPROM_EEUNLOCK_UNLOCK6_bit at EEPROM_EEUNLOCK.B6;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK7 = 7;
    sbit  EEPROM_EEUNLOCK_UNLOCK7_bit at EEPROM_EEUNLOCK.B7;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK8 = 8;
    sbit  EEPROM_EEUNLOCK_UNLOCK8_bit at EEPROM_EEUNLOCK.B8;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK9 = 9;
    sbit  EEPROM_EEUNLOCK_UNLOCK9_bit at EEPROM_EEUNLOCK.B9;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK10 = 10;
    sbit  EEPROM_EEUNLOCK_UNLOCK10_bit at EEPROM_EEUNLOCK.B10;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK11 = 11;
    sbit  EEPROM_EEUNLOCK_UNLOCK11_bit at EEPROM_EEUNLOCK.B11;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK12 = 12;
    sbit  EEPROM_EEUNLOCK_UNLOCK12_bit at EEPROM_EEUNLOCK.B12;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK13 = 13;
    sbit  EEPROM_EEUNLOCK_UNLOCK13_bit at EEPROM_EEUNLOCK.B13;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK14 = 14;
    sbit  EEPROM_EEUNLOCK_UNLOCK14_bit at EEPROM_EEUNLOCK.B14;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK15 = 15;
    sbit  EEPROM_EEUNLOCK_UNLOCK15_bit at EEPROM_EEUNLOCK.B15;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK16 = 16;
    sbit  EEPROM_EEUNLOCK_UNLOCK16_bit at EEPROM_EEUNLOCK.B16;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK17 = 17;
    sbit  EEPROM_EEUNLOCK_UNLOCK17_bit at EEPROM_EEUNLOCK.B17;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK18 = 18;
    sbit  EEPROM_EEUNLOCK_UNLOCK18_bit at EEPROM_EEUNLOCK.B18;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK19 = 19;
    sbit  EEPROM_EEUNLOCK_UNLOCK19_bit at EEPROM_EEUNLOCK.B19;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK20 = 20;
    sbit  EEPROM_EEUNLOCK_UNLOCK20_bit at EEPROM_EEUNLOCK.B20;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK21 = 21;
    sbit  EEPROM_EEUNLOCK_UNLOCK21_bit at EEPROM_EEUNLOCK.B21;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK22 = 22;
    sbit  EEPROM_EEUNLOCK_UNLOCK22_bit at EEPROM_EEUNLOCK.B22;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK23 = 23;
    sbit  EEPROM_EEUNLOCK_UNLOCK23_bit at EEPROM_EEUNLOCK.B23;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK24 = 24;
    sbit  EEPROM_EEUNLOCK_UNLOCK24_bit at EEPROM_EEUNLOCK.B24;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK25 = 25;
    sbit  EEPROM_EEUNLOCK_UNLOCK25_bit at EEPROM_EEUNLOCK.B25;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK26 = 26;
    sbit  EEPROM_EEUNLOCK_UNLOCK26_bit at EEPROM_EEUNLOCK.B26;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK27 = 27;
    sbit  EEPROM_EEUNLOCK_UNLOCK27_bit at EEPROM_EEUNLOCK.B27;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK28 = 28;
    sbit  EEPROM_EEUNLOCK_UNLOCK28_bit at EEPROM_EEUNLOCK.B28;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK29 = 29;
    sbit  EEPROM_EEUNLOCK_UNLOCK29_bit at EEPROM_EEUNLOCK.B29;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK30 = 30;
    sbit  EEPROM_EEUNLOCK_UNLOCK30_bit at EEPROM_EEUNLOCK.B30;
    const register unsigned short int EEPROM_EEUNLOCK_UNLOCK31 = 31;
    sbit  EEPROM_EEUNLOCK_UNLOCK31_bit at EEPROM_EEUNLOCK.B31;

sfr unsigned long   volatile EEPROM_EEPROT        absolute 0x400AF030;
    const register unsigned short int EEPROM_EEPROT_PROT0 = 0;
    sbit  EEPROM_EEPROT_PROT0_bit at EEPROM_EEPROT.B0;
    const register unsigned short int EEPROM_EEPROT_PROT1 = 1;
    sbit  EEPROM_EEPROT_PROT1_bit at EEPROM_EEPROT.B1;
    const register unsigned short int EEPROM_EEPROT_PROT2 = 2;
    sbit  EEPROM_EEPROT_PROT2_bit at EEPROM_EEPROT.B2;
    const register unsigned short int EEPROM_EEPROT_ACC = 3;
    sbit  EEPROM_EEPROT_ACC_bit at EEPROM_EEPROT.B3;

sfr unsigned long   volatile EEPROM_EEPASS0       absolute 0x400AF034;
    const register unsigned short int EEPROM_EEPASS0_PASS0 = 0;
    sbit  EEPROM_EEPASS0_PASS0_bit at EEPROM_EEPASS0.B0;
    const register unsigned short int EEPROM_EEPASS0_PASS1 = 1;
    sbit  EEPROM_EEPASS0_PASS1_bit at EEPROM_EEPASS0.B1;
    const register unsigned short int EEPROM_EEPASS0_PASS2 = 2;
    sbit  EEPROM_EEPASS0_PASS2_bit at EEPROM_EEPASS0.B2;
    const register unsigned short int EEPROM_EEPASS0_PASS3 = 3;
    sbit  EEPROM_EEPASS0_PASS3_bit at EEPROM_EEPASS0.B3;
    const register unsigned short int EEPROM_EEPASS0_PASS4 = 4;
    sbit  EEPROM_EEPASS0_PASS4_bit at EEPROM_EEPASS0.B4;
    const register unsigned short int EEPROM_EEPASS0_PASS5 = 5;
    sbit  EEPROM_EEPASS0_PASS5_bit at EEPROM_EEPASS0.B5;
    const register unsigned short int EEPROM_EEPASS0_PASS6 = 6;
    sbit  EEPROM_EEPASS0_PASS6_bit at EEPROM_EEPASS0.B6;
    const register unsigned short int EEPROM_EEPASS0_PASS7 = 7;
    sbit  EEPROM_EEPASS0_PASS7_bit at EEPROM_EEPASS0.B7;
    const register unsigned short int EEPROM_EEPASS0_PASS8 = 8;
    sbit  EEPROM_EEPASS0_PASS8_bit at EEPROM_EEPASS0.B8;
    const register unsigned short int EEPROM_EEPASS0_PASS9 = 9;
    sbit  EEPROM_EEPASS0_PASS9_bit at EEPROM_EEPASS0.B9;
    const register unsigned short int EEPROM_EEPASS0_PASS10 = 10;
    sbit  EEPROM_EEPASS0_PASS10_bit at EEPROM_EEPASS0.B10;
    const register unsigned short int EEPROM_EEPASS0_PASS11 = 11;
    sbit  EEPROM_EEPASS0_PASS11_bit at EEPROM_EEPASS0.B11;
    const register unsigned short int EEPROM_EEPASS0_PASS12 = 12;
    sbit  EEPROM_EEPASS0_PASS12_bit at EEPROM_EEPASS0.B12;
    const register unsigned short int EEPROM_EEPASS0_PASS13 = 13;
    sbit  EEPROM_EEPASS0_PASS13_bit at EEPROM_EEPASS0.B13;
    const register unsigned short int EEPROM_EEPASS0_PASS14 = 14;
    sbit  EEPROM_EEPASS0_PASS14_bit at EEPROM_EEPASS0.B14;
    const register unsigned short int EEPROM_EEPASS0_PASS15 = 15;
    sbit  EEPROM_EEPASS0_PASS15_bit at EEPROM_EEPASS0.B15;
    const register unsigned short int EEPROM_EEPASS0_PASS16 = 16;
    sbit  EEPROM_EEPASS0_PASS16_bit at EEPROM_EEPASS0.B16;
    const register unsigned short int EEPROM_EEPASS0_PASS17 = 17;
    sbit  EEPROM_EEPASS0_PASS17_bit at EEPROM_EEPASS0.B17;
    const register unsigned short int EEPROM_EEPASS0_PASS18 = 18;
    sbit  EEPROM_EEPASS0_PASS18_bit at EEPROM_EEPASS0.B18;
    const register unsigned short int EEPROM_EEPASS0_PASS19 = 19;
    sbit  EEPROM_EEPASS0_PASS19_bit at EEPROM_EEPASS0.B19;
    const register unsigned short int EEPROM_EEPASS0_PASS20 = 20;
    sbit  EEPROM_EEPASS0_PASS20_bit at EEPROM_EEPASS0.B20;
    const register unsigned short int EEPROM_EEPASS0_PASS21 = 21;
    sbit  EEPROM_EEPASS0_PASS21_bit at EEPROM_EEPASS0.B21;
    const register unsigned short int EEPROM_EEPASS0_PASS22 = 22;
    sbit  EEPROM_EEPASS0_PASS22_bit at EEPROM_EEPASS0.B22;
    const register unsigned short int EEPROM_EEPASS0_PASS23 = 23;
    sbit  EEPROM_EEPASS0_PASS23_bit at EEPROM_EEPASS0.B23;
    const register unsigned short int EEPROM_EEPASS0_PASS24 = 24;
    sbit  EEPROM_EEPASS0_PASS24_bit at EEPROM_EEPASS0.B24;
    const register unsigned short int EEPROM_EEPASS0_PASS25 = 25;
    sbit  EEPROM_EEPASS0_PASS25_bit at EEPROM_EEPASS0.B25;
    const register unsigned short int EEPROM_EEPASS0_PASS26 = 26;
    sbit  EEPROM_EEPASS0_PASS26_bit at EEPROM_EEPASS0.B26;
    const register unsigned short int EEPROM_EEPASS0_PASS27 = 27;
    sbit  EEPROM_EEPASS0_PASS27_bit at EEPROM_EEPASS0.B27;
    const register unsigned short int EEPROM_EEPASS0_PASS28 = 28;
    sbit  EEPROM_EEPASS0_PASS28_bit at EEPROM_EEPASS0.B28;
    const register unsigned short int EEPROM_EEPASS0_PASS29 = 29;
    sbit  EEPROM_EEPASS0_PASS29_bit at EEPROM_EEPASS0.B29;
    const register unsigned short int EEPROM_EEPASS0_PASS30 = 30;
    sbit  EEPROM_EEPASS0_PASS30_bit at EEPROM_EEPASS0.B30;
    const register unsigned short int EEPROM_EEPASS0_PASS31 = 31;
    sbit  EEPROM_EEPASS0_PASS31_bit at EEPROM_EEPASS0.B31;

sfr unsigned long   volatile EEPROM_EEPASS1       absolute 0x400AF038;
    const register unsigned short int EEPROM_EEPASS1_PASS0 = 0;
    sbit  EEPROM_EEPASS1_PASS0_bit at EEPROM_EEPASS1.B0;
    const register unsigned short int EEPROM_EEPASS1_PASS1 = 1;
    sbit  EEPROM_EEPASS1_PASS1_bit at EEPROM_EEPASS1.B1;
    const register unsigned short int EEPROM_EEPASS1_PASS2 = 2;
    sbit  EEPROM_EEPASS1_PASS2_bit at EEPROM_EEPASS1.B2;
    const register unsigned short int EEPROM_EEPASS1_PASS3 = 3;
    sbit  EEPROM_EEPASS1_PASS3_bit at EEPROM_EEPASS1.B3;
    const register unsigned short int EEPROM_EEPASS1_PASS4 = 4;
    sbit  EEPROM_EEPASS1_PASS4_bit at EEPROM_EEPASS1.B4;
    const register unsigned short int EEPROM_EEPASS1_PASS5 = 5;
    sbit  EEPROM_EEPASS1_PASS5_bit at EEPROM_EEPASS1.B5;
    const register unsigned short int EEPROM_EEPASS1_PASS6 = 6;
    sbit  EEPROM_EEPASS1_PASS6_bit at EEPROM_EEPASS1.B6;
    const register unsigned short int EEPROM_EEPASS1_PASS7 = 7;
    sbit  EEPROM_EEPASS1_PASS7_bit at EEPROM_EEPASS1.B7;
    const register unsigned short int EEPROM_EEPASS1_PASS8 = 8;
    sbit  EEPROM_EEPASS1_PASS8_bit at EEPROM_EEPASS1.B8;
    const register unsigned short int EEPROM_EEPASS1_PASS9 = 9;
    sbit  EEPROM_EEPASS1_PASS9_bit at EEPROM_EEPASS1.B9;
    const register unsigned short int EEPROM_EEPASS1_PASS10 = 10;
    sbit  EEPROM_EEPASS1_PASS10_bit at EEPROM_EEPASS1.B10;
    const register unsigned short int EEPROM_EEPASS1_PASS11 = 11;
    sbit  EEPROM_EEPASS1_PASS11_bit at EEPROM_EEPASS1.B11;
    const register unsigned short int EEPROM_EEPASS1_PASS12 = 12;
    sbit  EEPROM_EEPASS1_PASS12_bit at EEPROM_EEPASS1.B12;
    const register unsigned short int EEPROM_EEPASS1_PASS13 = 13;
    sbit  EEPROM_EEPASS1_PASS13_bit at EEPROM_EEPASS1.B13;
    const register unsigned short int EEPROM_EEPASS1_PASS14 = 14;
    sbit  EEPROM_EEPASS1_PASS14_bit at EEPROM_EEPASS1.B14;
    const register unsigned short int EEPROM_EEPASS1_PASS15 = 15;
    sbit  EEPROM_EEPASS1_PASS15_bit at EEPROM_EEPASS1.B15;
    const register unsigned short int EEPROM_EEPASS1_PASS16 = 16;
    sbit  EEPROM_EEPASS1_PASS16_bit at EEPROM_EEPASS1.B16;
    const register unsigned short int EEPROM_EEPASS1_PASS17 = 17;
    sbit  EEPROM_EEPASS1_PASS17_bit at EEPROM_EEPASS1.B17;
    const register unsigned short int EEPROM_EEPASS1_PASS18 = 18;
    sbit  EEPROM_EEPASS1_PASS18_bit at EEPROM_EEPASS1.B18;
    const register unsigned short int EEPROM_EEPASS1_PASS19 = 19;
    sbit  EEPROM_EEPASS1_PASS19_bit at EEPROM_EEPASS1.B19;
    const register unsigned short int EEPROM_EEPASS1_PASS20 = 20;
    sbit  EEPROM_EEPASS1_PASS20_bit at EEPROM_EEPASS1.B20;
    const register unsigned short int EEPROM_EEPASS1_PASS21 = 21;
    sbit  EEPROM_EEPASS1_PASS21_bit at EEPROM_EEPASS1.B21;
    const register unsigned short int EEPROM_EEPASS1_PASS22 = 22;
    sbit  EEPROM_EEPASS1_PASS22_bit at EEPROM_EEPASS1.B22;
    const register unsigned short int EEPROM_EEPASS1_PASS23 = 23;
    sbit  EEPROM_EEPASS1_PASS23_bit at EEPROM_EEPASS1.B23;
    const register unsigned short int EEPROM_EEPASS1_PASS24 = 24;
    sbit  EEPROM_EEPASS1_PASS24_bit at EEPROM_EEPASS1.B24;
    const register unsigned short int EEPROM_EEPASS1_PASS25 = 25;
    sbit  EEPROM_EEPASS1_PASS25_bit at EEPROM_EEPASS1.B25;
    const register unsigned short int EEPROM_EEPASS1_PASS26 = 26;
    sbit  EEPROM_EEPASS1_PASS26_bit at EEPROM_EEPASS1.B26;
    const register unsigned short int EEPROM_EEPASS1_PASS27 = 27;
    sbit  EEPROM_EEPASS1_PASS27_bit at EEPROM_EEPASS1.B27;
    const register unsigned short int EEPROM_EEPASS1_PASS28 = 28;
    sbit  EEPROM_EEPASS1_PASS28_bit at EEPROM_EEPASS1.B28;
    const register unsigned short int EEPROM_EEPASS1_PASS29 = 29;
    sbit  EEPROM_EEPASS1_PASS29_bit at EEPROM_EEPASS1.B29;
    const register unsigned short int EEPROM_EEPASS1_PASS30 = 30;
    sbit  EEPROM_EEPASS1_PASS30_bit at EEPROM_EEPASS1.B30;
    const register unsigned short int EEPROM_EEPASS1_PASS31 = 31;
    sbit  EEPROM_EEPASS1_PASS31_bit at EEPROM_EEPASS1.B31;

sfr unsigned long   volatile EEPROM_EEPASS2       absolute 0x400AF03C;
    const register unsigned short int EEPROM_EEPASS2_PASS0 = 0;
    sbit  EEPROM_EEPASS2_PASS0_bit at EEPROM_EEPASS2.B0;
    const register unsigned short int EEPROM_EEPASS2_PASS1 = 1;
    sbit  EEPROM_EEPASS2_PASS1_bit at EEPROM_EEPASS2.B1;
    const register unsigned short int EEPROM_EEPASS2_PASS2 = 2;
    sbit  EEPROM_EEPASS2_PASS2_bit at EEPROM_EEPASS2.B2;
    const register unsigned short int EEPROM_EEPASS2_PASS3 = 3;
    sbit  EEPROM_EEPASS2_PASS3_bit at EEPROM_EEPASS2.B3;
    const register unsigned short int EEPROM_EEPASS2_PASS4 = 4;
    sbit  EEPROM_EEPASS2_PASS4_bit at EEPROM_EEPASS2.B4;
    const register unsigned short int EEPROM_EEPASS2_PASS5 = 5;
    sbit  EEPROM_EEPASS2_PASS5_bit at EEPROM_EEPASS2.B5;
    const register unsigned short int EEPROM_EEPASS2_PASS6 = 6;
    sbit  EEPROM_EEPASS2_PASS6_bit at EEPROM_EEPASS2.B6;
    const register unsigned short int EEPROM_EEPASS2_PASS7 = 7;
    sbit  EEPROM_EEPASS2_PASS7_bit at EEPROM_EEPASS2.B7;
    const register unsigned short int EEPROM_EEPASS2_PASS8 = 8;
    sbit  EEPROM_EEPASS2_PASS8_bit at EEPROM_EEPASS2.B8;
    const register unsigned short int EEPROM_EEPASS2_PASS9 = 9;
    sbit  EEPROM_EEPASS2_PASS9_bit at EEPROM_EEPASS2.B9;
    const register unsigned short int EEPROM_EEPASS2_PASS10 = 10;
    sbit  EEPROM_EEPASS2_PASS10_bit at EEPROM_EEPASS2.B10;
    const register unsigned short int EEPROM_EEPASS2_PASS11 = 11;
    sbit  EEPROM_EEPASS2_PASS11_bit at EEPROM_EEPASS2.B11;
    const register unsigned short int EEPROM_EEPASS2_PASS12 = 12;
    sbit  EEPROM_EEPASS2_PASS12_bit at EEPROM_EEPASS2.B12;
    const register unsigned short int EEPROM_EEPASS2_PASS13 = 13;
    sbit  EEPROM_EEPASS2_PASS13_bit at EEPROM_EEPASS2.B13;
    const register unsigned short int EEPROM_EEPASS2_PASS14 = 14;
    sbit  EEPROM_EEPASS2_PASS14_bit at EEPROM_EEPASS2.B14;
    const register unsigned short int EEPROM_EEPASS2_PASS15 = 15;
    sbit  EEPROM_EEPASS2_PASS15_bit at EEPROM_EEPASS2.B15;
    const register unsigned short int EEPROM_EEPASS2_PASS16 = 16;
    sbit  EEPROM_EEPASS2_PASS16_bit at EEPROM_EEPASS2.B16;
    const register unsigned short int EEPROM_EEPASS2_PASS17 = 17;
    sbit  EEPROM_EEPASS2_PASS17_bit at EEPROM_EEPASS2.B17;
    const register unsigned short int EEPROM_EEPASS2_PASS18 = 18;
    sbit  EEPROM_EEPASS2_PASS18_bit at EEPROM_EEPASS2.B18;
    const register unsigned short int EEPROM_EEPASS2_PASS19 = 19;
    sbit  EEPROM_EEPASS2_PASS19_bit at EEPROM_EEPASS2.B19;
    const register unsigned short int EEPROM_EEPASS2_PASS20 = 20;
    sbit  EEPROM_EEPASS2_PASS20_bit at EEPROM_EEPASS2.B20;
    const register unsigned short int EEPROM_EEPASS2_PASS21 = 21;
    sbit  EEPROM_EEPASS2_PASS21_bit at EEPROM_EEPASS2.B21;
    const register unsigned short int EEPROM_EEPASS2_PASS22 = 22;
    sbit  EEPROM_EEPASS2_PASS22_bit at EEPROM_EEPASS2.B22;
    const register unsigned short int EEPROM_EEPASS2_PASS23 = 23;
    sbit  EEPROM_EEPASS2_PASS23_bit at EEPROM_EEPASS2.B23;
    const register unsigned short int EEPROM_EEPASS2_PASS24 = 24;
    sbit  EEPROM_EEPASS2_PASS24_bit at EEPROM_EEPASS2.B24;
    const register unsigned short int EEPROM_EEPASS2_PASS25 = 25;
    sbit  EEPROM_EEPASS2_PASS25_bit at EEPROM_EEPASS2.B25;
    const register unsigned short int EEPROM_EEPASS2_PASS26 = 26;
    sbit  EEPROM_EEPASS2_PASS26_bit at EEPROM_EEPASS2.B26;
    const register unsigned short int EEPROM_EEPASS2_PASS27 = 27;
    sbit  EEPROM_EEPASS2_PASS27_bit at EEPROM_EEPASS2.B27;
    const register unsigned short int EEPROM_EEPASS2_PASS28 = 28;
    sbit  EEPROM_EEPASS2_PASS28_bit at EEPROM_EEPASS2.B28;
    const register unsigned short int EEPROM_EEPASS2_PASS29 = 29;
    sbit  EEPROM_EEPASS2_PASS29_bit at EEPROM_EEPASS2.B29;
    const register unsigned short int EEPROM_EEPASS2_PASS30 = 30;
    sbit  EEPROM_EEPASS2_PASS30_bit at EEPROM_EEPASS2.B30;
    const register unsigned short int EEPROM_EEPASS2_PASS31 = 31;
    sbit  EEPROM_EEPASS2_PASS31_bit at EEPROM_EEPASS2.B31;

sfr unsigned long   volatile EEPROM_EEINT         absolute 0x400AF040;
    const register unsigned short int EEPROM_EEINT_INT = 0;
    sbit  EEPROM_EEINT_INT_bit at EEPROM_EEINT.B0;

sfr unsigned long   volatile EEPROM_EEHIDE        absolute 0x400AF050;
    const register unsigned short int EEPROM_EEHIDE_HN1 = 1;
    sbit  EEPROM_EEHIDE_HN1_bit at EEPROM_EEHIDE.B1;
    const register unsigned short int EEPROM_EEHIDE_HN2 = 2;
    sbit  EEPROM_EEHIDE_HN2_bit at EEPROM_EEHIDE.B2;
    const register unsigned short int EEPROM_EEHIDE_HN3 = 3;
    sbit  EEPROM_EEHIDE_HN3_bit at EEPROM_EEHIDE.B3;
    const register unsigned short int EEPROM_EEHIDE_HN4 = 4;
    sbit  EEPROM_EEHIDE_HN4_bit at EEPROM_EEHIDE.B4;
    const register unsigned short int EEPROM_EEHIDE_HN5 = 5;
    sbit  EEPROM_EEHIDE_HN5_bit at EEPROM_EEHIDE.B5;
    const register unsigned short int EEPROM_EEHIDE_HN6 = 6;
    sbit  EEPROM_EEHIDE_HN6_bit at EEPROM_EEHIDE.B6;
    const register unsigned short int EEPROM_EEHIDE_HN7 = 7;
    sbit  EEPROM_EEHIDE_HN7_bit at EEPROM_EEHIDE.B7;
    const register unsigned short int EEPROM_EEHIDE_HN8 = 8;
    sbit  EEPROM_EEHIDE_HN8_bit at EEPROM_EEHIDE.B8;
    const register unsigned short int EEPROM_EEHIDE_HN9 = 9;
    sbit  EEPROM_EEHIDE_HN9_bit at EEPROM_EEHIDE.B9;
    const register unsigned short int EEPROM_EEHIDE_HN10 = 10;
    sbit  EEPROM_EEHIDE_HN10_bit at EEPROM_EEHIDE.B10;
    const register unsigned short int EEPROM_EEHIDE_HN11 = 11;
    sbit  EEPROM_EEHIDE_HN11_bit at EEPROM_EEHIDE.B11;
    const register unsigned short int EEPROM_EEHIDE_HN12 = 12;
    sbit  EEPROM_EEHIDE_HN12_bit at EEPROM_EEHIDE.B12;
    const register unsigned short int EEPROM_EEHIDE_HN13 = 13;
    sbit  EEPROM_EEHIDE_HN13_bit at EEPROM_EEHIDE.B13;
    const register unsigned short int EEPROM_EEHIDE_HN14 = 14;
    sbit  EEPROM_EEHIDE_HN14_bit at EEPROM_EEHIDE.B14;
    const register unsigned short int EEPROM_EEHIDE_HN15 = 15;
    sbit  EEPROM_EEHIDE_HN15_bit at EEPROM_EEHIDE.B15;
    const register unsigned short int EEPROM_EEHIDE_HN16 = 16;
    sbit  EEPROM_EEHIDE_HN16_bit at EEPROM_EEHIDE.B16;
    const register unsigned short int EEPROM_EEHIDE_HN17 = 17;
    sbit  EEPROM_EEHIDE_HN17_bit at EEPROM_EEHIDE.B17;
    const register unsigned short int EEPROM_EEHIDE_HN18 = 18;
    sbit  EEPROM_EEHIDE_HN18_bit at EEPROM_EEHIDE.B18;
    const register unsigned short int EEPROM_EEHIDE_HN19 = 19;
    sbit  EEPROM_EEHIDE_HN19_bit at EEPROM_EEHIDE.B19;
    const register unsigned short int EEPROM_EEHIDE_HN20 = 20;
    sbit  EEPROM_EEHIDE_HN20_bit at EEPROM_EEHIDE.B20;
    const register unsigned short int EEPROM_EEHIDE_HN21 = 21;
    sbit  EEPROM_EEHIDE_HN21_bit at EEPROM_EEHIDE.B21;
    const register unsigned short int EEPROM_EEHIDE_HN22 = 22;
    sbit  EEPROM_EEHIDE_HN22_bit at EEPROM_EEHIDE.B22;
    const register unsigned short int EEPROM_EEHIDE_HN23 = 23;
    sbit  EEPROM_EEHIDE_HN23_bit at EEPROM_EEHIDE.B23;
    const register unsigned short int EEPROM_EEHIDE_HN24 = 24;
    sbit  EEPROM_EEHIDE_HN24_bit at EEPROM_EEHIDE.B24;
    const register unsigned short int EEPROM_EEHIDE_HN25 = 25;
    sbit  EEPROM_EEHIDE_HN25_bit at EEPROM_EEHIDE.B25;
    const register unsigned short int EEPROM_EEHIDE_HN26 = 26;
    sbit  EEPROM_EEHIDE_HN26_bit at EEPROM_EEHIDE.B26;
    const register unsigned short int EEPROM_EEHIDE_HN27 = 27;
    sbit  EEPROM_EEHIDE_HN27_bit at EEPROM_EEHIDE.B27;
    const register unsigned short int EEPROM_EEHIDE_HN28 = 28;
    sbit  EEPROM_EEHIDE_HN28_bit at EEPROM_EEHIDE.B28;
    const register unsigned short int EEPROM_EEHIDE_HN29 = 29;
    sbit  EEPROM_EEHIDE_HN29_bit at EEPROM_EEHIDE.B29;
    const register unsigned short int EEPROM_EEHIDE_HN30 = 30;
    sbit  EEPROM_EEHIDE_HN30_bit at EEPROM_EEHIDE.B30;
    const register unsigned short int EEPROM_EEHIDE_HN31 = 31;
    sbit  EEPROM_EEHIDE_HN31_bit at EEPROM_EEHIDE.B31;

sfr unsigned long   volatile EEPROM_EEDBGME       absolute 0x400AF080;
    const register unsigned short int EEPROM_EEDBGME_ME = 0;
    sbit  EEPROM_EEDBGME_ME_bit at EEPROM_EEDBGME.B0;
    const register unsigned short int EEPROM_EEDBGME_KEY16 = 16;
    sbit  EEPROM_EEDBGME_KEY16_bit at EEPROM_EEDBGME.B16;
    const register unsigned short int EEPROM_EEDBGME_KEY17 = 17;
    sbit  EEPROM_EEDBGME_KEY17_bit at EEPROM_EEDBGME.B17;
    const register unsigned short int EEPROM_EEDBGME_KEY18 = 18;
    sbit  EEPROM_EEDBGME_KEY18_bit at EEPROM_EEDBGME.B18;
    const register unsigned short int EEPROM_EEDBGME_KEY19 = 19;
    sbit  EEPROM_EEDBGME_KEY19_bit at EEPROM_EEDBGME.B19;
    const register unsigned short int EEPROM_EEDBGME_KEY20 = 20;
    sbit  EEPROM_EEDBGME_KEY20_bit at EEPROM_EEDBGME.B20;
    const register unsigned short int EEPROM_EEDBGME_KEY21 = 21;
    sbit  EEPROM_EEDBGME_KEY21_bit at EEPROM_EEDBGME.B21;
    const register unsigned short int EEPROM_EEDBGME_KEY22 = 22;
    sbit  EEPROM_EEDBGME_KEY22_bit at EEPROM_EEDBGME.B22;
    const register unsigned short int EEPROM_EEDBGME_KEY23 = 23;
    sbit  EEPROM_EEDBGME_KEY23_bit at EEPROM_EEDBGME.B23;
    const register unsigned short int EEPROM_EEDBGME_KEY24 = 24;
    sbit  EEPROM_EEDBGME_KEY24_bit at EEPROM_EEDBGME.B24;
    const register unsigned short int EEPROM_EEDBGME_KEY25 = 25;
    sbit  EEPROM_EEDBGME_KEY25_bit at EEPROM_EEDBGME.B25;
    const register unsigned short int EEPROM_EEDBGME_KEY26 = 26;
    sbit  EEPROM_EEDBGME_KEY26_bit at EEPROM_EEDBGME.B26;
    const register unsigned short int EEPROM_EEDBGME_KEY27 = 27;
    sbit  EEPROM_EEDBGME_KEY27_bit at EEPROM_EEDBGME.B27;
    const register unsigned short int EEPROM_EEDBGME_KEY28 = 28;
    sbit  EEPROM_EEDBGME_KEY28_bit at EEPROM_EEDBGME.B28;
    const register unsigned short int EEPROM_EEDBGME_KEY29 = 29;
    sbit  EEPROM_EEDBGME_KEY29_bit at EEPROM_EEDBGME.B29;
    const register unsigned short int EEPROM_EEDBGME_KEY30 = 30;
    sbit  EEPROM_EEDBGME_KEY30_bit at EEPROM_EEDBGME.B30;
    const register unsigned short int EEPROM_EEDBGME_KEY31 = 31;
    sbit  EEPROM_EEDBGME_KEY31_bit at EEPROM_EEDBGME.B31;

sfr unsigned long   volatile EEPROM_PP            absolute 0x400AFFC0;
    const register unsigned short int EEPROM_PP_SIZE0 = 0;
    sbit  EEPROM_PP_SIZE0_bit at EEPROM_PP.B0;
    const register unsigned short int EEPROM_PP_SIZE1 = 1;
    sbit  EEPROM_PP_SIZE1_bit at EEPROM_PP.B1;
    const register unsigned short int EEPROM_PP_SIZE2 = 2;
    sbit  EEPROM_PP_SIZE2_bit at EEPROM_PP.B2;
    const register unsigned short int EEPROM_PP_SIZE3 = 3;
    sbit  EEPROM_PP_SIZE3_bit at EEPROM_PP.B3;
    const register unsigned short int EEPROM_PP_SIZE4 = 4;
    sbit  EEPROM_PP_SIZE4_bit at EEPROM_PP.B4;

sfr unsigned long   volatile I2C4_MSA             absolute 0x400C0000;
    sbit  I2C_MSA_RS_I2C4_MSA_bit at I2C4_MSA.B0;
    sbit  I2C_MSA_SA1_I2C4_MSA_bit at I2C4_MSA.B1;
    sbit  I2C_MSA_SA2_I2C4_MSA_bit at I2C4_MSA.B2;
    sbit  I2C_MSA_SA3_I2C4_MSA_bit at I2C4_MSA.B3;
    sbit  I2C_MSA_SA4_I2C4_MSA_bit at I2C4_MSA.B4;
    sbit  I2C_MSA_SA5_I2C4_MSA_bit at I2C4_MSA.B5;
    sbit  I2C_MSA_SA6_I2C4_MSA_bit at I2C4_MSA.B6;
    sbit  I2C_MSA_SA7_I2C4_MSA_bit at I2C4_MSA.B7;

sfr unsigned long   volatile I2C4_SOAR            absolute 0x400C0800;
    sbit  I2C_SOAR_OAR0_I2C4_SOAR_bit at I2C4_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C4_SOAR_bit at I2C4_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C4_SOAR_bit at I2C4_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C4_SOAR_bit at I2C4_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C4_SOAR_bit at I2C4_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C4_SOAR_bit at I2C4_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C4_SOAR_bit at I2C4_SOAR.B6;

sfr unsigned long   volatile I2C4_SCSR            absolute 0x400C0804;
    sbit  I2C_SCSR_RREQ_I2C4_SCSR_bit at I2C4_SCSR.B0;
    sbit  I2C_SCSR_FBR_I2C4_SCSR_bit at I2C4_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C4_SCSR_bit at I2C4_SCSR.B3;

    sbit  I2C_SCSR_DA_I2C4_SCSR_bit at I2C4_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C4_SCSR_bit at I2C4_SCSR.B1;

sfr unsigned long   volatile I2C4_MCS             absolute 0x400C0004;
    sbit  I2C_MCS_RUN_I2C4_MCS_bit at I2C4_MCS.B0;
    sbit  I2C_MCS_START_I2C4_MCS_bit at I2C4_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C4_MCS_bit at I2C4_MCS.B2;
    sbit  I2C_MCS_ACK_I2C4_MCS_bit at I2C4_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C4_MCS_bit at I2C4_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C4_MCS_bit at I2C4_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C4_MCS_bit at I2C4_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C4_MCS_bit at I2C4_MCS.B7;

    sbit  I2C_MCS_BUSY_I2C4_MCS_bit at I2C4_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C4_MCS_bit at I2C4_MCS.B1;
    sbit  I2C_MCS_STOP_I2C4_MCS_bit at I2C4_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C4_MCS_bit at I2C4_MCS.B3;
    sbit  I2C_MCS_HS_I2C4_MCS_bit at I2C4_MCS.B4;

sfr unsigned long   volatile I2C4_SDR             absolute 0x400C0808;
    sbit  I2C_SDR_DATA0_I2C4_SDR_bit at I2C4_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C4_SDR_bit at I2C4_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C4_SDR_bit at I2C4_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C4_SDR_bit at I2C4_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C4_SDR_bit at I2C4_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C4_SDR_bit at I2C4_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C4_SDR_bit at I2C4_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C4_SDR_bit at I2C4_SDR.B7;

sfr unsigned long   volatile I2C4_MDR             absolute 0x400C0008;
    sbit  I2C_MDR_DATA0_I2C4_MDR_bit at I2C4_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C4_MDR_bit at I2C4_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C4_MDR_bit at I2C4_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C4_MDR_bit at I2C4_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C4_MDR_bit at I2C4_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C4_MDR_bit at I2C4_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C4_MDR_bit at I2C4_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C4_MDR_bit at I2C4_MDR.B7;

sfr unsigned long   volatile I2C4_MTPR            absolute 0x400C000C;
    sbit  I2C_MTPR_TPR0_I2C4_MTPR_bit at I2C4_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C4_MTPR_bit at I2C4_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C4_MTPR_bit at I2C4_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C4_MTPR_bit at I2C4_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C4_MTPR_bit at I2C4_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C4_MTPR_bit at I2C4_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C4_MTPR_bit at I2C4_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C4_MTPR_bit at I2C4_MTPR.B7;

sfr unsigned long   volatile I2C4_SIMR            absolute 0x400C080C;
    sbit  I2C_SIMR_DATAIM_I2C4_SIMR_bit at I2C4_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C4_SIMR_bit at I2C4_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C4_SIMR_bit at I2C4_SIMR.B2;

sfr unsigned long   volatile I2C4_SRIS            absolute 0x400C0810;
    sbit  I2C_SRIS_DATARIS_I2C4_SRIS_bit at I2C4_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C4_SRIS_bit at I2C4_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C4_SRIS_bit at I2C4_SRIS.B2;

sfr unsigned long   volatile I2C4_MIMR            absolute 0x400C0010;
    sbit  I2C_MIMR_IM_I2C4_MIMR_bit at I2C4_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C4_MIMR_bit at I2C4_MIMR.B1;

sfr unsigned long   volatile I2C4_MRIS            absolute 0x400C0014;
    sbit  I2C_MRIS_RIS_I2C4_MRIS_bit at I2C4_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C4_MRIS_bit at I2C4_MRIS.B1;

sfr unsigned long   volatile I2C4_SMIS            absolute 0x400C0814;
    sbit  I2C_SMIS_DATAMIS_I2C4_SMIS_bit at I2C4_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C4_SMIS_bit at I2C4_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C4_SMIS_bit at I2C4_SMIS.B2;

sfr unsigned long   volatile I2C4_SICR            absolute 0x400C0818;
    sbit  I2C_SICR_DATAIC_I2C4_SICR_bit at I2C4_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C4_SICR_bit at I2C4_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C4_SICR_bit at I2C4_SICR.B2;

sfr unsigned long   volatile I2C4_MMIS            absolute 0x400C0018;
    sbit  I2C_MMIS_MIS_I2C4_MMIS_bit at I2C4_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C4_MMIS_bit at I2C4_MMIS.B1;

sfr unsigned long   volatile I2C4_MICR            absolute 0x400C001C;
    sbit  I2C_MICR_IC_I2C4_MICR_bit at I2C4_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C4_MICR_bit at I2C4_MICR.B1;

sfr unsigned long   volatile I2C4_SOAR2           absolute 0x400C081C;
    sbit  I2C_SOAR2_OAR20_I2C4_SOAR2_bit at I2C4_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C4_SOAR2_bit at I2C4_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C4_SOAR2_bit at I2C4_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C4_SOAR2_bit at I2C4_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C4_SOAR2_bit at I2C4_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C4_SOAR2_bit at I2C4_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C4_SOAR2_bit at I2C4_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C4_SOAR2_bit at I2C4_SOAR2.B7;

sfr unsigned long   volatile I2C4_MCR             absolute 0x400C0020;
    sbit  I2C_MCR_LPBK_I2C4_MCR_bit at I2C4_MCR.B0;
    sbit  I2C_MCR_MFE_I2C4_MCR_bit at I2C4_MCR.B4;
    sbit  I2C_MCR_SFE_I2C4_MCR_bit at I2C4_MCR.B5;

sfr unsigned long   volatile I2C4_SACKCTL         absolute 0x400C0820;
    sbit  I2C_SACKCTL_ACKOEN_I2C4_SACKCTL_bit at I2C4_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C4_SACKCTL_bit at I2C4_SACKCTL.B1;

sfr unsigned long   volatile I2C4_MCLKOCNT        absolute 0x400C0024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C4_MCLKOCNT_bit at I2C4_MCLKOCNT.B7;

sfr unsigned long   volatile I2C4_MBMON           absolute 0x400C002C;
    sbit  I2C_MBMON_SCL_I2C4_MBMON_bit at I2C4_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C4_MBMON_bit at I2C4_MBMON.B1;

sfr unsigned long   volatile I2C4_PP              absolute 0x400C0FC0;
    sbit  I2C_PP_HS_I2C4_PP_bit at I2C4_PP.B0;

sfr unsigned long   volatile I2C4_PC              absolute 0x400C0FC4;
    sbit  I2C_PC_HS_I2C4_PC_bit at I2C4_PC.B0;

sfr unsigned long   volatile I2C5_MSA             absolute 0x400C1000;
    sbit  I2C_MSA_RS_I2C5_MSA_bit at I2C5_MSA.B0;
    sbit  I2C_MSA_SA1_I2C5_MSA_bit at I2C5_MSA.B1;
    sbit  I2C_MSA_SA2_I2C5_MSA_bit at I2C5_MSA.B2;
    sbit  I2C_MSA_SA3_I2C5_MSA_bit at I2C5_MSA.B3;
    sbit  I2C_MSA_SA4_I2C5_MSA_bit at I2C5_MSA.B4;
    sbit  I2C_MSA_SA5_I2C5_MSA_bit at I2C5_MSA.B5;
    sbit  I2C_MSA_SA6_I2C5_MSA_bit at I2C5_MSA.B6;
    sbit  I2C_MSA_SA7_I2C5_MSA_bit at I2C5_MSA.B7;

sfr unsigned long   volatile I2C5_SOAR            absolute 0x400C1800;
    sbit  I2C_SOAR_OAR0_I2C5_SOAR_bit at I2C5_SOAR.B0;
    sbit  I2C_SOAR_OAR1_I2C5_SOAR_bit at I2C5_SOAR.B1;
    sbit  I2C_SOAR_OAR2_I2C5_SOAR_bit at I2C5_SOAR.B2;
    sbit  I2C_SOAR_OAR3_I2C5_SOAR_bit at I2C5_SOAR.B3;
    sbit  I2C_SOAR_OAR4_I2C5_SOAR_bit at I2C5_SOAR.B4;
    sbit  I2C_SOAR_OAR5_I2C5_SOAR_bit at I2C5_SOAR.B5;
    sbit  I2C_SOAR_OAR6_I2C5_SOAR_bit at I2C5_SOAR.B6;

sfr unsigned long   volatile I2C5_SCSR            absolute 0x400C1804;
    sbit  I2C_SCSR_RREQ_I2C5_SCSR_bit at I2C5_SCSR.B0;
    sbit  I2C_SCSR_FBR_I2C5_SCSR_bit at I2C5_SCSR.B2;
    sbit  I2C_SCSR_OAR2SEL_I2C5_SCSR_bit at I2C5_SCSR.B3;

    sbit  I2C_SCSR_DA_I2C5_SCSR_bit at I2C5_SCSR.B0;
    sbit  I2C_SCSR_TREQ_I2C5_SCSR_bit at I2C5_SCSR.B1;

sfr unsigned long   volatile I2C5_MCS             absolute 0x400C1004;
    sbit  I2C_MCS_RUN_I2C5_MCS_bit at I2C5_MCS.B0;
    sbit  I2C_MCS_START_I2C5_MCS_bit at I2C5_MCS.B1;
    sbit  I2C_MCS_ADRACK_I2C5_MCS_bit at I2C5_MCS.B2;
    sbit  I2C_MCS_ACK_I2C5_MCS_bit at I2C5_MCS.B3;
    sbit  I2C_MCS_ARBLST_I2C5_MCS_bit at I2C5_MCS.B4;
    sbit  I2C_MCS_IDLE_I2C5_MCS_bit at I2C5_MCS.B5;
    sbit  I2C_MCS_BUSBSY_I2C5_MCS_bit at I2C5_MCS.B6;
    sbit  I2C_MCS_CLKTO_I2C5_MCS_bit at I2C5_MCS.B7;

    sbit  I2C_MCS_BUSY_I2C5_MCS_bit at I2C5_MCS.B0;
    sbit  I2C_MCS_ERROR_I2C5_MCS_bit at I2C5_MCS.B1;
    sbit  I2C_MCS_STOP_I2C5_MCS_bit at I2C5_MCS.B2;
    sbit  I2C_MCS_DATACK_I2C5_MCS_bit at I2C5_MCS.B3;
    sbit  I2C_MCS_HS_I2C5_MCS_bit at I2C5_MCS.B4;

sfr unsigned long   volatile I2C5_SDR             absolute 0x400C1808;
    sbit  I2C_SDR_DATA0_I2C5_SDR_bit at I2C5_SDR.B0;
    sbit  I2C_SDR_DATA1_I2C5_SDR_bit at I2C5_SDR.B1;
    sbit  I2C_SDR_DATA2_I2C5_SDR_bit at I2C5_SDR.B2;
    sbit  I2C_SDR_DATA3_I2C5_SDR_bit at I2C5_SDR.B3;
    sbit  I2C_SDR_DATA4_I2C5_SDR_bit at I2C5_SDR.B4;
    sbit  I2C_SDR_DATA5_I2C5_SDR_bit at I2C5_SDR.B5;
    sbit  I2C_SDR_DATA6_I2C5_SDR_bit at I2C5_SDR.B6;
    sbit  I2C_SDR_DATA7_I2C5_SDR_bit at I2C5_SDR.B7;

sfr unsigned long   volatile I2C5_MDR             absolute 0x400C1008;
    sbit  I2C_MDR_DATA0_I2C5_MDR_bit at I2C5_MDR.B0;
    sbit  I2C_MDR_DATA1_I2C5_MDR_bit at I2C5_MDR.B1;
    sbit  I2C_MDR_DATA2_I2C5_MDR_bit at I2C5_MDR.B2;
    sbit  I2C_MDR_DATA3_I2C5_MDR_bit at I2C5_MDR.B3;
    sbit  I2C_MDR_DATA4_I2C5_MDR_bit at I2C5_MDR.B4;
    sbit  I2C_MDR_DATA5_I2C5_MDR_bit at I2C5_MDR.B5;
    sbit  I2C_MDR_DATA6_I2C5_MDR_bit at I2C5_MDR.B6;
    sbit  I2C_MDR_DATA7_I2C5_MDR_bit at I2C5_MDR.B7;

sfr unsigned long   volatile I2C5_MTPR            absolute 0x400C100C;
    sbit  I2C_MTPR_TPR0_I2C5_MTPR_bit at I2C5_MTPR.B0;
    sbit  I2C_MTPR_TPR1_I2C5_MTPR_bit at I2C5_MTPR.B1;
    sbit  I2C_MTPR_TPR2_I2C5_MTPR_bit at I2C5_MTPR.B2;
    sbit  I2C_MTPR_TPR3_I2C5_MTPR_bit at I2C5_MTPR.B3;
    sbit  I2C_MTPR_TPR4_I2C5_MTPR_bit at I2C5_MTPR.B4;
    sbit  I2C_MTPR_TPR5_I2C5_MTPR_bit at I2C5_MTPR.B5;
    sbit  I2C_MTPR_TPR6_I2C5_MTPR_bit at I2C5_MTPR.B6;
    sbit  I2C_MTPR_HS_I2C5_MTPR_bit at I2C5_MTPR.B7;

sfr unsigned long   volatile I2C5_SIMR            absolute 0x400C180C;
    sbit  I2C_SIMR_DATAIM_I2C5_SIMR_bit at I2C5_SIMR.B0;
    sbit  I2C_SIMR_STARTIM_I2C5_SIMR_bit at I2C5_SIMR.B1;
    sbit  I2C_SIMR_STOPIM_I2C5_SIMR_bit at I2C5_SIMR.B2;

sfr unsigned long   volatile I2C5_SRIS            absolute 0x400C1810;
    sbit  I2C_SRIS_DATARIS_I2C5_SRIS_bit at I2C5_SRIS.B0;
    sbit  I2C_SRIS_STARTRIS_I2C5_SRIS_bit at I2C5_SRIS.B1;
    sbit  I2C_SRIS_STOPRIS_I2C5_SRIS_bit at I2C5_SRIS.B2;

sfr unsigned long   volatile I2C5_MIMR            absolute 0x400C1010;
    sbit  I2C_MIMR_IM_I2C5_MIMR_bit at I2C5_MIMR.B0;
    sbit  I2C_MIMR_CLKIM_I2C5_MIMR_bit at I2C5_MIMR.B1;

sfr unsigned long   volatile I2C5_MRIS            absolute 0x400C1014;
    sbit  I2C_MRIS_RIS_I2C5_MRIS_bit at I2C5_MRIS.B0;
    sbit  I2C_MRIS_CLKRIS_I2C5_MRIS_bit at I2C5_MRIS.B1;

sfr unsigned long   volatile I2C5_SMIS            absolute 0x400C1814;
    sbit  I2C_SMIS_DATAMIS_I2C5_SMIS_bit at I2C5_SMIS.B0;
    sbit  I2C_SMIS_STARTMIS_I2C5_SMIS_bit at I2C5_SMIS.B1;
    sbit  I2C_SMIS_STOPMIS_I2C5_SMIS_bit at I2C5_SMIS.B2;

sfr unsigned long   volatile I2C5_SICR            absolute 0x400C1818;
    sbit  I2C_SICR_DATAIC_I2C5_SICR_bit at I2C5_SICR.B0;
    sbit  I2C_SICR_STARTIC_I2C5_SICR_bit at I2C5_SICR.B1;
    sbit  I2C_SICR_STOPIC_I2C5_SICR_bit at I2C5_SICR.B2;

sfr unsigned long   volatile I2C5_MMIS            absolute 0x400C1018;
    sbit  I2C_MMIS_MIS_I2C5_MMIS_bit at I2C5_MMIS.B0;
    sbit  I2C_MMIS_CLKMIS_I2C5_MMIS_bit at I2C5_MMIS.B1;

sfr unsigned long   volatile I2C5_MICR            absolute 0x400C101C;
    sbit  I2C_MICR_IC_I2C5_MICR_bit at I2C5_MICR.B0;
    sbit  I2C_MICR_CLKIC_I2C5_MICR_bit at I2C5_MICR.B1;

sfr unsigned long   volatile I2C5_SOAR2           absolute 0x400C181C;
    sbit  I2C_SOAR2_OAR20_I2C5_SOAR2_bit at I2C5_SOAR2.B0;
    sbit  I2C_SOAR2_OAR21_I2C5_SOAR2_bit at I2C5_SOAR2.B1;
    sbit  I2C_SOAR2_OAR22_I2C5_SOAR2_bit at I2C5_SOAR2.B2;
    sbit  I2C_SOAR2_OAR23_I2C5_SOAR2_bit at I2C5_SOAR2.B3;
    sbit  I2C_SOAR2_OAR24_I2C5_SOAR2_bit at I2C5_SOAR2.B4;
    sbit  I2C_SOAR2_OAR25_I2C5_SOAR2_bit at I2C5_SOAR2.B5;
    sbit  I2C_SOAR2_OAR26_I2C5_SOAR2_bit at I2C5_SOAR2.B6;
    sbit  I2C_SOAR2_OAR2EN_I2C5_SOAR2_bit at I2C5_SOAR2.B7;

sfr unsigned long   volatile I2C5_MCR             absolute 0x400C1020;
    sbit  I2C_MCR_LPBK_I2C5_MCR_bit at I2C5_MCR.B0;
    sbit  I2C_MCR_MFE_I2C5_MCR_bit at I2C5_MCR.B4;
    sbit  I2C_MCR_SFE_I2C5_MCR_bit at I2C5_MCR.B5;

sfr unsigned long   volatile I2C5_SACKCTL         absolute 0x400C1820;
    sbit  I2C_SACKCTL_ACKOEN_I2C5_SACKCTL_bit at I2C5_SACKCTL.B0;
    sbit  I2C_SACKCTL_ACKOVAL_I2C5_SACKCTL_bit at I2C5_SACKCTL.B1;

sfr unsigned long   volatile I2C5_MCLKOCNT        absolute 0x400C1024;
    sbit  I2C_MCLKOCNT_CNTL0_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B0;
    sbit  I2C_MCLKOCNT_CNTL1_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B1;
    sbit  I2C_MCLKOCNT_CNTL2_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B2;
    sbit  I2C_MCLKOCNT_CNTL3_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B3;
    sbit  I2C_MCLKOCNT_CNTL4_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B4;
    sbit  I2C_MCLKOCNT_CNTL5_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B5;
    sbit  I2C_MCLKOCNT_CNTL6_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B6;
    sbit  I2C_MCLKOCNT_CNTL7_I2C5_MCLKOCNT_bit at I2C5_MCLKOCNT.B7;

sfr unsigned long   volatile I2C5_MBMON           absolute 0x400C102C;
    sbit  I2C_MBMON_SCL_I2C5_MBMON_bit at I2C5_MBMON.B0;
    sbit  I2C_MBMON_SDA_I2C5_MBMON_bit at I2C5_MBMON.B1;

sfr unsigned long   volatile I2C5_PP              absolute 0x400C1FC0;
    sbit  I2C_PP_HS_I2C5_PP_bit at I2C5_PP.B0;

sfr unsigned long   volatile I2C5_PC              absolute 0x400C1FC4;
    sbit  I2C_PC_HS_I2C5_PC_bit at I2C5_PC.B0;

sfr unsigned long   volatile SYSEXC_RIS           absolute 0x400F9000;
    const register unsigned short int SYSEXC_RIS_FPIDCRIS = 0;
    sbit  SYSEXC_RIS_FPIDCRIS_bit at SYSEXC_RIS.B0;
    const register unsigned short int SYSEXC_RIS_FPDZCRIS = 1;
    sbit  SYSEXC_RIS_FPDZCRIS_bit at SYSEXC_RIS.B1;
    const register unsigned short int SYSEXC_RIS_FPIOCRIS = 2;
    sbit  SYSEXC_RIS_FPIOCRIS_bit at SYSEXC_RIS.B2;
    const register unsigned short int SYSEXC_RIS_FPUFCRIS = 3;
    sbit  SYSEXC_RIS_FPUFCRIS_bit at SYSEXC_RIS.B3;
    const register unsigned short int SYSEXC_RIS_FPOFCRIS = 4;
    sbit  SYSEXC_RIS_FPOFCRIS_bit at SYSEXC_RIS.B4;
    const register unsigned short int SYSEXC_RIS_FPIXCRIS = 5;
    sbit  SYSEXC_RIS_FPIXCRIS_bit at SYSEXC_RIS.B5;

sfr unsigned long   volatile SYSEXC_IM            absolute 0x400F9004;
    const register unsigned short int SYSEXC_IM_FPIDCIM = 0;
    sbit  SYSEXC_IM_FPIDCIM_bit at SYSEXC_IM.B0;
    const register unsigned short int SYSEXC_IM_FPDZCIM = 1;
    sbit  SYSEXC_IM_FPDZCIM_bit at SYSEXC_IM.B1;
    const register unsigned short int SYSEXC_IM_FPIOCIM = 2;
    sbit  SYSEXC_IM_FPIOCIM_bit at SYSEXC_IM.B2;
    const register unsigned short int SYSEXC_IM_FPUFCIM = 3;
    sbit  SYSEXC_IM_FPUFCIM_bit at SYSEXC_IM.B3;
    const register unsigned short int SYSEXC_IM_FPOFCIM = 4;
    sbit  SYSEXC_IM_FPOFCIM_bit at SYSEXC_IM.B4;
    const register unsigned short int SYSEXC_IM_FPIXCIM = 5;
    sbit  SYSEXC_IM_FPIXCIM_bit at SYSEXC_IM.B5;

sfr unsigned long   volatile SYSEXC_MIS           absolute 0x400F9008;
    const register unsigned short int SYSEXC_MIS_FPIDCMIS = 0;
    sbit  SYSEXC_MIS_FPIDCMIS_bit at SYSEXC_MIS.B0;
    const register unsigned short int SYSEXC_MIS_FPDZCMIS = 1;
    sbit  SYSEXC_MIS_FPDZCMIS_bit at SYSEXC_MIS.B1;
    const register unsigned short int SYSEXC_MIS_FPIOCMIS = 2;
    sbit  SYSEXC_MIS_FPIOCMIS_bit at SYSEXC_MIS.B2;
    const register unsigned short int SYSEXC_MIS_FPUFCMIS = 3;
    sbit  SYSEXC_MIS_FPUFCMIS_bit at SYSEXC_MIS.B3;
    const register unsigned short int SYSEXC_MIS_FPOFCMIS = 4;
    sbit  SYSEXC_MIS_FPOFCMIS_bit at SYSEXC_MIS.B4;
    const register unsigned short int SYSEXC_MIS_FPIXCMIS = 5;
    sbit  SYSEXC_MIS_FPIXCMIS_bit at SYSEXC_MIS.B5;

sfr unsigned long   volatile SYSEXC_IC            absolute 0x400F900C;
    const register unsigned short int SYSEXC_IC_FPIDCIC = 0;
    sbit  SYSEXC_IC_FPIDCIC_bit at SYSEXC_IC.B0;
    const register unsigned short int SYSEXC_IC_FPDZCIC = 1;
    sbit  SYSEXC_IC_FPDZCIC_bit at SYSEXC_IC.B1;
    const register unsigned short int SYSEXC_IC_FPIOCIC = 2;
    sbit  SYSEXC_IC_FPIOCIC_bit at SYSEXC_IC.B2;
    const register unsigned short int SYSEXC_IC_FPUFCIC = 3;
    sbit  SYSEXC_IC_FPUFCIC_bit at SYSEXC_IC.B3;
    const register unsigned short int SYSEXC_IC_FPOFCIC = 4;
    sbit  SYSEXC_IC_FPOFCIC_bit at SYSEXC_IC.B4;
    const register unsigned short int SYSEXC_IC_FPIXCIC = 5;
    sbit  SYSEXC_IC_FPIXCIC_bit at SYSEXC_IC.B5;

sfr unsigned long   volatile HIB_RTCC             absolute 0x400FC000;
    const register unsigned short int HIB_RTCC0 = 0;
    sbit  HIB_RTCC0_bit at HIB_RTCC.B0;
    const register unsigned short int HIB_RTCC1 = 1;
    sbit  HIB_RTCC1_bit at HIB_RTCC.B1;
    const register unsigned short int HIB_RTCC2 = 2;
    sbit  HIB_RTCC2_bit at HIB_RTCC.B2;
    const register unsigned short int HIB_RTCC3 = 3;
    sbit  HIB_RTCC3_bit at HIB_RTCC.B3;
    const register unsigned short int HIB_RTCC4 = 4;
    sbit  HIB_RTCC4_bit at HIB_RTCC.B4;
    const register unsigned short int HIB_RTCC5 = 5;
    sbit  HIB_RTCC5_bit at HIB_RTCC.B5;
    const register unsigned short int HIB_RTCC6 = 6;
    sbit  HIB_RTCC6_bit at HIB_RTCC.B6;
    const register unsigned short int HIB_RTCC7 = 7;
    sbit  HIB_RTCC7_bit at HIB_RTCC.B7;
    const register unsigned short int HIB_RTCC8 = 8;
    sbit  HIB_RTCC8_bit at HIB_RTCC.B8;
    const register unsigned short int HIB_RTCC9 = 9;
    sbit  HIB_RTCC9_bit at HIB_RTCC.B9;
    const register unsigned short int HIB_RTCC10 = 10;
    sbit  HIB_RTCC10_bit at HIB_RTCC.B10;
    const register unsigned short int HIB_RTCC11 = 11;
    sbit  HIB_RTCC11_bit at HIB_RTCC.B11;
    const register unsigned short int HIB_RTCC12 = 12;
    sbit  HIB_RTCC12_bit at HIB_RTCC.B12;
    const register unsigned short int HIB_RTCC13 = 13;
    sbit  HIB_RTCC13_bit at HIB_RTCC.B13;
    const register unsigned short int HIB_RTCC14 = 14;
    sbit  HIB_RTCC14_bit at HIB_RTCC.B14;
    const register unsigned short int HIB_RTCC15 = 15;
    sbit  HIB_RTCC15_bit at HIB_RTCC.B15;
    const register unsigned short int HIB_RTCC16 = 16;
    sbit  HIB_RTCC16_bit at HIB_RTCC.B16;
    const register unsigned short int HIB_RTCC17 = 17;
    sbit  HIB_RTCC17_bit at HIB_RTCC.B17;
    const register unsigned short int HIB_RTCC18 = 18;
    sbit  HIB_RTCC18_bit at HIB_RTCC.B18;
    const register unsigned short int HIB_RTCC19 = 19;
    sbit  HIB_RTCC19_bit at HIB_RTCC.B19;
    const register unsigned short int HIB_RTCC20 = 20;
    sbit  HIB_RTCC20_bit at HIB_RTCC.B20;
    const register unsigned short int HIB_RTCC21 = 21;
    sbit  HIB_RTCC21_bit at HIB_RTCC.B21;
    const register unsigned short int HIB_RTCC22 = 22;
    sbit  HIB_RTCC22_bit at HIB_RTCC.B22;
    const register unsigned short int HIB_RTCC23 = 23;
    sbit  HIB_RTCC23_bit at HIB_RTCC.B23;
    const register unsigned short int HIB_RTCC24 = 24;
    sbit  HIB_RTCC24_bit at HIB_RTCC.B24;
    const register unsigned short int HIB_RTCC25 = 25;
    sbit  HIB_RTCC25_bit at HIB_RTCC.B25;
    const register unsigned short int HIB_RTCC26 = 26;
    sbit  HIB_RTCC26_bit at HIB_RTCC.B26;
    const register unsigned short int HIB_RTCC27 = 27;
    sbit  HIB_RTCC27_bit at HIB_RTCC.B27;
    const register unsigned short int HIB_RTCC28 = 28;
    sbit  HIB_RTCC28_bit at HIB_RTCC.B28;
    const register unsigned short int HIB_RTCC29 = 29;
    sbit  HIB_RTCC29_bit at HIB_RTCC.B29;
    const register unsigned short int HIB_RTCC30 = 30;
    sbit  HIB_RTCC30_bit at HIB_RTCC.B30;
    const register unsigned short int HIB_RTCC31 = 31;
    sbit  HIB_RTCC31_bit at HIB_RTCC.B31;

sfr unsigned long   volatile HIB_RTCM0            absolute 0x400FC004;
    const register unsigned short int HIB_RTCM00 = 0;
    sbit  HIB_RTCM00_bit at HIB_RTCM0.B0;
    const register unsigned short int HIB_RTCM01 = 1;
    sbit  HIB_RTCM01_bit at HIB_RTCM0.B1;
    const register unsigned short int HIB_RTCM02 = 2;
    sbit  HIB_RTCM02_bit at HIB_RTCM0.B2;
    const register unsigned short int HIB_RTCM03 = 3;
    sbit  HIB_RTCM03_bit at HIB_RTCM0.B3;
    const register unsigned short int HIB_RTCM04 = 4;
    sbit  HIB_RTCM04_bit at HIB_RTCM0.B4;
    const register unsigned short int HIB_RTCM05 = 5;
    sbit  HIB_RTCM05_bit at HIB_RTCM0.B5;
    const register unsigned short int HIB_RTCM06 = 6;
    sbit  HIB_RTCM06_bit at HIB_RTCM0.B6;
    const register unsigned short int HIB_RTCM07 = 7;
    sbit  HIB_RTCM07_bit at HIB_RTCM0.B7;
    const register unsigned short int HIB_RTCM08 = 8;
    sbit  HIB_RTCM08_bit at HIB_RTCM0.B8;
    const register unsigned short int HIB_RTCM09 = 9;
    sbit  HIB_RTCM09_bit at HIB_RTCM0.B9;
    const register unsigned short int HIB_RTCM010 = 10;
    sbit  HIB_RTCM010_bit at HIB_RTCM0.B10;
    const register unsigned short int HIB_RTCM011 = 11;
    sbit  HIB_RTCM011_bit at HIB_RTCM0.B11;
    const register unsigned short int HIB_RTCM012 = 12;
    sbit  HIB_RTCM012_bit at HIB_RTCM0.B12;
    const register unsigned short int HIB_RTCM013 = 13;
    sbit  HIB_RTCM013_bit at HIB_RTCM0.B13;
    const register unsigned short int HIB_RTCM014 = 14;
    sbit  HIB_RTCM014_bit at HIB_RTCM0.B14;
    const register unsigned short int HIB_RTCM015 = 15;
    sbit  HIB_RTCM015_bit at HIB_RTCM0.B15;
    const register unsigned short int HIB_RTCM016 = 16;
    sbit  HIB_RTCM016_bit at HIB_RTCM0.B16;
    const register unsigned short int HIB_RTCM017 = 17;
    sbit  HIB_RTCM017_bit at HIB_RTCM0.B17;
    const register unsigned short int HIB_RTCM018 = 18;
    sbit  HIB_RTCM018_bit at HIB_RTCM0.B18;
    const register unsigned short int HIB_RTCM019 = 19;
    sbit  HIB_RTCM019_bit at HIB_RTCM0.B19;
    const register unsigned short int HIB_RTCM020 = 20;
    sbit  HIB_RTCM020_bit at HIB_RTCM0.B20;
    const register unsigned short int HIB_RTCM021 = 21;
    sbit  HIB_RTCM021_bit at HIB_RTCM0.B21;
    const register unsigned short int HIB_RTCM022 = 22;
    sbit  HIB_RTCM022_bit at HIB_RTCM0.B22;
    const register unsigned short int HIB_RTCM023 = 23;
    sbit  HIB_RTCM023_bit at HIB_RTCM0.B23;
    const register unsigned short int HIB_RTCM024 = 24;
    sbit  HIB_RTCM024_bit at HIB_RTCM0.B24;
    const register unsigned short int HIB_RTCM025 = 25;
    sbit  HIB_RTCM025_bit at HIB_RTCM0.B25;
    const register unsigned short int HIB_RTCM026 = 26;
    sbit  HIB_RTCM026_bit at HIB_RTCM0.B26;
    const register unsigned short int HIB_RTCM027 = 27;
    sbit  HIB_RTCM027_bit at HIB_RTCM0.B27;
    const register unsigned short int HIB_RTCM028 = 28;
    sbit  HIB_RTCM028_bit at HIB_RTCM0.B28;
    const register unsigned short int HIB_RTCM029 = 29;
    sbit  HIB_RTCM029_bit at HIB_RTCM0.B29;
    const register unsigned short int HIB_RTCM030 = 30;
    sbit  HIB_RTCM030_bit at HIB_RTCM0.B30;
    const register unsigned short int HIB_RTCM031 = 31;
    sbit  HIB_RTCM031_bit at HIB_RTCM0.B31;

sfr unsigned long   volatile HIB_RTCLD            absolute 0x400FC00C;
    const register unsigned short int HIB_RTCLD0 = 0;
    sbit  HIB_RTCLD0_bit at HIB_RTCLD.B0;
    const register unsigned short int HIB_RTCLD1 = 1;
    sbit  HIB_RTCLD1_bit at HIB_RTCLD.B1;
    const register unsigned short int HIB_RTCLD2 = 2;
    sbit  HIB_RTCLD2_bit at HIB_RTCLD.B2;
    const register unsigned short int HIB_RTCLD3 = 3;
    sbit  HIB_RTCLD3_bit at HIB_RTCLD.B3;
    const register unsigned short int HIB_RTCLD4 = 4;
    sbit  HIB_RTCLD4_bit at HIB_RTCLD.B4;
    const register unsigned short int HIB_RTCLD5 = 5;
    sbit  HIB_RTCLD5_bit at HIB_RTCLD.B5;
    const register unsigned short int HIB_RTCLD6 = 6;
    sbit  HIB_RTCLD6_bit at HIB_RTCLD.B6;
    const register unsigned short int HIB_RTCLD7 = 7;
    sbit  HIB_RTCLD7_bit at HIB_RTCLD.B7;
    const register unsigned short int HIB_RTCLD8 = 8;
    sbit  HIB_RTCLD8_bit at HIB_RTCLD.B8;
    const register unsigned short int HIB_RTCLD9 = 9;
    sbit  HIB_RTCLD9_bit at HIB_RTCLD.B9;
    const register unsigned short int HIB_RTCLD10 = 10;
    sbit  HIB_RTCLD10_bit at HIB_RTCLD.B10;
    const register unsigned short int HIB_RTCLD11 = 11;
    sbit  HIB_RTCLD11_bit at HIB_RTCLD.B11;
    const register unsigned short int HIB_RTCLD12 = 12;
    sbit  HIB_RTCLD12_bit at HIB_RTCLD.B12;
    const register unsigned short int HIB_RTCLD13 = 13;
    sbit  HIB_RTCLD13_bit at HIB_RTCLD.B13;
    const register unsigned short int HIB_RTCLD14 = 14;
    sbit  HIB_RTCLD14_bit at HIB_RTCLD.B14;
    const register unsigned short int HIB_RTCLD15 = 15;
    sbit  HIB_RTCLD15_bit at HIB_RTCLD.B15;
    const register unsigned short int HIB_RTCLD16 = 16;
    sbit  HIB_RTCLD16_bit at HIB_RTCLD.B16;
    const register unsigned short int HIB_RTCLD17 = 17;
    sbit  HIB_RTCLD17_bit at HIB_RTCLD.B17;
    const register unsigned short int HIB_RTCLD18 = 18;
    sbit  HIB_RTCLD18_bit at HIB_RTCLD.B18;
    const register unsigned short int HIB_RTCLD19 = 19;
    sbit  HIB_RTCLD19_bit at HIB_RTCLD.B19;
    const register unsigned short int HIB_RTCLD20 = 20;
    sbit  HIB_RTCLD20_bit at HIB_RTCLD.B20;
    const register unsigned short int HIB_RTCLD21 = 21;
    sbit  HIB_RTCLD21_bit at HIB_RTCLD.B21;
    const register unsigned short int HIB_RTCLD22 = 22;
    sbit  HIB_RTCLD22_bit at HIB_RTCLD.B22;
    const register unsigned short int HIB_RTCLD23 = 23;
    sbit  HIB_RTCLD23_bit at HIB_RTCLD.B23;
    const register unsigned short int HIB_RTCLD24 = 24;
    sbit  HIB_RTCLD24_bit at HIB_RTCLD.B24;
    const register unsigned short int HIB_RTCLD25 = 25;
    sbit  HIB_RTCLD25_bit at HIB_RTCLD.B25;
    const register unsigned short int HIB_RTCLD26 = 26;
    sbit  HIB_RTCLD26_bit at HIB_RTCLD.B26;
    const register unsigned short int HIB_RTCLD27 = 27;
    sbit  HIB_RTCLD27_bit at HIB_RTCLD.B27;
    const register unsigned short int HIB_RTCLD28 = 28;
    sbit  HIB_RTCLD28_bit at HIB_RTCLD.B28;
    const register unsigned short int HIB_RTCLD29 = 29;
    sbit  HIB_RTCLD29_bit at HIB_RTCLD.B29;
    const register unsigned short int HIB_RTCLD30 = 30;
    sbit  HIB_RTCLD30_bit at HIB_RTCLD.B30;
    const register unsigned short int HIB_RTCLD31 = 31;
    sbit  HIB_RTCLD31_bit at HIB_RTCLD.B31;

sfr unsigned long   volatile HIB_CTL              absolute 0x400FC010;
    const register unsigned short int HIB_CTL_RTCEN = 0;
    sbit  HIB_CTL_RTCEN_bit at HIB_CTL.B0;
    const register unsigned short int HIB_CTL_HIBREQ = 1;
    sbit  HIB_CTL_HIBREQ_bit at HIB_CTL.B1;
    const register unsigned short int HIB_CTL_RTCWEN = 3;
    sbit  HIB_CTL_RTCWEN_bit at HIB_CTL.B3;
    const register unsigned short int HIB_CTL_PINWEN = 4;
    sbit  HIB_CTL_PINWEN_bit at HIB_CTL.B4;
    const register unsigned short int HIB_CTL_LOWBATEN = 5;
    sbit  HIB_CTL_LOWBATEN_bit at HIB_CTL.B5;
    const register unsigned short int HIB_CTL_CLK32EN = 6;
    sbit  HIB_CTL_CLK32EN_bit at HIB_CTL.B6;
    const register unsigned short int HIB_CTL_VABORT = 7;
    sbit  HIB_CTL_VABORT_bit at HIB_CTL.B7;
    const register unsigned short int HIB_CTL_VDD3ON = 8;
    sbit  HIB_CTL_VDD3ON_bit at HIB_CTL.B8;
    const register unsigned short int HIB_CTL_BATWKEN = 9;
    sbit  HIB_CTL_BATWKEN_bit at HIB_CTL.B9;
    const register unsigned short int HIB_CTL_BATCHK = 10;
    sbit  HIB_CTL_BATCHK_bit at HIB_CTL.B10;
    const register unsigned short int HIB_CTL_VBATSEL13 = 13;
    sbit  HIB_CTL_VBATSEL13_bit at HIB_CTL.B13;
    const register unsigned short int HIB_CTL_VBATSEL14 = 14;
    sbit  HIB_CTL_VBATSEL14_bit at HIB_CTL.B14;
    const register unsigned short int HIB_CTL_OSCBYP = 16;
    sbit  HIB_CTL_OSCBYP_bit at HIB_CTL.B16;
    const register unsigned short int HIB_CTL_OSCDRV = 17;
    sbit  HIB_CTL_OSCDRV_bit at HIB_CTL.B17;
    const register unsigned short int HIB_CTL_WRC = 31;
    sbit  HIB_CTL_WRC_bit at HIB_CTL.B31;

sfr unsigned long   volatile HIB_IM               absolute 0x400FC014;
    const register unsigned short int HIB_IM_RTCALT0 = 0;
    sbit  HIB_IM_RTCALT0_bit at HIB_IM.B0;
    const register unsigned short int HIB_IM_LOWBAT = 2;
    sbit  HIB_IM_LOWBAT_bit at HIB_IM.B2;
    const register unsigned short int HIB_IM_EXTW = 3;
    sbit  HIB_IM_EXTW_bit at HIB_IM.B3;
    const register unsigned short int HIB_IM_WC = 4;
    sbit  HIB_IM_WC_bit at HIB_IM.B4;

sfr unsigned long   volatile HIB_RIS              absolute 0x400FC018;
    const register unsigned short int HIB_RIS_RTCALT0 = 0;
    sbit  HIB_RIS_RTCALT0_bit at HIB_RIS.B0;
    const register unsigned short int HIB_RIS_LOWBAT = 2;
    sbit  HIB_RIS_LOWBAT_bit at HIB_RIS.B2;
    const register unsigned short int HIB_RIS_EXTW = 3;
    sbit  HIB_RIS_EXTW_bit at HIB_RIS.B3;
    const register unsigned short int HIB_RIS_WC = 4;
    sbit  HIB_RIS_WC_bit at HIB_RIS.B4;

sfr unsigned long   volatile HIB_MIS              absolute 0x400FC01C;
    const register unsigned short int HIB_MIS_RTCALT0 = 0;
    sbit  HIB_MIS_RTCALT0_bit at HIB_MIS.B0;
    const register unsigned short int HIB_MIS_LOWBAT = 2;
    sbit  HIB_MIS_LOWBAT_bit at HIB_MIS.B2;
    const register unsigned short int HIB_MIS_EXTW = 3;
    sbit  HIB_MIS_EXTW_bit at HIB_MIS.B3;
    const register unsigned short int HIB_MIS_WC = 4;
    sbit  HIB_MIS_WC_bit at HIB_MIS.B4;

sfr unsigned long   volatile HIB_IC               absolute 0x400FC020;
    const register unsigned short int HIB_IC_RTCALT0 = 0;
    sbit  HIB_IC_RTCALT0_bit at HIB_IC.B0;
    const register unsigned short int HIB_IC_LOWBAT = 2;
    sbit  HIB_IC_LOWBAT_bit at HIB_IC.B2;
    const register unsigned short int HIB_IC_EXTW = 3;
    sbit  HIB_IC_EXTW_bit at HIB_IC.B3;
    const register unsigned short int HIB_IC_WC = 4;
    sbit  HIB_IC_WC_bit at HIB_IC.B4;

sfr unsigned long   volatile HIB_RTCT             absolute 0x400FC024;
    const register unsigned short int HIB_RTCT_TRIM0 = 0;
    sbit  HIB_RTCT_TRIM0_bit at HIB_RTCT.B0;
    const register unsigned short int HIB_RTCT_TRIM1 = 1;
    sbit  HIB_RTCT_TRIM1_bit at HIB_RTCT.B1;
    const register unsigned short int HIB_RTCT_TRIM2 = 2;
    sbit  HIB_RTCT_TRIM2_bit at HIB_RTCT.B2;
    const register unsigned short int HIB_RTCT_TRIM3 = 3;
    sbit  HIB_RTCT_TRIM3_bit at HIB_RTCT.B3;
    const register unsigned short int HIB_RTCT_TRIM4 = 4;
    sbit  HIB_RTCT_TRIM4_bit at HIB_RTCT.B4;
    const register unsigned short int HIB_RTCT_TRIM5 = 5;
    sbit  HIB_RTCT_TRIM5_bit at HIB_RTCT.B5;
    const register unsigned short int HIB_RTCT_TRIM6 = 6;
    sbit  HIB_RTCT_TRIM6_bit at HIB_RTCT.B6;
    const register unsigned short int HIB_RTCT_TRIM7 = 7;
    sbit  HIB_RTCT_TRIM7_bit at HIB_RTCT.B7;
    const register unsigned short int HIB_RTCT_TRIM8 = 8;
    sbit  HIB_RTCT_TRIM8_bit at HIB_RTCT.B8;
    const register unsigned short int HIB_RTCT_TRIM9 = 9;
    sbit  HIB_RTCT_TRIM9_bit at HIB_RTCT.B9;
    const register unsigned short int HIB_RTCT_TRIM10 = 10;
    sbit  HIB_RTCT_TRIM10_bit at HIB_RTCT.B10;
    const register unsigned short int HIB_RTCT_TRIM11 = 11;
    sbit  HIB_RTCT_TRIM11_bit at HIB_RTCT.B11;
    const register unsigned short int HIB_RTCT_TRIM12 = 12;
    sbit  HIB_RTCT_TRIM12_bit at HIB_RTCT.B12;
    const register unsigned short int HIB_RTCT_TRIM13 = 13;
    sbit  HIB_RTCT_TRIM13_bit at HIB_RTCT.B13;
    const register unsigned short int HIB_RTCT_TRIM14 = 14;
    sbit  HIB_RTCT_TRIM14_bit at HIB_RTCT.B14;
    const register unsigned short int HIB_RTCT_TRIM15 = 15;
    sbit  HIB_RTCT_TRIM15_bit at HIB_RTCT.B15;

sfr unsigned long   volatile HIB_RTCSS            absolute 0x400FC028;
    const register unsigned short int HIB_RTCSS_RTCSSC0 = 0;
    sbit  HIB_RTCSS_RTCSSC0_bit at HIB_RTCSS.B0;
    const register unsigned short int HIB_RTCSS_RTCSSC1 = 1;
    sbit  HIB_RTCSS_RTCSSC1_bit at HIB_RTCSS.B1;
    const register unsigned short int HIB_RTCSS_RTCSSC2 = 2;
    sbit  HIB_RTCSS_RTCSSC2_bit at HIB_RTCSS.B2;
    const register unsigned short int HIB_RTCSS_RTCSSC3 = 3;
    sbit  HIB_RTCSS_RTCSSC3_bit at HIB_RTCSS.B3;
    const register unsigned short int HIB_RTCSS_RTCSSC4 = 4;
    sbit  HIB_RTCSS_RTCSSC4_bit at HIB_RTCSS.B4;
    const register unsigned short int HIB_RTCSS_RTCSSC5 = 5;
    sbit  HIB_RTCSS_RTCSSC5_bit at HIB_RTCSS.B5;
    const register unsigned short int HIB_RTCSS_RTCSSC6 = 6;
    sbit  HIB_RTCSS_RTCSSC6_bit at HIB_RTCSS.B6;
    const register unsigned short int HIB_RTCSS_RTCSSC7 = 7;
    sbit  HIB_RTCSS_RTCSSC7_bit at HIB_RTCSS.B7;
    const register unsigned short int HIB_RTCSS_RTCSSC8 = 8;
    sbit  HIB_RTCSS_RTCSSC8_bit at HIB_RTCSS.B8;
    const register unsigned short int HIB_RTCSS_RTCSSC9 = 9;
    sbit  HIB_RTCSS_RTCSSC9_bit at HIB_RTCSS.B9;
    const register unsigned short int HIB_RTCSS_RTCSSC10 = 10;
    sbit  HIB_RTCSS_RTCSSC10_bit at HIB_RTCSS.B10;
    const register unsigned short int HIB_RTCSS_RTCSSC11 = 11;
    sbit  HIB_RTCSS_RTCSSC11_bit at HIB_RTCSS.B11;
    const register unsigned short int HIB_RTCSS_RTCSSC12 = 12;
    sbit  HIB_RTCSS_RTCSSC12_bit at HIB_RTCSS.B12;
    const register unsigned short int HIB_RTCSS_RTCSSC13 = 13;
    sbit  HIB_RTCSS_RTCSSC13_bit at HIB_RTCSS.B13;
    const register unsigned short int HIB_RTCSS_RTCSSC14 = 14;
    sbit  HIB_RTCSS_RTCSSC14_bit at HIB_RTCSS.B14;
    const register unsigned short int HIB_RTCSS_RTCSSM16 = 16;
    sbit  HIB_RTCSS_RTCSSM16_bit at HIB_RTCSS.B16;
    const register unsigned short int HIB_RTCSS_RTCSSM17 = 17;
    sbit  HIB_RTCSS_RTCSSM17_bit at HIB_RTCSS.B17;
    const register unsigned short int HIB_RTCSS_RTCSSM18 = 18;
    sbit  HIB_RTCSS_RTCSSM18_bit at HIB_RTCSS.B18;
    const register unsigned short int HIB_RTCSS_RTCSSM19 = 19;
    sbit  HIB_RTCSS_RTCSSM19_bit at HIB_RTCSS.B19;
    const register unsigned short int HIB_RTCSS_RTCSSM20 = 20;
    sbit  HIB_RTCSS_RTCSSM20_bit at HIB_RTCSS.B20;
    const register unsigned short int HIB_RTCSS_RTCSSM21 = 21;
    sbit  HIB_RTCSS_RTCSSM21_bit at HIB_RTCSS.B21;
    const register unsigned short int HIB_RTCSS_RTCSSM22 = 22;
    sbit  HIB_RTCSS_RTCSSM22_bit at HIB_RTCSS.B22;
    const register unsigned short int HIB_RTCSS_RTCSSM23 = 23;
    sbit  HIB_RTCSS_RTCSSM23_bit at HIB_RTCSS.B23;
    const register unsigned short int HIB_RTCSS_RTCSSM24 = 24;
    sbit  HIB_RTCSS_RTCSSM24_bit at HIB_RTCSS.B24;
    const register unsigned short int HIB_RTCSS_RTCSSM25 = 25;
    sbit  HIB_RTCSS_RTCSSM25_bit at HIB_RTCSS.B25;
    const register unsigned short int HIB_RTCSS_RTCSSM26 = 26;
    sbit  HIB_RTCSS_RTCSSM26_bit at HIB_RTCSS.B26;
    const register unsigned short int HIB_RTCSS_RTCSSM27 = 27;
    sbit  HIB_RTCSS_RTCSSM27_bit at HIB_RTCSS.B27;
    const register unsigned short int HIB_RTCSS_RTCSSM28 = 28;
    sbit  HIB_RTCSS_RTCSSM28_bit at HIB_RTCSS.B28;
    const register unsigned short int HIB_RTCSS_RTCSSM29 = 29;
    sbit  HIB_RTCSS_RTCSSM29_bit at HIB_RTCSS.B29;
    const register unsigned short int HIB_RTCSS_RTCSSM30 = 30;
    sbit  HIB_RTCSS_RTCSSM30_bit at HIB_RTCSS.B30;

sfr unsigned long   volatile HIB_DATA             absolute 0x400FC030;
    const register unsigned short int HIB_DATA_RTD0 = 0;
    sbit  HIB_DATA_RTD0_bit at HIB_DATA.B0;
    const register unsigned short int HIB_DATA_RTD1 = 1;
    sbit  HIB_DATA_RTD1_bit at HIB_DATA.B1;
    const register unsigned short int HIB_DATA_RTD2 = 2;
    sbit  HIB_DATA_RTD2_bit at HIB_DATA.B2;
    const register unsigned short int HIB_DATA_RTD3 = 3;
    sbit  HIB_DATA_RTD3_bit at HIB_DATA.B3;
    const register unsigned short int HIB_DATA_RTD4 = 4;
    sbit  HIB_DATA_RTD4_bit at HIB_DATA.B4;
    const register unsigned short int HIB_DATA_RTD5 = 5;
    sbit  HIB_DATA_RTD5_bit at HIB_DATA.B5;
    const register unsigned short int HIB_DATA_RTD6 = 6;
    sbit  HIB_DATA_RTD6_bit at HIB_DATA.B6;
    const register unsigned short int HIB_DATA_RTD7 = 7;
    sbit  HIB_DATA_RTD7_bit at HIB_DATA.B7;
    const register unsigned short int HIB_DATA_RTD8 = 8;
    sbit  HIB_DATA_RTD8_bit at HIB_DATA.B8;
    const register unsigned short int HIB_DATA_RTD9 = 9;
    sbit  HIB_DATA_RTD9_bit at HIB_DATA.B9;
    const register unsigned short int HIB_DATA_RTD10 = 10;
    sbit  HIB_DATA_RTD10_bit at HIB_DATA.B10;
    const register unsigned short int HIB_DATA_RTD11 = 11;
    sbit  HIB_DATA_RTD11_bit at HIB_DATA.B11;
    const register unsigned short int HIB_DATA_RTD12 = 12;
    sbit  HIB_DATA_RTD12_bit at HIB_DATA.B12;
    const register unsigned short int HIB_DATA_RTD13 = 13;
    sbit  HIB_DATA_RTD13_bit at HIB_DATA.B13;
    const register unsigned short int HIB_DATA_RTD14 = 14;
    sbit  HIB_DATA_RTD14_bit at HIB_DATA.B14;
    const register unsigned short int HIB_DATA_RTD15 = 15;
    sbit  HIB_DATA_RTD15_bit at HIB_DATA.B15;
    const register unsigned short int HIB_DATA_RTD16 = 16;
    sbit  HIB_DATA_RTD16_bit at HIB_DATA.B16;
    const register unsigned short int HIB_DATA_RTD17 = 17;
    sbit  HIB_DATA_RTD17_bit at HIB_DATA.B17;
    const register unsigned short int HIB_DATA_RTD18 = 18;
    sbit  HIB_DATA_RTD18_bit at HIB_DATA.B18;
    const register unsigned short int HIB_DATA_RTD19 = 19;
    sbit  HIB_DATA_RTD19_bit at HIB_DATA.B19;
    const register unsigned short int HIB_DATA_RTD20 = 20;
    sbit  HIB_DATA_RTD20_bit at HIB_DATA.B20;
    const register unsigned short int HIB_DATA_RTD21 = 21;
    sbit  HIB_DATA_RTD21_bit at HIB_DATA.B21;
    const register unsigned short int HIB_DATA_RTD22 = 22;
    sbit  HIB_DATA_RTD22_bit at HIB_DATA.B22;
    const register unsigned short int HIB_DATA_RTD23 = 23;
    sbit  HIB_DATA_RTD23_bit at HIB_DATA.B23;
    const register unsigned short int HIB_DATA_RTD24 = 24;
    sbit  HIB_DATA_RTD24_bit at HIB_DATA.B24;
    const register unsigned short int HIB_DATA_RTD25 = 25;
    sbit  HIB_DATA_RTD25_bit at HIB_DATA.B25;
    const register unsigned short int HIB_DATA_RTD26 = 26;
    sbit  HIB_DATA_RTD26_bit at HIB_DATA.B26;
    const register unsigned short int HIB_DATA_RTD27 = 27;
    sbit  HIB_DATA_RTD27_bit at HIB_DATA.B27;
    const register unsigned short int HIB_DATA_RTD28 = 28;
    sbit  HIB_DATA_RTD28_bit at HIB_DATA.B28;
    const register unsigned short int HIB_DATA_RTD29 = 29;
    sbit  HIB_DATA_RTD29_bit at HIB_DATA.B29;
    const register unsigned short int HIB_DATA_RTD30 = 30;
    sbit  HIB_DATA_RTD30_bit at HIB_DATA.B30;
    const register unsigned short int HIB_DATA_RTD31 = 31;
    sbit  HIB_DATA_RTD31_bit at HIB_DATA.B31;

sfr unsigned long   volatile FLASH_CTRL_FMA       absolute 0x400FD000;
    const register unsigned short int FLASH_FMA_OFFSET0 = 0;
    sbit  FLASH_FMA_OFFSET0_bit at FLASH_CTRL_FMA.B0;
    const register unsigned short int FLASH_FMA_OFFSET1 = 1;
    sbit  FLASH_FMA_OFFSET1_bit at FLASH_CTRL_FMA.B1;
    const register unsigned short int FLASH_FMA_OFFSET2 = 2;
    sbit  FLASH_FMA_OFFSET2_bit at FLASH_CTRL_FMA.B2;
    const register unsigned short int FLASH_FMA_OFFSET3 = 3;
    sbit  FLASH_FMA_OFFSET3_bit at FLASH_CTRL_FMA.B3;
    const register unsigned short int FLASH_FMA_OFFSET4 = 4;
    sbit  FLASH_FMA_OFFSET4_bit at FLASH_CTRL_FMA.B4;
    const register unsigned short int FLASH_FMA_OFFSET5 = 5;
    sbit  FLASH_FMA_OFFSET5_bit at FLASH_CTRL_FMA.B5;
    const register unsigned short int FLASH_FMA_OFFSET6 = 6;
    sbit  FLASH_FMA_OFFSET6_bit at FLASH_CTRL_FMA.B6;
    const register unsigned short int FLASH_FMA_OFFSET7 = 7;
    sbit  FLASH_FMA_OFFSET7_bit at FLASH_CTRL_FMA.B7;
    const register unsigned short int FLASH_FMA_OFFSET8 = 8;
    sbit  FLASH_FMA_OFFSET8_bit at FLASH_CTRL_FMA.B8;
    const register unsigned short int FLASH_FMA_OFFSET9 = 9;
    sbit  FLASH_FMA_OFFSET9_bit at FLASH_CTRL_FMA.B9;
    const register unsigned short int FLASH_FMA_OFFSET10 = 10;
    sbit  FLASH_FMA_OFFSET10_bit at FLASH_CTRL_FMA.B10;
    const register unsigned short int FLASH_FMA_OFFSET11 = 11;
    sbit  FLASH_FMA_OFFSET11_bit at FLASH_CTRL_FMA.B11;
    const register unsigned short int FLASH_FMA_OFFSET12 = 12;
    sbit  FLASH_FMA_OFFSET12_bit at FLASH_CTRL_FMA.B12;
    const register unsigned short int FLASH_FMA_OFFSET13 = 13;
    sbit  FLASH_FMA_OFFSET13_bit at FLASH_CTRL_FMA.B13;
    const register unsigned short int FLASH_FMA_OFFSET14 = 14;
    sbit  FLASH_FMA_OFFSET14_bit at FLASH_CTRL_FMA.B14;
    const register unsigned short int FLASH_FMA_OFFSET15 = 15;
    sbit  FLASH_FMA_OFFSET15_bit at FLASH_CTRL_FMA.B15;
    const register unsigned short int FLASH_FMA_OFFSET16 = 16;
    sbit  FLASH_FMA_OFFSET16_bit at FLASH_CTRL_FMA.B16;

sfr unsigned long   volatile FLASH_CTRL_FMD       absolute 0x400FD004;
    const register unsigned short int FLASH_FMD_DATA0 = 0;
    sbit  FLASH_FMD_DATA0_bit at FLASH_CTRL_FMD.B0;
    const register unsigned short int FLASH_FMD_DATA1 = 1;
    sbit  FLASH_FMD_DATA1_bit at FLASH_CTRL_FMD.B1;
    const register unsigned short int FLASH_FMD_DATA2 = 2;
    sbit  FLASH_FMD_DATA2_bit at FLASH_CTRL_FMD.B2;
    const register unsigned short int FLASH_FMD_DATA3 = 3;
    sbit  FLASH_FMD_DATA3_bit at FLASH_CTRL_FMD.B3;
    const register unsigned short int FLASH_FMD_DATA4 = 4;
    sbit  FLASH_FMD_DATA4_bit at FLASH_CTRL_FMD.B4;
    const register unsigned short int FLASH_FMD_DATA5 = 5;
    sbit  FLASH_FMD_DATA5_bit at FLASH_CTRL_FMD.B5;
    const register unsigned short int FLASH_FMD_DATA6 = 6;
    sbit  FLASH_FMD_DATA6_bit at FLASH_CTRL_FMD.B6;
    const register unsigned short int FLASH_FMD_DATA7 = 7;
    sbit  FLASH_FMD_DATA7_bit at FLASH_CTRL_FMD.B7;
    const register unsigned short int FLASH_FMD_DATA8 = 8;
    sbit  FLASH_FMD_DATA8_bit at FLASH_CTRL_FMD.B8;
    const register unsigned short int FLASH_FMD_DATA9 = 9;
    sbit  FLASH_FMD_DATA9_bit at FLASH_CTRL_FMD.B9;
    const register unsigned short int FLASH_FMD_DATA10 = 10;
    sbit  FLASH_FMD_DATA10_bit at FLASH_CTRL_FMD.B10;
    const register unsigned short int FLASH_FMD_DATA11 = 11;
    sbit  FLASH_FMD_DATA11_bit at FLASH_CTRL_FMD.B11;
    const register unsigned short int FLASH_FMD_DATA12 = 12;
    sbit  FLASH_FMD_DATA12_bit at FLASH_CTRL_FMD.B12;
    const register unsigned short int FLASH_FMD_DATA13 = 13;
    sbit  FLASH_FMD_DATA13_bit at FLASH_CTRL_FMD.B13;
    const register unsigned short int FLASH_FMD_DATA14 = 14;
    sbit  FLASH_FMD_DATA14_bit at FLASH_CTRL_FMD.B14;
    const register unsigned short int FLASH_FMD_DATA15 = 15;
    sbit  FLASH_FMD_DATA15_bit at FLASH_CTRL_FMD.B15;
    const register unsigned short int FLASH_FMD_DATA16 = 16;
    sbit  FLASH_FMD_DATA16_bit at FLASH_CTRL_FMD.B16;
    const register unsigned short int FLASH_FMD_DATA17 = 17;
    sbit  FLASH_FMD_DATA17_bit at FLASH_CTRL_FMD.B17;
    const register unsigned short int FLASH_FMD_DATA18 = 18;
    sbit  FLASH_FMD_DATA18_bit at FLASH_CTRL_FMD.B18;
    const register unsigned short int FLASH_FMD_DATA19 = 19;
    sbit  FLASH_FMD_DATA19_bit at FLASH_CTRL_FMD.B19;
    const register unsigned short int FLASH_FMD_DATA20 = 20;
    sbit  FLASH_FMD_DATA20_bit at FLASH_CTRL_FMD.B20;
    const register unsigned short int FLASH_FMD_DATA21 = 21;
    sbit  FLASH_FMD_DATA21_bit at FLASH_CTRL_FMD.B21;
    const register unsigned short int FLASH_FMD_DATA22 = 22;
    sbit  FLASH_FMD_DATA22_bit at FLASH_CTRL_FMD.B22;
    const register unsigned short int FLASH_FMD_DATA23 = 23;
    sbit  FLASH_FMD_DATA23_bit at FLASH_CTRL_FMD.B23;
    const register unsigned short int FLASH_FMD_DATA24 = 24;
    sbit  FLASH_FMD_DATA24_bit at FLASH_CTRL_FMD.B24;
    const register unsigned short int FLASH_FMD_DATA25 = 25;
    sbit  FLASH_FMD_DATA25_bit at FLASH_CTRL_FMD.B25;
    const register unsigned short int FLASH_FMD_DATA26 = 26;
    sbit  FLASH_FMD_DATA26_bit at FLASH_CTRL_FMD.B26;
    const register unsigned short int FLASH_FMD_DATA27 = 27;
    sbit  FLASH_FMD_DATA27_bit at FLASH_CTRL_FMD.B27;
    const register unsigned short int FLASH_FMD_DATA28 = 28;
    sbit  FLASH_FMD_DATA28_bit at FLASH_CTRL_FMD.B28;
    const register unsigned short int FLASH_FMD_DATA29 = 29;
    sbit  FLASH_FMD_DATA29_bit at FLASH_CTRL_FMD.B29;
    const register unsigned short int FLASH_FMD_DATA30 = 30;
    sbit  FLASH_FMD_DATA30_bit at FLASH_CTRL_FMD.B30;
    const register unsigned short int FLASH_FMD_DATA31 = 31;
    sbit  FLASH_FMD_DATA31_bit at FLASH_CTRL_FMD.B31;

sfr unsigned long   volatile FLASH_CTRL_FMC       absolute 0x400FD008;
    const register unsigned short int FLASH_FMC_WRITE = 0;
    sbit  FLASH_FMC_WRITE_bit at FLASH_CTRL_FMC.B0;
    const register unsigned short int FLASH_FMC_ERASE = 1;
    sbit  FLASH_FMC_ERASE_bit at FLASH_CTRL_FMC.B1;
    const register unsigned short int FLASH_FMC_MERASE = 2;
    sbit  FLASH_FMC_MERASE_bit at FLASH_CTRL_FMC.B2;
    const register unsigned short int FLASH_FMC_COMT = 3;
    sbit  FLASH_FMC_COMT_bit at FLASH_CTRL_FMC.B3;
    const register unsigned short int FLASH_FMC_WRKEY17 = 17;
    sbit  FLASH_FMC_WRKEY17_bit at FLASH_CTRL_FMC.B17;
    const register unsigned short int FLASH_FMC_WRKEY18 = 18;
    sbit  FLASH_FMC_WRKEY18_bit at FLASH_CTRL_FMC.B18;
    const register unsigned short int FLASH_FMC_WRKEY19 = 19;
    sbit  FLASH_FMC_WRKEY19_bit at FLASH_CTRL_FMC.B19;
    const register unsigned short int FLASH_FMC_WRKEY20 = 20;
    sbit  FLASH_FMC_WRKEY20_bit at FLASH_CTRL_FMC.B20;
    const register unsigned short int FLASH_FMC_WRKEY21 = 21;
    sbit  FLASH_FMC_WRKEY21_bit at FLASH_CTRL_FMC.B21;
    const register unsigned short int FLASH_FMC_WRKEY22 = 22;
    sbit  FLASH_FMC_WRKEY22_bit at FLASH_CTRL_FMC.B22;
    const register unsigned short int FLASH_FMC_WRKEY23 = 23;
    sbit  FLASH_FMC_WRKEY23_bit at FLASH_CTRL_FMC.B23;
    const register unsigned short int FLASH_FMC_WRKEY24 = 24;
    sbit  FLASH_FMC_WRKEY24_bit at FLASH_CTRL_FMC.B24;
    const register unsigned short int FLASH_FMC_WRKEY25 = 25;
    sbit  FLASH_FMC_WRKEY25_bit at FLASH_CTRL_FMC.B25;
    const register unsigned short int FLASH_FMC_WRKEY26 = 26;
    sbit  FLASH_FMC_WRKEY26_bit at FLASH_CTRL_FMC.B26;
    const register unsigned short int FLASH_FMC_WRKEY27 = 27;
    sbit  FLASH_FMC_WRKEY27_bit at FLASH_CTRL_FMC.B27;
    const register unsigned short int FLASH_FMC_WRKEY28 = 28;
    sbit  FLASH_FMC_WRKEY28_bit at FLASH_CTRL_FMC.B28;
    const register unsigned short int FLASH_FMC_WRKEY29 = 29;
    sbit  FLASH_FMC_WRKEY29_bit at FLASH_CTRL_FMC.B29;
    const register unsigned short int FLASH_FMC_WRKEY30 = 30;
    sbit  FLASH_FMC_WRKEY30_bit at FLASH_CTRL_FMC.B30;
    const register unsigned short int FLASH_FMC_WRKEY31 = 31;
    sbit  FLASH_FMC_WRKEY31_bit at FLASH_CTRL_FMC.B31;

sfr unsigned long   volatile FLASH_CTRL_FCRIS     absolute 0x400FD00C;
    const register unsigned short int FLASH_FCRIS_ARIS = 0;
    sbit  FLASH_FCRIS_ARIS_bit at FLASH_CTRL_FCRIS.B0;
    const register unsigned short int FLASH_FCRIS_PRIS = 1;
    sbit  FLASH_FCRIS_PRIS_bit at FLASH_CTRL_FCRIS.B1;
    const register unsigned short int FLASH_FCRIS_ERIS = 2;
    sbit  FLASH_FCRIS_ERIS_bit at FLASH_CTRL_FCRIS.B2;
    const register unsigned short int FLASH_FCRIS_VOLTRIS = 9;
    sbit  FLASH_FCRIS_VOLTRIS_bit at FLASH_CTRL_FCRIS.B9;
    const register unsigned short int FLASH_FCRIS_INVDRIS = 10;
    sbit  FLASH_FCRIS_INVDRIS_bit at FLASH_CTRL_FCRIS.B10;
    const register unsigned short int FLASH_FCRIS_ERRIS = 11;
    sbit  FLASH_FCRIS_ERRIS_bit at FLASH_CTRL_FCRIS.B11;
    const register unsigned short int FLASH_FCRIS_PROGRIS = 13;
    sbit  FLASH_FCRIS_PROGRIS_bit at FLASH_CTRL_FCRIS.B13;

sfr unsigned long   volatile FLASH_CTRL_FCIM      absolute 0x400FD010;
    const register unsigned short int FLASH_FCIM_AMASK = 0;
    sbit  FLASH_FCIM_AMASK_bit at FLASH_CTRL_FCIM.B0;
    const register unsigned short int FLASH_FCIM_PMASK = 1;
    sbit  FLASH_FCIM_PMASK_bit at FLASH_CTRL_FCIM.B1;
    const register unsigned short int FLASH_FCIM_EMASK = 2;
    sbit  FLASH_FCIM_EMASK_bit at FLASH_CTRL_FCIM.B2;
    const register unsigned short int FLASH_FCIM_VOLTMASK = 9;
    sbit  FLASH_FCIM_VOLTMASK_bit at FLASH_CTRL_FCIM.B9;
    const register unsigned short int FLASH_FCIM_INVDMASK = 10;
    sbit  FLASH_FCIM_INVDMASK_bit at FLASH_CTRL_FCIM.B10;
    const register unsigned short int FLASH_FCIM_ERMASK = 11;
    sbit  FLASH_FCIM_ERMASK_bit at FLASH_CTRL_FCIM.B11;
    const register unsigned short int FLASH_FCIM_PROGMASK = 13;
    sbit  FLASH_FCIM_PROGMASK_bit at FLASH_CTRL_FCIM.B13;

sfr unsigned long   volatile FLASH_CTRL_FCMISC    absolute 0x400FD014;
    const register unsigned short int FLASH_FCMISC_AMISC = 0;
    sbit  FLASH_FCMISC_AMISC_bit at FLASH_CTRL_FCMISC.B0;
    const register unsigned short int FLASH_FCMISC_PMISC = 1;
    sbit  FLASH_FCMISC_PMISC_bit at FLASH_CTRL_FCMISC.B1;
    const register unsigned short int FLASH_FCMISC_EMISC = 2;
    sbit  FLASH_FCMISC_EMISC_bit at FLASH_CTRL_FCMISC.B2;
    const register unsigned short int FLASH_FCMISC_VOLTMISC = 9;
    sbit  FLASH_FCMISC_VOLTMISC_bit at FLASH_CTRL_FCMISC.B9;
    const register unsigned short int FLASH_FCMISC_INVDMISC = 10;
    sbit  FLASH_FCMISC_INVDMISC_bit at FLASH_CTRL_FCMISC.B10;
    const register unsigned short int FLASH_FCMISC_ERMISC = 11;
    sbit  FLASH_FCMISC_ERMISC_bit at FLASH_CTRL_FCMISC.B11;
    const register unsigned short int FLASH_FCMISC_PROGMISC = 13;
    sbit  FLASH_FCMISC_PROGMISC_bit at FLASH_CTRL_FCMISC.B13;

sfr unsigned long   volatile FLASH_CTRL_FMC2      absolute 0x400FD020;
    const register unsigned short int FLASH_FMC2_WRBUF = 0;
    sbit  FLASH_FMC2_WRBUF_bit at FLASH_CTRL_FMC2.B0;

sfr unsigned long   volatile FLASH_CTRL_FWBVAL    absolute 0x400FD030;
    const register unsigned short int FLASH_FWBVAL_FWB0 = 0;
    sbit  FLASH_FWBVAL_FWB0_bit at FLASH_CTRL_FWBVAL.B0;
    const register unsigned short int FLASH_FWBVAL_FWB1 = 1;
    sbit  FLASH_FWBVAL_FWB1_bit at FLASH_CTRL_FWBVAL.B1;
    const register unsigned short int FLASH_FWBVAL_FWB2 = 2;
    sbit  FLASH_FWBVAL_FWB2_bit at FLASH_CTRL_FWBVAL.B2;
    const register unsigned short int FLASH_FWBVAL_FWB3 = 3;
    sbit  FLASH_FWBVAL_FWB3_bit at FLASH_CTRL_FWBVAL.B3;
    const register unsigned short int FLASH_FWBVAL_FWB4 = 4;
    sbit  FLASH_FWBVAL_FWB4_bit at FLASH_CTRL_FWBVAL.B4;
    const register unsigned short int FLASH_FWBVAL_FWB5 = 5;
    sbit  FLASH_FWBVAL_FWB5_bit at FLASH_CTRL_FWBVAL.B5;
    const register unsigned short int FLASH_FWBVAL_FWB6 = 6;
    sbit  FLASH_FWBVAL_FWB6_bit at FLASH_CTRL_FWBVAL.B6;
    const register unsigned short int FLASH_FWBVAL_FWB7 = 7;
    sbit  FLASH_FWBVAL_FWB7_bit at FLASH_CTRL_FWBVAL.B7;
    const register unsigned short int FLASH_FWBVAL_FWB8 = 8;
    sbit  FLASH_FWBVAL_FWB8_bit at FLASH_CTRL_FWBVAL.B8;
    const register unsigned short int FLASH_FWBVAL_FWB9 = 9;
    sbit  FLASH_FWBVAL_FWB9_bit at FLASH_CTRL_FWBVAL.B9;
    const register unsigned short int FLASH_FWBVAL_FWB10 = 10;
    sbit  FLASH_FWBVAL_FWB10_bit at FLASH_CTRL_FWBVAL.B10;
    const register unsigned short int FLASH_FWBVAL_FWB11 = 11;
    sbit  FLASH_FWBVAL_FWB11_bit at FLASH_CTRL_FWBVAL.B11;
    const register unsigned short int FLASH_FWBVAL_FWB12 = 12;
    sbit  FLASH_FWBVAL_FWB12_bit at FLASH_CTRL_FWBVAL.B12;
    const register unsigned short int FLASH_FWBVAL_FWB13 = 13;
    sbit  FLASH_FWBVAL_FWB13_bit at FLASH_CTRL_FWBVAL.B13;
    const register unsigned short int FLASH_FWBVAL_FWB14 = 14;
    sbit  FLASH_FWBVAL_FWB14_bit at FLASH_CTRL_FWBVAL.B14;
    const register unsigned short int FLASH_FWBVAL_FWB15 = 15;
    sbit  FLASH_FWBVAL_FWB15_bit at FLASH_CTRL_FWBVAL.B15;
    const register unsigned short int FLASH_FWBVAL_FWB16 = 16;
    sbit  FLASH_FWBVAL_FWB16_bit at FLASH_CTRL_FWBVAL.B16;
    const register unsigned short int FLASH_FWBVAL_FWB17 = 17;
    sbit  FLASH_FWBVAL_FWB17_bit at FLASH_CTRL_FWBVAL.B17;
    const register unsigned short int FLASH_FWBVAL_FWB18 = 18;
    sbit  FLASH_FWBVAL_FWB18_bit at FLASH_CTRL_FWBVAL.B18;
    const register unsigned short int FLASH_FWBVAL_FWB19 = 19;
    sbit  FLASH_FWBVAL_FWB19_bit at FLASH_CTRL_FWBVAL.B19;
    const register unsigned short int FLASH_FWBVAL_FWB20 = 20;
    sbit  FLASH_FWBVAL_FWB20_bit at FLASH_CTRL_FWBVAL.B20;
    const register unsigned short int FLASH_FWBVAL_FWB21 = 21;
    sbit  FLASH_FWBVAL_FWB21_bit at FLASH_CTRL_FWBVAL.B21;
    const register unsigned short int FLASH_FWBVAL_FWB22 = 22;
    sbit  FLASH_FWBVAL_FWB22_bit at FLASH_CTRL_FWBVAL.B22;
    const register unsigned short int FLASH_FWBVAL_FWB23 = 23;
    sbit  FLASH_FWBVAL_FWB23_bit at FLASH_CTRL_FWBVAL.B23;
    const register unsigned short int FLASH_FWBVAL_FWB24 = 24;
    sbit  FLASH_FWBVAL_FWB24_bit at FLASH_CTRL_FWBVAL.B24;
    const register unsigned short int FLASH_FWBVAL_FWB25 = 25;
    sbit  FLASH_FWBVAL_FWB25_bit at FLASH_CTRL_FWBVAL.B25;
    const register unsigned short int FLASH_FWBVAL_FWB26 = 26;
    sbit  FLASH_FWBVAL_FWB26_bit at FLASH_CTRL_FWBVAL.B26;
    const register unsigned short int FLASH_FWBVAL_FWB27 = 27;
    sbit  FLASH_FWBVAL_FWB27_bit at FLASH_CTRL_FWBVAL.B27;
    const register unsigned short int FLASH_FWBVAL_FWB28 = 28;
    sbit  FLASH_FWBVAL_FWB28_bit at FLASH_CTRL_FWBVAL.B28;
    const register unsigned short int FLASH_FWBVAL_FWB29 = 29;
    sbit  FLASH_FWBVAL_FWB29_bit at FLASH_CTRL_FWBVAL.B29;
    const register unsigned short int FLASH_FWBVAL_FWB30 = 30;
    sbit  FLASH_FWBVAL_FWB30_bit at FLASH_CTRL_FWBVAL.B30;
    const register unsigned short int FLASH_FWBVAL_FWB31 = 31;
    sbit  FLASH_FWBVAL_FWB31_bit at FLASH_CTRL_FWBVAL.B31;

sfr unsigned long   volatile FLASH_CTRL_FWBN      absolute 0x400FD100;
    const register unsigned short int FLASH_FWBN_DATA0 = 0;
    sbit  FLASH_FWBN_DATA0_bit at FLASH_CTRL_FWBN.B0;
    const register unsigned short int FLASH_FWBN_DATA1 = 1;
    sbit  FLASH_FWBN_DATA1_bit at FLASH_CTRL_FWBN.B1;
    const register unsigned short int FLASH_FWBN_DATA2 = 2;
    sbit  FLASH_FWBN_DATA2_bit at FLASH_CTRL_FWBN.B2;
    const register unsigned short int FLASH_FWBN_DATA3 = 3;
    sbit  FLASH_FWBN_DATA3_bit at FLASH_CTRL_FWBN.B3;
    const register unsigned short int FLASH_FWBN_DATA4 = 4;
    sbit  FLASH_FWBN_DATA4_bit at FLASH_CTRL_FWBN.B4;
    const register unsigned short int FLASH_FWBN_DATA5 = 5;
    sbit  FLASH_FWBN_DATA5_bit at FLASH_CTRL_FWBN.B5;
    const register unsigned short int FLASH_FWBN_DATA6 = 6;
    sbit  FLASH_FWBN_DATA6_bit at FLASH_CTRL_FWBN.B6;
    const register unsigned short int FLASH_FWBN_DATA7 = 7;
    sbit  FLASH_FWBN_DATA7_bit at FLASH_CTRL_FWBN.B7;
    const register unsigned short int FLASH_FWBN_DATA8 = 8;
    sbit  FLASH_FWBN_DATA8_bit at FLASH_CTRL_FWBN.B8;
    const register unsigned short int FLASH_FWBN_DATA9 = 9;
    sbit  FLASH_FWBN_DATA9_bit at FLASH_CTRL_FWBN.B9;
    const register unsigned short int FLASH_FWBN_DATA10 = 10;
    sbit  FLASH_FWBN_DATA10_bit at FLASH_CTRL_FWBN.B10;
    const register unsigned short int FLASH_FWBN_DATA11 = 11;
    sbit  FLASH_FWBN_DATA11_bit at FLASH_CTRL_FWBN.B11;
    const register unsigned short int FLASH_FWBN_DATA12 = 12;
    sbit  FLASH_FWBN_DATA12_bit at FLASH_CTRL_FWBN.B12;
    const register unsigned short int FLASH_FWBN_DATA13 = 13;
    sbit  FLASH_FWBN_DATA13_bit at FLASH_CTRL_FWBN.B13;
    const register unsigned short int FLASH_FWBN_DATA14 = 14;
    sbit  FLASH_FWBN_DATA14_bit at FLASH_CTRL_FWBN.B14;
    const register unsigned short int FLASH_FWBN_DATA15 = 15;
    sbit  FLASH_FWBN_DATA15_bit at FLASH_CTRL_FWBN.B15;
    const register unsigned short int FLASH_FWBN_DATA16 = 16;
    sbit  FLASH_FWBN_DATA16_bit at FLASH_CTRL_FWBN.B16;
    const register unsigned short int FLASH_FWBN_DATA17 = 17;
    sbit  FLASH_FWBN_DATA17_bit at FLASH_CTRL_FWBN.B17;
    const register unsigned short int FLASH_FWBN_DATA18 = 18;
    sbit  FLASH_FWBN_DATA18_bit at FLASH_CTRL_FWBN.B18;
    const register unsigned short int FLASH_FWBN_DATA19 = 19;
    sbit  FLASH_FWBN_DATA19_bit at FLASH_CTRL_FWBN.B19;
    const register unsigned short int FLASH_FWBN_DATA20 = 20;
    sbit  FLASH_FWBN_DATA20_bit at FLASH_CTRL_FWBN.B20;
    const register unsigned short int FLASH_FWBN_DATA21 = 21;
    sbit  FLASH_FWBN_DATA21_bit at FLASH_CTRL_FWBN.B21;
    const register unsigned short int FLASH_FWBN_DATA22 = 22;
    sbit  FLASH_FWBN_DATA22_bit at FLASH_CTRL_FWBN.B22;
    const register unsigned short int FLASH_FWBN_DATA23 = 23;
    sbit  FLASH_FWBN_DATA23_bit at FLASH_CTRL_FWBN.B23;
    const register unsigned short int FLASH_FWBN_DATA24 = 24;
    sbit  FLASH_FWBN_DATA24_bit at FLASH_CTRL_FWBN.B24;
    const register unsigned short int FLASH_FWBN_DATA25 = 25;
    sbit  FLASH_FWBN_DATA25_bit at FLASH_CTRL_FWBN.B25;
    const register unsigned short int FLASH_FWBN_DATA26 = 26;
    sbit  FLASH_FWBN_DATA26_bit at FLASH_CTRL_FWBN.B26;
    const register unsigned short int FLASH_FWBN_DATA27 = 27;
    sbit  FLASH_FWBN_DATA27_bit at FLASH_CTRL_FWBN.B27;
    const register unsigned short int FLASH_FWBN_DATA28 = 28;
    sbit  FLASH_FWBN_DATA28_bit at FLASH_CTRL_FWBN.B28;
    const register unsigned short int FLASH_FWBN_DATA29 = 29;
    sbit  FLASH_FWBN_DATA29_bit at FLASH_CTRL_FWBN.B29;
    const register unsigned short int FLASH_FWBN_DATA30 = 30;
    sbit  FLASH_FWBN_DATA30_bit at FLASH_CTRL_FWBN.B30;
    const register unsigned short int FLASH_FWBN_DATA31 = 31;
    sbit  FLASH_FWBN_DATA31_bit at FLASH_CTRL_FWBN.B31;

sfr unsigned long   volatile FLASH_CTRL_FSIZE     absolute 0x400FDFC0;
    const register unsigned short int FLASH_FSIZE_SIZE0 = 0;
    sbit  FLASH_FSIZE_SIZE0_bit at FLASH_CTRL_FSIZE.B0;
    const register unsigned short int FLASH_FSIZE_SIZE1 = 1;
    sbit  FLASH_FSIZE_SIZE1_bit at FLASH_CTRL_FSIZE.B1;
    const register unsigned short int FLASH_FSIZE_SIZE2 = 2;
    sbit  FLASH_FSIZE_SIZE2_bit at FLASH_CTRL_FSIZE.B2;
    const register unsigned short int FLASH_FSIZE_SIZE3 = 3;
    sbit  FLASH_FSIZE_SIZE3_bit at FLASH_CTRL_FSIZE.B3;
    const register unsigned short int FLASH_FSIZE_SIZE4 = 4;
    sbit  FLASH_FSIZE_SIZE4_bit at FLASH_CTRL_FSIZE.B4;
    const register unsigned short int FLASH_FSIZE_SIZE5 = 5;
    sbit  FLASH_FSIZE_SIZE5_bit at FLASH_CTRL_FSIZE.B5;
    const register unsigned short int FLASH_FSIZE_SIZE6 = 6;
    sbit  FLASH_FSIZE_SIZE6_bit at FLASH_CTRL_FSIZE.B6;
    const register unsigned short int FLASH_FSIZE_SIZE7 = 7;
    sbit  FLASH_FSIZE_SIZE7_bit at FLASH_CTRL_FSIZE.B7;
    const register unsigned short int FLASH_FSIZE_SIZE8 = 8;
    sbit  FLASH_FSIZE_SIZE8_bit at FLASH_CTRL_FSIZE.B8;
    const register unsigned short int FLASH_FSIZE_SIZE9 = 9;
    sbit  FLASH_FSIZE_SIZE9_bit at FLASH_CTRL_FSIZE.B9;
    const register unsigned short int FLASH_FSIZE_SIZE10 = 10;
    sbit  FLASH_FSIZE_SIZE10_bit at FLASH_CTRL_FSIZE.B10;
    const register unsigned short int FLASH_FSIZE_SIZE11 = 11;
    sbit  FLASH_FSIZE_SIZE11_bit at FLASH_CTRL_FSIZE.B11;
    const register unsigned short int FLASH_FSIZE_SIZE12 = 12;
    sbit  FLASH_FSIZE_SIZE12_bit at FLASH_CTRL_FSIZE.B12;
    const register unsigned short int FLASH_FSIZE_SIZE13 = 13;
    sbit  FLASH_FSIZE_SIZE13_bit at FLASH_CTRL_FSIZE.B13;
    const register unsigned short int FLASH_FSIZE_SIZE14 = 14;
    sbit  FLASH_FSIZE_SIZE14_bit at FLASH_CTRL_FSIZE.B14;
    const register unsigned short int FLASH_FSIZE_SIZE15 = 15;
    sbit  FLASH_FSIZE_SIZE15_bit at FLASH_CTRL_FSIZE.B15;

sfr unsigned long   volatile FLASH_CTRL_SSIZE     absolute 0x400FDFC4;
    const register unsigned short int FLASH_SSIZE_SIZE0 = 0;
    sbit  FLASH_SSIZE_SIZE0_bit at FLASH_CTRL_SSIZE.B0;
    const register unsigned short int FLASH_SSIZE_SIZE1 = 1;
    sbit  FLASH_SSIZE_SIZE1_bit at FLASH_CTRL_SSIZE.B1;
    const register unsigned short int FLASH_SSIZE_SIZE2 = 2;
    sbit  FLASH_SSIZE_SIZE2_bit at FLASH_CTRL_SSIZE.B2;
    const register unsigned short int FLASH_SSIZE_SIZE3 = 3;
    sbit  FLASH_SSIZE_SIZE3_bit at FLASH_CTRL_SSIZE.B3;
    const register unsigned short int FLASH_SSIZE_SIZE4 = 4;
    sbit  FLASH_SSIZE_SIZE4_bit at FLASH_CTRL_SSIZE.B4;
    const register unsigned short int FLASH_SSIZE_SIZE5 = 5;
    sbit  FLASH_SSIZE_SIZE5_bit at FLASH_CTRL_SSIZE.B5;
    const register unsigned short int FLASH_SSIZE_SIZE6 = 6;
    sbit  FLASH_SSIZE_SIZE6_bit at FLASH_CTRL_SSIZE.B6;
    const register unsigned short int FLASH_SSIZE_SIZE7 = 7;
    sbit  FLASH_SSIZE_SIZE7_bit at FLASH_CTRL_SSIZE.B7;
    const register unsigned short int FLASH_SSIZE_SIZE8 = 8;
    sbit  FLASH_SSIZE_SIZE8_bit at FLASH_CTRL_SSIZE.B8;
    const register unsigned short int FLASH_SSIZE_SIZE9 = 9;
    sbit  FLASH_SSIZE_SIZE9_bit at FLASH_CTRL_SSIZE.B9;
    const register unsigned short int FLASH_SSIZE_SIZE10 = 10;
    sbit  FLASH_SSIZE_SIZE10_bit at FLASH_CTRL_SSIZE.B10;
    const register unsigned short int FLASH_SSIZE_SIZE11 = 11;
    sbit  FLASH_SSIZE_SIZE11_bit at FLASH_CTRL_SSIZE.B11;
    const register unsigned short int FLASH_SSIZE_SIZE12 = 12;
    sbit  FLASH_SSIZE_SIZE12_bit at FLASH_CTRL_SSIZE.B12;
    const register unsigned short int FLASH_SSIZE_SIZE13 = 13;
    sbit  FLASH_SSIZE_SIZE13_bit at FLASH_CTRL_SSIZE.B13;
    const register unsigned short int FLASH_SSIZE_SIZE14 = 14;
    sbit  FLASH_SSIZE_SIZE14_bit at FLASH_CTRL_SSIZE.B14;
    const register unsigned short int FLASH_SSIZE_SIZE15 = 15;
    sbit  FLASH_SSIZE_SIZE15_bit at FLASH_CTRL_SSIZE.B15;

sfr unsigned long   volatile FLASH_CTRL_ROMSWMAP  absolute 0x400FDFCC;
    const register unsigned short int FLASH_ROMSWMAP_SAFERTOS = 0;
    sbit  FLASH_ROMSWMAP_SAFERTOS_bit at FLASH_CTRL_ROMSWMAP.B0;

sfr unsigned long   volatile FLASH_CTRL_RMCTL     absolute 0x400FE0F0;
    const register unsigned short int FLASH_RMCTL_BA = 0;
    sbit  FLASH_RMCTL_BA_bit at FLASH_CTRL_RMCTL.B0;

sfr unsigned long   volatile FLASH_CTRL_BOOTCFG   absolute 0x400FE1D0;
    const register unsigned short int FLASH_BOOTCFG_DBG0 = 0;
    sbit  FLASH_BOOTCFG_DBG0_bit at FLASH_CTRL_BOOTCFG.B0;
    const register unsigned short int FLASH_BOOTCFG_DBG1 = 1;
    sbit  FLASH_BOOTCFG_DBG1_bit at FLASH_CTRL_BOOTCFG.B1;
    const register unsigned short int FLASH_BOOTCFG_EN = 8;
    sbit  FLASH_BOOTCFG_EN_bit at FLASH_CTRL_BOOTCFG.B8;
    const register unsigned short int FLASH_BOOTCFG_POL = 9;
    sbit  FLASH_BOOTCFG_POL_bit at FLASH_CTRL_BOOTCFG.B9;
    const register unsigned short int FLASH_BOOTCFG_PIN10 = 10;
    sbit  FLASH_BOOTCFG_PIN10_bit at FLASH_CTRL_BOOTCFG.B10;
    const register unsigned short int FLASH_BOOTCFG_PIN11 = 11;
    sbit  FLASH_BOOTCFG_PIN11_bit at FLASH_CTRL_BOOTCFG.B11;
    const register unsigned short int FLASH_BOOTCFG_PIN12 = 12;
    sbit  FLASH_BOOTCFG_PIN12_bit at FLASH_CTRL_BOOTCFG.B12;
    const register unsigned short int FLASH_BOOTCFG_PORT13 = 13;
    sbit  FLASH_BOOTCFG_PORT13_bit at FLASH_CTRL_BOOTCFG.B13;
    const register unsigned short int FLASH_BOOTCFG_PORT14 = 14;
    sbit  FLASH_BOOTCFG_PORT14_bit at FLASH_CTRL_BOOTCFG.B14;
    const register unsigned short int FLASH_BOOTCFG_PORT15 = 15;
    sbit  FLASH_BOOTCFG_PORT15_bit at FLASH_CTRL_BOOTCFG.B15;
    const register unsigned short int FLASH_BOOTCFG_NW = 31;
    sbit  FLASH_BOOTCFG_NW_bit at FLASH_CTRL_BOOTCFG.B31;

sfr unsigned long   volatile FLASH_CTRL_USERREG0  absolute 0x400FE1E0;
    const register unsigned short int FLASH_USERREG0_DATA0 = 0;
    sbit  FLASH_USERREG0_DATA0_bit at FLASH_CTRL_USERREG0.B0;
    const register unsigned short int FLASH_USERREG0_DATA1 = 1;
    sbit  FLASH_USERREG0_DATA1_bit at FLASH_CTRL_USERREG0.B1;
    const register unsigned short int FLASH_USERREG0_DATA2 = 2;
    sbit  FLASH_USERREG0_DATA2_bit at FLASH_CTRL_USERREG0.B2;
    const register unsigned short int FLASH_USERREG0_DATA3 = 3;
    sbit  FLASH_USERREG0_DATA3_bit at FLASH_CTRL_USERREG0.B3;
    const register unsigned short int FLASH_USERREG0_DATA4 = 4;
    sbit  FLASH_USERREG0_DATA4_bit at FLASH_CTRL_USERREG0.B4;
    const register unsigned short int FLASH_USERREG0_DATA5 = 5;
    sbit  FLASH_USERREG0_DATA5_bit at FLASH_CTRL_USERREG0.B5;
    const register unsigned short int FLASH_USERREG0_DATA6 = 6;
    sbit  FLASH_USERREG0_DATA6_bit at FLASH_CTRL_USERREG0.B6;
    const register unsigned short int FLASH_USERREG0_DATA7 = 7;
    sbit  FLASH_USERREG0_DATA7_bit at FLASH_CTRL_USERREG0.B7;
    const register unsigned short int FLASH_USERREG0_DATA8 = 8;
    sbit  FLASH_USERREG0_DATA8_bit at FLASH_CTRL_USERREG0.B8;
    const register unsigned short int FLASH_USERREG0_DATA9 = 9;
    sbit  FLASH_USERREG0_DATA9_bit at FLASH_CTRL_USERREG0.B9;
    const register unsigned short int FLASH_USERREG0_DATA10 = 10;
    sbit  FLASH_USERREG0_DATA10_bit at FLASH_CTRL_USERREG0.B10;
    const register unsigned short int FLASH_USERREG0_DATA11 = 11;
    sbit  FLASH_USERREG0_DATA11_bit at FLASH_CTRL_USERREG0.B11;
    const register unsigned short int FLASH_USERREG0_DATA12 = 12;
    sbit  FLASH_USERREG0_DATA12_bit at FLASH_CTRL_USERREG0.B12;
    const register unsigned short int FLASH_USERREG0_DATA13 = 13;
    sbit  FLASH_USERREG0_DATA13_bit at FLASH_CTRL_USERREG0.B13;
    const register unsigned short int FLASH_USERREG0_DATA14 = 14;
    sbit  FLASH_USERREG0_DATA14_bit at FLASH_CTRL_USERREG0.B14;
    const register unsigned short int FLASH_USERREG0_DATA15 = 15;
    sbit  FLASH_USERREG0_DATA15_bit at FLASH_CTRL_USERREG0.B15;
    const register unsigned short int FLASH_USERREG0_DATA16 = 16;
    sbit  FLASH_USERREG0_DATA16_bit at FLASH_CTRL_USERREG0.B16;
    const register unsigned short int FLASH_USERREG0_DATA17 = 17;
    sbit  FLASH_USERREG0_DATA17_bit at FLASH_CTRL_USERREG0.B17;
    const register unsigned short int FLASH_USERREG0_DATA18 = 18;
    sbit  FLASH_USERREG0_DATA18_bit at FLASH_CTRL_USERREG0.B18;
    const register unsigned short int FLASH_USERREG0_DATA19 = 19;
    sbit  FLASH_USERREG0_DATA19_bit at FLASH_CTRL_USERREG0.B19;
    const register unsigned short int FLASH_USERREG0_DATA20 = 20;
    sbit  FLASH_USERREG0_DATA20_bit at FLASH_CTRL_USERREG0.B20;
    const register unsigned short int FLASH_USERREG0_DATA21 = 21;
    sbit  FLASH_USERREG0_DATA21_bit at FLASH_CTRL_USERREG0.B21;
    const register unsigned short int FLASH_USERREG0_DATA22 = 22;
    sbit  FLASH_USERREG0_DATA22_bit at FLASH_CTRL_USERREG0.B22;
    const register unsigned short int FLASH_USERREG0_DATA23 = 23;
    sbit  FLASH_USERREG0_DATA23_bit at FLASH_CTRL_USERREG0.B23;
    const register unsigned short int FLASH_USERREG0_DATA24 = 24;
    sbit  FLASH_USERREG0_DATA24_bit at FLASH_CTRL_USERREG0.B24;
    const register unsigned short int FLASH_USERREG0_DATA25 = 25;
    sbit  FLASH_USERREG0_DATA25_bit at FLASH_CTRL_USERREG0.B25;
    const register unsigned short int FLASH_USERREG0_DATA26 = 26;
    sbit  FLASH_USERREG0_DATA26_bit at FLASH_CTRL_USERREG0.B26;
    const register unsigned short int FLASH_USERREG0_DATA27 = 27;
    sbit  FLASH_USERREG0_DATA27_bit at FLASH_CTRL_USERREG0.B27;
    const register unsigned short int FLASH_USERREG0_DATA28 = 28;
    sbit  FLASH_USERREG0_DATA28_bit at FLASH_CTRL_USERREG0.B28;
    const register unsigned short int FLASH_USERREG0_DATA29 = 29;
    sbit  FLASH_USERREG0_DATA29_bit at FLASH_CTRL_USERREG0.B29;
    const register unsigned short int FLASH_USERREG0_DATA30 = 30;
    sbit  FLASH_USERREG0_DATA30_bit at FLASH_CTRL_USERREG0.B30;
    const register unsigned short int FLASH_USERREG0_DATA31 = 31;
    sbit  FLASH_USERREG0_DATA31_bit at FLASH_CTRL_USERREG0.B31;

sfr unsigned long   volatile FLASH_CTRL_USERREG1  absolute 0x400FE1E4;
    const register unsigned short int FLASH_USERREG1_DATA0 = 0;
    sbit  FLASH_USERREG1_DATA0_bit at FLASH_CTRL_USERREG1.B0;
    const register unsigned short int FLASH_USERREG1_DATA1 = 1;
    sbit  FLASH_USERREG1_DATA1_bit at FLASH_CTRL_USERREG1.B1;
    const register unsigned short int FLASH_USERREG1_DATA2 = 2;
    sbit  FLASH_USERREG1_DATA2_bit at FLASH_CTRL_USERREG1.B2;
    const register unsigned short int FLASH_USERREG1_DATA3 = 3;
    sbit  FLASH_USERREG1_DATA3_bit at FLASH_CTRL_USERREG1.B3;
    const register unsigned short int FLASH_USERREG1_DATA4 = 4;
    sbit  FLASH_USERREG1_DATA4_bit at FLASH_CTRL_USERREG1.B4;
    const register unsigned short int FLASH_USERREG1_DATA5 = 5;
    sbit  FLASH_USERREG1_DATA5_bit at FLASH_CTRL_USERREG1.B5;
    const register unsigned short int FLASH_USERREG1_DATA6 = 6;
    sbit  FLASH_USERREG1_DATA6_bit at FLASH_CTRL_USERREG1.B6;
    const register unsigned short int FLASH_USERREG1_DATA7 = 7;
    sbit  FLASH_USERREG1_DATA7_bit at FLASH_CTRL_USERREG1.B7;
    const register unsigned short int FLASH_USERREG1_DATA8 = 8;
    sbit  FLASH_USERREG1_DATA8_bit at FLASH_CTRL_USERREG1.B8;
    const register unsigned short int FLASH_USERREG1_DATA9 = 9;
    sbit  FLASH_USERREG1_DATA9_bit at FLASH_CTRL_USERREG1.B9;
    const register unsigned short int FLASH_USERREG1_DATA10 = 10;
    sbit  FLASH_USERREG1_DATA10_bit at FLASH_CTRL_USERREG1.B10;
    const register unsigned short int FLASH_USERREG1_DATA11 = 11;
    sbit  FLASH_USERREG1_DATA11_bit at FLASH_CTRL_USERREG1.B11;
    const register unsigned short int FLASH_USERREG1_DATA12 = 12;
    sbit  FLASH_USERREG1_DATA12_bit at FLASH_CTRL_USERREG1.B12;
    const register unsigned short int FLASH_USERREG1_DATA13 = 13;
    sbit  FLASH_USERREG1_DATA13_bit at FLASH_CTRL_USERREG1.B13;
    const register unsigned short int FLASH_USERREG1_DATA14 = 14;
    sbit  FLASH_USERREG1_DATA14_bit at FLASH_CTRL_USERREG1.B14;
    const register unsigned short int FLASH_USERREG1_DATA15 = 15;
    sbit  FLASH_USERREG1_DATA15_bit at FLASH_CTRL_USERREG1.B15;
    const register unsigned short int FLASH_USERREG1_DATA16 = 16;
    sbit  FLASH_USERREG1_DATA16_bit at FLASH_CTRL_USERREG1.B16;
    const register unsigned short int FLASH_USERREG1_DATA17 = 17;
    sbit  FLASH_USERREG1_DATA17_bit at FLASH_CTRL_USERREG1.B17;
    const register unsigned short int FLASH_USERREG1_DATA18 = 18;
    sbit  FLASH_USERREG1_DATA18_bit at FLASH_CTRL_USERREG1.B18;
    const register unsigned short int FLASH_USERREG1_DATA19 = 19;
    sbit  FLASH_USERREG1_DATA19_bit at FLASH_CTRL_USERREG1.B19;
    const register unsigned short int FLASH_USERREG1_DATA20 = 20;
    sbit  FLASH_USERREG1_DATA20_bit at FLASH_CTRL_USERREG1.B20;
    const register unsigned short int FLASH_USERREG1_DATA21 = 21;
    sbit  FLASH_USERREG1_DATA21_bit at FLASH_CTRL_USERREG1.B21;
    const register unsigned short int FLASH_USERREG1_DATA22 = 22;
    sbit  FLASH_USERREG1_DATA22_bit at FLASH_CTRL_USERREG1.B22;
    const register unsigned short int FLASH_USERREG1_DATA23 = 23;
    sbit  FLASH_USERREG1_DATA23_bit at FLASH_CTRL_USERREG1.B23;
    const register unsigned short int FLASH_USERREG1_DATA24 = 24;
    sbit  FLASH_USERREG1_DATA24_bit at FLASH_CTRL_USERREG1.B24;
    const register unsigned short int FLASH_USERREG1_DATA25 = 25;
    sbit  FLASH_USERREG1_DATA25_bit at FLASH_CTRL_USERREG1.B25;
    const register unsigned short int FLASH_USERREG1_DATA26 = 26;
    sbit  FLASH_USERREG1_DATA26_bit at FLASH_CTRL_USERREG1.B26;
    const register unsigned short int FLASH_USERREG1_DATA27 = 27;
    sbit  FLASH_USERREG1_DATA27_bit at FLASH_CTRL_USERREG1.B27;
    const register unsigned short int FLASH_USERREG1_DATA28 = 28;
    sbit  FLASH_USERREG1_DATA28_bit at FLASH_CTRL_USERREG1.B28;
    const register unsigned short int FLASH_USERREG1_DATA29 = 29;
    sbit  FLASH_USERREG1_DATA29_bit at FLASH_CTRL_USERREG1.B29;
    const register unsigned short int FLASH_USERREG1_DATA30 = 30;
    sbit  FLASH_USERREG1_DATA30_bit at FLASH_CTRL_USERREG1.B30;
    const register unsigned short int FLASH_USERREG1_DATA31 = 31;
    sbit  FLASH_USERREG1_DATA31_bit at FLASH_CTRL_USERREG1.B31;

sfr unsigned long   volatile FLASH_CTRL_USERREG2  absolute 0x400FE1E8;
    const register unsigned short int FLASH_USERREG2_DATA0 = 0;
    sbit  FLASH_USERREG2_DATA0_bit at FLASH_CTRL_USERREG2.B0;
    const register unsigned short int FLASH_USERREG2_DATA1 = 1;
    sbit  FLASH_USERREG2_DATA1_bit at FLASH_CTRL_USERREG2.B1;
    const register unsigned short int FLASH_USERREG2_DATA2 = 2;
    sbit  FLASH_USERREG2_DATA2_bit at FLASH_CTRL_USERREG2.B2;
    const register unsigned short int FLASH_USERREG2_DATA3 = 3;
    sbit  FLASH_USERREG2_DATA3_bit at FLASH_CTRL_USERREG2.B3;
    const register unsigned short int FLASH_USERREG2_DATA4 = 4;
    sbit  FLASH_USERREG2_DATA4_bit at FLASH_CTRL_USERREG2.B4;
    const register unsigned short int FLASH_USERREG2_DATA5 = 5;
    sbit  FLASH_USERREG2_DATA5_bit at FLASH_CTRL_USERREG2.B5;
    const register unsigned short int FLASH_USERREG2_DATA6 = 6;
    sbit  FLASH_USERREG2_DATA6_bit at FLASH_CTRL_USERREG2.B6;
    const register unsigned short int FLASH_USERREG2_DATA7 = 7;
    sbit  FLASH_USERREG2_DATA7_bit at FLASH_CTRL_USERREG2.B7;
    const register unsigned short int FLASH_USERREG2_DATA8 = 8;
    sbit  FLASH_USERREG2_DATA8_bit at FLASH_CTRL_USERREG2.B8;
    const register unsigned short int FLASH_USERREG2_DATA9 = 9;
    sbit  FLASH_USERREG2_DATA9_bit at FLASH_CTRL_USERREG2.B9;
    const register unsigned short int FLASH_USERREG2_DATA10 = 10;
    sbit  FLASH_USERREG2_DATA10_bit at FLASH_CTRL_USERREG2.B10;
    const register unsigned short int FLASH_USERREG2_DATA11 = 11;
    sbit  FLASH_USERREG2_DATA11_bit at FLASH_CTRL_USERREG2.B11;
    const register unsigned short int FLASH_USERREG2_DATA12 = 12;
    sbit  FLASH_USERREG2_DATA12_bit at FLASH_CTRL_USERREG2.B12;
    const register unsigned short int FLASH_USERREG2_DATA13 = 13;
    sbit  FLASH_USERREG2_DATA13_bit at FLASH_CTRL_USERREG2.B13;
    const register unsigned short int FLASH_USERREG2_DATA14 = 14;
    sbit  FLASH_USERREG2_DATA14_bit at FLASH_CTRL_USERREG2.B14;
    const register unsigned short int FLASH_USERREG2_DATA15 = 15;
    sbit  FLASH_USERREG2_DATA15_bit at FLASH_CTRL_USERREG2.B15;
    const register unsigned short int FLASH_USERREG2_DATA16 = 16;
    sbit  FLASH_USERREG2_DATA16_bit at FLASH_CTRL_USERREG2.B16;
    const register unsigned short int FLASH_USERREG2_DATA17 = 17;
    sbit  FLASH_USERREG2_DATA17_bit at FLASH_CTRL_USERREG2.B17;
    const register unsigned short int FLASH_USERREG2_DATA18 = 18;
    sbit  FLASH_USERREG2_DATA18_bit at FLASH_CTRL_USERREG2.B18;
    const register unsigned short int FLASH_USERREG2_DATA19 = 19;
    sbit  FLASH_USERREG2_DATA19_bit at FLASH_CTRL_USERREG2.B19;
    const register unsigned short int FLASH_USERREG2_DATA20 = 20;
    sbit  FLASH_USERREG2_DATA20_bit at FLASH_CTRL_USERREG2.B20;
    const register unsigned short int FLASH_USERREG2_DATA21 = 21;
    sbit  FLASH_USERREG2_DATA21_bit at FLASH_CTRL_USERREG2.B21;
    const register unsigned short int FLASH_USERREG2_DATA22 = 22;
    sbit  FLASH_USERREG2_DATA22_bit at FLASH_CTRL_USERREG2.B22;
    const register unsigned short int FLASH_USERREG2_DATA23 = 23;
    sbit  FLASH_USERREG2_DATA23_bit at FLASH_CTRL_USERREG2.B23;
    const register unsigned short int FLASH_USERREG2_DATA24 = 24;
    sbit  FLASH_USERREG2_DATA24_bit at FLASH_CTRL_USERREG2.B24;
    const register unsigned short int FLASH_USERREG2_DATA25 = 25;
    sbit  FLASH_USERREG2_DATA25_bit at FLASH_CTRL_USERREG2.B25;
    const register unsigned short int FLASH_USERREG2_DATA26 = 26;
    sbit  FLASH_USERREG2_DATA26_bit at FLASH_CTRL_USERREG2.B26;
    const register unsigned short int FLASH_USERREG2_DATA27 = 27;
    sbit  FLASH_USERREG2_DATA27_bit at FLASH_CTRL_USERREG2.B27;
    const register unsigned short int FLASH_USERREG2_DATA28 = 28;
    sbit  FLASH_USERREG2_DATA28_bit at FLASH_CTRL_USERREG2.B28;
    const register unsigned short int FLASH_USERREG2_DATA29 = 29;
    sbit  FLASH_USERREG2_DATA29_bit at FLASH_CTRL_USERREG2.B29;
    const register unsigned short int FLASH_USERREG2_DATA30 = 30;
    sbit  FLASH_USERREG2_DATA30_bit at FLASH_CTRL_USERREG2.B30;
    const register unsigned short int FLASH_USERREG2_DATA31 = 31;
    sbit  FLASH_USERREG2_DATA31_bit at FLASH_CTRL_USERREG2.B31;

sfr unsigned long   volatile FLASH_CTRL_USERREG3  absolute 0x400FE1EC;
    const register unsigned short int FLASH_USERREG3_DATA0 = 0;
    sbit  FLASH_USERREG3_DATA0_bit at FLASH_CTRL_USERREG3.B0;
    const register unsigned short int FLASH_USERREG3_DATA1 = 1;
    sbit  FLASH_USERREG3_DATA1_bit at FLASH_CTRL_USERREG3.B1;
    const register unsigned short int FLASH_USERREG3_DATA2 = 2;
    sbit  FLASH_USERREG3_DATA2_bit at FLASH_CTRL_USERREG3.B2;
    const register unsigned short int FLASH_USERREG3_DATA3 = 3;
    sbit  FLASH_USERREG3_DATA3_bit at FLASH_CTRL_USERREG3.B3;
    const register unsigned short int FLASH_USERREG3_DATA4 = 4;
    sbit  FLASH_USERREG3_DATA4_bit at FLASH_CTRL_USERREG3.B4;
    const register unsigned short int FLASH_USERREG3_DATA5 = 5;
    sbit  FLASH_USERREG3_DATA5_bit at FLASH_CTRL_USERREG3.B5;
    const register unsigned short int FLASH_USERREG3_DATA6 = 6;
    sbit  FLASH_USERREG3_DATA6_bit at FLASH_CTRL_USERREG3.B6;
    const register unsigned short int FLASH_USERREG3_DATA7 = 7;
    sbit  FLASH_USERREG3_DATA7_bit at FLASH_CTRL_USERREG3.B7;
    const register unsigned short int FLASH_USERREG3_DATA8 = 8;
    sbit  FLASH_USERREG3_DATA8_bit at FLASH_CTRL_USERREG3.B8;
    const register unsigned short int FLASH_USERREG3_DATA9 = 9;
    sbit  FLASH_USERREG3_DATA9_bit at FLASH_CTRL_USERREG3.B9;
    const register unsigned short int FLASH_USERREG3_DATA10 = 10;
    sbit  FLASH_USERREG3_DATA10_bit at FLASH_CTRL_USERREG3.B10;
    const register unsigned short int FLASH_USERREG3_DATA11 = 11;
    sbit  FLASH_USERREG3_DATA11_bit at FLASH_CTRL_USERREG3.B11;
    const register unsigned short int FLASH_USERREG3_DATA12 = 12;
    sbit  FLASH_USERREG3_DATA12_bit at FLASH_CTRL_USERREG3.B12;
    const register unsigned short int FLASH_USERREG3_DATA13 = 13;
    sbit  FLASH_USERREG3_DATA13_bit at FLASH_CTRL_USERREG3.B13;
    const register unsigned short int FLASH_USERREG3_DATA14 = 14;
    sbit  FLASH_USERREG3_DATA14_bit at FLASH_CTRL_USERREG3.B14;
    const register unsigned short int FLASH_USERREG3_DATA15 = 15;
    sbit  FLASH_USERREG3_DATA15_bit at FLASH_CTRL_USERREG3.B15;
    const register unsigned short int FLASH_USERREG3_DATA16 = 16;
    sbit  FLASH_USERREG3_DATA16_bit at FLASH_CTRL_USERREG3.B16;
    const register unsigned short int FLASH_USERREG3_DATA17 = 17;
    sbit  FLASH_USERREG3_DATA17_bit at FLASH_CTRL_USERREG3.B17;
    const register unsigned short int FLASH_USERREG3_DATA18 = 18;
    sbit  FLASH_USERREG3_DATA18_bit at FLASH_CTRL_USERREG3.B18;
    const register unsigned short int FLASH_USERREG3_DATA19 = 19;
    sbit  FLASH_USERREG3_DATA19_bit at FLASH_CTRL_USERREG3.B19;
    const register unsigned short int FLASH_USERREG3_DATA20 = 20;
    sbit  FLASH_USERREG3_DATA20_bit at FLASH_CTRL_USERREG3.B20;
    const register unsigned short int FLASH_USERREG3_DATA21 = 21;
    sbit  FLASH_USERREG3_DATA21_bit at FLASH_CTRL_USERREG3.B21;
    const register unsigned short int FLASH_USERREG3_DATA22 = 22;
    sbit  FLASH_USERREG3_DATA22_bit at FLASH_CTRL_USERREG3.B22;
    const register unsigned short int FLASH_USERREG3_DATA23 = 23;
    sbit  FLASH_USERREG3_DATA23_bit at FLASH_CTRL_USERREG3.B23;
    const register unsigned short int FLASH_USERREG3_DATA24 = 24;
    sbit  FLASH_USERREG3_DATA24_bit at FLASH_CTRL_USERREG3.B24;
    const register unsigned short int FLASH_USERREG3_DATA25 = 25;
    sbit  FLASH_USERREG3_DATA25_bit at FLASH_CTRL_USERREG3.B25;
    const register unsigned short int FLASH_USERREG3_DATA26 = 26;
    sbit  FLASH_USERREG3_DATA26_bit at FLASH_CTRL_USERREG3.B26;
    const register unsigned short int FLASH_USERREG3_DATA27 = 27;
    sbit  FLASH_USERREG3_DATA27_bit at FLASH_CTRL_USERREG3.B27;
    const register unsigned short int FLASH_USERREG3_DATA28 = 28;
    sbit  FLASH_USERREG3_DATA28_bit at FLASH_CTRL_USERREG3.B28;
    const register unsigned short int FLASH_USERREG3_DATA29 = 29;
    sbit  FLASH_USERREG3_DATA29_bit at FLASH_CTRL_USERREG3.B29;
    const register unsigned short int FLASH_USERREG3_DATA30 = 30;
    sbit  FLASH_USERREG3_DATA30_bit at FLASH_CTRL_USERREG3.B30;
    const register unsigned short int FLASH_USERREG3_DATA31 = 31;
    sbit  FLASH_USERREG3_DATA31_bit at FLASH_CTRL_USERREG3.B31;

sfr unsigned long   volatile FLASH_CTRL_FMPRE0    absolute 0x400FE200;
sfr unsigned long   volatile FLASH_CTRL_FMPRE1    absolute 0x400FE204;
sfr unsigned long   volatile FLASH_CTRL_FMPPE0    absolute 0x400FE400;
sfr unsigned long   volatile FLASH_CTRL_FMPPE1    absolute 0x400FE404;
sfr unsigned long   volatile SYSCTL_DID0          absolute 0x400FE000;
    const register unsigned short int SYSCTL_DID0_MIN0 = 0;
    sbit  SYSCTL_DID0_MIN0_bit at SYSCTL_DID0.B0;
    const register unsigned short int SYSCTL_DID0_MIN1 = 1;
    sbit  SYSCTL_DID0_MIN1_bit at SYSCTL_DID0.B1;
    const register unsigned short int SYSCTL_DID0_MIN2 = 2;
    sbit  SYSCTL_DID0_MIN2_bit at SYSCTL_DID0.B2;
    const register unsigned short int SYSCTL_DID0_MIN3 = 3;
    sbit  SYSCTL_DID0_MIN3_bit at SYSCTL_DID0.B3;
    const register unsigned short int SYSCTL_DID0_MIN4 = 4;
    sbit  SYSCTL_DID0_MIN4_bit at SYSCTL_DID0.B4;
    const register unsigned short int SYSCTL_DID0_MIN5 = 5;
    sbit  SYSCTL_DID0_MIN5_bit at SYSCTL_DID0.B5;
    const register unsigned short int SYSCTL_DID0_MIN6 = 6;
    sbit  SYSCTL_DID0_MIN6_bit at SYSCTL_DID0.B6;
    const register unsigned short int SYSCTL_DID0_MIN7 = 7;
    sbit  SYSCTL_DID0_MIN7_bit at SYSCTL_DID0.B7;
    const register unsigned short int SYSCTL_DID0_MAJ8 = 8;
    sbit  SYSCTL_DID0_MAJ8_bit at SYSCTL_DID0.B8;
    const register unsigned short int SYSCTL_DID0_MAJ9 = 9;
    sbit  SYSCTL_DID0_MAJ9_bit at SYSCTL_DID0.B9;
    const register unsigned short int SYSCTL_DID0_MAJ10 = 10;
    sbit  SYSCTL_DID0_MAJ10_bit at SYSCTL_DID0.B10;
    const register unsigned short int SYSCTL_DID0_MAJ11 = 11;
    sbit  SYSCTL_DID0_MAJ11_bit at SYSCTL_DID0.B11;
    const register unsigned short int SYSCTL_DID0_MAJ12 = 12;
    sbit  SYSCTL_DID0_MAJ12_bit at SYSCTL_DID0.B12;
    const register unsigned short int SYSCTL_DID0_MAJ13 = 13;
    sbit  SYSCTL_DID0_MAJ13_bit at SYSCTL_DID0.B13;
    const register unsigned short int SYSCTL_DID0_MAJ14 = 14;
    sbit  SYSCTL_DID0_MAJ14_bit at SYSCTL_DID0.B14;
    const register unsigned short int SYSCTL_DID0_MAJ15 = 15;
    sbit  SYSCTL_DID0_MAJ15_bit at SYSCTL_DID0.B15;
    const register unsigned short int SYSCTL_DID0_CLASS16 = 16;
    sbit  SYSCTL_DID0_CLASS16_bit at SYSCTL_DID0.B16;
    const register unsigned short int SYSCTL_DID0_CLASS17 = 17;
    sbit  SYSCTL_DID0_CLASS17_bit at SYSCTL_DID0.B17;
    const register unsigned short int SYSCTL_DID0_CLASS18 = 18;
    sbit  SYSCTL_DID0_CLASS18_bit at SYSCTL_DID0.B18;
    const register unsigned short int SYSCTL_DID0_CLASS19 = 19;
    sbit  SYSCTL_DID0_CLASS19_bit at SYSCTL_DID0.B19;
    const register unsigned short int SYSCTL_DID0_CLASS20 = 20;
    sbit  SYSCTL_DID0_CLASS20_bit at SYSCTL_DID0.B20;
    const register unsigned short int SYSCTL_DID0_CLASS21 = 21;
    sbit  SYSCTL_DID0_CLASS21_bit at SYSCTL_DID0.B21;
    const register unsigned short int SYSCTL_DID0_CLASS22 = 22;
    sbit  SYSCTL_DID0_CLASS22_bit at SYSCTL_DID0.B22;
    const register unsigned short int SYSCTL_DID0_CLASS23 = 23;
    sbit  SYSCTL_DID0_CLASS23_bit at SYSCTL_DID0.B23;
    const register unsigned short int SYSCTL_DID0_VER28 = 28;
    sbit  SYSCTL_DID0_VER28_bit at SYSCTL_DID0.B28;
    const register unsigned short int SYSCTL_DID0_VER29 = 29;
    sbit  SYSCTL_DID0_VER29_bit at SYSCTL_DID0.B29;
    const register unsigned short int SYSCTL_DID0_VER30 = 30;
    sbit  SYSCTL_DID0_VER30_bit at SYSCTL_DID0.B30;

sfr unsigned long   volatile SYSCTL_DID1          absolute 0x400FE004;
    const register unsigned short int SYSCTL_DID1_QUAL0 = 0;
    sbit  SYSCTL_DID1_QUAL0_bit at SYSCTL_DID1.B0;
    const register unsigned short int SYSCTL_DID1_QUAL1 = 1;
    sbit  SYSCTL_DID1_QUAL1_bit at SYSCTL_DID1.B1;
    const register unsigned short int SYSCTL_DID1_ROHS = 2;
    sbit  SYSCTL_DID1_ROHS_bit at SYSCTL_DID1.B2;
    const register unsigned short int SYSCTL_DID1_PKG3 = 3;
    sbit  SYSCTL_DID1_PKG3_bit at SYSCTL_DID1.B3;
    const register unsigned short int SYSCTL_DID1_PKG4 = 4;
    sbit  SYSCTL_DID1_PKG4_bit at SYSCTL_DID1.B4;
    const register unsigned short int SYSCTL_DID1_TEMP5 = 5;
    sbit  SYSCTL_DID1_TEMP5_bit at SYSCTL_DID1.B5;
    const register unsigned short int SYSCTL_DID1_TEMP6 = 6;
    sbit  SYSCTL_DID1_TEMP6_bit at SYSCTL_DID1.B6;
    const register unsigned short int SYSCTL_DID1_TEMP7 = 7;
    sbit  SYSCTL_DID1_TEMP7_bit at SYSCTL_DID1.B7;
    const register unsigned short int SYSCTL_DID1_PINCNT13 = 13;
    sbit  SYSCTL_DID1_PINCNT13_bit at SYSCTL_DID1.B13;
    const register unsigned short int SYSCTL_DID1_PINCNT14 = 14;
    sbit  SYSCTL_DID1_PINCNT14_bit at SYSCTL_DID1.B14;
    const register unsigned short int SYSCTL_DID1_PINCNT15 = 15;
    sbit  SYSCTL_DID1_PINCNT15_bit at SYSCTL_DID1.B15;
    const register unsigned short int SYSCTL_DID1_PRTNO16 = 16;
    sbit  SYSCTL_DID1_PRTNO16_bit at SYSCTL_DID1.B16;
    const register unsigned short int SYSCTL_DID1_PRTNO17 = 17;
    sbit  SYSCTL_DID1_PRTNO17_bit at SYSCTL_DID1.B17;
    const register unsigned short int SYSCTL_DID1_PRTNO18 = 18;
    sbit  SYSCTL_DID1_PRTNO18_bit at SYSCTL_DID1.B18;
    const register unsigned short int SYSCTL_DID1_PRTNO19 = 19;
    sbit  SYSCTL_DID1_PRTNO19_bit at SYSCTL_DID1.B19;
    const register unsigned short int SYSCTL_DID1_PRTNO20 = 20;
    sbit  SYSCTL_DID1_PRTNO20_bit at SYSCTL_DID1.B20;
    const register unsigned short int SYSCTL_DID1_PRTNO21 = 21;
    sbit  SYSCTL_DID1_PRTNO21_bit at SYSCTL_DID1.B21;
    const register unsigned short int SYSCTL_DID1_PRTNO22 = 22;
    sbit  SYSCTL_DID1_PRTNO22_bit at SYSCTL_DID1.B22;
    const register unsigned short int SYSCTL_DID1_PRTNO23 = 23;
    sbit  SYSCTL_DID1_PRTNO23_bit at SYSCTL_DID1.B23;
    const register unsigned short int SYSCTL_DID1_FAM24 = 24;
    sbit  SYSCTL_DID1_FAM24_bit at SYSCTL_DID1.B24;
    const register unsigned short int SYSCTL_DID1_FAM25 = 25;
    sbit  SYSCTL_DID1_FAM25_bit at SYSCTL_DID1.B25;
    const register unsigned short int SYSCTL_DID1_FAM26 = 26;
    sbit  SYSCTL_DID1_FAM26_bit at SYSCTL_DID1.B26;
    const register unsigned short int SYSCTL_DID1_FAM27 = 27;
    sbit  SYSCTL_DID1_FAM27_bit at SYSCTL_DID1.B27;
    const register unsigned short int SYSCTL_DID1_VER28 = 28;
    sbit  SYSCTL_DID1_VER28_bit at SYSCTL_DID1.B28;
    const register unsigned short int SYSCTL_DID1_VER29 = 29;
    sbit  SYSCTL_DID1_VER29_bit at SYSCTL_DID1.B29;
    const register unsigned short int SYSCTL_DID1_VER30 = 30;
    sbit  SYSCTL_DID1_VER30_bit at SYSCTL_DID1.B30;
    const register unsigned short int SYSCTL_DID1_VER31 = 31;
    sbit  SYSCTL_DID1_VER31_bit at SYSCTL_DID1.B31;

sfr unsigned long   volatile SYSCTL_DC0           absolute 0x400FE008;
    const register unsigned short int SYSCTL_DC0_FLASHSZ0 = 0;
    sbit  SYSCTL_DC0_FLASHSZ0_bit at SYSCTL_DC0.B0;
    const register unsigned short int SYSCTL_DC0_FLASHSZ1 = 1;
    sbit  SYSCTL_DC0_FLASHSZ1_bit at SYSCTL_DC0.B1;
    const register unsigned short int SYSCTL_DC0_FLASHSZ2 = 2;
    sbit  SYSCTL_DC0_FLASHSZ2_bit at SYSCTL_DC0.B2;
    const register unsigned short int SYSCTL_DC0_FLASHSZ3 = 3;
    sbit  SYSCTL_DC0_FLASHSZ3_bit at SYSCTL_DC0.B3;
    const register unsigned short int SYSCTL_DC0_FLASHSZ4 = 4;
    sbit  SYSCTL_DC0_FLASHSZ4_bit at SYSCTL_DC0.B4;
    const register unsigned short int SYSCTL_DC0_FLASHSZ5 = 5;
    sbit  SYSCTL_DC0_FLASHSZ5_bit at SYSCTL_DC0.B5;
    const register unsigned short int SYSCTL_DC0_FLASHSZ6 = 6;
    sbit  SYSCTL_DC0_FLASHSZ6_bit at SYSCTL_DC0.B6;
    const register unsigned short int SYSCTL_DC0_FLASHSZ7 = 7;
    sbit  SYSCTL_DC0_FLASHSZ7_bit at SYSCTL_DC0.B7;
    const register unsigned short int SYSCTL_DC0_FLASHSZ8 = 8;
    sbit  SYSCTL_DC0_FLASHSZ8_bit at SYSCTL_DC0.B8;
    const register unsigned short int SYSCTL_DC0_FLASHSZ9 = 9;
    sbit  SYSCTL_DC0_FLASHSZ9_bit at SYSCTL_DC0.B9;
    const register unsigned short int SYSCTL_DC0_FLASHSZ10 = 10;
    sbit  SYSCTL_DC0_FLASHSZ10_bit at SYSCTL_DC0.B10;
    const register unsigned short int SYSCTL_DC0_FLASHSZ11 = 11;
    sbit  SYSCTL_DC0_FLASHSZ11_bit at SYSCTL_DC0.B11;
    const register unsigned short int SYSCTL_DC0_FLASHSZ12 = 12;
    sbit  SYSCTL_DC0_FLASHSZ12_bit at SYSCTL_DC0.B12;
    const register unsigned short int SYSCTL_DC0_FLASHSZ13 = 13;
    sbit  SYSCTL_DC0_FLASHSZ13_bit at SYSCTL_DC0.B13;
    const register unsigned short int SYSCTL_DC0_FLASHSZ14 = 14;
    sbit  SYSCTL_DC0_FLASHSZ14_bit at SYSCTL_DC0.B14;
    const register unsigned short int SYSCTL_DC0_FLASHSZ15 = 15;
    sbit  SYSCTL_DC0_FLASHSZ15_bit at SYSCTL_DC0.B15;
    const register unsigned short int SYSCTL_DC0_SRAMSZ16 = 16;
    sbit  SYSCTL_DC0_SRAMSZ16_bit at SYSCTL_DC0.B16;
    const register unsigned short int SYSCTL_DC0_SRAMSZ17 = 17;
    sbit  SYSCTL_DC0_SRAMSZ17_bit at SYSCTL_DC0.B17;
    const register unsigned short int SYSCTL_DC0_SRAMSZ18 = 18;
    sbit  SYSCTL_DC0_SRAMSZ18_bit at SYSCTL_DC0.B18;
    const register unsigned short int SYSCTL_DC0_SRAMSZ19 = 19;
    sbit  SYSCTL_DC0_SRAMSZ19_bit at SYSCTL_DC0.B19;
    const register unsigned short int SYSCTL_DC0_SRAMSZ20 = 20;
    sbit  SYSCTL_DC0_SRAMSZ20_bit at SYSCTL_DC0.B20;
    const register unsigned short int SYSCTL_DC0_SRAMSZ21 = 21;
    sbit  SYSCTL_DC0_SRAMSZ21_bit at SYSCTL_DC0.B21;
    const register unsigned short int SYSCTL_DC0_SRAMSZ22 = 22;
    sbit  SYSCTL_DC0_SRAMSZ22_bit at SYSCTL_DC0.B22;
    const register unsigned short int SYSCTL_DC0_SRAMSZ23 = 23;
    sbit  SYSCTL_DC0_SRAMSZ23_bit at SYSCTL_DC0.B23;
    const register unsigned short int SYSCTL_DC0_SRAMSZ24 = 24;
    sbit  SYSCTL_DC0_SRAMSZ24_bit at SYSCTL_DC0.B24;
    const register unsigned short int SYSCTL_DC0_SRAMSZ25 = 25;
    sbit  SYSCTL_DC0_SRAMSZ25_bit at SYSCTL_DC0.B25;
    const register unsigned short int SYSCTL_DC0_SRAMSZ26 = 26;
    sbit  SYSCTL_DC0_SRAMSZ26_bit at SYSCTL_DC0.B26;
    const register unsigned short int SYSCTL_DC0_SRAMSZ27 = 27;
    sbit  SYSCTL_DC0_SRAMSZ27_bit at SYSCTL_DC0.B27;
    const register unsigned short int SYSCTL_DC0_SRAMSZ28 = 28;
    sbit  SYSCTL_DC0_SRAMSZ28_bit at SYSCTL_DC0.B28;
    const register unsigned short int SYSCTL_DC0_SRAMSZ29 = 29;
    sbit  SYSCTL_DC0_SRAMSZ29_bit at SYSCTL_DC0.B29;
    const register unsigned short int SYSCTL_DC0_SRAMSZ30 = 30;
    sbit  SYSCTL_DC0_SRAMSZ30_bit at SYSCTL_DC0.B30;
    const register unsigned short int SYSCTL_DC0_SRAMSZ31 = 31;
    sbit  SYSCTL_DC0_SRAMSZ31_bit at SYSCTL_DC0.B31;

sfr unsigned long   volatile SYSCTL_DC1           absolute 0x400FE010;
    const register unsigned short int SYSCTL_DC1_JTAG = 0;
    sbit  SYSCTL_DC1_JTAG_bit at SYSCTL_DC1.B0;
    const register unsigned short int SYSCTL_DC1_SWD = 1;
    sbit  SYSCTL_DC1_SWD_bit at SYSCTL_DC1.B1;
    const register unsigned short int SYSCTL_DC1_SWO = 2;
    sbit  SYSCTL_DC1_SWO_bit at SYSCTL_DC1.B2;
    const register unsigned short int SYSCTL_DC1_WDT0 = 3;
    sbit  SYSCTL_DC1_WDT0_bit at SYSCTL_DC1.B3;
    const register unsigned short int SYSCTL_DC1_PLL = 4;
    sbit  SYSCTL_DC1_PLL_bit at SYSCTL_DC1.B4;
    const register unsigned short int SYSCTL_DC1_TEMP = 5;
    sbit  SYSCTL_DC1_TEMP_bit at SYSCTL_DC1.B5;
    const register unsigned short int SYSCTL_DC1_HIB = 6;
    sbit  SYSCTL_DC1_HIB_bit at SYSCTL_DC1.B6;
    const register unsigned short int SYSCTL_DC1_MPU = 7;
    sbit  SYSCTL_DC1_MPU_bit at SYSCTL_DC1.B7;
    const register unsigned short int SYSCTL_DC1_ADC0SPD8 = 8;
    sbit  SYSCTL_DC1_ADC0SPD8_bit at SYSCTL_DC1.B8;
    const register unsigned short int SYSCTL_DC1_ADC0SPD9 = 9;
    sbit  SYSCTL_DC1_ADC0SPD9_bit at SYSCTL_DC1.B9;
    const register unsigned short int SYSCTL_DC1_ADC1SPD10 = 10;
    sbit  SYSCTL_DC1_ADC1SPD10_bit at SYSCTL_DC1.B10;
    const register unsigned short int SYSCTL_DC1_ADC1SPD11 = 11;
    sbit  SYSCTL_DC1_ADC1SPD11_bit at SYSCTL_DC1.B11;
    const register unsigned short int SYSCTL_DC1_MINSYSDIV12 = 12;
    sbit  SYSCTL_DC1_MINSYSDIV12_bit at SYSCTL_DC1.B12;
    const register unsigned short int SYSCTL_DC1_MINSYSDIV13 = 13;
    sbit  SYSCTL_DC1_MINSYSDIV13_bit at SYSCTL_DC1.B13;
    const register unsigned short int SYSCTL_DC1_MINSYSDIV14 = 14;
    sbit  SYSCTL_DC1_MINSYSDIV14_bit at SYSCTL_DC1.B14;
    const register unsigned short int SYSCTL_DC1_MINSYSDIV15 = 15;
    sbit  SYSCTL_DC1_MINSYSDIV15_bit at SYSCTL_DC1.B15;
    const register unsigned short int SYSCTL_DC1_ADC0 = 16;
    sbit  SYSCTL_DC1_ADC0_bit at SYSCTL_DC1.B16;
    const register unsigned short int SYSCTL_DC1_ADC1 = 17;
    sbit  SYSCTL_DC1_ADC1_bit at SYSCTL_DC1.B17;
    const register unsigned short int SYSCTL_DC1_PWM0 = 20;
    sbit  SYSCTL_DC1_PWM0_bit at SYSCTL_DC1.B20;
    const register unsigned short int SYSCTL_DC1_PWM1 = 21;
    sbit  SYSCTL_DC1_PWM1_bit at SYSCTL_DC1.B21;
    const register unsigned short int SYSCTL_DC1_CAN0 = 24;
    sbit  SYSCTL_DC1_CAN0_bit at SYSCTL_DC1.B24;
    const register unsigned short int SYSCTL_DC1_CAN1 = 25;
    sbit  SYSCTL_DC1_CAN1_bit at SYSCTL_DC1.B25;
    const register unsigned short int SYSCTL_DC1_WDT1 = 28;
    sbit  SYSCTL_DC1_WDT1_bit at SYSCTL_DC1.B28;

sfr unsigned long   volatile SYSCTL_DC2           absolute 0x400FE014;
    const register unsigned short int SYSCTL_DC2_UART0 = 0;
    sbit  SYSCTL_DC2_UART0_bit at SYSCTL_DC2.B0;
    const register unsigned short int SYSCTL_DC2_UART1 = 1;
    sbit  SYSCTL_DC2_UART1_bit at SYSCTL_DC2.B1;
    const register unsigned short int SYSCTL_DC2_UART2 = 2;
    sbit  SYSCTL_DC2_UART2_bit at SYSCTL_DC2.B2;
    const register unsigned short int SYSCTL_DC2_SSI0 = 4;
    sbit  SYSCTL_DC2_SSI0_bit at SYSCTL_DC2.B4;
    const register unsigned short int SYSCTL_DC2_SSI1 = 5;
    sbit  SYSCTL_DC2_SSI1_bit at SYSCTL_DC2.B5;
    const register unsigned short int SYSCTL_DC2_QEI0 = 8;
    sbit  SYSCTL_DC2_QEI0_bit at SYSCTL_DC2.B8;
    const register unsigned short int SYSCTL_DC2_QEI1 = 9;
    sbit  SYSCTL_DC2_QEI1_bit at SYSCTL_DC2.B9;
    const register unsigned short int SYSCTL_DC2_I2C0 = 12;
    sbit  SYSCTL_DC2_I2C0_bit at SYSCTL_DC2.B12;
    const register unsigned short int SYSCTL_DC2_I2C0HS = 13;
    sbit  SYSCTL_DC2_I2C0HS_bit at SYSCTL_DC2.B13;
    const register unsigned short int SYSCTL_DC2_I2C1 = 14;
    sbit  SYSCTL_DC2_I2C1_bit at SYSCTL_DC2.B14;
    const register unsigned short int SYSCTL_DC2_I2C1HS = 15;
    sbit  SYSCTL_DC2_I2C1HS_bit at SYSCTL_DC2.B15;
    const register unsigned short int SYSCTL_DC2_TIMER0 = 16;
    sbit  SYSCTL_DC2_TIMER0_bit at SYSCTL_DC2.B16;
    const register unsigned short int SYSCTL_DC2_TIMER1 = 17;
    sbit  SYSCTL_DC2_TIMER1_bit at SYSCTL_DC2.B17;
    const register unsigned short int SYSCTL_DC2_TIMER2 = 18;
    sbit  SYSCTL_DC2_TIMER2_bit at SYSCTL_DC2.B18;
    const register unsigned short int SYSCTL_DC2_TIMER3 = 19;
    sbit  SYSCTL_DC2_TIMER3_bit at SYSCTL_DC2.B19;
    const register unsigned short int SYSCTL_DC2_COMP0 = 24;
    sbit  SYSCTL_DC2_COMP0_bit at SYSCTL_DC2.B24;
    const register unsigned short int SYSCTL_DC2_COMP1 = 25;
    sbit  SYSCTL_DC2_COMP1_bit at SYSCTL_DC2.B25;
    const register unsigned short int SYSCTL_DC2_COMP2 = 26;
    sbit  SYSCTL_DC2_COMP2_bit at SYSCTL_DC2.B26;
    const register unsigned short int SYSCTL_DC2_I2S0 = 28;
    sbit  SYSCTL_DC2_I2S0_bit at SYSCTL_DC2.B28;
    const register unsigned short int SYSCTL_DC2_EPI0 = 30;
    sbit  SYSCTL_DC2_EPI0_bit at SYSCTL_DC2.B30;

sfr unsigned long   volatile SYSCTL_DC3           absolute 0x400FE018;
    const register unsigned short int SYSCTL_DC3_PWM0 = 0;
    sbit  SYSCTL_DC3_PWM0_bit at SYSCTL_DC3.B0;
    const register unsigned short int SYSCTL_DC3_PWM1 = 1;
    sbit  SYSCTL_DC3_PWM1_bit at SYSCTL_DC3.B1;
    const register unsigned short int SYSCTL_DC3_PWM2 = 2;
    sbit  SYSCTL_DC3_PWM2_bit at SYSCTL_DC3.B2;
    const register unsigned short int SYSCTL_DC3_PWM3 = 3;
    sbit  SYSCTL_DC3_PWM3_bit at SYSCTL_DC3.B3;
    const register unsigned short int SYSCTL_DC3_PWM4 = 4;
    sbit  SYSCTL_DC3_PWM4_bit at SYSCTL_DC3.B4;
    const register unsigned short int SYSCTL_DC3_PWM5 = 5;
    sbit  SYSCTL_DC3_PWM5_bit at SYSCTL_DC3.B5;
    const register unsigned short int SYSCTL_DC3_C0MINUS = 6;
    sbit  SYSCTL_DC3_C0MINUS_bit at SYSCTL_DC3.B6;
    const register unsigned short int SYSCTL_DC3_C0PLUS = 7;
    sbit  SYSCTL_DC3_C0PLUS_bit at SYSCTL_DC3.B7;
    const register unsigned short int SYSCTL_DC3_C0O = 8;
    sbit  SYSCTL_DC3_C0O_bit at SYSCTL_DC3.B8;
    const register unsigned short int SYSCTL_DC3_C1MINUS = 9;
    sbit  SYSCTL_DC3_C1MINUS_bit at SYSCTL_DC3.B9;
    const register unsigned short int SYSCTL_DC3_C1PLUS = 10;
    sbit  SYSCTL_DC3_C1PLUS_bit at SYSCTL_DC3.B10;
    const register unsigned short int SYSCTL_DC3_C1O = 11;
    sbit  SYSCTL_DC3_C1O_bit at SYSCTL_DC3.B11;
    const register unsigned short int SYSCTL_DC3_C2MINUS = 12;
    sbit  SYSCTL_DC3_C2MINUS_bit at SYSCTL_DC3.B12;
    const register unsigned short int SYSCTL_DC3_C2PLUS = 13;
    sbit  SYSCTL_DC3_C2PLUS_bit at SYSCTL_DC3.B13;
    const register unsigned short int SYSCTL_DC3_C2O = 14;
    sbit  SYSCTL_DC3_C2O_bit at SYSCTL_DC3.B14;
    const register unsigned short int SYSCTL_DC3_PWMFAULT = 15;
    sbit  SYSCTL_DC3_PWMFAULT_bit at SYSCTL_DC3.B15;
    const register unsigned short int SYSCTL_DC3_ADC0AIN0 = 16;
    sbit  SYSCTL_DC3_ADC0AIN0_bit at SYSCTL_DC3.B16;
    const register unsigned short int SYSCTL_DC3_ADC0AIN1 = 17;
    sbit  SYSCTL_DC3_ADC0AIN1_bit at SYSCTL_DC3.B17;
    const register unsigned short int SYSCTL_DC3_ADC0AIN2 = 18;
    sbit  SYSCTL_DC3_ADC0AIN2_bit at SYSCTL_DC3.B18;
    const register unsigned short int SYSCTL_DC3_ADC0AIN3 = 19;
    sbit  SYSCTL_DC3_ADC0AIN3_bit at SYSCTL_DC3.B19;
    const register unsigned short int SYSCTL_DC3_ADC0AIN4 = 20;
    sbit  SYSCTL_DC3_ADC0AIN4_bit at SYSCTL_DC3.B20;
    const register unsigned short int SYSCTL_DC3_ADC0AIN5 = 21;
    sbit  SYSCTL_DC3_ADC0AIN5_bit at SYSCTL_DC3.B21;
    const register unsigned short int SYSCTL_DC3_ADC0AIN6 = 22;
    sbit  SYSCTL_DC3_ADC0AIN6_bit at SYSCTL_DC3.B22;
    const register unsigned short int SYSCTL_DC3_ADC0AIN7 = 23;
    sbit  SYSCTL_DC3_ADC0AIN7_bit at SYSCTL_DC3.B23;
    const register unsigned short int SYSCTL_DC3_CCP0 = 24;
    sbit  SYSCTL_DC3_CCP0_bit at SYSCTL_DC3.B24;
    const register unsigned short int SYSCTL_DC3_CCP1 = 25;
    sbit  SYSCTL_DC3_CCP1_bit at SYSCTL_DC3.B25;
    const register unsigned short int SYSCTL_DC3_CCP2 = 26;
    sbit  SYSCTL_DC3_CCP2_bit at SYSCTL_DC3.B26;
    const register unsigned short int SYSCTL_DC3_CCP3 = 27;
    sbit  SYSCTL_DC3_CCP3_bit at SYSCTL_DC3.B27;
    const register unsigned short int SYSCTL_DC3_CCP4 = 28;
    sbit  SYSCTL_DC3_CCP4_bit at SYSCTL_DC3.B28;
    const register unsigned short int SYSCTL_DC3_CCP5 = 29;
    sbit  SYSCTL_DC3_CCP5_bit at SYSCTL_DC3.B29;
    const register unsigned short int SYSCTL_DC3_32KHZ = 31;
    sbit  SYSCTL_DC3_32KHZ_bit at SYSCTL_DC3.B31;

sfr unsigned long   volatile SYSCTL_DC4           absolute 0x400FE01C;
    const register unsigned short int SYSCTL_DC4_GPIOA = 0;
    sbit  SYSCTL_DC4_GPIOA_bit at SYSCTL_DC4.B0;
    const register unsigned short int SYSCTL_DC4_GPIOB = 1;
    sbit  SYSCTL_DC4_GPIOB_bit at SYSCTL_DC4.B1;
    const register unsigned short int SYSCTL_DC4_GPIOC = 2;
    sbit  SYSCTL_DC4_GPIOC_bit at SYSCTL_DC4.B2;
    const register unsigned short int SYSCTL_DC4_GPIOD = 3;
    sbit  SYSCTL_DC4_GPIOD_bit at SYSCTL_DC4.B3;
    const register unsigned short int SYSCTL_DC4_GPIOE = 4;
    sbit  SYSCTL_DC4_GPIOE_bit at SYSCTL_DC4.B4;
    const register unsigned short int SYSCTL_DC4_GPIOF = 5;
    sbit  SYSCTL_DC4_GPIOF_bit at SYSCTL_DC4.B5;
    const register unsigned short int SYSCTL_DC4_GPIOG = 6;
    sbit  SYSCTL_DC4_GPIOG_bit at SYSCTL_DC4.B6;
    const register unsigned short int SYSCTL_DC4_GPIOH = 7;
    sbit  SYSCTL_DC4_GPIOH_bit at SYSCTL_DC4.B7;
    const register unsigned short int SYSCTL_DC4_GPIOJ = 8;
    sbit  SYSCTL_DC4_GPIOJ_bit at SYSCTL_DC4.B8;
    const register unsigned short int SYSCTL_DC4_ROM = 12;
    sbit  SYSCTL_DC4_ROM_bit at SYSCTL_DC4.B12;
    const register unsigned short int SYSCTL_DC4_UDMA = 13;
    sbit  SYSCTL_DC4_UDMA_bit at SYSCTL_DC4.B13;
    const register unsigned short int SYSCTL_DC4_CCP6 = 14;
    sbit  SYSCTL_DC4_CCP6_bit at SYSCTL_DC4.B14;
    const register unsigned short int SYSCTL_DC4_CCP7 = 15;
    sbit  SYSCTL_DC4_CCP7_bit at SYSCTL_DC4.B15;
    const register unsigned short int SYSCTL_DC4_PICAL = 18;
    sbit  SYSCTL_DC4_PICAL_bit at SYSCTL_DC4.B18;
    const register unsigned short int SYSCTL_DC4_E1588 = 24;
    sbit  SYSCTL_DC4_E1588_bit at SYSCTL_DC4.B24;
    const register unsigned short int SYSCTL_DC4_EMAC0 = 28;
    sbit  SYSCTL_DC4_EMAC0_bit at SYSCTL_DC4.B28;
    const register unsigned short int SYSCTL_DC4_EPHY0 = 30;
    sbit  SYSCTL_DC4_EPHY0_bit at SYSCTL_DC4.B30;

sfr unsigned long   volatile SYSCTL_DC5           absolute 0x400FE020;
    const register unsigned short int SYSCTL_DC5_PWM0 = 0;
    sbit  SYSCTL_DC5_PWM0_bit at SYSCTL_DC5.B0;
    const register unsigned short int SYSCTL_DC5_PWM1 = 1;
    sbit  SYSCTL_DC5_PWM1_bit at SYSCTL_DC5.B1;
    const register unsigned short int SYSCTL_DC5_PWM2 = 2;
    sbit  SYSCTL_DC5_PWM2_bit at SYSCTL_DC5.B2;
    const register unsigned short int SYSCTL_DC5_PWM3 = 3;
    sbit  SYSCTL_DC5_PWM3_bit at SYSCTL_DC5.B3;
    const register unsigned short int SYSCTL_DC5_PWM4 = 4;
    sbit  SYSCTL_DC5_PWM4_bit at SYSCTL_DC5.B4;
    const register unsigned short int SYSCTL_DC5_PWM5 = 5;
    sbit  SYSCTL_DC5_PWM5_bit at SYSCTL_DC5.B5;
    const register unsigned short int SYSCTL_DC5_PWM6 = 6;
    sbit  SYSCTL_DC5_PWM6_bit at SYSCTL_DC5.B6;
    const register unsigned short int SYSCTL_DC5_PWM7 = 7;
    sbit  SYSCTL_DC5_PWM7_bit at SYSCTL_DC5.B7;
    const register unsigned short int SYSCTL_DC5_PWMESYNC = 20;
    sbit  SYSCTL_DC5_PWMESYNC_bit at SYSCTL_DC5.B20;
    const register unsigned short int SYSCTL_DC5_PWMEFLT = 21;
    sbit  SYSCTL_DC5_PWMEFLT_bit at SYSCTL_DC5.B21;
    const register unsigned short int SYSCTL_DC5_PWMFAULT0 = 24;
    sbit  SYSCTL_DC5_PWMFAULT0_bit at SYSCTL_DC5.B24;
    const register unsigned short int SYSCTL_DC5_PWMFAULT1 = 25;
    sbit  SYSCTL_DC5_PWMFAULT1_bit at SYSCTL_DC5.B25;
    const register unsigned short int SYSCTL_DC5_PWMFAULT2 = 26;
    sbit  SYSCTL_DC5_PWMFAULT2_bit at SYSCTL_DC5.B26;
    const register unsigned short int SYSCTL_DC5_PWMFAULT3 = 27;
    sbit  SYSCTL_DC5_PWMFAULT3_bit at SYSCTL_DC5.B27;

sfr unsigned long   volatile SYSCTL_DC6           absolute 0x400FE024;
    const register unsigned short int SYSCTL_DC6_USB00 = 0;
    sbit  SYSCTL_DC6_USB00_bit at SYSCTL_DC6.B0;
    const register unsigned short int SYSCTL_DC6_USB01 = 1;
    sbit  SYSCTL_DC6_USB01_bit at SYSCTL_DC6.B1;
    const register unsigned short int SYSCTL_DC6_USB0PHY = 4;
    sbit  SYSCTL_DC6_USB0PHY_bit at SYSCTL_DC6.B4;

sfr unsigned long   volatile SYSCTL_DC7           absolute 0x400FE028;
    const register unsigned short int SYSCTL_DC7_DMACH0 = 0;
    sbit  SYSCTL_DC7_DMACH0_bit at SYSCTL_DC7.B0;
    const register unsigned short int SYSCTL_DC7_DMACH1 = 1;
    sbit  SYSCTL_DC7_DMACH1_bit at SYSCTL_DC7.B1;
    const register unsigned short int SYSCTL_DC7_DMACH2 = 2;
    sbit  SYSCTL_DC7_DMACH2_bit at SYSCTL_DC7.B2;
    const register unsigned short int SYSCTL_DC7_DMACH3 = 3;
    sbit  SYSCTL_DC7_DMACH3_bit at SYSCTL_DC7.B3;
    const register unsigned short int SYSCTL_DC7_DMACH4 = 4;
    sbit  SYSCTL_DC7_DMACH4_bit at SYSCTL_DC7.B4;
    const register unsigned short int SYSCTL_DC7_DMACH5 = 5;
    sbit  SYSCTL_DC7_DMACH5_bit at SYSCTL_DC7.B5;
    const register unsigned short int SYSCTL_DC7_DMACH6 = 6;
    sbit  SYSCTL_DC7_DMACH6_bit at SYSCTL_DC7.B6;
    const register unsigned short int SYSCTL_DC7_DMACH7 = 7;
    sbit  SYSCTL_DC7_DMACH7_bit at SYSCTL_DC7.B7;
    const register unsigned short int SYSCTL_DC7_DMACH8 = 8;
    sbit  SYSCTL_DC7_DMACH8_bit at SYSCTL_DC7.B8;
    const register unsigned short int SYSCTL_DC7_DMACH9 = 9;
    sbit  SYSCTL_DC7_DMACH9_bit at SYSCTL_DC7.B9;
    const register unsigned short int SYSCTL_DC7_DMACH10 = 10;
    sbit  SYSCTL_DC7_DMACH10_bit at SYSCTL_DC7.B10;
    const register unsigned short int SYSCTL_DC7_DMACH11 = 11;
    sbit  SYSCTL_DC7_DMACH11_bit at SYSCTL_DC7.B11;
    const register unsigned short int SYSCTL_DC7_DMACH12 = 12;
    sbit  SYSCTL_DC7_DMACH12_bit at SYSCTL_DC7.B12;
    const register unsigned short int SYSCTL_DC7_DMACH13 = 13;
    sbit  SYSCTL_DC7_DMACH13_bit at SYSCTL_DC7.B13;
    const register unsigned short int SYSCTL_DC7_DMACH14 = 14;
    sbit  SYSCTL_DC7_DMACH14_bit at SYSCTL_DC7.B14;
    const register unsigned short int SYSCTL_DC7_DMACH15 = 15;
    sbit  SYSCTL_DC7_DMACH15_bit at SYSCTL_DC7.B15;
    const register unsigned short int SYSCTL_DC7_DMACH16 = 16;
    sbit  SYSCTL_DC7_DMACH16_bit at SYSCTL_DC7.B16;
    const register unsigned short int SYSCTL_DC7_DMACH17 = 17;
    sbit  SYSCTL_DC7_DMACH17_bit at SYSCTL_DC7.B17;
    const register unsigned short int SYSCTL_DC7_DMACH18 = 18;
    sbit  SYSCTL_DC7_DMACH18_bit at SYSCTL_DC7.B18;
    const register unsigned short int SYSCTL_DC7_DMACH19 = 19;
    sbit  SYSCTL_DC7_DMACH19_bit at SYSCTL_DC7.B19;
    const register unsigned short int SYSCTL_DC7_DMACH20 = 20;
    sbit  SYSCTL_DC7_DMACH20_bit at SYSCTL_DC7.B20;
    const register unsigned short int SYSCTL_DC7_DMACH21 = 21;
    sbit  SYSCTL_DC7_DMACH21_bit at SYSCTL_DC7.B21;
    const register unsigned short int SYSCTL_DC7_DMACH22 = 22;
    sbit  SYSCTL_DC7_DMACH22_bit at SYSCTL_DC7.B22;
    const register unsigned short int SYSCTL_DC7_DMACH23 = 23;
    sbit  SYSCTL_DC7_DMACH23_bit at SYSCTL_DC7.B23;
    const register unsigned short int SYSCTL_DC7_DMACH24 = 24;
    sbit  SYSCTL_DC7_DMACH24_bit at SYSCTL_DC7.B24;
    const register unsigned short int SYSCTL_DC7_DMACH25 = 25;
    sbit  SYSCTL_DC7_DMACH25_bit at SYSCTL_DC7.B25;
    const register unsigned short int SYSCTL_DC7_DMACH26 = 26;
    sbit  SYSCTL_DC7_DMACH26_bit at SYSCTL_DC7.B26;
    const register unsigned short int SYSCTL_DC7_DMACH27 = 27;
    sbit  SYSCTL_DC7_DMACH27_bit at SYSCTL_DC7.B27;
    const register unsigned short int SYSCTL_DC7_DMACH28 = 28;
    sbit  SYSCTL_DC7_DMACH28_bit at SYSCTL_DC7.B28;
    const register unsigned short int SYSCTL_DC7_DMACH29 = 29;
    sbit  SYSCTL_DC7_DMACH29_bit at SYSCTL_DC7.B29;
    const register unsigned short int SYSCTL_DC7_DMACH30 = 30;
    sbit  SYSCTL_DC7_DMACH30_bit at SYSCTL_DC7.B30;

sfr unsigned long   volatile SYSCTL_DC8           absolute 0x400FE02C;
    const register unsigned short int SYSCTL_DC8_ADC0AIN0 = 0;
    sbit  SYSCTL_DC8_ADC0AIN0_bit at SYSCTL_DC8.B0;
    const register unsigned short int SYSCTL_DC8_ADC0AIN1 = 1;
    sbit  SYSCTL_DC8_ADC0AIN1_bit at SYSCTL_DC8.B1;
    const register unsigned short int SYSCTL_DC8_ADC0AIN2 = 2;
    sbit  SYSCTL_DC8_ADC0AIN2_bit at SYSCTL_DC8.B2;
    const register unsigned short int SYSCTL_DC8_ADC0AIN3 = 3;
    sbit  SYSCTL_DC8_ADC0AIN3_bit at SYSCTL_DC8.B3;
    const register unsigned short int SYSCTL_DC8_ADC0AIN4 = 4;
    sbit  SYSCTL_DC8_ADC0AIN4_bit at SYSCTL_DC8.B4;
    const register unsigned short int SYSCTL_DC8_ADC0AIN5 = 5;
    sbit  SYSCTL_DC8_ADC0AIN5_bit at SYSCTL_DC8.B5;
    const register unsigned short int SYSCTL_DC8_ADC0AIN6 = 6;
    sbit  SYSCTL_DC8_ADC0AIN6_bit at SYSCTL_DC8.B6;
    const register unsigned short int SYSCTL_DC8_ADC0AIN7 = 7;
    sbit  SYSCTL_DC8_ADC0AIN7_bit at SYSCTL_DC8.B7;
    const register unsigned short int SYSCTL_DC8_ADC0AIN8 = 8;
    sbit  SYSCTL_DC8_ADC0AIN8_bit at SYSCTL_DC8.B8;
    const register unsigned short int SYSCTL_DC8_ADC0AIN9 = 9;
    sbit  SYSCTL_DC8_ADC0AIN9_bit at SYSCTL_DC8.B9;
    const register unsigned short int SYSCTL_DC8_ADC0AIN10 = 10;
    sbit  SYSCTL_DC8_ADC0AIN10_bit at SYSCTL_DC8.B10;
    const register unsigned short int SYSCTL_DC8_ADC0AIN11 = 11;
    sbit  SYSCTL_DC8_ADC0AIN11_bit at SYSCTL_DC8.B11;
    const register unsigned short int SYSCTL_DC8_ADC0AIN12 = 12;
    sbit  SYSCTL_DC8_ADC0AIN12_bit at SYSCTL_DC8.B12;
    const register unsigned short int SYSCTL_DC8_ADC0AIN13 = 13;
    sbit  SYSCTL_DC8_ADC0AIN13_bit at SYSCTL_DC8.B13;
    const register unsigned short int SYSCTL_DC8_ADC0AIN14 = 14;
    sbit  SYSCTL_DC8_ADC0AIN14_bit at SYSCTL_DC8.B14;
    const register unsigned short int SYSCTL_DC8_ADC0AIN15 = 15;
    sbit  SYSCTL_DC8_ADC0AIN15_bit at SYSCTL_DC8.B15;
    const register unsigned short int SYSCTL_DC8_ADC1AIN0 = 16;
    sbit  SYSCTL_DC8_ADC1AIN0_bit at SYSCTL_DC8.B16;
    const register unsigned short int SYSCTL_DC8_ADC1AIN1 = 17;
    sbit  SYSCTL_DC8_ADC1AIN1_bit at SYSCTL_DC8.B17;
    const register unsigned short int SYSCTL_DC8_ADC1AIN2 = 18;
    sbit  SYSCTL_DC8_ADC1AIN2_bit at SYSCTL_DC8.B18;
    const register unsigned short int SYSCTL_DC8_ADC1AIN3 = 19;
    sbit  SYSCTL_DC8_ADC1AIN3_bit at SYSCTL_DC8.B19;
    const register unsigned short int SYSCTL_DC8_ADC1AIN4 = 20;
    sbit  SYSCTL_DC8_ADC1AIN4_bit at SYSCTL_DC8.B20;
    const register unsigned short int SYSCTL_DC8_ADC1AIN5 = 21;
    sbit  SYSCTL_DC8_ADC1AIN5_bit at SYSCTL_DC8.B21;
    const register unsigned short int SYSCTL_DC8_ADC1AIN6 = 22;
    sbit  SYSCTL_DC8_ADC1AIN6_bit at SYSCTL_DC8.B22;
    const register unsigned short int SYSCTL_DC8_ADC1AIN7 = 23;
    sbit  SYSCTL_DC8_ADC1AIN7_bit at SYSCTL_DC8.B23;
    const register unsigned short int SYSCTL_DC8_ADC1AIN8 = 24;
    sbit  SYSCTL_DC8_ADC1AIN8_bit at SYSCTL_DC8.B24;
    const register unsigned short int SYSCTL_DC8_ADC1AIN9 = 25;
    sbit  SYSCTL_DC8_ADC1AIN9_bit at SYSCTL_DC8.B25;
    const register unsigned short int SYSCTL_DC8_ADC1AIN10 = 26;
    sbit  SYSCTL_DC8_ADC1AIN10_bit at SYSCTL_DC8.B26;
    const register unsigned short int SYSCTL_DC8_ADC1AIN11 = 27;
    sbit  SYSCTL_DC8_ADC1AIN11_bit at SYSCTL_DC8.B27;
    const register unsigned short int SYSCTL_DC8_ADC1AIN12 = 28;
    sbit  SYSCTL_DC8_ADC1AIN12_bit at SYSCTL_DC8.B28;
    const register unsigned short int SYSCTL_DC8_ADC1AIN13 = 29;
    sbit  SYSCTL_DC8_ADC1AIN13_bit at SYSCTL_DC8.B29;
    const register unsigned short int SYSCTL_DC8_ADC1AIN14 = 30;
    sbit  SYSCTL_DC8_ADC1AIN14_bit at SYSCTL_DC8.B30;
    const register unsigned short int SYSCTL_DC8_ADC1AIN15 = 31;
    sbit  SYSCTL_DC8_ADC1AIN15_bit at SYSCTL_DC8.B31;

sfr unsigned long   volatile SYSCTL_PBORCTL       absolute 0x400FE030;
    const register unsigned short int SYSCTL_PBORCTL_BORIOR = 1;
    sbit  SYSCTL_PBORCTL_BORIOR_bit at SYSCTL_PBORCTL.B1;

sfr unsigned long   volatile SYSCTL_SRCR0         absolute 0x400FE040;
    const register unsigned short int SYSCTL_SRCR0_WDT0 = 3;
    sbit  SYSCTL_SRCR0_WDT0_bit at SYSCTL_SRCR0.B3;
    const register unsigned short int SYSCTL_SRCR0_HIB = 6;
    sbit  SYSCTL_SRCR0_HIB_bit at SYSCTL_SRCR0.B6;
    const register unsigned short int SYSCTL_SRCR0_ADC0 = 16;
    sbit  SYSCTL_SRCR0_ADC0_bit at SYSCTL_SRCR0.B16;
    const register unsigned short int SYSCTL_SRCR0_ADC1 = 17;
    sbit  SYSCTL_SRCR0_ADC1_bit at SYSCTL_SRCR0.B17;
    const register unsigned short int SYSCTL_SRCR0_PWM0 = 20;
    sbit  SYSCTL_SRCR0_PWM0_bit at SYSCTL_SRCR0.B20;
    const register unsigned short int SYSCTL_SRCR0_CAN0 = 24;
    sbit  SYSCTL_SRCR0_CAN0_bit at SYSCTL_SRCR0.B24;
    const register unsigned short int SYSCTL_SRCR0_CAN1 = 25;
    sbit  SYSCTL_SRCR0_CAN1_bit at SYSCTL_SRCR0.B25;
    const register unsigned short int SYSCTL_SRCR0_WDT1 = 28;
    sbit  SYSCTL_SRCR0_WDT1_bit at SYSCTL_SRCR0.B28;

sfr unsigned long   volatile SYSCTL_SRCR1         absolute 0x400FE044;
    const register unsigned short int SYSCTL_SRCR1_UART0 = 0;
    sbit  SYSCTL_SRCR1_UART0_bit at SYSCTL_SRCR1.B0;
    const register unsigned short int SYSCTL_SRCR1_UART1 = 1;
    sbit  SYSCTL_SRCR1_UART1_bit at SYSCTL_SRCR1.B1;
    const register unsigned short int SYSCTL_SRCR1_UART2 = 2;
    sbit  SYSCTL_SRCR1_UART2_bit at SYSCTL_SRCR1.B2;
    const register unsigned short int SYSCTL_SRCR1_SSI0 = 4;
    sbit  SYSCTL_SRCR1_SSI0_bit at SYSCTL_SRCR1.B4;
    const register unsigned short int SYSCTL_SRCR1_SSI1 = 5;
    sbit  SYSCTL_SRCR1_SSI1_bit at SYSCTL_SRCR1.B5;
    const register unsigned short int SYSCTL_SRCR1_QEI0 = 8;
    sbit  SYSCTL_SRCR1_QEI0_bit at SYSCTL_SRCR1.B8;
    const register unsigned short int SYSCTL_SRCR1_QEI1 = 9;
    sbit  SYSCTL_SRCR1_QEI1_bit at SYSCTL_SRCR1.B9;
    const register unsigned short int SYSCTL_SRCR1_I2C0 = 12;
    sbit  SYSCTL_SRCR1_I2C0_bit at SYSCTL_SRCR1.B12;
    const register unsigned short int SYSCTL_SRCR1_I2C1 = 14;
    sbit  SYSCTL_SRCR1_I2C1_bit at SYSCTL_SRCR1.B14;
    const register unsigned short int SYSCTL_SRCR1_TIMER0 = 16;
    sbit  SYSCTL_SRCR1_TIMER0_bit at SYSCTL_SRCR1.B16;
    const register unsigned short int SYSCTL_SRCR1_TIMER1 = 17;
    sbit  SYSCTL_SRCR1_TIMER1_bit at SYSCTL_SRCR1.B17;
    const register unsigned short int SYSCTL_SRCR1_TIMER2 = 18;
    sbit  SYSCTL_SRCR1_TIMER2_bit at SYSCTL_SRCR1.B18;
    const register unsigned short int SYSCTL_SRCR1_TIMER3 = 19;
    sbit  SYSCTL_SRCR1_TIMER3_bit at SYSCTL_SRCR1.B19;
    const register unsigned short int SYSCTL_SRCR1_COMP0 = 24;
    sbit  SYSCTL_SRCR1_COMP0_bit at SYSCTL_SRCR1.B24;
    const register unsigned short int SYSCTL_SRCR1_COMP1 = 25;
    sbit  SYSCTL_SRCR1_COMP1_bit at SYSCTL_SRCR1.B25;
    const register unsigned short int SYSCTL_SRCR1_COMP2 = 26;
    sbit  SYSCTL_SRCR1_COMP2_bit at SYSCTL_SRCR1.B26;

sfr unsigned long   volatile SYSCTL_SRCR2         absolute 0x400FE048;
    const register unsigned short int SYSCTL_SRCR2_GPIOA = 0;
    sbit  SYSCTL_SRCR2_GPIOA_bit at SYSCTL_SRCR2.B0;
    const register unsigned short int SYSCTL_SRCR2_GPIOB = 1;
    sbit  SYSCTL_SRCR2_GPIOB_bit at SYSCTL_SRCR2.B1;
    const register unsigned short int SYSCTL_SRCR2_GPIOC = 2;
    sbit  SYSCTL_SRCR2_GPIOC_bit at SYSCTL_SRCR2.B2;
    const register unsigned short int SYSCTL_SRCR2_GPIOD = 3;
    sbit  SYSCTL_SRCR2_GPIOD_bit at SYSCTL_SRCR2.B3;
    const register unsigned short int SYSCTL_SRCR2_GPIOE = 4;
    sbit  SYSCTL_SRCR2_GPIOE_bit at SYSCTL_SRCR2.B4;
    const register unsigned short int SYSCTL_SRCR2_GPIOF = 5;
    sbit  SYSCTL_SRCR2_GPIOF_bit at SYSCTL_SRCR2.B5;
    const register unsigned short int SYSCTL_SRCR2_GPIOG = 6;
    sbit  SYSCTL_SRCR2_GPIOG_bit at SYSCTL_SRCR2.B6;
    const register unsigned short int SYSCTL_SRCR2_GPIOH = 7;
    sbit  SYSCTL_SRCR2_GPIOH_bit at SYSCTL_SRCR2.B7;
    const register unsigned short int SYSCTL_SRCR2_GPIOJ = 8;
    sbit  SYSCTL_SRCR2_GPIOJ_bit at SYSCTL_SRCR2.B8;
    const register unsigned short int SYSCTL_SRCR2_UDMA = 13;
    sbit  SYSCTL_SRCR2_UDMA_bit at SYSCTL_SRCR2.B13;
    const register unsigned short int SYSCTL_SRCR2_USB0 = 16;
    sbit  SYSCTL_SRCR2_USB0_bit at SYSCTL_SRCR2.B16;

sfr unsigned long   volatile SYSCTL_RIS           absolute 0x400FE050;
    const register unsigned short int SYSCTL_RIS_BORRIS = 1;
    sbit  SYSCTL_RIS_BORRIS_bit at SYSCTL_RIS.B1;
    const register unsigned short int SYSCTL_RIS_MOFRIS = 3;
    sbit  SYSCTL_RIS_MOFRIS_bit at SYSCTL_RIS.B3;
    const register unsigned short int SYSCTL_RIS_PLLLRIS = 6;
    sbit  SYSCTL_RIS_PLLLRIS_bit at SYSCTL_RIS.B6;
    const register unsigned short int SYSCTL_RIS_MOSCPUPRIS = 8;
    sbit  SYSCTL_RIS_MOSCPUPRIS_bit at SYSCTL_RIS.B8;

sfr unsigned long   volatile SYSCTL_IMC           absolute 0x400FE054;
    const register unsigned short int SYSCTL_IMC_BORIM = 1;
    sbit  SYSCTL_IMC_BORIM_bit at SYSCTL_IMC.B1;
    const register unsigned short int SYSCTL_IMC_MOFIM = 3;
    sbit  SYSCTL_IMC_MOFIM_bit at SYSCTL_IMC.B3;
    const register unsigned short int SYSCTL_IMC_PLLLIM = 6;
    sbit  SYSCTL_IMC_PLLLIM_bit at SYSCTL_IMC.B6;
    const register unsigned short int SYSCTL_IMC_MOSCPUPIM = 8;
    sbit  SYSCTL_IMC_MOSCPUPIM_bit at SYSCTL_IMC.B8;

sfr unsigned long   volatile SYSCTL_MISC          absolute 0x400FE058;
    const register unsigned short int SYSCTL_MISC_BORMIS = 1;
    sbit  SYSCTL_MISC_BORMIS_bit at SYSCTL_MISC.B1;
    const register unsigned short int SYSCTL_MISC_MOFMIS = 3;
    sbit  SYSCTL_MISC_MOFMIS_bit at SYSCTL_MISC.B3;
    const register unsigned short int SYSCTL_MISC_PLLLMIS = 6;
    sbit  SYSCTL_MISC_PLLLMIS_bit at SYSCTL_MISC.B6;
    const register unsigned short int SYSCTL_MISC_MOSCPUPMIS = 8;
    sbit  SYSCTL_MISC_MOSCPUPMIS_bit at SYSCTL_MISC.B8;

sfr unsigned long   volatile SYSCTL_RESC          absolute 0x400FE05C;
    const register unsigned short int SYSCTL_RESC_EXT = 0;
    sbit  SYSCTL_RESC_EXT_bit at SYSCTL_RESC.B0;
    const register unsigned short int SYSCTL_RESC_POR = 1;
    sbit  SYSCTL_RESC_POR_bit at SYSCTL_RESC.B1;
    const register unsigned short int SYSCTL_RESC_BOR = 2;
    sbit  SYSCTL_RESC_BOR_bit at SYSCTL_RESC.B2;
    const register unsigned short int SYSCTL_RESC_WDT0 = 3;
    sbit  SYSCTL_RESC_WDT0_bit at SYSCTL_RESC.B3;
    const register unsigned short int SYSCTL_RESC_SW = 4;
    sbit  SYSCTL_RESC_SW_bit at SYSCTL_RESC.B4;
    const register unsigned short int SYSCTL_RESC_WDT1 = 5;
    sbit  SYSCTL_RESC_WDT1_bit at SYSCTL_RESC.B5;
    const register unsigned short int SYSCTL_RESC_MOSCFAIL = 16;
    sbit  SYSCTL_RESC_MOSCFAIL_bit at SYSCTL_RESC.B16;

sfr unsigned long   volatile SYSCTL_RCC           absolute 0x400FE060;
    const register unsigned short int SYSCTL_RCC_MOSCDIS = 0;
    sbit  SYSCTL_RCC_MOSCDIS_bit at SYSCTL_RCC.B0;
    const register unsigned short int SYSCTL_RCC_IOSCDIS = 1;
    sbit  SYSCTL_RCC_IOSCDIS_bit at SYSCTL_RCC.B1;
    const register unsigned short int SYSCTL_RCC_OSCSRC4 = 4;
    sbit  SYSCTL_RCC_OSCSRC4_bit at SYSCTL_RCC.B4;
    const register unsigned short int SYSCTL_RCC_OSCSRC5 = 5;
    sbit  SYSCTL_RCC_OSCSRC5_bit at SYSCTL_RCC.B5;
    const register unsigned short int SYSCTL_RCC_XTAL6 = 6;
    sbit  SYSCTL_RCC_XTAL6_bit at SYSCTL_RCC.B6;
    const register unsigned short int SYSCTL_RCC_XTAL7 = 7;
    sbit  SYSCTL_RCC_XTAL7_bit at SYSCTL_RCC.B7;
    const register unsigned short int SYSCTL_RCC_XTAL8 = 8;
    sbit  SYSCTL_RCC_XTAL8_bit at SYSCTL_RCC.B8;
    const register unsigned short int SYSCTL_RCC_XTAL9 = 9;
    sbit  SYSCTL_RCC_XTAL9_bit at SYSCTL_RCC.B9;
    const register unsigned short int SYSCTL_RCC_XTAL10 = 10;
    sbit  SYSCTL_RCC_XTAL10_bit at SYSCTL_RCC.B10;
    const register unsigned short int SYSCTL_RCC_BYPASS = 11;
    sbit  SYSCTL_RCC_BYPASS_bit at SYSCTL_RCC.B11;
    const register unsigned short int SYSCTL_RCC_PWRDN = 13;
    sbit  SYSCTL_RCC_PWRDN_bit at SYSCTL_RCC.B13;
    const register unsigned short int SYSCTL_RCC_PWMDIV17 = 17;
    sbit  SYSCTL_RCC_PWMDIV17_bit at SYSCTL_RCC.B17;
    const register unsigned short int SYSCTL_RCC_PWMDIV18 = 18;
    sbit  SYSCTL_RCC_PWMDIV18_bit at SYSCTL_RCC.B18;
    const register unsigned short int SYSCTL_RCC_PWMDIV19 = 19;
    sbit  SYSCTL_RCC_PWMDIV19_bit at SYSCTL_RCC.B19;
    const register unsigned short int SYSCTL_RCC_USEPWMDIV = 20;
    sbit  SYSCTL_RCC_USEPWMDIV_bit at SYSCTL_RCC.B20;
    const register unsigned short int SYSCTL_RCC_USESYSDIV = 22;
    sbit  SYSCTL_RCC_USESYSDIV_bit at SYSCTL_RCC.B22;
    const register unsigned short int SYSCTL_RCC_SYSDIV23 = 23;
    sbit  SYSCTL_RCC_SYSDIV23_bit at SYSCTL_RCC.B23;
    const register unsigned short int SYSCTL_RCC_SYSDIV24 = 24;
    sbit  SYSCTL_RCC_SYSDIV24_bit at SYSCTL_RCC.B24;
    const register unsigned short int SYSCTL_RCC_SYSDIV25 = 25;
    sbit  SYSCTL_RCC_SYSDIV25_bit at SYSCTL_RCC.B25;
    const register unsigned short int SYSCTL_RCC_SYSDIV26 = 26;
    sbit  SYSCTL_RCC_SYSDIV26_bit at SYSCTL_RCC.B26;
    const register unsigned short int SYSCTL_RCC_ACG = 27;
    sbit  SYSCTL_RCC_ACG_bit at SYSCTL_RCC.B27;

sfr unsigned long   volatile SYSCTL_GPIOHBCTL     absolute 0x400FE06C;
    const register unsigned short int SYSCTL_GPIOHBCTL_PORTA = 0;
    sbit  SYSCTL_GPIOHBCTL_PORTA_bit at SYSCTL_GPIOHBCTL.B0;
    const register unsigned short int SYSCTL_GPIOHBCTL_PORTB = 1;
    sbit  SYSCTL_GPIOHBCTL_PORTB_bit at SYSCTL_GPIOHBCTL.B1;
    const register unsigned short int SYSCTL_GPIOHBCTL_PORTC = 2;
    sbit  SYSCTL_GPIOHBCTL_PORTC_bit at SYSCTL_GPIOHBCTL.B2;
    const register unsigned short int SYSCTL_GPIOHBCTL_PORTD = 3;
    sbit  SYSCTL_GPIOHBCTL_PORTD_bit at SYSCTL_GPIOHBCTL.B3;
    const register unsigned short int SYSCTL_GPIOHBCTL_PORTE = 4;
    sbit  SYSCTL_GPIOHBCTL_PORTE_bit at SYSCTL_GPIOHBCTL.B4;
    const register unsigned short int SYSCTL_GPIOHBCTL_PORTF = 5;
    sbit  SYSCTL_GPIOHBCTL_PORTF_bit at SYSCTL_GPIOHBCTL.B5;
    const register unsigned short int SYSCTL_GPIOHBCTL_PORTG = 6;
    sbit  SYSCTL_GPIOHBCTL_PORTG_bit at SYSCTL_GPIOHBCTL.B6;
    const register unsigned short int SYSCTL_GPIOHBCTL_PORTH = 7;
    sbit  SYSCTL_GPIOHBCTL_PORTH_bit at SYSCTL_GPIOHBCTL.B7;
    const register unsigned short int SYSCTL_GPIOHBCTL_PORTJ = 8;
    sbit  SYSCTL_GPIOHBCTL_PORTJ_bit at SYSCTL_GPIOHBCTL.B8;

sfr unsigned long   volatile SYSCTL_RCC2          absolute 0x400FE070;
    const register unsigned short int SYSCTL_RCC2_OSCSRC24 = 4;
    sbit  SYSCTL_RCC2_OSCSRC24_bit at SYSCTL_RCC2.B4;
    const register unsigned short int SYSCTL_RCC2_OSCSRC25 = 5;
    sbit  SYSCTL_RCC2_OSCSRC25_bit at SYSCTL_RCC2.B5;
    const register unsigned short int SYSCTL_RCC2_OSCSRC26 = 6;
    sbit  SYSCTL_RCC2_OSCSRC26_bit at SYSCTL_RCC2.B6;
    const register unsigned short int SYSCTL_RCC2_BYPASS2 = 11;
    sbit  SYSCTL_RCC2_BYPASS2_bit at SYSCTL_RCC2.B11;
    const register unsigned short int SYSCTL_RCC2_PWRDN2 = 13;
    sbit  SYSCTL_RCC2_PWRDN2_bit at SYSCTL_RCC2.B13;
    const register unsigned short int SYSCTL_RCC2_SYSDIV2LSB = 22;
    sbit  SYSCTL_RCC2_SYSDIV2LSB_bit at SYSCTL_RCC2.B22;
    const register unsigned short int SYSCTL_RCC2_SYSDIV223 = 23;
    sbit  SYSCTL_RCC2_SYSDIV223_bit at SYSCTL_RCC2.B23;
    const register unsigned short int SYSCTL_RCC2_SYSDIV224 = 24;
    sbit  SYSCTL_RCC2_SYSDIV224_bit at SYSCTL_RCC2.B24;
    const register unsigned short int SYSCTL_RCC2_SYSDIV225 = 25;
    sbit  SYSCTL_RCC2_SYSDIV225_bit at SYSCTL_RCC2.B25;
    const register unsigned short int SYSCTL_RCC2_SYSDIV226 = 26;
    sbit  SYSCTL_RCC2_SYSDIV226_bit at SYSCTL_RCC2.B26;
    const register unsigned short int SYSCTL_RCC2_SYSDIV227 = 27;
    sbit  SYSCTL_RCC2_SYSDIV227_bit at SYSCTL_RCC2.B27;
    const register unsigned short int SYSCTL_RCC2_SYSDIV228 = 28;
    sbit  SYSCTL_RCC2_SYSDIV228_bit at SYSCTL_RCC2.B28;
    const register unsigned short int SYSCTL_RCC2_DIV400 = 30;
    sbit  SYSCTL_RCC2_DIV400_bit at SYSCTL_RCC2.B30;
    const register unsigned short int SYSCTL_RCC2_USERCC2 = 31;
    sbit  SYSCTL_RCC2_USERCC2_bit at SYSCTL_RCC2.B31;

sfr unsigned long   volatile SYSCTL_MOSCCTL       absolute 0x400FE07C;
    const register unsigned short int SYSCTL_MOSCCTL_CVAL = 0;
    sbit  SYSCTL_MOSCCTL_CVAL_bit at SYSCTL_MOSCCTL.B0;
    const register unsigned short int SYSCTL_MOSCCTL_MOSCIM = 1;
    sbit  SYSCTL_MOSCCTL_MOSCIM_bit at SYSCTL_MOSCCTL.B1;
    const register unsigned short int SYSCTL_MOSCCTL_NOXTAL = 2;
    sbit  SYSCTL_MOSCCTL_NOXTAL_bit at SYSCTL_MOSCCTL.B2;

sfr unsigned long   volatile SYSCTL_RCGC0         absolute 0x400FE100;
    const register unsigned short int SYSCTL_RCGC0_WDT0 = 3;
    sbit  SYSCTL_RCGC0_WDT0_bit at SYSCTL_RCGC0.B3;
    const register unsigned short int SYSCTL_RCGC0_HIB = 6;
    sbit  SYSCTL_RCGC0_HIB_bit at SYSCTL_RCGC0.B6;
    const register unsigned short int SYSCTL_RCGC0_ADC0SPD8 = 8;
    sbit  SYSCTL_RCGC0_ADC0SPD8_bit at SYSCTL_RCGC0.B8;
    const register unsigned short int SYSCTL_RCGC0_ADC0SPD9 = 9;
    sbit  SYSCTL_RCGC0_ADC0SPD9_bit at SYSCTL_RCGC0.B9;
    const register unsigned short int SYSCTL_RCGC0_ADC1SPD10 = 10;
    sbit  SYSCTL_RCGC0_ADC1SPD10_bit at SYSCTL_RCGC0.B10;
    const register unsigned short int SYSCTL_RCGC0_ADC1SPD11 = 11;
    sbit  SYSCTL_RCGC0_ADC1SPD11_bit at SYSCTL_RCGC0.B11;
    const register unsigned short int SYSCTL_RCGC0_ADC0 = 16;
    sbit  SYSCTL_RCGC0_ADC0_bit at SYSCTL_RCGC0.B16;
    const register unsigned short int SYSCTL_RCGC0_ADC1 = 17;
    sbit  SYSCTL_RCGC0_ADC1_bit at SYSCTL_RCGC0.B17;
    const register unsigned short int SYSCTL_RCGC0_PWM0 = 20;
    sbit  SYSCTL_RCGC0_PWM0_bit at SYSCTL_RCGC0.B20;
    const register unsigned short int SYSCTL_RCGC0_CAN0 = 24;
    sbit  SYSCTL_RCGC0_CAN0_bit at SYSCTL_RCGC0.B24;
    const register unsigned short int SYSCTL_RCGC0_CAN1 = 25;
    sbit  SYSCTL_RCGC0_CAN1_bit at SYSCTL_RCGC0.B25;
    const register unsigned short int SYSCTL_RCGC0_WDT1 = 28;
    sbit  SYSCTL_RCGC0_WDT1_bit at SYSCTL_RCGC0.B28;

sfr unsigned long   volatile SYSCTL_RCGC1         absolute 0x400FE104;
    const register unsigned short int SYSCTL_RCGC1_UART0 = 0;
    sbit  SYSCTL_RCGC1_UART0_bit at SYSCTL_RCGC1.B0;
    const register unsigned short int SYSCTL_RCGC1_UART1 = 1;
    sbit  SYSCTL_RCGC1_UART1_bit at SYSCTL_RCGC1.B1;
    const register unsigned short int SYSCTL_RCGC1_UART2 = 2;
    sbit  SYSCTL_RCGC1_UART2_bit at SYSCTL_RCGC1.B2;
    const register unsigned short int SYSCTL_RCGC1_SSI0 = 4;
    sbit  SYSCTL_RCGC1_SSI0_bit at SYSCTL_RCGC1.B4;
    const register unsigned short int SYSCTL_RCGC1_SSI1 = 5;
    sbit  SYSCTL_RCGC1_SSI1_bit at SYSCTL_RCGC1.B5;
    const register unsigned short int SYSCTL_RCGC1_QEI0 = 8;
    sbit  SYSCTL_RCGC1_QEI0_bit at SYSCTL_RCGC1.B8;
    const register unsigned short int SYSCTL_RCGC1_QEI1 = 9;
    sbit  SYSCTL_RCGC1_QEI1_bit at SYSCTL_RCGC1.B9;
    const register unsigned short int SYSCTL_RCGC1_I2C0 = 12;
    sbit  SYSCTL_RCGC1_I2C0_bit at SYSCTL_RCGC1.B12;
    const register unsigned short int SYSCTL_RCGC1_I2C1 = 14;
    sbit  SYSCTL_RCGC1_I2C1_bit at SYSCTL_RCGC1.B14;
    const register unsigned short int SYSCTL_RCGC1_TIMER0 = 16;
    sbit  SYSCTL_RCGC1_TIMER0_bit at SYSCTL_RCGC1.B16;
    const register unsigned short int SYSCTL_RCGC1_TIMER1 = 17;
    sbit  SYSCTL_RCGC1_TIMER1_bit at SYSCTL_RCGC1.B17;
    const register unsigned short int SYSCTL_RCGC1_TIMER2 = 18;
    sbit  SYSCTL_RCGC1_TIMER2_bit at SYSCTL_RCGC1.B18;
    const register unsigned short int SYSCTL_RCGC1_TIMER3 = 19;
    sbit  SYSCTL_RCGC1_TIMER3_bit at SYSCTL_RCGC1.B19;
    const register unsigned short int SYSCTL_RCGC1_COMP0 = 24;
    sbit  SYSCTL_RCGC1_COMP0_bit at SYSCTL_RCGC1.B24;
    const register unsigned short int SYSCTL_RCGC1_COMP1 = 25;
    sbit  SYSCTL_RCGC1_COMP1_bit at SYSCTL_RCGC1.B25;
    const register unsigned short int SYSCTL_RCGC1_COMP2 = 26;
    sbit  SYSCTL_RCGC1_COMP2_bit at SYSCTL_RCGC1.B26;

sfr unsigned long   volatile SYSCTL_RCGC2         absolute 0x400FE108;
    const register unsigned short int SYSCTL_RCGC2_GPIOA = 0;
    sbit  SYSCTL_RCGC2_GPIOA_bit at SYSCTL_RCGC2.B0;
    const register unsigned short int SYSCTL_RCGC2_GPIOB = 1;
    sbit  SYSCTL_RCGC2_GPIOB_bit at SYSCTL_RCGC2.B1;
    const register unsigned short int SYSCTL_RCGC2_GPIOC = 2;
    sbit  SYSCTL_RCGC2_GPIOC_bit at SYSCTL_RCGC2.B2;
    const register unsigned short int SYSCTL_RCGC2_GPIOD = 3;
    sbit  SYSCTL_RCGC2_GPIOD_bit at SYSCTL_RCGC2.B3;
    const register unsigned short int SYSCTL_RCGC2_GPIOE = 4;
    sbit  SYSCTL_RCGC2_GPIOE_bit at SYSCTL_RCGC2.B4;
    const register unsigned short int SYSCTL_RCGC2_GPIOF = 5;
    sbit  SYSCTL_RCGC2_GPIOF_bit at SYSCTL_RCGC2.B5;
    const register unsigned short int SYSCTL_RCGC2_GPIOG = 6;
    sbit  SYSCTL_RCGC2_GPIOG_bit at SYSCTL_RCGC2.B6;
    const register unsigned short int SYSCTL_RCGC2_GPIOH = 7;
    sbit  SYSCTL_RCGC2_GPIOH_bit at SYSCTL_RCGC2.B7;
    const register unsigned short int SYSCTL_RCGC2_GPIOJ = 8;
    sbit  SYSCTL_RCGC2_GPIOJ_bit at SYSCTL_RCGC2.B8;
    const register unsigned short int SYSCTL_RCGC2_UDMA = 13;
    sbit  SYSCTL_RCGC2_UDMA_bit at SYSCTL_RCGC2.B13;
    const register unsigned short int SYSCTL_RCGC2_USB0 = 16;
    sbit  SYSCTL_RCGC2_USB0_bit at SYSCTL_RCGC2.B16;

sfr unsigned long   volatile SYSCTL_SCGC0         absolute 0x400FE110;
    const register unsigned short int SYSCTL_SCGC0_WDT0 = 3;
    sbit  SYSCTL_SCGC0_WDT0_bit at SYSCTL_SCGC0.B3;
    const register unsigned short int SYSCTL_SCGC0_HIB = 6;
    sbit  SYSCTL_SCGC0_HIB_bit at SYSCTL_SCGC0.B6;
    const register unsigned short int SYSCTL_SCGC0_ADC0 = 16;
    sbit  SYSCTL_SCGC0_ADC0_bit at SYSCTL_SCGC0.B16;
    const register unsigned short int SYSCTL_SCGC0_ADC1 = 17;
    sbit  SYSCTL_SCGC0_ADC1_bit at SYSCTL_SCGC0.B17;
    const register unsigned short int SYSCTL_SCGC0_PWM0 = 20;
    sbit  SYSCTL_SCGC0_PWM0_bit at SYSCTL_SCGC0.B20;
    const register unsigned short int SYSCTL_SCGC0_CAN0 = 24;
    sbit  SYSCTL_SCGC0_CAN0_bit at SYSCTL_SCGC0.B24;
    const register unsigned short int SYSCTL_SCGC0_CAN1 = 25;
    sbit  SYSCTL_SCGC0_CAN1_bit at SYSCTL_SCGC0.B25;
    const register unsigned short int SYSCTL_SCGC0_WDT1 = 28;
    sbit  SYSCTL_SCGC0_WDT1_bit at SYSCTL_SCGC0.B28;

sfr unsigned long   volatile SYSCTL_SCGC1         absolute 0x400FE114;
    const register unsigned short int SYSCTL_SCGC1_UART0 = 0;
    sbit  SYSCTL_SCGC1_UART0_bit at SYSCTL_SCGC1.B0;
    const register unsigned short int SYSCTL_SCGC1_UART1 = 1;
    sbit  SYSCTL_SCGC1_UART1_bit at SYSCTL_SCGC1.B1;
    const register unsigned short int SYSCTL_SCGC1_UART2 = 2;
    sbit  SYSCTL_SCGC1_UART2_bit at SYSCTL_SCGC1.B2;
    const register unsigned short int SYSCTL_SCGC1_SSI0 = 4;
    sbit  SYSCTL_SCGC1_SSI0_bit at SYSCTL_SCGC1.B4;
    const register unsigned short int SYSCTL_SCGC1_SSI1 = 5;
    sbit  SYSCTL_SCGC1_SSI1_bit at SYSCTL_SCGC1.B5;
    const register unsigned short int SYSCTL_SCGC1_QEI0 = 8;
    sbit  SYSCTL_SCGC1_QEI0_bit at SYSCTL_SCGC1.B8;
    const register unsigned short int SYSCTL_SCGC1_QEI1 = 9;
    sbit  SYSCTL_SCGC1_QEI1_bit at SYSCTL_SCGC1.B9;
    const register unsigned short int SYSCTL_SCGC1_I2C0 = 12;
    sbit  SYSCTL_SCGC1_I2C0_bit at SYSCTL_SCGC1.B12;
    const register unsigned short int SYSCTL_SCGC1_I2C1 = 14;
    sbit  SYSCTL_SCGC1_I2C1_bit at SYSCTL_SCGC1.B14;
    const register unsigned short int SYSCTL_SCGC1_TIMER0 = 16;
    sbit  SYSCTL_SCGC1_TIMER0_bit at SYSCTL_SCGC1.B16;
    const register unsigned short int SYSCTL_SCGC1_TIMER1 = 17;
    sbit  SYSCTL_SCGC1_TIMER1_bit at SYSCTL_SCGC1.B17;
    const register unsigned short int SYSCTL_SCGC1_TIMER2 = 18;
    sbit  SYSCTL_SCGC1_TIMER2_bit at SYSCTL_SCGC1.B18;
    const register unsigned short int SYSCTL_SCGC1_TIMER3 = 19;
    sbit  SYSCTL_SCGC1_TIMER3_bit at SYSCTL_SCGC1.B19;
    const register unsigned short int SYSCTL_SCGC1_COMP0 = 24;
    sbit  SYSCTL_SCGC1_COMP0_bit at SYSCTL_SCGC1.B24;
    const register unsigned short int SYSCTL_SCGC1_COMP1 = 25;
    sbit  SYSCTL_SCGC1_COMP1_bit at SYSCTL_SCGC1.B25;
    const register unsigned short int SYSCTL_SCGC1_COMP2 = 26;
    sbit  SYSCTL_SCGC1_COMP2_bit at SYSCTL_SCGC1.B26;

sfr unsigned long   volatile SYSCTL_SCGC2         absolute 0x400FE118;
    const register unsigned short int SYSCTL_SCGC2_GPIOA = 0;
    sbit  SYSCTL_SCGC2_GPIOA_bit at SYSCTL_SCGC2.B0;
    const register unsigned short int SYSCTL_SCGC2_GPIOB = 1;
    sbit  SYSCTL_SCGC2_GPIOB_bit at SYSCTL_SCGC2.B1;
    const register unsigned short int SYSCTL_SCGC2_GPIOC = 2;
    sbit  SYSCTL_SCGC2_GPIOC_bit at SYSCTL_SCGC2.B2;
    const register unsigned short int SYSCTL_SCGC2_GPIOD = 3;
    sbit  SYSCTL_SCGC2_GPIOD_bit at SYSCTL_SCGC2.B3;
    const register unsigned short int SYSCTL_SCGC2_GPIOE = 4;
    sbit  SYSCTL_SCGC2_GPIOE_bit at SYSCTL_SCGC2.B4;
    const register unsigned short int SYSCTL_SCGC2_GPIOF = 5;
    sbit  SYSCTL_SCGC2_GPIOF_bit at SYSCTL_SCGC2.B5;
    const register unsigned short int SYSCTL_SCGC2_GPIOG = 6;
    sbit  SYSCTL_SCGC2_GPIOG_bit at SYSCTL_SCGC2.B6;
    const register unsigned short int SYSCTL_SCGC2_GPIOH = 7;
    sbit  SYSCTL_SCGC2_GPIOH_bit at SYSCTL_SCGC2.B7;
    const register unsigned short int SYSCTL_SCGC2_GPIOJ = 8;
    sbit  SYSCTL_SCGC2_GPIOJ_bit at SYSCTL_SCGC2.B8;
    const register unsigned short int SYSCTL_SCGC2_UDMA = 13;
    sbit  SYSCTL_SCGC2_UDMA_bit at SYSCTL_SCGC2.B13;
    const register unsigned short int SYSCTL_SCGC2_USB0 = 16;
    sbit  SYSCTL_SCGC2_USB0_bit at SYSCTL_SCGC2.B16;

sfr unsigned long   volatile SYSCTL_DCGC0         absolute 0x400FE120;
    const register unsigned short int SYSCTL_DCGC0_WDT0 = 3;
    sbit  SYSCTL_DCGC0_WDT0_bit at SYSCTL_DCGC0.B3;
    const register unsigned short int SYSCTL_DCGC0_HIB = 6;
    sbit  SYSCTL_DCGC0_HIB_bit at SYSCTL_DCGC0.B6;
    const register unsigned short int SYSCTL_DCGC0_ADC0 = 16;
    sbit  SYSCTL_DCGC0_ADC0_bit at SYSCTL_DCGC0.B16;
    const register unsigned short int SYSCTL_DCGC0_ADC1 = 17;
    sbit  SYSCTL_DCGC0_ADC1_bit at SYSCTL_DCGC0.B17;
    const register unsigned short int SYSCTL_DCGC0_PWM0 = 20;
    sbit  SYSCTL_DCGC0_PWM0_bit at SYSCTL_DCGC0.B20;
    const register unsigned short int SYSCTL_DCGC0_CAN0 = 24;
    sbit  SYSCTL_DCGC0_CAN0_bit at SYSCTL_DCGC0.B24;
    const register unsigned short int SYSCTL_DCGC0_CAN1 = 25;
    sbit  SYSCTL_DCGC0_CAN1_bit at SYSCTL_DCGC0.B25;
    const register unsigned short int SYSCTL_DCGC0_WDT1 = 28;
    sbit  SYSCTL_DCGC0_WDT1_bit at SYSCTL_DCGC0.B28;

sfr unsigned long   volatile SYSCTL_DCGC1         absolute 0x400FE124;
    const register unsigned short int SYSCTL_DCGC1_UART0 = 0;
    sbit  SYSCTL_DCGC1_UART0_bit at SYSCTL_DCGC1.B0;
    const register unsigned short int SYSCTL_DCGC1_UART1 = 1;
    sbit  SYSCTL_DCGC1_UART1_bit at SYSCTL_DCGC1.B1;
    const register unsigned short int SYSCTL_DCGC1_UART2 = 2;
    sbit  SYSCTL_DCGC1_UART2_bit at SYSCTL_DCGC1.B2;
    const register unsigned short int SYSCTL_DCGC1_SSI0 = 4;
    sbit  SYSCTL_DCGC1_SSI0_bit at SYSCTL_DCGC1.B4;
    const register unsigned short int SYSCTL_DCGC1_SSI1 = 5;
    sbit  SYSCTL_DCGC1_SSI1_bit at SYSCTL_DCGC1.B5;
    const register unsigned short int SYSCTL_DCGC1_QEI0 = 8;
    sbit  SYSCTL_DCGC1_QEI0_bit at SYSCTL_DCGC1.B8;
    const register unsigned short int SYSCTL_DCGC1_QEI1 = 9;
    sbit  SYSCTL_DCGC1_QEI1_bit at SYSCTL_DCGC1.B9;
    const register unsigned short int SYSCTL_DCGC1_I2C0 = 12;
    sbit  SYSCTL_DCGC1_I2C0_bit at SYSCTL_DCGC1.B12;
    const register unsigned short int SYSCTL_DCGC1_I2C1 = 14;
    sbit  SYSCTL_DCGC1_I2C1_bit at SYSCTL_DCGC1.B14;
    const register unsigned short int SYSCTL_DCGC1_TIMER0 = 16;
    sbit  SYSCTL_DCGC1_TIMER0_bit at SYSCTL_DCGC1.B16;
    const register unsigned short int SYSCTL_DCGC1_TIMER1 = 17;
    sbit  SYSCTL_DCGC1_TIMER1_bit at SYSCTL_DCGC1.B17;
    const register unsigned short int SYSCTL_DCGC1_TIMER2 = 18;
    sbit  SYSCTL_DCGC1_TIMER2_bit at SYSCTL_DCGC1.B18;
    const register unsigned short int SYSCTL_DCGC1_TIMER3 = 19;
    sbit  SYSCTL_DCGC1_TIMER3_bit at SYSCTL_DCGC1.B19;
    const register unsigned short int SYSCTL_DCGC1_COMP0 = 24;
    sbit  SYSCTL_DCGC1_COMP0_bit at SYSCTL_DCGC1.B24;
    const register unsigned short int SYSCTL_DCGC1_COMP1 = 25;
    sbit  SYSCTL_DCGC1_COMP1_bit at SYSCTL_DCGC1.B25;
    const register unsigned short int SYSCTL_DCGC1_COMP2 = 26;
    sbit  SYSCTL_DCGC1_COMP2_bit at SYSCTL_DCGC1.B26;

sfr unsigned long   volatile SYSCTL_DCGC2         absolute 0x400FE128;
    const register unsigned short int SYSCTL_DCGC2_GPIOA = 0;
    sbit  SYSCTL_DCGC2_GPIOA_bit at SYSCTL_DCGC2.B0;
    const register unsigned short int SYSCTL_DCGC2_GPIOB = 1;
    sbit  SYSCTL_DCGC2_GPIOB_bit at SYSCTL_DCGC2.B1;
    const register unsigned short int SYSCTL_DCGC2_GPIOC = 2;
    sbit  SYSCTL_DCGC2_GPIOC_bit at SYSCTL_DCGC2.B2;
    const register unsigned short int SYSCTL_DCGC2_GPIOD = 3;
    sbit  SYSCTL_DCGC2_GPIOD_bit at SYSCTL_DCGC2.B3;
    const register unsigned short int SYSCTL_DCGC2_GPIOE = 4;
    sbit  SYSCTL_DCGC2_GPIOE_bit at SYSCTL_DCGC2.B4;
    const register unsigned short int SYSCTL_DCGC2_GPIOF = 5;
    sbit  SYSCTL_DCGC2_GPIOF_bit at SYSCTL_DCGC2.B5;
    const register unsigned short int SYSCTL_DCGC2_GPIOG = 6;
    sbit  SYSCTL_DCGC2_GPIOG_bit at SYSCTL_DCGC2.B6;
    const register unsigned short int SYSCTL_DCGC2_GPIOH = 7;
    sbit  SYSCTL_DCGC2_GPIOH_bit at SYSCTL_DCGC2.B7;
    const register unsigned short int SYSCTL_DCGC2_GPIOJ = 8;
    sbit  SYSCTL_DCGC2_GPIOJ_bit at SYSCTL_DCGC2.B8;
    const register unsigned short int SYSCTL_DCGC2_UDMA = 13;
    sbit  SYSCTL_DCGC2_UDMA_bit at SYSCTL_DCGC2.B13;
    const register unsigned short int SYSCTL_DCGC2_USB0 = 16;
    sbit  SYSCTL_DCGC2_USB0_bit at SYSCTL_DCGC2.B16;

sfr unsigned long   volatile SYSCTL_DSLPCLKCFG    absolute 0x400FE144;
    const register unsigned short int SYSCTL_DSLPCLKCFG_O4 = 4;
    sbit  SYSCTL_DSLPCLKCFG_O4_bit at SYSCTL_DSLPCLKCFG.B4;
    const register unsigned short int SYSCTL_DSLPCLKCFG_O5 = 5;
    sbit  SYSCTL_DSLPCLKCFG_O5_bit at SYSCTL_DSLPCLKCFG.B5;
    const register unsigned short int SYSCTL_DSLPCLKCFG_O6 = 6;
    sbit  SYSCTL_DSLPCLKCFG_O6_bit at SYSCTL_DSLPCLKCFG.B6;
    const register unsigned short int SYSCTL_DSLPCLKCFG_D23 = 23;
    sbit  SYSCTL_DSLPCLKCFG_D23_bit at SYSCTL_DSLPCLKCFG.B23;
    const register unsigned short int SYSCTL_DSLPCLKCFG_D24 = 24;
    sbit  SYSCTL_DSLPCLKCFG_D24_bit at SYSCTL_DSLPCLKCFG.B24;
    const register unsigned short int SYSCTL_DSLPCLKCFG_D25 = 25;
    sbit  SYSCTL_DSLPCLKCFG_D25_bit at SYSCTL_DSLPCLKCFG.B25;
    const register unsigned short int SYSCTL_DSLPCLKCFG_D26 = 26;
    sbit  SYSCTL_DSLPCLKCFG_D26_bit at SYSCTL_DSLPCLKCFG.B26;
    const register unsigned short int SYSCTL_DSLPCLKCFG_D27 = 27;
    sbit  SYSCTL_DSLPCLKCFG_D27_bit at SYSCTL_DSLPCLKCFG.B27;
    const register unsigned short int SYSCTL_DSLPCLKCFG_D28 = 28;
    sbit  SYSCTL_DSLPCLKCFG_D28_bit at SYSCTL_DSLPCLKCFG.B28;

sfr unsigned long   volatile SYSCTL_SYSPROP       absolute 0x400FE14C;
    const register unsigned short int SYSCTL_SYSPROP_FPU = 0;
    sbit  SYSCTL_SYSPROP_FPU_bit at SYSCTL_SYSPROP.B0;

sfr unsigned long   volatile SYSCTL_PIOSCCAL      absolute 0x400FE150;
    const register unsigned short int SYSCTL_PIOSCCAL_UT0 = 0;
    sbit  SYSCTL_PIOSCCAL_UT0_bit at SYSCTL_PIOSCCAL.B0;
    const register unsigned short int SYSCTL_PIOSCCAL_UT1 = 1;
    sbit  SYSCTL_PIOSCCAL_UT1_bit at SYSCTL_PIOSCCAL.B1;
    const register unsigned short int SYSCTL_PIOSCCAL_UT2 = 2;
    sbit  SYSCTL_PIOSCCAL_UT2_bit at SYSCTL_PIOSCCAL.B2;
    const register unsigned short int SYSCTL_PIOSCCAL_UT3 = 3;
    sbit  SYSCTL_PIOSCCAL_UT3_bit at SYSCTL_PIOSCCAL.B3;
    const register unsigned short int SYSCTL_PIOSCCAL_UT4 = 4;
    sbit  SYSCTL_PIOSCCAL_UT4_bit at SYSCTL_PIOSCCAL.B4;
    const register unsigned short int SYSCTL_PIOSCCAL_UT5 = 5;
    sbit  SYSCTL_PIOSCCAL_UT5_bit at SYSCTL_PIOSCCAL.B5;
    const register unsigned short int SYSCTL_PIOSCCAL_UT6 = 6;
    sbit  SYSCTL_PIOSCCAL_UT6_bit at SYSCTL_PIOSCCAL.B6;
    const register unsigned short int SYSCTL_PIOSCCAL_UPDATE = 8;
    sbit  SYSCTL_PIOSCCAL_UPDATE_bit at SYSCTL_PIOSCCAL.B8;
    const register unsigned short int SYSCTL_PIOSCCAL_CAL = 9;
    sbit  SYSCTL_PIOSCCAL_CAL_bit at SYSCTL_PIOSCCAL.B9;
    const register unsigned short int SYSCTL_PIOSCCAL_UTEN = 31;
    sbit  SYSCTL_PIOSCCAL_UTEN_bit at SYSCTL_PIOSCCAL.B31;

sfr unsigned long   volatile SYSCTL_PIOSCSTAT     absolute 0x400FE154;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT0 = 0;
    sbit  SYSCTL_PIOSCSTAT_CT0_bit at SYSCTL_PIOSCSTAT.B0;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT1 = 1;
    sbit  SYSCTL_PIOSCSTAT_CT1_bit at SYSCTL_PIOSCSTAT.B1;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT2 = 2;
    sbit  SYSCTL_PIOSCSTAT_CT2_bit at SYSCTL_PIOSCSTAT.B2;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT3 = 3;
    sbit  SYSCTL_PIOSCSTAT_CT3_bit at SYSCTL_PIOSCSTAT.B3;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT4 = 4;
    sbit  SYSCTL_PIOSCSTAT_CT4_bit at SYSCTL_PIOSCSTAT.B4;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT5 = 5;
    sbit  SYSCTL_PIOSCSTAT_CT5_bit at SYSCTL_PIOSCSTAT.B5;
    const register unsigned short int SYSCTL_PIOSCSTAT_CT6 = 6;
    sbit  SYSCTL_PIOSCSTAT_CT6_bit at SYSCTL_PIOSCSTAT.B6;
    const register unsigned short int SYSCTL_PIOSCSTAT_CR8 = 8;
    sbit  SYSCTL_PIOSCSTAT_CR8_bit at SYSCTL_PIOSCSTAT.B8;
    const register unsigned short int SYSCTL_PIOSCSTAT_CR9 = 9;
    sbit  SYSCTL_PIOSCSTAT_CR9_bit at SYSCTL_PIOSCSTAT.B9;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT16 = 16;
    sbit  SYSCTL_PIOSCSTAT_DT16_bit at SYSCTL_PIOSCSTAT.B16;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT17 = 17;
    sbit  SYSCTL_PIOSCSTAT_DT17_bit at SYSCTL_PIOSCSTAT.B17;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT18 = 18;
    sbit  SYSCTL_PIOSCSTAT_DT18_bit at SYSCTL_PIOSCSTAT.B18;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT19 = 19;
    sbit  SYSCTL_PIOSCSTAT_DT19_bit at SYSCTL_PIOSCSTAT.B19;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT20 = 20;
    sbit  SYSCTL_PIOSCSTAT_DT20_bit at SYSCTL_PIOSCSTAT.B20;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT21 = 21;
    sbit  SYSCTL_PIOSCSTAT_DT21_bit at SYSCTL_PIOSCSTAT.B21;
    const register unsigned short int SYSCTL_PIOSCSTAT_DT22 = 22;
    sbit  SYSCTL_PIOSCSTAT_DT22_bit at SYSCTL_PIOSCSTAT.B22;

sfr unsigned long   volatile SYSCTL_PLLFREQ0      absolute 0x400FE160;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT0 = 0;
    sbit  SYSCTL_PLLFREQ0_MINT0_bit at SYSCTL_PLLFREQ0.B0;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT1 = 1;
    sbit  SYSCTL_PLLFREQ0_MINT1_bit at SYSCTL_PLLFREQ0.B1;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT2 = 2;
    sbit  SYSCTL_PLLFREQ0_MINT2_bit at SYSCTL_PLLFREQ0.B2;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT3 = 3;
    sbit  SYSCTL_PLLFREQ0_MINT3_bit at SYSCTL_PLLFREQ0.B3;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT4 = 4;
    sbit  SYSCTL_PLLFREQ0_MINT4_bit at SYSCTL_PLLFREQ0.B4;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT5 = 5;
    sbit  SYSCTL_PLLFREQ0_MINT5_bit at SYSCTL_PLLFREQ0.B5;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT6 = 6;
    sbit  SYSCTL_PLLFREQ0_MINT6_bit at SYSCTL_PLLFREQ0.B6;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT7 = 7;
    sbit  SYSCTL_PLLFREQ0_MINT7_bit at SYSCTL_PLLFREQ0.B7;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT8 = 8;
    sbit  SYSCTL_PLLFREQ0_MINT8_bit at SYSCTL_PLLFREQ0.B8;
    const register unsigned short int SYSCTL_PLLFREQ0_MINT9 = 9;
    sbit  SYSCTL_PLLFREQ0_MINT9_bit at SYSCTL_PLLFREQ0.B9;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC10 = 10;
    sbit  SYSCTL_PLLFREQ0_MFRAC10_bit at SYSCTL_PLLFREQ0.B10;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC11 = 11;
    sbit  SYSCTL_PLLFREQ0_MFRAC11_bit at SYSCTL_PLLFREQ0.B11;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC12 = 12;
    sbit  SYSCTL_PLLFREQ0_MFRAC12_bit at SYSCTL_PLLFREQ0.B12;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC13 = 13;
    sbit  SYSCTL_PLLFREQ0_MFRAC13_bit at SYSCTL_PLLFREQ0.B13;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC14 = 14;
    sbit  SYSCTL_PLLFREQ0_MFRAC14_bit at SYSCTL_PLLFREQ0.B14;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC15 = 15;
    sbit  SYSCTL_PLLFREQ0_MFRAC15_bit at SYSCTL_PLLFREQ0.B15;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC16 = 16;
    sbit  SYSCTL_PLLFREQ0_MFRAC16_bit at SYSCTL_PLLFREQ0.B16;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC17 = 17;
    sbit  SYSCTL_PLLFREQ0_MFRAC17_bit at SYSCTL_PLLFREQ0.B17;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC18 = 18;
    sbit  SYSCTL_PLLFREQ0_MFRAC18_bit at SYSCTL_PLLFREQ0.B18;
    const register unsigned short int SYSCTL_PLLFREQ0_MFRAC19 = 19;
    sbit  SYSCTL_PLLFREQ0_MFRAC19_bit at SYSCTL_PLLFREQ0.B19;

sfr unsigned long   volatile SYSCTL_PLLFREQ1      absolute 0x400FE164;
    const register unsigned short int SYSCTL_PLLFREQ1_N0 = 0;
    sbit  SYSCTL_PLLFREQ1_N0_bit at SYSCTL_PLLFREQ1.B0;
    const register unsigned short int SYSCTL_PLLFREQ1_N1 = 1;
    sbit  SYSCTL_PLLFREQ1_N1_bit at SYSCTL_PLLFREQ1.B1;
    const register unsigned short int SYSCTL_PLLFREQ1_N2 = 2;
    sbit  SYSCTL_PLLFREQ1_N2_bit at SYSCTL_PLLFREQ1.B2;
    const register unsigned short int SYSCTL_PLLFREQ1_N3 = 3;
    sbit  SYSCTL_PLLFREQ1_N3_bit at SYSCTL_PLLFREQ1.B3;
    const register unsigned short int SYSCTL_PLLFREQ1_N4 = 4;
    sbit  SYSCTL_PLLFREQ1_N4_bit at SYSCTL_PLLFREQ1.B4;
    const register unsigned short int SYSCTL_PLLFREQ1_Q8 = 8;
    sbit  SYSCTL_PLLFREQ1_Q8_bit at SYSCTL_PLLFREQ1.B8;
    const register unsigned short int SYSCTL_PLLFREQ1_Q9 = 9;
    sbit  SYSCTL_PLLFREQ1_Q9_bit at SYSCTL_PLLFREQ1.B9;
    const register unsigned short int SYSCTL_PLLFREQ1_Q10 = 10;
    sbit  SYSCTL_PLLFREQ1_Q10_bit at SYSCTL_PLLFREQ1.B10;
    const register unsigned short int SYSCTL_PLLFREQ1_Q11 = 11;
    sbit  SYSCTL_PLLFREQ1_Q11_bit at SYSCTL_PLLFREQ1.B11;
    const register unsigned short int SYSCTL_PLLFREQ1_Q12 = 12;
    sbit  SYSCTL_PLLFREQ1_Q12_bit at SYSCTL_PLLFREQ1.B12;

sfr unsigned long   volatile SYSCTL_PLLSTAT       absolute 0x400FE168;
    const register unsigned short int SYSCTL_PLLSTAT_LOCK = 0;
    sbit  SYSCTL_PLLSTAT_LOCK_bit at SYSCTL_PLLSTAT.B0;

sfr unsigned long   volatile SYSCTL_DC9           absolute 0x400FE190;
    const register unsigned short int SYSCTL_DC9_ADC0DC0 = 0;
    sbit  SYSCTL_DC9_ADC0DC0_bit at SYSCTL_DC9.B0;
    const register unsigned short int SYSCTL_DC9_ADC0DC1 = 1;
    sbit  SYSCTL_DC9_ADC0DC1_bit at SYSCTL_DC9.B1;
    const register unsigned short int SYSCTL_DC9_ADC0DC2 = 2;
    sbit  SYSCTL_DC9_ADC0DC2_bit at SYSCTL_DC9.B2;
    const register unsigned short int SYSCTL_DC9_ADC0DC3 = 3;
    sbit  SYSCTL_DC9_ADC0DC3_bit at SYSCTL_DC9.B3;
    const register unsigned short int SYSCTL_DC9_ADC0DC4 = 4;
    sbit  SYSCTL_DC9_ADC0DC4_bit at SYSCTL_DC9.B4;
    const register unsigned short int SYSCTL_DC9_ADC0DC5 = 5;
    sbit  SYSCTL_DC9_ADC0DC5_bit at SYSCTL_DC9.B5;
    const register unsigned short int SYSCTL_DC9_ADC0DC6 = 6;
    sbit  SYSCTL_DC9_ADC0DC6_bit at SYSCTL_DC9.B6;
    const register unsigned short int SYSCTL_DC9_ADC0DC7 = 7;
    sbit  SYSCTL_DC9_ADC0DC7_bit at SYSCTL_DC9.B7;
    const register unsigned short int SYSCTL_DC9_ADC1DC0 = 16;
    sbit  SYSCTL_DC9_ADC1DC0_bit at SYSCTL_DC9.B16;
    const register unsigned short int SYSCTL_DC9_ADC1DC1 = 17;
    sbit  SYSCTL_DC9_ADC1DC1_bit at SYSCTL_DC9.B17;
    const register unsigned short int SYSCTL_DC9_ADC1DC2 = 18;
    sbit  SYSCTL_DC9_ADC1DC2_bit at SYSCTL_DC9.B18;
    const register unsigned short int SYSCTL_DC9_ADC1DC3 = 19;
    sbit  SYSCTL_DC9_ADC1DC3_bit at SYSCTL_DC9.B19;
    const register unsigned short int SYSCTL_DC9_ADC1DC4 = 20;
    sbit  SYSCTL_DC9_ADC1DC4_bit at SYSCTL_DC9.B20;
    const register unsigned short int SYSCTL_DC9_ADC1DC5 = 21;
    sbit  SYSCTL_DC9_ADC1DC5_bit at SYSCTL_DC9.B21;
    const register unsigned short int SYSCTL_DC9_ADC1DC6 = 22;
    sbit  SYSCTL_DC9_ADC1DC6_bit at SYSCTL_DC9.B22;
    const register unsigned short int SYSCTL_DC9_ADC1DC7 = 23;
    sbit  SYSCTL_DC9_ADC1DC7_bit at SYSCTL_DC9.B23;

sfr unsigned long   volatile SYSCTL_NVMSTAT       absolute 0x400FE1A0;
    const register unsigned short int SYSCTL_NVMSTAT_FWB = 0;
    sbit  SYSCTL_NVMSTAT_FWB_bit at SYSCTL_NVMSTAT.B0;

sfr unsigned long   volatile SYSCTL_PPWD          absolute 0x400FE300;
    const register unsigned short int SYSCTL_PPWD_P0 = 0;
    sbit  SYSCTL_PPWD_P0_bit at SYSCTL_PPWD.B0;
    const register unsigned short int SYSCTL_PPWD_P1 = 1;
    sbit  SYSCTL_PPWD_P1_bit at SYSCTL_PPWD.B1;

sfr unsigned long   volatile SYSCTL_PPTIMER       absolute 0x400FE304;
    const register unsigned short int SYSCTL_PPTIMER_P0 = 0;
    sbit  SYSCTL_PPTIMER_P0_bit at SYSCTL_PPTIMER.B0;
    const register unsigned short int SYSCTL_PPTIMER_P1 = 1;
    sbit  SYSCTL_PPTIMER_P1_bit at SYSCTL_PPTIMER.B1;
    const register unsigned short int SYSCTL_PPTIMER_P2 = 2;
    sbit  SYSCTL_PPTIMER_P2_bit at SYSCTL_PPTIMER.B2;
    const register unsigned short int SYSCTL_PPTIMER_P3 = 3;
    sbit  SYSCTL_PPTIMER_P3_bit at SYSCTL_PPTIMER.B3;
    const register unsigned short int SYSCTL_PPTIMER_P4 = 4;
    sbit  SYSCTL_PPTIMER_P4_bit at SYSCTL_PPTIMER.B4;
    const register unsigned short int SYSCTL_PPTIMER_P5 = 5;
    sbit  SYSCTL_PPTIMER_P5_bit at SYSCTL_PPTIMER.B5;

sfr unsigned long   volatile SYSCTL_PPGPIO        absolute 0x400FE308;
    const register unsigned short int SYSCTL_PPGPIO_P0 = 0;
    sbit  SYSCTL_PPGPIO_P0_bit at SYSCTL_PPGPIO.B0;
    const register unsigned short int SYSCTL_PPGPIO_P1 = 1;
    sbit  SYSCTL_PPGPIO_P1_bit at SYSCTL_PPGPIO.B1;
    const register unsigned short int SYSCTL_PPGPIO_P2 = 2;
    sbit  SYSCTL_PPGPIO_P2_bit at SYSCTL_PPGPIO.B2;
    const register unsigned short int SYSCTL_PPGPIO_P3 = 3;
    sbit  SYSCTL_PPGPIO_P3_bit at SYSCTL_PPGPIO.B3;
    const register unsigned short int SYSCTL_PPGPIO_P4 = 4;
    sbit  SYSCTL_PPGPIO_P4_bit at SYSCTL_PPGPIO.B4;
    const register unsigned short int SYSCTL_PPGPIO_P5 = 5;
    sbit  SYSCTL_PPGPIO_P5_bit at SYSCTL_PPGPIO.B5;
    const register unsigned short int SYSCTL_PPGPIO_P6 = 6;
    sbit  SYSCTL_PPGPIO_P6_bit at SYSCTL_PPGPIO.B6;
    const register unsigned short int SYSCTL_PPGPIO_P7 = 7;
    sbit  SYSCTL_PPGPIO_P7_bit at SYSCTL_PPGPIO.B7;
    const register unsigned short int SYSCTL_PPGPIO_P8 = 8;
    sbit  SYSCTL_PPGPIO_P8_bit at SYSCTL_PPGPIO.B8;
    const register unsigned short int SYSCTL_PPGPIO_P9 = 9;
    sbit  SYSCTL_PPGPIO_P9_bit at SYSCTL_PPGPIO.B9;
    const register unsigned short int SYSCTL_PPGPIO_P10 = 10;
    sbit  SYSCTL_PPGPIO_P10_bit at SYSCTL_PPGPIO.B10;
    const register unsigned short int SYSCTL_PPGPIO_P11 = 11;
    sbit  SYSCTL_PPGPIO_P11_bit at SYSCTL_PPGPIO.B11;
    const register unsigned short int SYSCTL_PPGPIO_P12 = 12;
    sbit  SYSCTL_PPGPIO_P12_bit at SYSCTL_PPGPIO.B12;
    const register unsigned short int SYSCTL_PPGPIO_P13 = 13;
    sbit  SYSCTL_PPGPIO_P13_bit at SYSCTL_PPGPIO.B13;
    const register unsigned short int SYSCTL_PPGPIO_P14 = 14;
    sbit  SYSCTL_PPGPIO_P14_bit at SYSCTL_PPGPIO.B14;

sfr unsigned long   volatile SYSCTL_PPDMA         absolute 0x400FE30C;
    const register unsigned short int SYSCTL_PPDMA_P0 = 0;
    sbit  SYSCTL_PPDMA_P0_bit at SYSCTL_PPDMA.B0;

sfr unsigned long   volatile SYSCTL_PPHIB         absolute 0x400FE314;
    const register unsigned short int SYSCTL_PPHIB_P0 = 0;
    sbit  SYSCTL_PPHIB_P0_bit at SYSCTL_PPHIB.B0;

sfr unsigned long   volatile SYSCTL_PPUART        absolute 0x400FE318;
    const register unsigned short int SYSCTL_PPUART_P0 = 0;
    sbit  SYSCTL_PPUART_P0_bit at SYSCTL_PPUART.B0;
    const register unsigned short int SYSCTL_PPUART_P1 = 1;
    sbit  SYSCTL_PPUART_P1_bit at SYSCTL_PPUART.B1;
    const register unsigned short int SYSCTL_PPUART_P2 = 2;
    sbit  SYSCTL_PPUART_P2_bit at SYSCTL_PPUART.B2;
    const register unsigned short int SYSCTL_PPUART_P3 = 3;
    sbit  SYSCTL_PPUART_P3_bit at SYSCTL_PPUART.B3;
    const register unsigned short int SYSCTL_PPUART_P4 = 4;
    sbit  SYSCTL_PPUART_P4_bit at SYSCTL_PPUART.B4;
    const register unsigned short int SYSCTL_PPUART_P5 = 5;
    sbit  SYSCTL_PPUART_P5_bit at SYSCTL_PPUART.B5;
    const register unsigned short int SYSCTL_PPUART_P6 = 6;
    sbit  SYSCTL_PPUART_P6_bit at SYSCTL_PPUART.B6;
    const register unsigned short int SYSCTL_PPUART_P7 = 7;
    sbit  SYSCTL_PPUART_P7_bit at SYSCTL_PPUART.B7;

sfr unsigned long   volatile SYSCTL_PPSSI         absolute 0x400FE31C;
    const register unsigned short int SYSCTL_PPSSI_P0 = 0;
    sbit  SYSCTL_PPSSI_P0_bit at SYSCTL_PPSSI.B0;
    const register unsigned short int SYSCTL_PPSSI_P1 = 1;
    sbit  SYSCTL_PPSSI_P1_bit at SYSCTL_PPSSI.B1;
    const register unsigned short int SYSCTL_PPSSI_P2 = 2;
    sbit  SYSCTL_PPSSI_P2_bit at SYSCTL_PPSSI.B2;
    const register unsigned short int SYSCTL_PPSSI_P3 = 3;
    sbit  SYSCTL_PPSSI_P3_bit at SYSCTL_PPSSI.B3;

sfr unsigned long   volatile SYSCTL_PPI2C         absolute 0x400FE320;
    const register unsigned short int SYSCTL_PPI2C_P0 = 0;
    sbit  SYSCTL_PPI2C_P0_bit at SYSCTL_PPI2C.B0;
    const register unsigned short int SYSCTL_PPI2C_P1 = 1;
    sbit  SYSCTL_PPI2C_P1_bit at SYSCTL_PPI2C.B1;
    const register unsigned short int SYSCTL_PPI2C_P2 = 2;
    sbit  SYSCTL_PPI2C_P2_bit at SYSCTL_PPI2C.B2;
    const register unsigned short int SYSCTL_PPI2C_P3 = 3;
    sbit  SYSCTL_PPI2C_P3_bit at SYSCTL_PPI2C.B3;
    const register unsigned short int SYSCTL_PPI2C_P4 = 4;
    sbit  SYSCTL_PPI2C_P4_bit at SYSCTL_PPI2C.B4;
    const register unsigned short int SYSCTL_PPI2C_P5 = 5;
    sbit  SYSCTL_PPI2C_P5_bit at SYSCTL_PPI2C.B5;

sfr unsigned long   volatile SYSCTL_PPUSB         absolute 0x400FE328;
    const register unsigned short int SYSCTL_PPUSB_P0 = 0;
    sbit  SYSCTL_PPUSB_P0_bit at SYSCTL_PPUSB.B0;

sfr unsigned long   volatile SYSCTL_PPCAN         absolute 0x400FE334;
    const register unsigned short int SYSCTL_PPCAN_P0 = 0;
    sbit  SYSCTL_PPCAN_P0_bit at SYSCTL_PPCAN.B0;
    const register unsigned short int SYSCTL_PPCAN_P1 = 1;
    sbit  SYSCTL_PPCAN_P1_bit at SYSCTL_PPCAN.B1;

sfr unsigned long   volatile SYSCTL_PPADC         absolute 0x400FE338;
    const register unsigned short int SYSCTL_PPADC_P0 = 0;
    sbit  SYSCTL_PPADC_P0_bit at SYSCTL_PPADC.B0;
    const register unsigned short int SYSCTL_PPADC_P1 = 1;
    sbit  SYSCTL_PPADC_P1_bit at SYSCTL_PPADC.B1;

sfr unsigned long   volatile SYSCTL_PPACMP        absolute 0x400FE33C;
    const register unsigned short int SYSCTL_PPACMP_P0 = 0;
    sbit  SYSCTL_PPACMP_P0_bit at SYSCTL_PPACMP.B0;

sfr unsigned long   volatile SYSCTL_PPPWM         absolute 0x400FE340;
    const register unsigned short int SYSCTL_PPPWM_P0 = 0;
    sbit  SYSCTL_PPPWM_P0_bit at SYSCTL_PPPWM.B0;
    const register unsigned short int SYSCTL_PPPWM_P1 = 1;
    sbit  SYSCTL_PPPWM_P1_bit at SYSCTL_PPPWM.B1;

sfr unsigned long   volatile SYSCTL_PPQEI         absolute 0x400FE344;
    const register unsigned short int SYSCTL_PPQEI_P0 = 0;
    sbit  SYSCTL_PPQEI_P0_bit at SYSCTL_PPQEI.B0;
    const register unsigned short int SYSCTL_PPQEI_P1 = 1;
    sbit  SYSCTL_PPQEI_P1_bit at SYSCTL_PPQEI.B1;

sfr unsigned long   volatile SYSCTL_PPEEPROM      absolute 0x400FE358;
    const register unsigned short int SYSCTL_PPEEPROM_P0 = 0;
    sbit  SYSCTL_PPEEPROM_P0_bit at SYSCTL_PPEEPROM.B0;

sfr unsigned long   volatile SYSCTL_PPWTIMER      absolute 0x400FE35C;
    const register unsigned short int SYSCTL_PPWTIMER_P0 = 0;
    sbit  SYSCTL_PPWTIMER_P0_bit at SYSCTL_PPWTIMER.B0;
    const register unsigned short int SYSCTL_PPWTIMER_P1 = 1;
    sbit  SYSCTL_PPWTIMER_P1_bit at SYSCTL_PPWTIMER.B1;
    const register unsigned short int SYSCTL_PPWTIMER_P2 = 2;
    sbit  SYSCTL_PPWTIMER_P2_bit at SYSCTL_PPWTIMER.B2;
    const register unsigned short int SYSCTL_PPWTIMER_P3 = 3;
    sbit  SYSCTL_PPWTIMER_P3_bit at SYSCTL_PPWTIMER.B3;
    const register unsigned short int SYSCTL_PPWTIMER_P4 = 4;
    sbit  SYSCTL_PPWTIMER_P4_bit at SYSCTL_PPWTIMER.B4;
    const register unsigned short int SYSCTL_PPWTIMER_P5 = 5;
    sbit  SYSCTL_PPWTIMER_P5_bit at SYSCTL_PPWTIMER.B5;

sfr unsigned long   volatile SYSCTL_SRWD          absolute 0x400FE500;
    const register unsigned short int SYSCTL_SRWD_R0 = 0;
    sbit  SYSCTL_SRWD_R0_bit at SYSCTL_SRWD.B0;
    const register unsigned short int SYSCTL_SRWD_R1 = 1;
    sbit  SYSCTL_SRWD_R1_bit at SYSCTL_SRWD.B1;

sfr unsigned long   volatile SYSCTL_SRTIMER       absolute 0x400FE504;
    const register unsigned short int SYSCTL_SRTIMER_R0 = 0;
    sbit  SYSCTL_SRTIMER_R0_bit at SYSCTL_SRTIMER.B0;
    const register unsigned short int SYSCTL_SRTIMER_R1 = 1;
    sbit  SYSCTL_SRTIMER_R1_bit at SYSCTL_SRTIMER.B1;
    const register unsigned short int SYSCTL_SRTIMER_R2 = 2;
    sbit  SYSCTL_SRTIMER_R2_bit at SYSCTL_SRTIMER.B2;
    const register unsigned short int SYSCTL_SRTIMER_R3 = 3;
    sbit  SYSCTL_SRTIMER_R3_bit at SYSCTL_SRTIMER.B3;
    const register unsigned short int SYSCTL_SRTIMER_R4 = 4;
    sbit  SYSCTL_SRTIMER_R4_bit at SYSCTL_SRTIMER.B4;
    const register unsigned short int SYSCTL_SRTIMER_R5 = 5;
    sbit  SYSCTL_SRTIMER_R5_bit at SYSCTL_SRTIMER.B5;

sfr unsigned long   volatile SYSCTL_SRGPIO        absolute 0x400FE508;
    const register unsigned short int SYSCTL_SRGPIO_R0 = 0;
    sbit  SYSCTL_SRGPIO_R0_bit at SYSCTL_SRGPIO.B0;
    const register unsigned short int SYSCTL_SRGPIO_R1 = 1;
    sbit  SYSCTL_SRGPIO_R1_bit at SYSCTL_SRGPIO.B1;
    const register unsigned short int SYSCTL_SRGPIO_R2 = 2;
    sbit  SYSCTL_SRGPIO_R2_bit at SYSCTL_SRGPIO.B2;
    const register unsigned short int SYSCTL_SRGPIO_R3 = 3;
    sbit  SYSCTL_SRGPIO_R3_bit at SYSCTL_SRGPIO.B3;
    const register unsigned short int SYSCTL_SRGPIO_R4 = 4;
    sbit  SYSCTL_SRGPIO_R4_bit at SYSCTL_SRGPIO.B4;
    const register unsigned short int SYSCTL_SRGPIO_R5 = 5;
    sbit  SYSCTL_SRGPIO_R5_bit at SYSCTL_SRGPIO.B5;
    const register unsigned short int SYSCTL_SRGPIO_R6 = 6;
    sbit  SYSCTL_SRGPIO_R6_bit at SYSCTL_SRGPIO.B6;
    const register unsigned short int SYSCTL_SRGPIO_R7 = 7;
    sbit  SYSCTL_SRGPIO_R7_bit at SYSCTL_SRGPIO.B7;
    const register unsigned short int SYSCTL_SRGPIO_R8 = 8;
    sbit  SYSCTL_SRGPIO_R8_bit at SYSCTL_SRGPIO.B8;
    const register unsigned short int SYSCTL_SRGPIO_R9 = 9;
    sbit  SYSCTL_SRGPIO_R9_bit at SYSCTL_SRGPIO.B9;
    const register unsigned short int SYSCTL_SRGPIO_R10 = 10;
    sbit  SYSCTL_SRGPIO_R10_bit at SYSCTL_SRGPIO.B10;
    const register unsigned short int SYSCTL_SRGPIO_R11 = 11;
    sbit  SYSCTL_SRGPIO_R11_bit at SYSCTL_SRGPIO.B11;
    const register unsigned short int SYSCTL_SRGPIO_R12 = 12;
    sbit  SYSCTL_SRGPIO_R12_bit at SYSCTL_SRGPIO.B12;
    const register unsigned short int SYSCTL_SRGPIO_R13 = 13;
    sbit  SYSCTL_SRGPIO_R13_bit at SYSCTL_SRGPIO.B13;
    const register unsigned short int SYSCTL_SRGPIO_R14 = 14;
    sbit  SYSCTL_SRGPIO_R14_bit at SYSCTL_SRGPIO.B14;

sfr unsigned long   volatile SYSCTL_SRDMA         absolute 0x400FE50C;
    const register unsigned short int SYSCTL_SRDMA_R0 = 0;
    sbit  SYSCTL_SRDMA_R0_bit at SYSCTL_SRDMA.B0;

sfr unsigned long   volatile SYSCTL_SRHIB         absolute 0x400FE514;
    const register unsigned short int SYSCTL_SRHIB_R0 = 0;
    sbit  SYSCTL_SRHIB_R0_bit at SYSCTL_SRHIB.B0;

sfr unsigned long   volatile SYSCTL_SRUART        absolute 0x400FE518;
    const register unsigned short int SYSCTL_SRUART_R0 = 0;
    sbit  SYSCTL_SRUART_R0_bit at SYSCTL_SRUART.B0;
    const register unsigned short int SYSCTL_SRUART_R1 = 1;
    sbit  SYSCTL_SRUART_R1_bit at SYSCTL_SRUART.B1;
    const register unsigned short int SYSCTL_SRUART_R2 = 2;
    sbit  SYSCTL_SRUART_R2_bit at SYSCTL_SRUART.B2;
    const register unsigned short int SYSCTL_SRUART_R3 = 3;
    sbit  SYSCTL_SRUART_R3_bit at SYSCTL_SRUART.B3;
    const register unsigned short int SYSCTL_SRUART_R4 = 4;
    sbit  SYSCTL_SRUART_R4_bit at SYSCTL_SRUART.B4;
    const register unsigned short int SYSCTL_SRUART_R5 = 5;
    sbit  SYSCTL_SRUART_R5_bit at SYSCTL_SRUART.B5;
    const register unsigned short int SYSCTL_SRUART_R6 = 6;
    sbit  SYSCTL_SRUART_R6_bit at SYSCTL_SRUART.B6;
    const register unsigned short int SYSCTL_SRUART_R7 = 7;
    sbit  SYSCTL_SRUART_R7_bit at SYSCTL_SRUART.B7;

sfr unsigned long   volatile SYSCTL_SRSSI         absolute 0x400FE51C;
    const register unsigned short int SYSCTL_SRSSI_R0 = 0;
    sbit  SYSCTL_SRSSI_R0_bit at SYSCTL_SRSSI.B0;
    const register unsigned short int SYSCTL_SRSSI_R1 = 1;
    sbit  SYSCTL_SRSSI_R1_bit at SYSCTL_SRSSI.B1;
    const register unsigned short int SYSCTL_SRSSI_R2 = 2;
    sbit  SYSCTL_SRSSI_R2_bit at SYSCTL_SRSSI.B2;
    const register unsigned short int SYSCTL_SRSSI_R3 = 3;
    sbit  SYSCTL_SRSSI_R3_bit at SYSCTL_SRSSI.B3;

sfr unsigned long   volatile SYSCTL_SRI2C         absolute 0x400FE520;
    const register unsigned short int SYSCTL_SRI2C_R0 = 0;
    sbit  SYSCTL_SRI2C_R0_bit at SYSCTL_SRI2C.B0;
    const register unsigned short int SYSCTL_SRI2C_R1 = 1;
    sbit  SYSCTL_SRI2C_R1_bit at SYSCTL_SRI2C.B1;
    const register unsigned short int SYSCTL_SRI2C_R2 = 2;
    sbit  SYSCTL_SRI2C_R2_bit at SYSCTL_SRI2C.B2;
    const register unsigned short int SYSCTL_SRI2C_R3 = 3;
    sbit  SYSCTL_SRI2C_R3_bit at SYSCTL_SRI2C.B3;
    const register unsigned short int SYSCTL_SRI2C_R4 = 4;
    sbit  SYSCTL_SRI2C_R4_bit at SYSCTL_SRI2C.B4;
    const register unsigned short int SYSCTL_SRI2C_R5 = 5;
    sbit  SYSCTL_SRI2C_R5_bit at SYSCTL_SRI2C.B5;

sfr unsigned long   volatile SYSCTL_SRCAN         absolute 0x400FE534;
    const register unsigned short int SYSCTL_SRCAN_R0 = 0;
    sbit  SYSCTL_SRCAN_R0_bit at SYSCTL_SRCAN.B0;
    const register unsigned short int SYSCTL_SRCAN_R1 = 1;
    sbit  SYSCTL_SRCAN_R1_bit at SYSCTL_SRCAN.B1;

sfr unsigned long   volatile SYSCTL_SRADC         absolute 0x400FE538;
    const register unsigned short int SYSCTL_SRADC_R0 = 0;
    sbit  SYSCTL_SRADC_R0_bit at SYSCTL_SRADC.B0;
    const register unsigned short int SYSCTL_SRADC_R1 = 1;
    sbit  SYSCTL_SRADC_R1_bit at SYSCTL_SRADC.B1;

sfr unsigned long   volatile SYSCTL_SRACMP        absolute 0x400FE53C;
    const register unsigned short int SYSCTL_SRACMP_R0 = 0;
    sbit  SYSCTL_SRACMP_R0_bit at SYSCTL_SRACMP.B0;

sfr unsigned long   volatile SYSCTL_SRPWM         absolute 0x400FE540;
    const register unsigned short int SYSCTL_SRPWM_R0 = 0;
    sbit  SYSCTL_SRPWM_R0_bit at SYSCTL_SRPWM.B0;
    const register unsigned short int SYSCTL_SRPWM_R1 = 1;
    sbit  SYSCTL_SRPWM_R1_bit at SYSCTL_SRPWM.B1;

sfr unsigned long   volatile SYSCTL_SRQEI         absolute 0x400FE544;
    const register unsigned short int SYSCTL_SRQEI_R0 = 0;
    sbit  SYSCTL_SRQEI_R0_bit at SYSCTL_SRQEI.B0;
    const register unsigned short int SYSCTL_SRQEI_R1 = 1;
    sbit  SYSCTL_SRQEI_R1_bit at SYSCTL_SRQEI.B1;

sfr unsigned long   volatile SYSCTL_SREEPROM      absolute 0x400FE558;
    const register unsigned short int SYSCTL_SREEPROM_R0 = 0;
    sbit  SYSCTL_SREEPROM_R0_bit at SYSCTL_SREEPROM.B0;

sfr unsigned long   volatile SYSCTL_SRWTIMER      absolute 0x400FE55C;
    const register unsigned short int SYSCTL_SRWTIMER_R0 = 0;
    sbit  SYSCTL_SRWTIMER_R0_bit at SYSCTL_SRWTIMER.B0;
    const register unsigned short int SYSCTL_SRWTIMER_R1 = 1;
    sbit  SYSCTL_SRWTIMER_R1_bit at SYSCTL_SRWTIMER.B1;
    const register unsigned short int SYSCTL_SRWTIMER_R2 = 2;
    sbit  SYSCTL_SRWTIMER_R2_bit at SYSCTL_SRWTIMER.B2;
    const register unsigned short int SYSCTL_SRWTIMER_R3 = 3;
    sbit  SYSCTL_SRWTIMER_R3_bit at SYSCTL_SRWTIMER.B3;
    const register unsigned short int SYSCTL_SRWTIMER_R4 = 4;
    sbit  SYSCTL_SRWTIMER_R4_bit at SYSCTL_SRWTIMER.B4;
    const register unsigned short int SYSCTL_SRWTIMER_R5 = 5;
    sbit  SYSCTL_SRWTIMER_R5_bit at SYSCTL_SRWTIMER.B5;

sfr unsigned long   volatile SYSCTL_RCGCWD        absolute 0x400FE600;
    const register unsigned short int SYSCTL_RCGCWD_R0 = 0;
    sbit  SYSCTL_RCGCWD_R0_bit at SYSCTL_RCGCWD.B0;
    const register unsigned short int SYSCTL_RCGCWD_R1 = 1;
    sbit  SYSCTL_RCGCWD_R1_bit at SYSCTL_RCGCWD.B1;

sfr unsigned long   volatile SYSCTL_RCGCTIMER     absolute 0x400FE604;
    const register unsigned short int SYSCTL_RCGCTIMER_R0 = 0;
    sbit  SYSCTL_RCGCTIMER_R0_bit at SYSCTL_RCGCTIMER.B0;
    const register unsigned short int SYSCTL_RCGCTIMER_R1 = 1;
    sbit  SYSCTL_RCGCTIMER_R1_bit at SYSCTL_RCGCTIMER.B1;
    const register unsigned short int SYSCTL_RCGCTIMER_R2 = 2;
    sbit  SYSCTL_RCGCTIMER_R2_bit at SYSCTL_RCGCTIMER.B2;
    const register unsigned short int SYSCTL_RCGCTIMER_R3 = 3;
    sbit  SYSCTL_RCGCTIMER_R3_bit at SYSCTL_RCGCTIMER.B3;
    const register unsigned short int SYSCTL_RCGCTIMER_R4 = 4;
    sbit  SYSCTL_RCGCTIMER_R4_bit at SYSCTL_RCGCTIMER.B4;
    const register unsigned short int SYSCTL_RCGCTIMER_R5 = 5;
    sbit  SYSCTL_RCGCTIMER_R5_bit at SYSCTL_RCGCTIMER.B5;

sfr unsigned long   volatile SYSCTL_RCGCGPIO      absolute 0x400FE608;
    const register unsigned short int SYSCTL_RCGCGPIO_R0 = 0;
    sbit  SYSCTL_RCGCGPIO_R0_bit at SYSCTL_RCGCGPIO.B0;
    const register unsigned short int SYSCTL_RCGCGPIO_R1 = 1;
    sbit  SYSCTL_RCGCGPIO_R1_bit at SYSCTL_RCGCGPIO.B1;
    const register unsigned short int SYSCTL_RCGCGPIO_R2 = 2;
    sbit  SYSCTL_RCGCGPIO_R2_bit at SYSCTL_RCGCGPIO.B2;
    const register unsigned short int SYSCTL_RCGCGPIO_R3 = 3;
    sbit  SYSCTL_RCGCGPIO_R3_bit at SYSCTL_RCGCGPIO.B3;
    const register unsigned short int SYSCTL_RCGCGPIO_R4 = 4;
    sbit  SYSCTL_RCGCGPIO_R4_bit at SYSCTL_RCGCGPIO.B4;
    const register unsigned short int SYSCTL_RCGCGPIO_R5 = 5;
    sbit  SYSCTL_RCGCGPIO_R5_bit at SYSCTL_RCGCGPIO.B5;
    const register unsigned short int SYSCTL_RCGCGPIO_R6 = 6;
    sbit  SYSCTL_RCGCGPIO_R6_bit at SYSCTL_RCGCGPIO.B6;
    const register unsigned short int SYSCTL_RCGCGPIO_R7 = 7;
    sbit  SYSCTL_RCGCGPIO_R7_bit at SYSCTL_RCGCGPIO.B7;
    const register unsigned short int SYSCTL_RCGCGPIO_R8 = 8;
    sbit  SYSCTL_RCGCGPIO_R8_bit at SYSCTL_RCGCGPIO.B8;
    const register unsigned short int SYSCTL_RCGCGPIO_R9 = 9;
    sbit  SYSCTL_RCGCGPIO_R9_bit at SYSCTL_RCGCGPIO.B9;
    const register unsigned short int SYSCTL_RCGCGPIO_R10 = 10;
    sbit  SYSCTL_RCGCGPIO_R10_bit at SYSCTL_RCGCGPIO.B10;
    const register unsigned short int SYSCTL_RCGCGPIO_R11 = 11;
    sbit  SYSCTL_RCGCGPIO_R11_bit at SYSCTL_RCGCGPIO.B11;
    const register unsigned short int SYSCTL_RCGCGPIO_R12 = 12;
    sbit  SYSCTL_RCGCGPIO_R12_bit at SYSCTL_RCGCGPIO.B12;
    const register unsigned short int SYSCTL_RCGCGPIO_R13 = 13;
    sbit  SYSCTL_RCGCGPIO_R13_bit at SYSCTL_RCGCGPIO.B13;
    const register unsigned short int SYSCTL_RCGCGPIO_R14 = 14;
    sbit  SYSCTL_RCGCGPIO_R14_bit at SYSCTL_RCGCGPIO.B14;

sfr unsigned long   volatile SYSCTL_RCGCDMA       absolute 0x400FE60C;
    const register unsigned short int SYSCTL_RCGCDMA_R0 = 0;
    sbit  SYSCTL_RCGCDMA_R0_bit at SYSCTL_RCGCDMA.B0;

sfr unsigned long   volatile SYSCTL_RCGCHIB       absolute 0x400FE614;
    const register unsigned short int SYSCTL_RCGCHIB_R0 = 0;
    sbit  SYSCTL_RCGCHIB_R0_bit at SYSCTL_RCGCHIB.B0;

sfr unsigned long   volatile SYSCTL_RCGCUART      absolute 0x400FE618;
    const register unsigned short int SYSCTL_RCGCUART_R0 = 0;
    sbit  SYSCTL_RCGCUART_R0_bit at SYSCTL_RCGCUART.B0;
    const register unsigned short int SYSCTL_RCGCUART_R1 = 1;
    sbit  SYSCTL_RCGCUART_R1_bit at SYSCTL_RCGCUART.B1;
    const register unsigned short int SYSCTL_RCGCUART_R2 = 2;
    sbit  SYSCTL_RCGCUART_R2_bit at SYSCTL_RCGCUART.B2;
    const register unsigned short int SYSCTL_RCGCUART_R3 = 3;
    sbit  SYSCTL_RCGCUART_R3_bit at SYSCTL_RCGCUART.B3;
    const register unsigned short int SYSCTL_RCGCUART_R4 = 4;
    sbit  SYSCTL_RCGCUART_R4_bit at SYSCTL_RCGCUART.B4;
    const register unsigned short int SYSCTL_RCGCUART_R5 = 5;
    sbit  SYSCTL_RCGCUART_R5_bit at SYSCTL_RCGCUART.B5;
    const register unsigned short int SYSCTL_RCGCUART_R6 = 6;
    sbit  SYSCTL_RCGCUART_R6_bit at SYSCTL_RCGCUART.B6;
    const register unsigned short int SYSCTL_RCGCUART_R7 = 7;
    sbit  SYSCTL_RCGCUART_R7_bit at SYSCTL_RCGCUART.B7;

sfr unsigned long   volatile SYSCTL_RCGCSSI       absolute 0x400FE61C;
    const register unsigned short int SYSCTL_RCGCSSI_R0 = 0;
    sbit  SYSCTL_RCGCSSI_R0_bit at SYSCTL_RCGCSSI.B0;
    const register unsigned short int SYSCTL_RCGCSSI_R1 = 1;
    sbit  SYSCTL_RCGCSSI_R1_bit at SYSCTL_RCGCSSI.B1;
    const register unsigned short int SYSCTL_RCGCSSI_R2 = 2;
    sbit  SYSCTL_RCGCSSI_R2_bit at SYSCTL_RCGCSSI.B2;
    const register unsigned short int SYSCTL_RCGCSSI_R3 = 3;
    sbit  SYSCTL_RCGCSSI_R3_bit at SYSCTL_RCGCSSI.B3;

sfr unsigned long   volatile SYSCTL_RCGCI2C       absolute 0x400FE620;
    const register unsigned short int SYSCTL_RCGCI2C_R0 = 0;
    sbit  SYSCTL_RCGCI2C_R0_bit at SYSCTL_RCGCI2C.B0;
    const register unsigned short int SYSCTL_RCGCI2C_R1 = 1;
    sbit  SYSCTL_RCGCI2C_R1_bit at SYSCTL_RCGCI2C.B1;
    const register unsigned short int SYSCTL_RCGCI2C_R2 = 2;
    sbit  SYSCTL_RCGCI2C_R2_bit at SYSCTL_RCGCI2C.B2;
    const register unsigned short int SYSCTL_RCGCI2C_R3 = 3;
    sbit  SYSCTL_RCGCI2C_R3_bit at SYSCTL_RCGCI2C.B3;
    const register unsigned short int SYSCTL_RCGCI2C_R4 = 4;
    sbit  SYSCTL_RCGCI2C_R4_bit at SYSCTL_RCGCI2C.B4;
    const register unsigned short int SYSCTL_RCGCI2C_R5 = 5;
    sbit  SYSCTL_RCGCI2C_R5_bit at SYSCTL_RCGCI2C.B5;

sfr unsigned long   volatile SYSCTL_RCGCCAN       absolute 0x400FE634;
    const register unsigned short int SYSCTL_RCGCCAN_R0 = 0;
    sbit  SYSCTL_RCGCCAN_R0_bit at SYSCTL_RCGCCAN.B0;
    const register unsigned short int SYSCTL_RCGCCAN_R1 = 1;
    sbit  SYSCTL_RCGCCAN_R1_bit at SYSCTL_RCGCCAN.B1;

sfr unsigned long   volatile SYSCTL_RCGCADC       absolute 0x400FE638;
    const register unsigned short int SYSCTL_RCGCADC_R0 = 0;
    sbit  SYSCTL_RCGCADC_R0_bit at SYSCTL_RCGCADC.B0;
    const register unsigned short int SYSCTL_RCGCADC_R1 = 1;
    sbit  SYSCTL_RCGCADC_R1_bit at SYSCTL_RCGCADC.B1;

sfr unsigned long   volatile SYSCTL_RCGCACMP      absolute 0x400FE63C;
    const register unsigned short int SYSCTL_RCGCACMP_R0 = 0;
    sbit  SYSCTL_RCGCACMP_R0_bit at SYSCTL_RCGCACMP.B0;

sfr unsigned long   volatile SYSCTL_RCGCPWM       absolute 0x400FE640;
    const register unsigned short int SYSCTL_RCGCPWM_R0 = 0;
    sbit  SYSCTL_RCGCPWM_R0_bit at SYSCTL_RCGCPWM.B0;
    const register unsigned short int SYSCTL_RCGCPWM_R1 = 1;
    sbit  SYSCTL_RCGCPWM_R1_bit at SYSCTL_RCGCPWM.B1;

sfr unsigned long   volatile SYSCTL_RCGCQEI       absolute 0x400FE644;
    const register unsigned short int SYSCTL_RCGCQEI_R0 = 0;
    sbit  SYSCTL_RCGCQEI_R0_bit at SYSCTL_RCGCQEI.B0;
    const register unsigned short int SYSCTL_RCGCQEI_R1 = 1;
    sbit  SYSCTL_RCGCQEI_R1_bit at SYSCTL_RCGCQEI.B1;

sfr unsigned long   volatile SYSCTL_RCGCEEPROM    absolute 0x400FE658;
    const register unsigned short int SYSCTL_RCGCEEPROM_R0 = 0;
    sbit  SYSCTL_RCGCEEPROM_R0_bit at SYSCTL_RCGCEEPROM.B0;

sfr unsigned long   volatile SYSCTL_RCGCWTIMER    absolute 0x400FE65C;
    const register unsigned short int SYSCTL_RCGCWTIMER_R0 = 0;
    sbit  SYSCTL_RCGCWTIMER_R0_bit at SYSCTL_RCGCWTIMER.B0;
    const register unsigned short int SYSCTL_RCGCWTIMER_R1 = 1;
    sbit  SYSCTL_RCGCWTIMER_R1_bit at SYSCTL_RCGCWTIMER.B1;
    const register unsigned short int SYSCTL_RCGCWTIMER_R2 = 2;
    sbit  SYSCTL_RCGCWTIMER_R2_bit at SYSCTL_RCGCWTIMER.B2;
    const register unsigned short int SYSCTL_RCGCWTIMER_R3 = 3;
    sbit  SYSCTL_RCGCWTIMER_R3_bit at SYSCTL_RCGCWTIMER.B3;
    const register unsigned short int SYSCTL_RCGCWTIMER_R4 = 4;
    sbit  SYSCTL_RCGCWTIMER_R4_bit at SYSCTL_RCGCWTIMER.B4;
    const register unsigned short int SYSCTL_RCGCWTIMER_R5 = 5;
    sbit  SYSCTL_RCGCWTIMER_R5_bit at SYSCTL_RCGCWTIMER.B5;

sfr unsigned long   volatile SYSCTL_SCGCWD        absolute 0x400FE700;
    const register unsigned short int SYSCTL_SCGCWD_S0 = 0;
    sbit  SYSCTL_SCGCWD_S0_bit at SYSCTL_SCGCWD.B0;
    const register unsigned short int SYSCTL_SCGCWD_S1 = 1;
    sbit  SYSCTL_SCGCWD_S1_bit at SYSCTL_SCGCWD.B1;

sfr unsigned long   volatile SYSCTL_SCGCTIMER     absolute 0x400FE704;
    const register unsigned short int SYSCTL_SCGCTIMER_S0 = 0;
    sbit  SYSCTL_SCGCTIMER_S0_bit at SYSCTL_SCGCTIMER.B0;
    const register unsigned short int SYSCTL_SCGCTIMER_S1 = 1;
    sbit  SYSCTL_SCGCTIMER_S1_bit at SYSCTL_SCGCTIMER.B1;
    const register unsigned short int SYSCTL_SCGCTIMER_S2 = 2;
    sbit  SYSCTL_SCGCTIMER_S2_bit at SYSCTL_SCGCTIMER.B2;
    const register unsigned short int SYSCTL_SCGCTIMER_S3 = 3;
    sbit  SYSCTL_SCGCTIMER_S3_bit at SYSCTL_SCGCTIMER.B3;
    const register unsigned short int SYSCTL_SCGCTIMER_S4 = 4;
    sbit  SYSCTL_SCGCTIMER_S4_bit at SYSCTL_SCGCTIMER.B4;
    const register unsigned short int SYSCTL_SCGCTIMER_S5 = 5;
    sbit  SYSCTL_SCGCTIMER_S5_bit at SYSCTL_SCGCTIMER.B5;

sfr unsigned long   volatile SYSCTL_SCGCGPIO      absolute 0x400FE708;
    const register unsigned short int SYSCTL_SCGCGPIO_S0 = 0;
    sbit  SYSCTL_SCGCGPIO_S0_bit at SYSCTL_SCGCGPIO.B0;
    const register unsigned short int SYSCTL_SCGCGPIO_S1 = 1;
    sbit  SYSCTL_SCGCGPIO_S1_bit at SYSCTL_SCGCGPIO.B1;
    const register unsigned short int SYSCTL_SCGCGPIO_S2 = 2;
    sbit  SYSCTL_SCGCGPIO_S2_bit at SYSCTL_SCGCGPIO.B2;
    const register unsigned short int SYSCTL_SCGCGPIO_S3 = 3;
    sbit  SYSCTL_SCGCGPIO_S3_bit at SYSCTL_SCGCGPIO.B3;
    const register unsigned short int SYSCTL_SCGCGPIO_S4 = 4;
    sbit  SYSCTL_SCGCGPIO_S4_bit at SYSCTL_SCGCGPIO.B4;
    const register unsigned short int SYSCTL_SCGCGPIO_S5 = 5;
    sbit  SYSCTL_SCGCGPIO_S5_bit at SYSCTL_SCGCGPIO.B5;
    const register unsigned short int SYSCTL_SCGCGPIO_S6 = 6;
    sbit  SYSCTL_SCGCGPIO_S6_bit at SYSCTL_SCGCGPIO.B6;
    const register unsigned short int SYSCTL_SCGCGPIO_S7 = 7;
    sbit  SYSCTL_SCGCGPIO_S7_bit at SYSCTL_SCGCGPIO.B7;
    const register unsigned short int SYSCTL_SCGCGPIO_S8 = 8;
    sbit  SYSCTL_SCGCGPIO_S8_bit at SYSCTL_SCGCGPIO.B8;
    const register unsigned short int SYSCTL_SCGCGPIO_S9 = 9;
    sbit  SYSCTL_SCGCGPIO_S9_bit at SYSCTL_SCGCGPIO.B9;
    const register unsigned short int SYSCTL_SCGCGPIO_S10 = 10;
    sbit  SYSCTL_SCGCGPIO_S10_bit at SYSCTL_SCGCGPIO.B10;
    const register unsigned short int SYSCTL_SCGCGPIO_S11 = 11;
    sbit  SYSCTL_SCGCGPIO_S11_bit at SYSCTL_SCGCGPIO.B11;
    const register unsigned short int SYSCTL_SCGCGPIO_S12 = 12;
    sbit  SYSCTL_SCGCGPIO_S12_bit at SYSCTL_SCGCGPIO.B12;
    const register unsigned short int SYSCTL_SCGCGPIO_S13 = 13;
    sbit  SYSCTL_SCGCGPIO_S13_bit at SYSCTL_SCGCGPIO.B13;
    const register unsigned short int SYSCTL_SCGCGPIO_S14 = 14;
    sbit  SYSCTL_SCGCGPIO_S14_bit at SYSCTL_SCGCGPIO.B14;

sfr unsigned long   volatile SYSCTL_SCGCDMA       absolute 0x400FE70C;
    const register unsigned short int SYSCTL_SCGCDMA_S0 = 0;
    sbit  SYSCTL_SCGCDMA_S0_bit at SYSCTL_SCGCDMA.B0;

sfr unsigned long   volatile SYSCTL_SCGCHIB       absolute 0x400FE714;
    const register unsigned short int SYSCTL_SCGCHIB_S0 = 0;
    sbit  SYSCTL_SCGCHIB_S0_bit at SYSCTL_SCGCHIB.B0;

sfr unsigned long   volatile SYSCTL_SCGCUART      absolute 0x400FE718;
    const register unsigned short int SYSCTL_SCGCUART_S0 = 0;
    sbit  SYSCTL_SCGCUART_S0_bit at SYSCTL_SCGCUART.B0;
    const register unsigned short int SYSCTL_SCGCUART_S1 = 1;
    sbit  SYSCTL_SCGCUART_S1_bit at SYSCTL_SCGCUART.B1;
    const register unsigned short int SYSCTL_SCGCUART_S2 = 2;
    sbit  SYSCTL_SCGCUART_S2_bit at SYSCTL_SCGCUART.B2;
    const register unsigned short int SYSCTL_SCGCUART_S3 = 3;
    sbit  SYSCTL_SCGCUART_S3_bit at SYSCTL_SCGCUART.B3;
    const register unsigned short int SYSCTL_SCGCUART_S4 = 4;
    sbit  SYSCTL_SCGCUART_S4_bit at SYSCTL_SCGCUART.B4;
    const register unsigned short int SYSCTL_SCGCUART_S5 = 5;
    sbit  SYSCTL_SCGCUART_S5_bit at SYSCTL_SCGCUART.B5;
    const register unsigned short int SYSCTL_SCGCUART_S6 = 6;
    sbit  SYSCTL_SCGCUART_S6_bit at SYSCTL_SCGCUART.B6;
    const register unsigned short int SYSCTL_SCGCUART_S7 = 7;
    sbit  SYSCTL_SCGCUART_S7_bit at SYSCTL_SCGCUART.B7;

sfr unsigned long   volatile SYSCTL_SCGCSSI       absolute 0x400FE71C;
    const register unsigned short int SYSCTL_SCGCSSI_S0 = 0;
    sbit  SYSCTL_SCGCSSI_S0_bit at SYSCTL_SCGCSSI.B0;
    const register unsigned short int SYSCTL_SCGCSSI_S1 = 1;
    sbit  SYSCTL_SCGCSSI_S1_bit at SYSCTL_SCGCSSI.B1;
    const register unsigned short int SYSCTL_SCGCSSI_S2 = 2;
    sbit  SYSCTL_SCGCSSI_S2_bit at SYSCTL_SCGCSSI.B2;
    const register unsigned short int SYSCTL_SCGCSSI_S3 = 3;
    sbit  SYSCTL_SCGCSSI_S3_bit at SYSCTL_SCGCSSI.B3;

sfr unsigned long   volatile SYSCTL_SCGCI2C       absolute 0x400FE720;
    const register unsigned short int SYSCTL_SCGCI2C_S0 = 0;
    sbit  SYSCTL_SCGCI2C_S0_bit at SYSCTL_SCGCI2C.B0;
    const register unsigned short int SYSCTL_SCGCI2C_S1 = 1;
    sbit  SYSCTL_SCGCI2C_S1_bit at SYSCTL_SCGCI2C.B1;
    const register unsigned short int SYSCTL_SCGCI2C_S2 = 2;
    sbit  SYSCTL_SCGCI2C_S2_bit at SYSCTL_SCGCI2C.B2;
    const register unsigned short int SYSCTL_SCGCI2C_S3 = 3;
    sbit  SYSCTL_SCGCI2C_S3_bit at SYSCTL_SCGCI2C.B3;
    const register unsigned short int SYSCTL_SCGCI2C_S4 = 4;
    sbit  SYSCTL_SCGCI2C_S4_bit at SYSCTL_SCGCI2C.B4;
    const register unsigned short int SYSCTL_SCGCI2C_S5 = 5;
    sbit  SYSCTL_SCGCI2C_S5_bit at SYSCTL_SCGCI2C.B5;

sfr unsigned long   volatile SYSCTL_SCGCCAN       absolute 0x400FE734;
    const register unsigned short int SYSCTL_SCGCCAN_S0 = 0;
    sbit  SYSCTL_SCGCCAN_S0_bit at SYSCTL_SCGCCAN.B0;
    const register unsigned short int SYSCTL_SCGCCAN_S1 = 1;
    sbit  SYSCTL_SCGCCAN_S1_bit at SYSCTL_SCGCCAN.B1;

sfr unsigned long   volatile SYSCTL_SCGCADC       absolute 0x400FE738;
    const register unsigned short int SYSCTL_SCGCADC_S0 = 0;
    sbit  SYSCTL_SCGCADC_S0_bit at SYSCTL_SCGCADC.B0;
    const register unsigned short int SYSCTL_SCGCADC_S1 = 1;
    sbit  SYSCTL_SCGCADC_S1_bit at SYSCTL_SCGCADC.B1;

sfr unsigned long   volatile SYSCTL_SCGCACMP      absolute 0x400FE73C;
    const register unsigned short int SYSCTL_SCGCACMP_S0 = 0;
    sbit  SYSCTL_SCGCACMP_S0_bit at SYSCTL_SCGCACMP.B0;

sfr unsigned long   volatile SYSCTL_SCGCPWM       absolute 0x400FE740;
    const register unsigned short int SYSCTL_SCGCPWM_S0 = 0;
    sbit  SYSCTL_SCGCPWM_S0_bit at SYSCTL_SCGCPWM.B0;
    const register unsigned short int SYSCTL_SCGCPWM_S1 = 1;
    sbit  SYSCTL_SCGCPWM_S1_bit at SYSCTL_SCGCPWM.B1;

sfr unsigned long   volatile SYSCTL_SCGCQEI       absolute 0x400FE744;
    const register unsigned short int SYSCTL_SCGCQEI_S0 = 0;
    sbit  SYSCTL_SCGCQEI_S0_bit at SYSCTL_SCGCQEI.B0;
    const register unsigned short int SYSCTL_SCGCQEI_S1 = 1;
    sbit  SYSCTL_SCGCQEI_S1_bit at SYSCTL_SCGCQEI.B1;

sfr unsigned long   volatile SYSCTL_SCGCEEPROM    absolute 0x400FE758;
    const register unsigned short int SYSCTL_SCGCEEPROM_S0 = 0;
    sbit  SYSCTL_SCGCEEPROM_S0_bit at SYSCTL_SCGCEEPROM.B0;

sfr unsigned long   volatile SYSCTL_SCGCWTIMER    absolute 0x400FE75C;
    const register unsigned short int SYSCTL_SCGCWTIMER_S0 = 0;
    sbit  SYSCTL_SCGCWTIMER_S0_bit at SYSCTL_SCGCWTIMER.B0;
    const register unsigned short int SYSCTL_SCGCWTIMER_S1 = 1;
    sbit  SYSCTL_SCGCWTIMER_S1_bit at SYSCTL_SCGCWTIMER.B1;
    const register unsigned short int SYSCTL_SCGCWTIMER_S2 = 2;
    sbit  SYSCTL_SCGCWTIMER_S2_bit at SYSCTL_SCGCWTIMER.B2;
    const register unsigned short int SYSCTL_SCGCWTIMER_S3 = 3;
    sbit  SYSCTL_SCGCWTIMER_S3_bit at SYSCTL_SCGCWTIMER.B3;
    const register unsigned short int SYSCTL_SCGCWTIMER_S4 = 4;
    sbit  SYSCTL_SCGCWTIMER_S4_bit at SYSCTL_SCGCWTIMER.B4;
    const register unsigned short int SYSCTL_SCGCWTIMER_S5 = 5;
    sbit  SYSCTL_SCGCWTIMER_S5_bit at SYSCTL_SCGCWTIMER.B5;

sfr unsigned long   volatile SYSCTL_DCGCWD        absolute 0x400FE800;
    const register unsigned short int SYSCTL_DCGCWD_D0 = 0;
    sbit  SYSCTL_DCGCWD_D0_bit at SYSCTL_DCGCWD.B0;
    const register unsigned short int SYSCTL_DCGCWD_D1 = 1;
    sbit  SYSCTL_DCGCWD_D1_bit at SYSCTL_DCGCWD.B1;

sfr unsigned long   volatile SYSCTL_DCGCTIMER     absolute 0x400FE804;
    const register unsigned short int SYSCTL_DCGCTIMER_D0 = 0;
    sbit  SYSCTL_DCGCTIMER_D0_bit at SYSCTL_DCGCTIMER.B0;
    const register unsigned short int SYSCTL_DCGCTIMER_D1 = 1;
    sbit  SYSCTL_DCGCTIMER_D1_bit at SYSCTL_DCGCTIMER.B1;
    const register unsigned short int SYSCTL_DCGCTIMER_D2 = 2;
    sbit  SYSCTL_DCGCTIMER_D2_bit at SYSCTL_DCGCTIMER.B2;
    const register unsigned short int SYSCTL_DCGCTIMER_D3 = 3;
    sbit  SYSCTL_DCGCTIMER_D3_bit at SYSCTL_DCGCTIMER.B3;
    const register unsigned short int SYSCTL_DCGCTIMER_D4 = 4;
    sbit  SYSCTL_DCGCTIMER_D4_bit at SYSCTL_DCGCTIMER.B4;
    const register unsigned short int SYSCTL_DCGCTIMER_D5 = 5;
    sbit  SYSCTL_DCGCTIMER_D5_bit at SYSCTL_DCGCTIMER.B5;

sfr unsigned long   volatile SYSCTL_DCGCGPIO      absolute 0x400FE808;
    const register unsigned short int SYSCTL_DCGCGPIO_D0 = 0;
    sbit  SYSCTL_DCGCGPIO_D0_bit at SYSCTL_DCGCGPIO.B0;
    const register unsigned short int SYSCTL_DCGCGPIO_D1 = 1;
    sbit  SYSCTL_DCGCGPIO_D1_bit at SYSCTL_DCGCGPIO.B1;
    const register unsigned short int SYSCTL_DCGCGPIO_D2 = 2;
    sbit  SYSCTL_DCGCGPIO_D2_bit at SYSCTL_DCGCGPIO.B2;
    const register unsigned short int SYSCTL_DCGCGPIO_D3 = 3;
    sbit  SYSCTL_DCGCGPIO_D3_bit at SYSCTL_DCGCGPIO.B3;
    const register unsigned short int SYSCTL_DCGCGPIO_D4 = 4;
    sbit  SYSCTL_DCGCGPIO_D4_bit at SYSCTL_DCGCGPIO.B4;
    const register unsigned short int SYSCTL_DCGCGPIO_D5 = 5;
    sbit  SYSCTL_DCGCGPIO_D5_bit at SYSCTL_DCGCGPIO.B5;
    const register unsigned short int SYSCTL_DCGCGPIO_D6 = 6;
    sbit  SYSCTL_DCGCGPIO_D6_bit at SYSCTL_DCGCGPIO.B6;
    const register unsigned short int SYSCTL_DCGCGPIO_D7 = 7;
    sbit  SYSCTL_DCGCGPIO_D7_bit at SYSCTL_DCGCGPIO.B7;
    const register unsigned short int SYSCTL_DCGCGPIO_D8 = 8;
    sbit  SYSCTL_DCGCGPIO_D8_bit at SYSCTL_DCGCGPIO.B8;
    const register unsigned short int SYSCTL_DCGCGPIO_D9 = 9;
    sbit  SYSCTL_DCGCGPIO_D9_bit at SYSCTL_DCGCGPIO.B9;
    const register unsigned short int SYSCTL_DCGCGPIO_D10 = 10;
    sbit  SYSCTL_DCGCGPIO_D10_bit at SYSCTL_DCGCGPIO.B10;
    const register unsigned short int SYSCTL_DCGCGPIO_D11 = 11;
    sbit  SYSCTL_DCGCGPIO_D11_bit at SYSCTL_DCGCGPIO.B11;
    const register unsigned short int SYSCTL_DCGCGPIO_D12 = 12;
    sbit  SYSCTL_DCGCGPIO_D12_bit at SYSCTL_DCGCGPIO.B12;
    const register unsigned short int SYSCTL_DCGCGPIO_D13 = 13;
    sbit  SYSCTL_DCGCGPIO_D13_bit at SYSCTL_DCGCGPIO.B13;
    const register unsigned short int SYSCTL_DCGCGPIO_D14 = 14;
    sbit  SYSCTL_DCGCGPIO_D14_bit at SYSCTL_DCGCGPIO.B14;

sfr unsigned long   volatile SYSCTL_DCGCDMA       absolute 0x400FE80C;
    const register unsigned short int SYSCTL_DCGCDMA_D0 = 0;
    sbit  SYSCTL_DCGCDMA_D0_bit at SYSCTL_DCGCDMA.B0;

sfr unsigned long   volatile SYSCTL_DCGCHIB       absolute 0x400FE814;
    const register unsigned short int SYSCTL_DCGCHIB_D0 = 0;
    sbit  SYSCTL_DCGCHIB_D0_bit at SYSCTL_DCGCHIB.B0;

sfr unsigned long   volatile SYSCTL_DCGCUART      absolute 0x400FE818;
    const register unsigned short int SYSCTL_DCGCUART_D0 = 0;
    sbit  SYSCTL_DCGCUART_D0_bit at SYSCTL_DCGCUART.B0;
    const register unsigned short int SYSCTL_DCGCUART_D1 = 1;
    sbit  SYSCTL_DCGCUART_D1_bit at SYSCTL_DCGCUART.B1;
    const register unsigned short int SYSCTL_DCGCUART_D2 = 2;
    sbit  SYSCTL_DCGCUART_D2_bit at SYSCTL_DCGCUART.B2;
    const register unsigned short int SYSCTL_DCGCUART_D3 = 3;
    sbit  SYSCTL_DCGCUART_D3_bit at SYSCTL_DCGCUART.B3;
    const register unsigned short int SYSCTL_DCGCUART_D4 = 4;
    sbit  SYSCTL_DCGCUART_D4_bit at SYSCTL_DCGCUART.B4;
    const register unsigned short int SYSCTL_DCGCUART_D5 = 5;
    sbit  SYSCTL_DCGCUART_D5_bit at SYSCTL_DCGCUART.B5;
    const register unsigned short int SYSCTL_DCGCUART_D6 = 6;
    sbit  SYSCTL_DCGCUART_D6_bit at SYSCTL_DCGCUART.B6;
    const register unsigned short int SYSCTL_DCGCUART_D7 = 7;
    sbit  SYSCTL_DCGCUART_D7_bit at SYSCTL_DCGCUART.B7;

sfr unsigned long   volatile SYSCTL_DCGCSSI       absolute 0x400FE81C;
    const register unsigned short int SYSCTL_DCGCSSI_D0 = 0;
    sbit  SYSCTL_DCGCSSI_D0_bit at SYSCTL_DCGCSSI.B0;
    const register unsigned short int SYSCTL_DCGCSSI_D1 = 1;
    sbit  SYSCTL_DCGCSSI_D1_bit at SYSCTL_DCGCSSI.B1;
    const register unsigned short int SYSCTL_DCGCSSI_D2 = 2;
    sbit  SYSCTL_DCGCSSI_D2_bit at SYSCTL_DCGCSSI.B2;
    const register unsigned short int SYSCTL_DCGCSSI_D3 = 3;
    sbit  SYSCTL_DCGCSSI_D3_bit at SYSCTL_DCGCSSI.B3;

sfr unsigned long   volatile SYSCTL_DCGCI2C       absolute 0x400FE820;
    const register unsigned short int SYSCTL_DCGCI2C_D0 = 0;
    sbit  SYSCTL_DCGCI2C_D0_bit at SYSCTL_DCGCI2C.B0;
    const register unsigned short int SYSCTL_DCGCI2C_D1 = 1;
    sbit  SYSCTL_DCGCI2C_D1_bit at SYSCTL_DCGCI2C.B1;
    const register unsigned short int SYSCTL_DCGCI2C_D2 = 2;
    sbit  SYSCTL_DCGCI2C_D2_bit at SYSCTL_DCGCI2C.B2;
    const register unsigned short int SYSCTL_DCGCI2C_D3 = 3;
    sbit  SYSCTL_DCGCI2C_D3_bit at SYSCTL_DCGCI2C.B3;
    const register unsigned short int SYSCTL_DCGCI2C_D4 = 4;
    sbit  SYSCTL_DCGCI2C_D4_bit at SYSCTL_DCGCI2C.B4;
    const register unsigned short int SYSCTL_DCGCI2C_D5 = 5;
    sbit  SYSCTL_DCGCI2C_D5_bit at SYSCTL_DCGCI2C.B5;

sfr unsigned long   volatile SYSCTL_DCGCCAN       absolute 0x400FE834;
    const register unsigned short int SYSCTL_DCGCCAN_D0 = 0;
    sbit  SYSCTL_DCGCCAN_D0_bit at SYSCTL_DCGCCAN.B0;
    const register unsigned short int SYSCTL_DCGCCAN_D1 = 1;
    sbit  SYSCTL_DCGCCAN_D1_bit at SYSCTL_DCGCCAN.B1;

sfr unsigned long   volatile SYSCTL_DCGCADC       absolute 0x400FE838;
    const register unsigned short int SYSCTL_DCGCADC_D0 = 0;
    sbit  SYSCTL_DCGCADC_D0_bit at SYSCTL_DCGCADC.B0;
    const register unsigned short int SYSCTL_DCGCADC_D1 = 1;
    sbit  SYSCTL_DCGCADC_D1_bit at SYSCTL_DCGCADC.B1;

sfr unsigned long   volatile SYSCTL_DCGCACMP      absolute 0x400FE83C;
    const register unsigned short int SYSCTL_DCGCACMP_D0 = 0;
    sbit  SYSCTL_DCGCACMP_D0_bit at SYSCTL_DCGCACMP.B0;

sfr unsigned long   volatile SYSCTL_DCGCPWM       absolute 0x400FE840;
    const register unsigned short int SYSCTL_DCGCPWM_D0 = 0;
    sbit  SYSCTL_DCGCPWM_D0_bit at SYSCTL_DCGCPWM.B0;
    const register unsigned short int SYSCTL_DCGCPWM_D1 = 1;
    sbit  SYSCTL_DCGCPWM_D1_bit at SYSCTL_DCGCPWM.B1;

sfr unsigned long   volatile SYSCTL_DCGCQEI       absolute 0x400FE844;
    const register unsigned short int SYSCTL_DCGCQEI_D0 = 0;
    sbit  SYSCTL_DCGCQEI_D0_bit at SYSCTL_DCGCQEI.B0;
    const register unsigned short int SYSCTL_DCGCQEI_D1 = 1;
    sbit  SYSCTL_DCGCQEI_D1_bit at SYSCTL_DCGCQEI.B1;

sfr unsigned long   volatile SYSCTL_DCGCEEPROM    absolute 0x400FE858;
    const register unsigned short int SYSCTL_DCGCEEPROM_D0 = 0;
    sbit  SYSCTL_DCGCEEPROM_D0_bit at SYSCTL_DCGCEEPROM.B0;

sfr unsigned long   volatile SYSCTL_DCGCWTIMER    absolute 0x400FE85C;
    const register unsigned short int SYSCTL_DCGCWTIMER_D0 = 0;
    sbit  SYSCTL_DCGCWTIMER_D0_bit at SYSCTL_DCGCWTIMER.B0;
    const register unsigned short int SYSCTL_DCGCWTIMER_D1 = 1;
    sbit  SYSCTL_DCGCWTIMER_D1_bit at SYSCTL_DCGCWTIMER.B1;
    const register unsigned short int SYSCTL_DCGCWTIMER_D2 = 2;
    sbit  SYSCTL_DCGCWTIMER_D2_bit at SYSCTL_DCGCWTIMER.B2;
    const register unsigned short int SYSCTL_DCGCWTIMER_D3 = 3;
    sbit  SYSCTL_DCGCWTIMER_D3_bit at SYSCTL_DCGCWTIMER.B3;
    const register unsigned short int SYSCTL_DCGCWTIMER_D4 = 4;
    sbit  SYSCTL_DCGCWTIMER_D4_bit at SYSCTL_DCGCWTIMER.B4;
    const register unsigned short int SYSCTL_DCGCWTIMER_D5 = 5;
    sbit  SYSCTL_DCGCWTIMER_D5_bit at SYSCTL_DCGCWTIMER.B5;

sfr unsigned long   volatile SYSCTL_PCWD          absolute 0x400FE900;
    const register unsigned short int SYSCTL_PCWD_P0 = 0;
    sbit  SYSCTL_PCWD_P0_bit at SYSCTL_PCWD.B0;
    const register unsigned short int SYSCTL_PCWD_P1 = 1;
    sbit  SYSCTL_PCWD_P1_bit at SYSCTL_PCWD.B1;

sfr unsigned long   volatile SYSCTL_PCTIMER       absolute 0x400FE904;
    const register unsigned short int SYSCTL_PCTIMER_P0 = 0;
    sbit  SYSCTL_PCTIMER_P0_bit at SYSCTL_PCTIMER.B0;
    const register unsigned short int SYSCTL_PCTIMER_P1 = 1;
    sbit  SYSCTL_PCTIMER_P1_bit at SYSCTL_PCTIMER.B1;
    const register unsigned short int SYSCTL_PCTIMER_P2 = 2;
    sbit  SYSCTL_PCTIMER_P2_bit at SYSCTL_PCTIMER.B2;
    const register unsigned short int SYSCTL_PCTIMER_P3 = 3;
    sbit  SYSCTL_PCTIMER_P3_bit at SYSCTL_PCTIMER.B3;
    const register unsigned short int SYSCTL_PCTIMER_P4 = 4;
    sbit  SYSCTL_PCTIMER_P4_bit at SYSCTL_PCTIMER.B4;
    const register unsigned short int SYSCTL_PCTIMER_P5 = 5;
    sbit  SYSCTL_PCTIMER_P5_bit at SYSCTL_PCTIMER.B5;

sfr unsigned long   volatile SYSCTL_PCGPIO        absolute 0x400FE908;
    const register unsigned short int SYSCTL_PCGPIO_P0 = 0;
    sbit  SYSCTL_PCGPIO_P0_bit at SYSCTL_PCGPIO.B0;
    const register unsigned short int SYSCTL_PCGPIO_P1 = 1;
    sbit  SYSCTL_PCGPIO_P1_bit at SYSCTL_PCGPIO.B1;
    const register unsigned short int SYSCTL_PCGPIO_P2 = 2;
    sbit  SYSCTL_PCGPIO_P2_bit at SYSCTL_PCGPIO.B2;
    const register unsigned short int SYSCTL_PCGPIO_P3 = 3;
    sbit  SYSCTL_PCGPIO_P3_bit at SYSCTL_PCGPIO.B3;
    const register unsigned short int SYSCTL_PCGPIO_P4 = 4;
    sbit  SYSCTL_PCGPIO_P4_bit at SYSCTL_PCGPIO.B4;
    const register unsigned short int SYSCTL_PCGPIO_P5 = 5;
    sbit  SYSCTL_PCGPIO_P5_bit at SYSCTL_PCGPIO.B5;
    const register unsigned short int SYSCTL_PCGPIO_P6 = 6;
    sbit  SYSCTL_PCGPIO_P6_bit at SYSCTL_PCGPIO.B6;
    const register unsigned short int SYSCTL_PCGPIO_P7 = 7;
    sbit  SYSCTL_PCGPIO_P7_bit at SYSCTL_PCGPIO.B7;
    const register unsigned short int SYSCTL_PCGPIO_P8 = 8;
    sbit  SYSCTL_PCGPIO_P8_bit at SYSCTL_PCGPIO.B8;
    const register unsigned short int SYSCTL_PCGPIO_P9 = 9;
    sbit  SYSCTL_PCGPIO_P9_bit at SYSCTL_PCGPIO.B9;
    const register unsigned short int SYSCTL_PCGPIO_P10 = 10;
    sbit  SYSCTL_PCGPIO_P10_bit at SYSCTL_PCGPIO.B10;
    const register unsigned short int SYSCTL_PCGPIO_P11 = 11;
    sbit  SYSCTL_PCGPIO_P11_bit at SYSCTL_PCGPIO.B11;
    const register unsigned short int SYSCTL_PCGPIO_P12 = 12;
    sbit  SYSCTL_PCGPIO_P12_bit at SYSCTL_PCGPIO.B12;
    const register unsigned short int SYSCTL_PCGPIO_P13 = 13;
    sbit  SYSCTL_PCGPIO_P13_bit at SYSCTL_PCGPIO.B13;
    const register unsigned short int SYSCTL_PCGPIO_P14 = 14;
    sbit  SYSCTL_PCGPIO_P14_bit at SYSCTL_PCGPIO.B14;

sfr unsigned long   volatile SYSCTL_PCDMA         absolute 0x400FE90C;
    const register unsigned short int SYSCTL_PCDMA_P0 = 0;
    sbit  SYSCTL_PCDMA_P0_bit at SYSCTL_PCDMA.B0;

sfr unsigned long   volatile SYSCTL_PCHIB         absolute 0x400FE914;
    const register unsigned short int SYSCTL_PCHIB_P0 = 0;
    sbit  SYSCTL_PCHIB_P0_bit at SYSCTL_PCHIB.B0;

sfr unsigned long   volatile SYSCTL_PCUART        absolute 0x400FE918;
    const register unsigned short int SYSCTL_PCUART_P0 = 0;
    sbit  SYSCTL_PCUART_P0_bit at SYSCTL_PCUART.B0;
    const register unsigned short int SYSCTL_PCUART_P1 = 1;
    sbit  SYSCTL_PCUART_P1_bit at SYSCTL_PCUART.B1;
    const register unsigned short int SYSCTL_PCUART_P2 = 2;
    sbit  SYSCTL_PCUART_P2_bit at SYSCTL_PCUART.B2;
    const register unsigned short int SYSCTL_PCUART_P3 = 3;
    sbit  SYSCTL_PCUART_P3_bit at SYSCTL_PCUART.B3;
    const register unsigned short int SYSCTL_PCUART_P4 = 4;
    sbit  SYSCTL_PCUART_P4_bit at SYSCTL_PCUART.B4;
    const register unsigned short int SYSCTL_PCUART_P5 = 5;
    sbit  SYSCTL_PCUART_P5_bit at SYSCTL_PCUART.B5;
    const register unsigned short int SYSCTL_PCUART_P6 = 6;
    sbit  SYSCTL_PCUART_P6_bit at SYSCTL_PCUART.B6;
    const register unsigned short int SYSCTL_PCUART_P7 = 7;
    sbit  SYSCTL_PCUART_P7_bit at SYSCTL_PCUART.B7;

sfr unsigned long   volatile SYSCTL_PCSSI         absolute 0x400FE91C;
    const register unsigned short int SYSCTL_PCSSI_P0 = 0;
    sbit  SYSCTL_PCSSI_P0_bit at SYSCTL_PCSSI.B0;
    const register unsigned short int SYSCTL_PCSSI_P1 = 1;
    sbit  SYSCTL_PCSSI_P1_bit at SYSCTL_PCSSI.B1;
    const register unsigned short int SYSCTL_PCSSI_P2 = 2;
    sbit  SYSCTL_PCSSI_P2_bit at SYSCTL_PCSSI.B2;
    const register unsigned short int SYSCTL_PCSSI_P3 = 3;
    sbit  SYSCTL_PCSSI_P3_bit at SYSCTL_PCSSI.B3;

sfr unsigned long   volatile SYSCTL_PCI2C         absolute 0x400FE920;
    const register unsigned short int SYSCTL_PCI2C_P0 = 0;
    sbit  SYSCTL_PCI2C_P0_bit at SYSCTL_PCI2C.B0;
    const register unsigned short int SYSCTL_PCI2C_P1 = 1;
    sbit  SYSCTL_PCI2C_P1_bit at SYSCTL_PCI2C.B1;
    const register unsigned short int SYSCTL_PCI2C_P2 = 2;
    sbit  SYSCTL_PCI2C_P2_bit at SYSCTL_PCI2C.B2;
    const register unsigned short int SYSCTL_PCI2C_P3 = 3;
    sbit  SYSCTL_PCI2C_P3_bit at SYSCTL_PCI2C.B3;
    const register unsigned short int SYSCTL_PCI2C_P4 = 4;
    sbit  SYSCTL_PCI2C_P4_bit at SYSCTL_PCI2C.B4;
    const register unsigned short int SYSCTL_PCI2C_P5 = 5;
    sbit  SYSCTL_PCI2C_P5_bit at SYSCTL_PCI2C.B5;

sfr unsigned long   volatile SYSCTL_PCCAN         absolute 0x400FE934;
    const register unsigned short int SYSCTL_PCCAN_P0 = 0;
    sbit  SYSCTL_PCCAN_P0_bit at SYSCTL_PCCAN.B0;
    const register unsigned short int SYSCTL_PCCAN_P1 = 1;
    sbit  SYSCTL_PCCAN_P1_bit at SYSCTL_PCCAN.B1;

sfr unsigned long   volatile SYSCTL_PCADC         absolute 0x400FE938;
    const register unsigned short int SYSCTL_PCADC_P0 = 0;
    sbit  SYSCTL_PCADC_P0_bit at SYSCTL_PCADC.B0;
    const register unsigned short int SYSCTL_PCADC_P1 = 1;
    sbit  SYSCTL_PCADC_P1_bit at SYSCTL_PCADC.B1;

sfr unsigned long   volatile SYSCTL_PCACMP        absolute 0x400FE93C;
    const register unsigned short int SYSCTL_PCACMP_P0 = 0;
    sbit  SYSCTL_PCACMP_P0_bit at SYSCTL_PCACMP.B0;

sfr unsigned long   volatile SYSCTL_PCPWM         absolute 0x400FE940;
    const register unsigned short int SYSCTL_PCPWM_P0 = 0;
    sbit  SYSCTL_PCPWM_P0_bit at SYSCTL_PCPWM.B0;
    const register unsigned short int SYSCTL_PCPWM_P1 = 1;
    sbit  SYSCTL_PCPWM_P1_bit at SYSCTL_PCPWM.B1;

sfr unsigned long   volatile SYSCTL_PCQEI         absolute 0x400FE944;
    const register unsigned short int SYSCTL_PCQEI_P0 = 0;
    sbit  SYSCTL_PCQEI_P0_bit at SYSCTL_PCQEI.B0;
    const register unsigned short int SYSCTL_PCQEI_P1 = 1;
    sbit  SYSCTL_PCQEI_P1_bit at SYSCTL_PCQEI.B1;

sfr unsigned long   volatile SYSCTL_PCEEPROM      absolute 0x400FE958;
    const register unsigned short int SYSCTL_PCEEPROM_P0 = 0;
    sbit  SYSCTL_PCEEPROM_P0_bit at SYSCTL_PCEEPROM.B0;

sfr unsigned long   volatile SYSCTL_PCWTIMER      absolute 0x400FE95C;
    const register unsigned short int SYSCTL_PCWTIMER_P0 = 0;
    sbit  SYSCTL_PCWTIMER_P0_bit at SYSCTL_PCWTIMER.B0;
    const register unsigned short int SYSCTL_PCWTIMER_P1 = 1;
    sbit  SYSCTL_PCWTIMER_P1_bit at SYSCTL_PCWTIMER.B1;
    const register unsigned short int SYSCTL_PCWTIMER_P2 = 2;
    sbit  SYSCTL_PCWTIMER_P2_bit at SYSCTL_PCWTIMER.B2;
    const register unsigned short int SYSCTL_PCWTIMER_P3 = 3;
    sbit  SYSCTL_PCWTIMER_P3_bit at SYSCTL_PCWTIMER.B3;
    const register unsigned short int SYSCTL_PCWTIMER_P4 = 4;
    sbit  SYSCTL_PCWTIMER_P4_bit at SYSCTL_PCWTIMER.B4;
    const register unsigned short int SYSCTL_PCWTIMER_P5 = 5;
    sbit  SYSCTL_PCWTIMER_P5_bit at SYSCTL_PCWTIMER.B5;

sfr unsigned long   volatile SYSCTL_PRWD          absolute 0x400FEA00;
    const register unsigned short int SYSCTL_PRWD_R0 = 0;
    sbit  SYSCTL_PRWD_R0_bit at SYSCTL_PRWD.B0;
    const register unsigned short int SYSCTL_PRWD_R1 = 1;
    sbit  SYSCTL_PRWD_R1_bit at SYSCTL_PRWD.B1;

sfr unsigned long   volatile SYSCTL_PRTIMER       absolute 0x400FEA04;
    const register unsigned short int SYSCTL_PRTIMER_R0 = 0;
    sbit  SYSCTL_PRTIMER_R0_bit at SYSCTL_PRTIMER.B0;
    const register unsigned short int SYSCTL_PRTIMER_R1 = 1;
    sbit  SYSCTL_PRTIMER_R1_bit at SYSCTL_PRTIMER.B1;
    const register unsigned short int SYSCTL_PRTIMER_R2 = 2;
    sbit  SYSCTL_PRTIMER_R2_bit at SYSCTL_PRTIMER.B2;
    const register unsigned short int SYSCTL_PRTIMER_R3 = 3;
    sbit  SYSCTL_PRTIMER_R3_bit at SYSCTL_PRTIMER.B3;
    const register unsigned short int SYSCTL_PRTIMER_R4 = 4;
    sbit  SYSCTL_PRTIMER_R4_bit at SYSCTL_PRTIMER.B4;
    const register unsigned short int SYSCTL_PRTIMER_R5 = 5;
    sbit  SYSCTL_PRTIMER_R5_bit at SYSCTL_PRTIMER.B5;

sfr unsigned long   volatile SYSCTL_PRGPIO        absolute 0x400FEA08;
    const register unsigned short int SYSCTL_PRGPIO_R0 = 0;
    sbit  SYSCTL_PRGPIO_R0_bit at SYSCTL_PRGPIO.B0;
    const register unsigned short int SYSCTL_PRGPIO_R1 = 1;
    sbit  SYSCTL_PRGPIO_R1_bit at SYSCTL_PRGPIO.B1;
    const register unsigned short int SYSCTL_PRGPIO_R2 = 2;
    sbit  SYSCTL_PRGPIO_R2_bit at SYSCTL_PRGPIO.B2;
    const register unsigned short int SYSCTL_PRGPIO_R3 = 3;
    sbit  SYSCTL_PRGPIO_R3_bit at SYSCTL_PRGPIO.B3;
    const register unsigned short int SYSCTL_PRGPIO_R4 = 4;
    sbit  SYSCTL_PRGPIO_R4_bit at SYSCTL_PRGPIO.B4;
    const register unsigned short int SYSCTL_PRGPIO_R5 = 5;
    sbit  SYSCTL_PRGPIO_R5_bit at SYSCTL_PRGPIO.B5;
    const register unsigned short int SYSCTL_PRGPIO_R6 = 6;
    sbit  SYSCTL_PRGPIO_R6_bit at SYSCTL_PRGPIO.B6;
    const register unsigned short int SYSCTL_PRGPIO_R7 = 7;
    sbit  SYSCTL_PRGPIO_R7_bit at SYSCTL_PRGPIO.B7;
    const register unsigned short int SYSCTL_PRGPIO_R8 = 8;
    sbit  SYSCTL_PRGPIO_R8_bit at SYSCTL_PRGPIO.B8;
    const register unsigned short int SYSCTL_PRGPIO_R9 = 9;
    sbit  SYSCTL_PRGPIO_R9_bit at SYSCTL_PRGPIO.B9;
    const register unsigned short int SYSCTL_PRGPIO_R10 = 10;
    sbit  SYSCTL_PRGPIO_R10_bit at SYSCTL_PRGPIO.B10;
    const register unsigned short int SYSCTL_PRGPIO_R11 = 11;
    sbit  SYSCTL_PRGPIO_R11_bit at SYSCTL_PRGPIO.B11;
    const register unsigned short int SYSCTL_PRGPIO_R12 = 12;
    sbit  SYSCTL_PRGPIO_R12_bit at SYSCTL_PRGPIO.B12;
    const register unsigned short int SYSCTL_PRGPIO_R13 = 13;
    sbit  SYSCTL_PRGPIO_R13_bit at SYSCTL_PRGPIO.B13;
    const register unsigned short int SYSCTL_PRGPIO_R14 = 14;
    sbit  SYSCTL_PRGPIO_R14_bit at SYSCTL_PRGPIO.B14;

sfr unsigned long   volatile SYSCTL_PRDMA         absolute 0x400FEA0C;
    const register unsigned short int SYSCTL_PRDMA_R0 = 0;
    sbit  SYSCTL_PRDMA_R0_bit at SYSCTL_PRDMA.B0;

sfr unsigned long   volatile SYSCTL_PRHIB         absolute 0x400FEA14;
    const register unsigned short int SYSCTL_PRHIB_R0 = 0;
    sbit  SYSCTL_PRHIB_R0_bit at SYSCTL_PRHIB.B0;

sfr unsigned long   volatile SYSCTL_PRUART        absolute 0x400FEA18;
    const register unsigned short int SYSCTL_PRUART_R0 = 0;
    sbit  SYSCTL_PRUART_R0_bit at SYSCTL_PRUART.B0;
    const register unsigned short int SYSCTL_PRUART_R1 = 1;
    sbit  SYSCTL_PRUART_R1_bit at SYSCTL_PRUART.B1;
    const register unsigned short int SYSCTL_PRUART_R2 = 2;
    sbit  SYSCTL_PRUART_R2_bit at SYSCTL_PRUART.B2;
    const register unsigned short int SYSCTL_PRUART_R3 = 3;
    sbit  SYSCTL_PRUART_R3_bit at SYSCTL_PRUART.B3;
    const register unsigned short int SYSCTL_PRUART_R4 = 4;
    sbit  SYSCTL_PRUART_R4_bit at SYSCTL_PRUART.B4;
    const register unsigned short int SYSCTL_PRUART_R5 = 5;
    sbit  SYSCTL_PRUART_R5_bit at SYSCTL_PRUART.B5;
    const register unsigned short int SYSCTL_PRUART_R6 = 6;
    sbit  SYSCTL_PRUART_R6_bit at SYSCTL_PRUART.B6;
    const register unsigned short int SYSCTL_PRUART_R7 = 7;
    sbit  SYSCTL_PRUART_R7_bit at SYSCTL_PRUART.B7;

sfr unsigned long   volatile SYSCTL_PRSSI         absolute 0x400FEA1C;
    const register unsigned short int SYSCTL_PRSSI_R0 = 0;
    sbit  SYSCTL_PRSSI_R0_bit at SYSCTL_PRSSI.B0;
    const register unsigned short int SYSCTL_PRSSI_R1 = 1;
    sbit  SYSCTL_PRSSI_R1_bit at SYSCTL_PRSSI.B1;
    const register unsigned short int SYSCTL_PRSSI_R2 = 2;
    sbit  SYSCTL_PRSSI_R2_bit at SYSCTL_PRSSI.B2;
    const register unsigned short int SYSCTL_PRSSI_R3 = 3;
    sbit  SYSCTL_PRSSI_R3_bit at SYSCTL_PRSSI.B3;

sfr unsigned long   volatile SYSCTL_PRI2C         absolute 0x400FEA20;
    const register unsigned short int SYSCTL_PRI2C_R0 = 0;
    sbit  SYSCTL_PRI2C_R0_bit at SYSCTL_PRI2C.B0;
    const register unsigned short int SYSCTL_PRI2C_R1 = 1;
    sbit  SYSCTL_PRI2C_R1_bit at SYSCTL_PRI2C.B1;
    const register unsigned short int SYSCTL_PRI2C_R2 = 2;
    sbit  SYSCTL_PRI2C_R2_bit at SYSCTL_PRI2C.B2;
    const register unsigned short int SYSCTL_PRI2C_R3 = 3;
    sbit  SYSCTL_PRI2C_R3_bit at SYSCTL_PRI2C.B3;
    const register unsigned short int SYSCTL_PRI2C_R4 = 4;
    sbit  SYSCTL_PRI2C_R4_bit at SYSCTL_PRI2C.B4;
    const register unsigned short int SYSCTL_PRI2C_R5 = 5;
    sbit  SYSCTL_PRI2C_R5_bit at SYSCTL_PRI2C.B5;

sfr unsigned long   volatile SYSCTL_PRCAN         absolute 0x400FEA34;
    const register unsigned short int SYSCTL_PRCAN_R0 = 0;
    sbit  SYSCTL_PRCAN_R0_bit at SYSCTL_PRCAN.B0;
    const register unsigned short int SYSCTL_PRCAN_R1 = 1;
    sbit  SYSCTL_PRCAN_R1_bit at SYSCTL_PRCAN.B1;

sfr unsigned long   volatile SYSCTL_PRADC         absolute 0x400FEA38;
    const register unsigned short int SYSCTL_PRADC_R0 = 0;
    sbit  SYSCTL_PRADC_R0_bit at SYSCTL_PRADC.B0;
    const register unsigned short int SYSCTL_PRADC_R1 = 1;
    sbit  SYSCTL_PRADC_R1_bit at SYSCTL_PRADC.B1;

sfr unsigned long   volatile SYSCTL_PRACMP        absolute 0x400FEA3C;
    const register unsigned short int SYSCTL_PRACMP_R0 = 0;
    sbit  SYSCTL_PRACMP_R0_bit at SYSCTL_PRACMP.B0;

sfr unsigned long   volatile SYSCTL_PRPWM         absolute 0x400FEA40;
    const register unsigned short int SYSCTL_PRPWM_R0 = 0;
    sbit  SYSCTL_PRPWM_R0_bit at SYSCTL_PRPWM.B0;
    const register unsigned short int SYSCTL_PRPWM_R1 = 1;
    sbit  SYSCTL_PRPWM_R1_bit at SYSCTL_PRPWM.B1;

sfr unsigned long   volatile SYSCTL_PRQEI         absolute 0x400FEA44;
    const register unsigned short int SYSCTL_PRQEI_R0 = 0;
    sbit  SYSCTL_PRQEI_R0_bit at SYSCTL_PRQEI.B0;
    const register unsigned short int SYSCTL_PRQEI_R1 = 1;
    sbit  SYSCTL_PRQEI_R1_bit at SYSCTL_PRQEI.B1;

sfr unsigned long   volatile SYSCTL_PREEPROM      absolute 0x400FEA58;
    const register unsigned short int SYSCTL_PREEPROM_R0 = 0;
    sbit  SYSCTL_PREEPROM_R0_bit at SYSCTL_PREEPROM.B0;

sfr unsigned long   volatile SYSCTL_PRWTIMER      absolute 0x400FEA5C;
    const register unsigned short int SYSCTL_PRWTIMER_R0 = 0;
    sbit  SYSCTL_PRWTIMER_R0_bit at SYSCTL_PRWTIMER.B0;
    const register unsigned short int SYSCTL_PRWTIMER_R1 = 1;
    sbit  SYSCTL_PRWTIMER_R1_bit at SYSCTL_PRWTIMER.B1;
    const register unsigned short int SYSCTL_PRWTIMER_R2 = 2;
    sbit  SYSCTL_PRWTIMER_R2_bit at SYSCTL_PRWTIMER.B2;
    const register unsigned short int SYSCTL_PRWTIMER_R3 = 3;
    sbit  SYSCTL_PRWTIMER_R3_bit at SYSCTL_PRWTIMER.B3;
    const register unsigned short int SYSCTL_PRWTIMER_R4 = 4;
    sbit  SYSCTL_PRWTIMER_R4_bit at SYSCTL_PRWTIMER.B4;
    const register unsigned short int SYSCTL_PRWTIMER_R5 = 5;
    sbit  SYSCTL_PRWTIMER_R5_bit at SYSCTL_PRWTIMER.B5;

sfr unsigned long   volatile UDMA_STAT            absolute 0x400FF000;
    const register unsigned short int UDMA_STAT_MASTEN = 0;
    sbit  UDMA_STAT_MASTEN_bit at UDMA_STAT.B0;
    const register unsigned short int UDMA_STAT_STATE4 = 4;
    sbit  UDMA_STAT_STATE4_bit at UDMA_STAT.B4;
    const register unsigned short int UDMA_STAT_STATE5 = 5;
    sbit  UDMA_STAT_STATE5_bit at UDMA_STAT.B5;
    const register unsigned short int UDMA_STAT_STATE6 = 6;
    sbit  UDMA_STAT_STATE6_bit at UDMA_STAT.B6;
    const register unsigned short int UDMA_STAT_STATE7 = 7;
    sbit  UDMA_STAT_STATE7_bit at UDMA_STAT.B7;
    const register unsigned short int UDMA_STAT_DMACHANS16 = 16;
    sbit  UDMA_STAT_DMACHANS16_bit at UDMA_STAT.B16;
    const register unsigned short int UDMA_STAT_DMACHANS17 = 17;
    sbit  UDMA_STAT_DMACHANS17_bit at UDMA_STAT.B17;
    const register unsigned short int UDMA_STAT_DMACHANS18 = 18;
    sbit  UDMA_STAT_DMACHANS18_bit at UDMA_STAT.B18;
    const register unsigned short int UDMA_STAT_DMACHANS19 = 19;
    sbit  UDMA_STAT_DMACHANS19_bit at UDMA_STAT.B19;
    const register unsigned short int UDMA_STAT_DMACHANS20 = 20;
    sbit  UDMA_STAT_DMACHANS20_bit at UDMA_STAT.B20;

sfr unsigned long   volatile UDMA_CFG             absolute 0x400FF004;
    const register unsigned short int UDMA_CFG_MASTEN = 0;
    sbit  UDMA_CFG_MASTEN_bit at UDMA_CFG.B0;

sfr unsigned long   volatile UDMA_CTLBASE         absolute 0x400FF008;
    const register unsigned short int UDMA_CTLBASE_ADDR10 = 10;
    sbit  UDMA_CTLBASE_ADDR10_bit at UDMA_CTLBASE.B10;
    const register unsigned short int UDMA_CTLBASE_ADDR11 = 11;
    sbit  UDMA_CTLBASE_ADDR11_bit at UDMA_CTLBASE.B11;
    const register unsigned short int UDMA_CTLBASE_ADDR12 = 12;
    sbit  UDMA_CTLBASE_ADDR12_bit at UDMA_CTLBASE.B12;
    const register unsigned short int UDMA_CTLBASE_ADDR13 = 13;
    sbit  UDMA_CTLBASE_ADDR13_bit at UDMA_CTLBASE.B13;
    const register unsigned short int UDMA_CTLBASE_ADDR14 = 14;
    sbit  UDMA_CTLBASE_ADDR14_bit at UDMA_CTLBASE.B14;
    const register unsigned short int UDMA_CTLBASE_ADDR15 = 15;
    sbit  UDMA_CTLBASE_ADDR15_bit at UDMA_CTLBASE.B15;
    const register unsigned short int UDMA_CTLBASE_ADDR16 = 16;
    sbit  UDMA_CTLBASE_ADDR16_bit at UDMA_CTLBASE.B16;
    const register unsigned short int UDMA_CTLBASE_ADDR17 = 17;
    sbit  UDMA_CTLBASE_ADDR17_bit at UDMA_CTLBASE.B17;
    const register unsigned short int UDMA_CTLBASE_ADDR18 = 18;
    sbit  UDMA_CTLBASE_ADDR18_bit at UDMA_CTLBASE.B18;
    const register unsigned short int UDMA_CTLBASE_ADDR19 = 19;
    sbit  UDMA_CTLBASE_ADDR19_bit at UDMA_CTLBASE.B19;
    const register unsigned short int UDMA_CTLBASE_ADDR20 = 20;
    sbit  UDMA_CTLBASE_ADDR20_bit at UDMA_CTLBASE.B20;
    const register unsigned short int UDMA_CTLBASE_ADDR21 = 21;
    sbit  UDMA_CTLBASE_ADDR21_bit at UDMA_CTLBASE.B21;
    const register unsigned short int UDMA_CTLBASE_ADDR22 = 22;
    sbit  UDMA_CTLBASE_ADDR22_bit at UDMA_CTLBASE.B22;
    const register unsigned short int UDMA_CTLBASE_ADDR23 = 23;
    sbit  UDMA_CTLBASE_ADDR23_bit at UDMA_CTLBASE.B23;
    const register unsigned short int UDMA_CTLBASE_ADDR24 = 24;
    sbit  UDMA_CTLBASE_ADDR24_bit at UDMA_CTLBASE.B24;
    const register unsigned short int UDMA_CTLBASE_ADDR25 = 25;
    sbit  UDMA_CTLBASE_ADDR25_bit at UDMA_CTLBASE.B25;
    const register unsigned short int UDMA_CTLBASE_ADDR26 = 26;
    sbit  UDMA_CTLBASE_ADDR26_bit at UDMA_CTLBASE.B26;
    const register unsigned short int UDMA_CTLBASE_ADDR27 = 27;
    sbit  UDMA_CTLBASE_ADDR27_bit at UDMA_CTLBASE.B27;
    const register unsigned short int UDMA_CTLBASE_ADDR28 = 28;
    sbit  UDMA_CTLBASE_ADDR28_bit at UDMA_CTLBASE.B28;
    const register unsigned short int UDMA_CTLBASE_ADDR29 = 29;
    sbit  UDMA_CTLBASE_ADDR29_bit at UDMA_CTLBASE.B29;
    const register unsigned short int UDMA_CTLBASE_ADDR30 = 30;
    sbit  UDMA_CTLBASE_ADDR30_bit at UDMA_CTLBASE.B30;
    const register unsigned short int UDMA_CTLBASE_ADDR31 = 31;
    sbit  UDMA_CTLBASE_ADDR31_bit at UDMA_CTLBASE.B31;

sfr unsigned long   volatile UDMA_ALTBASE         absolute 0x400FF00C;
    const register unsigned short int UDMA_ALTBASE_ADDR0 = 0;
    sbit  UDMA_ALTBASE_ADDR0_bit at UDMA_ALTBASE.B0;
    const register unsigned short int UDMA_ALTBASE_ADDR1 = 1;
    sbit  UDMA_ALTBASE_ADDR1_bit at UDMA_ALTBASE.B1;
    const register unsigned short int UDMA_ALTBASE_ADDR2 = 2;
    sbit  UDMA_ALTBASE_ADDR2_bit at UDMA_ALTBASE.B2;
    const register unsigned short int UDMA_ALTBASE_ADDR3 = 3;
    sbit  UDMA_ALTBASE_ADDR3_bit at UDMA_ALTBASE.B3;
    const register unsigned short int UDMA_ALTBASE_ADDR4 = 4;
    sbit  UDMA_ALTBASE_ADDR4_bit at UDMA_ALTBASE.B4;
    const register unsigned short int UDMA_ALTBASE_ADDR5 = 5;
    sbit  UDMA_ALTBASE_ADDR5_bit at UDMA_ALTBASE.B5;
    const register unsigned short int UDMA_ALTBASE_ADDR6 = 6;
    sbit  UDMA_ALTBASE_ADDR6_bit at UDMA_ALTBASE.B6;
    const register unsigned short int UDMA_ALTBASE_ADDR7 = 7;
    sbit  UDMA_ALTBASE_ADDR7_bit at UDMA_ALTBASE.B7;
    const register unsigned short int UDMA_ALTBASE_ADDR8 = 8;
    sbit  UDMA_ALTBASE_ADDR8_bit at UDMA_ALTBASE.B8;
    const register unsigned short int UDMA_ALTBASE_ADDR9 = 9;
    sbit  UDMA_ALTBASE_ADDR9_bit at UDMA_ALTBASE.B9;
    const register unsigned short int UDMA_ALTBASE_ADDR10 = 10;
    sbit  UDMA_ALTBASE_ADDR10_bit at UDMA_ALTBASE.B10;
    const register unsigned short int UDMA_ALTBASE_ADDR11 = 11;
    sbit  UDMA_ALTBASE_ADDR11_bit at UDMA_ALTBASE.B11;
    const register unsigned short int UDMA_ALTBASE_ADDR12 = 12;
    sbit  UDMA_ALTBASE_ADDR12_bit at UDMA_ALTBASE.B12;
    const register unsigned short int UDMA_ALTBASE_ADDR13 = 13;
    sbit  UDMA_ALTBASE_ADDR13_bit at UDMA_ALTBASE.B13;
    const register unsigned short int UDMA_ALTBASE_ADDR14 = 14;
    sbit  UDMA_ALTBASE_ADDR14_bit at UDMA_ALTBASE.B14;
    const register unsigned short int UDMA_ALTBASE_ADDR15 = 15;
    sbit  UDMA_ALTBASE_ADDR15_bit at UDMA_ALTBASE.B15;
    const register unsigned short int UDMA_ALTBASE_ADDR16 = 16;
    sbit  UDMA_ALTBASE_ADDR16_bit at UDMA_ALTBASE.B16;
    const register unsigned short int UDMA_ALTBASE_ADDR17 = 17;
    sbit  UDMA_ALTBASE_ADDR17_bit at UDMA_ALTBASE.B17;
    const register unsigned short int UDMA_ALTBASE_ADDR18 = 18;
    sbit  UDMA_ALTBASE_ADDR18_bit at UDMA_ALTBASE.B18;
    const register unsigned short int UDMA_ALTBASE_ADDR19 = 19;
    sbit  UDMA_ALTBASE_ADDR19_bit at UDMA_ALTBASE.B19;
    const register unsigned short int UDMA_ALTBASE_ADDR20 = 20;
    sbit  UDMA_ALTBASE_ADDR20_bit at UDMA_ALTBASE.B20;
    const register unsigned short int UDMA_ALTBASE_ADDR21 = 21;
    sbit  UDMA_ALTBASE_ADDR21_bit at UDMA_ALTBASE.B21;
    const register unsigned short int UDMA_ALTBASE_ADDR22 = 22;
    sbit  UDMA_ALTBASE_ADDR22_bit at UDMA_ALTBASE.B22;
    const register unsigned short int UDMA_ALTBASE_ADDR23 = 23;
    sbit  UDMA_ALTBASE_ADDR23_bit at UDMA_ALTBASE.B23;
    const register unsigned short int UDMA_ALTBASE_ADDR24 = 24;
    sbit  UDMA_ALTBASE_ADDR24_bit at UDMA_ALTBASE.B24;
    const register unsigned short int UDMA_ALTBASE_ADDR25 = 25;
    sbit  UDMA_ALTBASE_ADDR25_bit at UDMA_ALTBASE.B25;
    const register unsigned short int UDMA_ALTBASE_ADDR26 = 26;
    sbit  UDMA_ALTBASE_ADDR26_bit at UDMA_ALTBASE.B26;
    const register unsigned short int UDMA_ALTBASE_ADDR27 = 27;
    sbit  UDMA_ALTBASE_ADDR27_bit at UDMA_ALTBASE.B27;
    const register unsigned short int UDMA_ALTBASE_ADDR28 = 28;
    sbit  UDMA_ALTBASE_ADDR28_bit at UDMA_ALTBASE.B28;
    const register unsigned short int UDMA_ALTBASE_ADDR29 = 29;
    sbit  UDMA_ALTBASE_ADDR29_bit at UDMA_ALTBASE.B29;
    const register unsigned short int UDMA_ALTBASE_ADDR30 = 30;
    sbit  UDMA_ALTBASE_ADDR30_bit at UDMA_ALTBASE.B30;
    const register unsigned short int UDMA_ALTBASE_ADDR31 = 31;
    sbit  UDMA_ALTBASE_ADDR31_bit at UDMA_ALTBASE.B31;

sfr unsigned long   volatile UDMA_WAITSTAT        absolute 0x400FF010;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ0 = 0;
    sbit  UDMA_WAITSTAT_WAITREQ0_bit at UDMA_WAITSTAT.B0;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ1 = 1;
    sbit  UDMA_WAITSTAT_WAITREQ1_bit at UDMA_WAITSTAT.B1;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ2 = 2;
    sbit  UDMA_WAITSTAT_WAITREQ2_bit at UDMA_WAITSTAT.B2;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ3 = 3;
    sbit  UDMA_WAITSTAT_WAITREQ3_bit at UDMA_WAITSTAT.B3;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ4 = 4;
    sbit  UDMA_WAITSTAT_WAITREQ4_bit at UDMA_WAITSTAT.B4;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ5 = 5;
    sbit  UDMA_WAITSTAT_WAITREQ5_bit at UDMA_WAITSTAT.B5;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ6 = 6;
    sbit  UDMA_WAITSTAT_WAITREQ6_bit at UDMA_WAITSTAT.B6;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ7 = 7;
    sbit  UDMA_WAITSTAT_WAITREQ7_bit at UDMA_WAITSTAT.B7;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ8 = 8;
    sbit  UDMA_WAITSTAT_WAITREQ8_bit at UDMA_WAITSTAT.B8;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ9 = 9;
    sbit  UDMA_WAITSTAT_WAITREQ9_bit at UDMA_WAITSTAT.B9;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ10 = 10;
    sbit  UDMA_WAITSTAT_WAITREQ10_bit at UDMA_WAITSTAT.B10;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ11 = 11;
    sbit  UDMA_WAITSTAT_WAITREQ11_bit at UDMA_WAITSTAT.B11;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ12 = 12;
    sbit  UDMA_WAITSTAT_WAITREQ12_bit at UDMA_WAITSTAT.B12;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ13 = 13;
    sbit  UDMA_WAITSTAT_WAITREQ13_bit at UDMA_WAITSTAT.B13;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ14 = 14;
    sbit  UDMA_WAITSTAT_WAITREQ14_bit at UDMA_WAITSTAT.B14;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ15 = 15;
    sbit  UDMA_WAITSTAT_WAITREQ15_bit at UDMA_WAITSTAT.B15;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ16 = 16;
    sbit  UDMA_WAITSTAT_WAITREQ16_bit at UDMA_WAITSTAT.B16;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ17 = 17;
    sbit  UDMA_WAITSTAT_WAITREQ17_bit at UDMA_WAITSTAT.B17;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ18 = 18;
    sbit  UDMA_WAITSTAT_WAITREQ18_bit at UDMA_WAITSTAT.B18;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ19 = 19;
    sbit  UDMA_WAITSTAT_WAITREQ19_bit at UDMA_WAITSTAT.B19;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ20 = 20;
    sbit  UDMA_WAITSTAT_WAITREQ20_bit at UDMA_WAITSTAT.B20;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ21 = 21;
    sbit  UDMA_WAITSTAT_WAITREQ21_bit at UDMA_WAITSTAT.B21;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ22 = 22;
    sbit  UDMA_WAITSTAT_WAITREQ22_bit at UDMA_WAITSTAT.B22;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ23 = 23;
    sbit  UDMA_WAITSTAT_WAITREQ23_bit at UDMA_WAITSTAT.B23;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ24 = 24;
    sbit  UDMA_WAITSTAT_WAITREQ24_bit at UDMA_WAITSTAT.B24;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ25 = 25;
    sbit  UDMA_WAITSTAT_WAITREQ25_bit at UDMA_WAITSTAT.B25;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ26 = 26;
    sbit  UDMA_WAITSTAT_WAITREQ26_bit at UDMA_WAITSTAT.B26;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ27 = 27;
    sbit  UDMA_WAITSTAT_WAITREQ27_bit at UDMA_WAITSTAT.B27;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ28 = 28;
    sbit  UDMA_WAITSTAT_WAITREQ28_bit at UDMA_WAITSTAT.B28;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ29 = 29;
    sbit  UDMA_WAITSTAT_WAITREQ29_bit at UDMA_WAITSTAT.B29;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ30 = 30;
    sbit  UDMA_WAITSTAT_WAITREQ30_bit at UDMA_WAITSTAT.B30;
    const register unsigned short int UDMA_WAITSTAT_WAITREQ31 = 31;
    sbit  UDMA_WAITSTAT_WAITREQ31_bit at UDMA_WAITSTAT.B31;

sfr unsigned long   volatile UDMA_SWREQ           absolute 0x400FF014;
    const register unsigned short int UDMA_SWREQ0 = 0;
    sbit  UDMA_SWREQ0_bit at UDMA_SWREQ.B0;
    const register unsigned short int UDMA_SWREQ1 = 1;
    sbit  UDMA_SWREQ1_bit at UDMA_SWREQ.B1;
    const register unsigned short int UDMA_SWREQ2 = 2;
    sbit  UDMA_SWREQ2_bit at UDMA_SWREQ.B2;
    const register unsigned short int UDMA_SWREQ3 = 3;
    sbit  UDMA_SWREQ3_bit at UDMA_SWREQ.B3;
    const register unsigned short int UDMA_SWREQ4 = 4;
    sbit  UDMA_SWREQ4_bit at UDMA_SWREQ.B4;
    const register unsigned short int UDMA_SWREQ5 = 5;
    sbit  UDMA_SWREQ5_bit at UDMA_SWREQ.B5;
    const register unsigned short int UDMA_SWREQ6 = 6;
    sbit  UDMA_SWREQ6_bit at UDMA_SWREQ.B6;
    const register unsigned short int UDMA_SWREQ7 = 7;
    sbit  UDMA_SWREQ7_bit at UDMA_SWREQ.B7;
    const register unsigned short int UDMA_SWREQ8 = 8;
    sbit  UDMA_SWREQ8_bit at UDMA_SWREQ.B8;
    const register unsigned short int UDMA_SWREQ9 = 9;
    sbit  UDMA_SWREQ9_bit at UDMA_SWREQ.B9;
    const register unsigned short int UDMA_SWREQ10 = 10;
    sbit  UDMA_SWREQ10_bit at UDMA_SWREQ.B10;
    const register unsigned short int UDMA_SWREQ11 = 11;
    sbit  UDMA_SWREQ11_bit at UDMA_SWREQ.B11;
    const register unsigned short int UDMA_SWREQ12 = 12;
    sbit  UDMA_SWREQ12_bit at UDMA_SWREQ.B12;
    const register unsigned short int UDMA_SWREQ13 = 13;
    sbit  UDMA_SWREQ13_bit at UDMA_SWREQ.B13;
    const register unsigned short int UDMA_SWREQ14 = 14;
    sbit  UDMA_SWREQ14_bit at UDMA_SWREQ.B14;
    const register unsigned short int UDMA_SWREQ15 = 15;
    sbit  UDMA_SWREQ15_bit at UDMA_SWREQ.B15;
    const register unsigned short int UDMA_SWREQ16 = 16;
    sbit  UDMA_SWREQ16_bit at UDMA_SWREQ.B16;
    const register unsigned short int UDMA_SWREQ17 = 17;
    sbit  UDMA_SWREQ17_bit at UDMA_SWREQ.B17;
    const register unsigned short int UDMA_SWREQ18 = 18;
    sbit  UDMA_SWREQ18_bit at UDMA_SWREQ.B18;
    const register unsigned short int UDMA_SWREQ19 = 19;
    sbit  UDMA_SWREQ19_bit at UDMA_SWREQ.B19;
    const register unsigned short int UDMA_SWREQ20 = 20;
    sbit  UDMA_SWREQ20_bit at UDMA_SWREQ.B20;
    const register unsigned short int UDMA_SWREQ21 = 21;
    sbit  UDMA_SWREQ21_bit at UDMA_SWREQ.B21;
    const register unsigned short int UDMA_SWREQ22 = 22;
    sbit  UDMA_SWREQ22_bit at UDMA_SWREQ.B22;
    const register unsigned short int UDMA_SWREQ23 = 23;
    sbit  UDMA_SWREQ23_bit at UDMA_SWREQ.B23;
    const register unsigned short int UDMA_SWREQ24 = 24;
    sbit  UDMA_SWREQ24_bit at UDMA_SWREQ.B24;
    const register unsigned short int UDMA_SWREQ25 = 25;
    sbit  UDMA_SWREQ25_bit at UDMA_SWREQ.B25;
    const register unsigned short int UDMA_SWREQ26 = 26;
    sbit  UDMA_SWREQ26_bit at UDMA_SWREQ.B26;
    const register unsigned short int UDMA_SWREQ27 = 27;
    sbit  UDMA_SWREQ27_bit at UDMA_SWREQ.B27;
    const register unsigned short int UDMA_SWREQ28 = 28;
    sbit  UDMA_SWREQ28_bit at UDMA_SWREQ.B28;
    const register unsigned short int UDMA_SWREQ29 = 29;
    sbit  UDMA_SWREQ29_bit at UDMA_SWREQ.B29;
    const register unsigned short int UDMA_SWREQ30 = 30;
    sbit  UDMA_SWREQ30_bit at UDMA_SWREQ.B30;
    const register unsigned short int UDMA_SWREQ31 = 31;
    sbit  UDMA_SWREQ31_bit at UDMA_SWREQ.B31;

sfr unsigned long   volatile UDMA_USEBURSTSET     absolute 0x400FF018;
    const register unsigned short int UDMA_USEBURSTSET_SET0 = 0;
    sbit  UDMA_USEBURSTSET_SET0_bit at UDMA_USEBURSTSET.B0;
    const register unsigned short int UDMA_USEBURSTSET_SET1 = 1;
    sbit  UDMA_USEBURSTSET_SET1_bit at UDMA_USEBURSTSET.B1;
    const register unsigned short int UDMA_USEBURSTSET_SET2 = 2;
    sbit  UDMA_USEBURSTSET_SET2_bit at UDMA_USEBURSTSET.B2;
    const register unsigned short int UDMA_USEBURSTSET_SET3 = 3;
    sbit  UDMA_USEBURSTSET_SET3_bit at UDMA_USEBURSTSET.B3;
    const register unsigned short int UDMA_USEBURSTSET_SET4 = 4;
    sbit  UDMA_USEBURSTSET_SET4_bit at UDMA_USEBURSTSET.B4;
    const register unsigned short int UDMA_USEBURSTSET_SET5 = 5;
    sbit  UDMA_USEBURSTSET_SET5_bit at UDMA_USEBURSTSET.B5;
    const register unsigned short int UDMA_USEBURSTSET_SET6 = 6;
    sbit  UDMA_USEBURSTSET_SET6_bit at UDMA_USEBURSTSET.B6;
    const register unsigned short int UDMA_USEBURSTSET_SET7 = 7;
    sbit  UDMA_USEBURSTSET_SET7_bit at UDMA_USEBURSTSET.B7;
    const register unsigned short int UDMA_USEBURSTSET_SET8 = 8;
    sbit  UDMA_USEBURSTSET_SET8_bit at UDMA_USEBURSTSET.B8;
    const register unsigned short int UDMA_USEBURSTSET_SET9 = 9;
    sbit  UDMA_USEBURSTSET_SET9_bit at UDMA_USEBURSTSET.B9;
    const register unsigned short int UDMA_USEBURSTSET_SET10 = 10;
    sbit  UDMA_USEBURSTSET_SET10_bit at UDMA_USEBURSTSET.B10;
    const register unsigned short int UDMA_USEBURSTSET_SET11 = 11;
    sbit  UDMA_USEBURSTSET_SET11_bit at UDMA_USEBURSTSET.B11;
    const register unsigned short int UDMA_USEBURSTSET_SET12 = 12;
    sbit  UDMA_USEBURSTSET_SET12_bit at UDMA_USEBURSTSET.B12;
    const register unsigned short int UDMA_USEBURSTSET_SET13 = 13;
    sbit  UDMA_USEBURSTSET_SET13_bit at UDMA_USEBURSTSET.B13;
    const register unsigned short int UDMA_USEBURSTSET_SET14 = 14;
    sbit  UDMA_USEBURSTSET_SET14_bit at UDMA_USEBURSTSET.B14;
    const register unsigned short int UDMA_USEBURSTSET_SET15 = 15;
    sbit  UDMA_USEBURSTSET_SET15_bit at UDMA_USEBURSTSET.B15;
    const register unsigned short int UDMA_USEBURSTSET_SET16 = 16;
    sbit  UDMA_USEBURSTSET_SET16_bit at UDMA_USEBURSTSET.B16;
    const register unsigned short int UDMA_USEBURSTSET_SET17 = 17;
    sbit  UDMA_USEBURSTSET_SET17_bit at UDMA_USEBURSTSET.B17;
    const register unsigned short int UDMA_USEBURSTSET_SET18 = 18;
    sbit  UDMA_USEBURSTSET_SET18_bit at UDMA_USEBURSTSET.B18;
    const register unsigned short int UDMA_USEBURSTSET_SET19 = 19;
    sbit  UDMA_USEBURSTSET_SET19_bit at UDMA_USEBURSTSET.B19;
    const register unsigned short int UDMA_USEBURSTSET_SET20 = 20;
    sbit  UDMA_USEBURSTSET_SET20_bit at UDMA_USEBURSTSET.B20;
    const register unsigned short int UDMA_USEBURSTSET_SET21 = 21;
    sbit  UDMA_USEBURSTSET_SET21_bit at UDMA_USEBURSTSET.B21;
    const register unsigned short int UDMA_USEBURSTSET_SET22 = 22;
    sbit  UDMA_USEBURSTSET_SET22_bit at UDMA_USEBURSTSET.B22;
    const register unsigned short int UDMA_USEBURSTSET_SET23 = 23;
    sbit  UDMA_USEBURSTSET_SET23_bit at UDMA_USEBURSTSET.B23;
    const register unsigned short int UDMA_USEBURSTSET_SET24 = 24;
    sbit  UDMA_USEBURSTSET_SET24_bit at UDMA_USEBURSTSET.B24;
    const register unsigned short int UDMA_USEBURSTSET_SET25 = 25;
    sbit  UDMA_USEBURSTSET_SET25_bit at UDMA_USEBURSTSET.B25;
    const register unsigned short int UDMA_USEBURSTSET_SET26 = 26;
    sbit  UDMA_USEBURSTSET_SET26_bit at UDMA_USEBURSTSET.B26;
    const register unsigned short int UDMA_USEBURSTSET_SET27 = 27;
    sbit  UDMA_USEBURSTSET_SET27_bit at UDMA_USEBURSTSET.B27;
    const register unsigned short int UDMA_USEBURSTSET_SET28 = 28;
    sbit  UDMA_USEBURSTSET_SET28_bit at UDMA_USEBURSTSET.B28;
    const register unsigned short int UDMA_USEBURSTSET_SET29 = 29;
    sbit  UDMA_USEBURSTSET_SET29_bit at UDMA_USEBURSTSET.B29;
    const register unsigned short int UDMA_USEBURSTSET_SET30 = 30;
    sbit  UDMA_USEBURSTSET_SET30_bit at UDMA_USEBURSTSET.B30;
    const register unsigned short int UDMA_USEBURSTSET_SET31 = 31;
    sbit  UDMA_USEBURSTSET_SET31_bit at UDMA_USEBURSTSET.B31;

sfr unsigned long   volatile UDMA_USEBURSTCLR     absolute 0x400FF01C;
    const register unsigned short int UDMA_USEBURSTCLR_CLR0 = 0;
    sbit  UDMA_USEBURSTCLR_CLR0_bit at UDMA_USEBURSTCLR.B0;
    const register unsigned short int UDMA_USEBURSTCLR_CLR1 = 1;
    sbit  UDMA_USEBURSTCLR_CLR1_bit at UDMA_USEBURSTCLR.B1;
    const register unsigned short int UDMA_USEBURSTCLR_CLR2 = 2;
    sbit  UDMA_USEBURSTCLR_CLR2_bit at UDMA_USEBURSTCLR.B2;
    const register unsigned short int UDMA_USEBURSTCLR_CLR3 = 3;
    sbit  UDMA_USEBURSTCLR_CLR3_bit at UDMA_USEBURSTCLR.B3;
    const register unsigned short int UDMA_USEBURSTCLR_CLR4 = 4;
    sbit  UDMA_USEBURSTCLR_CLR4_bit at UDMA_USEBURSTCLR.B4;
    const register unsigned short int UDMA_USEBURSTCLR_CLR5 = 5;
    sbit  UDMA_USEBURSTCLR_CLR5_bit at UDMA_USEBURSTCLR.B5;
    const register unsigned short int UDMA_USEBURSTCLR_CLR6 = 6;
    sbit  UDMA_USEBURSTCLR_CLR6_bit at UDMA_USEBURSTCLR.B6;
    const register unsigned short int UDMA_USEBURSTCLR_CLR7 = 7;
    sbit  UDMA_USEBURSTCLR_CLR7_bit at UDMA_USEBURSTCLR.B7;
    const register unsigned short int UDMA_USEBURSTCLR_CLR8 = 8;
    sbit  UDMA_USEBURSTCLR_CLR8_bit at UDMA_USEBURSTCLR.B8;
    const register unsigned short int UDMA_USEBURSTCLR_CLR9 = 9;
    sbit  UDMA_USEBURSTCLR_CLR9_bit at UDMA_USEBURSTCLR.B9;
    const register unsigned short int UDMA_USEBURSTCLR_CLR10 = 10;
    sbit  UDMA_USEBURSTCLR_CLR10_bit at UDMA_USEBURSTCLR.B10;
    const register unsigned short int UDMA_USEBURSTCLR_CLR11 = 11;
    sbit  UDMA_USEBURSTCLR_CLR11_bit at UDMA_USEBURSTCLR.B11;
    const register unsigned short int UDMA_USEBURSTCLR_CLR12 = 12;
    sbit  UDMA_USEBURSTCLR_CLR12_bit at UDMA_USEBURSTCLR.B12;
    const register unsigned short int UDMA_USEBURSTCLR_CLR13 = 13;
    sbit  UDMA_USEBURSTCLR_CLR13_bit at UDMA_USEBURSTCLR.B13;
    const register unsigned short int UDMA_USEBURSTCLR_CLR14 = 14;
    sbit  UDMA_USEBURSTCLR_CLR14_bit at UDMA_USEBURSTCLR.B14;
    const register unsigned short int UDMA_USEBURSTCLR_CLR15 = 15;
    sbit  UDMA_USEBURSTCLR_CLR15_bit at UDMA_USEBURSTCLR.B15;
    const register unsigned short int UDMA_USEBURSTCLR_CLR16 = 16;
    sbit  UDMA_USEBURSTCLR_CLR16_bit at UDMA_USEBURSTCLR.B16;
    const register unsigned short int UDMA_USEBURSTCLR_CLR17 = 17;
    sbit  UDMA_USEBURSTCLR_CLR17_bit at UDMA_USEBURSTCLR.B17;
    const register unsigned short int UDMA_USEBURSTCLR_CLR18 = 18;
    sbit  UDMA_USEBURSTCLR_CLR18_bit at UDMA_USEBURSTCLR.B18;
    const register unsigned short int UDMA_USEBURSTCLR_CLR19 = 19;
    sbit  UDMA_USEBURSTCLR_CLR19_bit at UDMA_USEBURSTCLR.B19;
    const register unsigned short int UDMA_USEBURSTCLR_CLR20 = 20;
    sbit  UDMA_USEBURSTCLR_CLR20_bit at UDMA_USEBURSTCLR.B20;
    const register unsigned short int UDMA_USEBURSTCLR_CLR21 = 21;
    sbit  UDMA_USEBURSTCLR_CLR21_bit at UDMA_USEBURSTCLR.B21;
    const register unsigned short int UDMA_USEBURSTCLR_CLR22 = 22;
    sbit  UDMA_USEBURSTCLR_CLR22_bit at UDMA_USEBURSTCLR.B22;
    const register unsigned short int UDMA_USEBURSTCLR_CLR23 = 23;
    sbit  UDMA_USEBURSTCLR_CLR23_bit at UDMA_USEBURSTCLR.B23;
    const register unsigned short int UDMA_USEBURSTCLR_CLR24 = 24;
    sbit  UDMA_USEBURSTCLR_CLR24_bit at UDMA_USEBURSTCLR.B24;
    const register unsigned short int UDMA_USEBURSTCLR_CLR25 = 25;
    sbit  UDMA_USEBURSTCLR_CLR25_bit at UDMA_USEBURSTCLR.B25;
    const register unsigned short int UDMA_USEBURSTCLR_CLR26 = 26;
    sbit  UDMA_USEBURSTCLR_CLR26_bit at UDMA_USEBURSTCLR.B26;
    const register unsigned short int UDMA_USEBURSTCLR_CLR27 = 27;
    sbit  UDMA_USEBURSTCLR_CLR27_bit at UDMA_USEBURSTCLR.B27;
    const register unsigned short int UDMA_USEBURSTCLR_CLR28 = 28;
    sbit  UDMA_USEBURSTCLR_CLR28_bit at UDMA_USEBURSTCLR.B28;
    const register unsigned short int UDMA_USEBURSTCLR_CLR29 = 29;
    sbit  UDMA_USEBURSTCLR_CLR29_bit at UDMA_USEBURSTCLR.B29;
    const register unsigned short int UDMA_USEBURSTCLR_CLR30 = 30;
    sbit  UDMA_USEBURSTCLR_CLR30_bit at UDMA_USEBURSTCLR.B30;
    const register unsigned short int UDMA_USEBURSTCLR_CLR31 = 31;
    sbit  UDMA_USEBURSTCLR_CLR31_bit at UDMA_USEBURSTCLR.B31;

sfr unsigned long   volatile UDMA_REQMASKSET      absolute 0x400FF020;
    const register unsigned short int UDMA_REQMASKSET_SET0 = 0;
    sbit  UDMA_REQMASKSET_SET0_bit at UDMA_REQMASKSET.B0;
    const register unsigned short int UDMA_REQMASKSET_SET1 = 1;
    sbit  UDMA_REQMASKSET_SET1_bit at UDMA_REQMASKSET.B1;
    const register unsigned short int UDMA_REQMASKSET_SET2 = 2;
    sbit  UDMA_REQMASKSET_SET2_bit at UDMA_REQMASKSET.B2;
    const register unsigned short int UDMA_REQMASKSET_SET3 = 3;
    sbit  UDMA_REQMASKSET_SET3_bit at UDMA_REQMASKSET.B3;
    const register unsigned short int UDMA_REQMASKSET_SET4 = 4;
    sbit  UDMA_REQMASKSET_SET4_bit at UDMA_REQMASKSET.B4;
    const register unsigned short int UDMA_REQMASKSET_SET5 = 5;
    sbit  UDMA_REQMASKSET_SET5_bit at UDMA_REQMASKSET.B5;
    const register unsigned short int UDMA_REQMASKSET_SET6 = 6;
    sbit  UDMA_REQMASKSET_SET6_bit at UDMA_REQMASKSET.B6;
    const register unsigned short int UDMA_REQMASKSET_SET7 = 7;
    sbit  UDMA_REQMASKSET_SET7_bit at UDMA_REQMASKSET.B7;
    const register unsigned short int UDMA_REQMASKSET_SET8 = 8;
    sbit  UDMA_REQMASKSET_SET8_bit at UDMA_REQMASKSET.B8;
    const register unsigned short int UDMA_REQMASKSET_SET9 = 9;
    sbit  UDMA_REQMASKSET_SET9_bit at UDMA_REQMASKSET.B9;
    const register unsigned short int UDMA_REQMASKSET_SET10 = 10;
    sbit  UDMA_REQMASKSET_SET10_bit at UDMA_REQMASKSET.B10;
    const register unsigned short int UDMA_REQMASKSET_SET11 = 11;
    sbit  UDMA_REQMASKSET_SET11_bit at UDMA_REQMASKSET.B11;
    const register unsigned short int UDMA_REQMASKSET_SET12 = 12;
    sbit  UDMA_REQMASKSET_SET12_bit at UDMA_REQMASKSET.B12;
    const register unsigned short int UDMA_REQMASKSET_SET13 = 13;
    sbit  UDMA_REQMASKSET_SET13_bit at UDMA_REQMASKSET.B13;
    const register unsigned short int UDMA_REQMASKSET_SET14 = 14;
    sbit  UDMA_REQMASKSET_SET14_bit at UDMA_REQMASKSET.B14;
    const register unsigned short int UDMA_REQMASKSET_SET15 = 15;
    sbit  UDMA_REQMASKSET_SET15_bit at UDMA_REQMASKSET.B15;
    const register unsigned short int UDMA_REQMASKSET_SET16 = 16;
    sbit  UDMA_REQMASKSET_SET16_bit at UDMA_REQMASKSET.B16;
    const register unsigned short int UDMA_REQMASKSET_SET17 = 17;
    sbit  UDMA_REQMASKSET_SET17_bit at UDMA_REQMASKSET.B17;
    const register unsigned short int UDMA_REQMASKSET_SET18 = 18;
    sbit  UDMA_REQMASKSET_SET18_bit at UDMA_REQMASKSET.B18;
    const register unsigned short int UDMA_REQMASKSET_SET19 = 19;
    sbit  UDMA_REQMASKSET_SET19_bit at UDMA_REQMASKSET.B19;
    const register unsigned short int UDMA_REQMASKSET_SET20 = 20;
    sbit  UDMA_REQMASKSET_SET20_bit at UDMA_REQMASKSET.B20;
    const register unsigned short int UDMA_REQMASKSET_SET21 = 21;
    sbit  UDMA_REQMASKSET_SET21_bit at UDMA_REQMASKSET.B21;
    const register unsigned short int UDMA_REQMASKSET_SET22 = 22;
    sbit  UDMA_REQMASKSET_SET22_bit at UDMA_REQMASKSET.B22;
    const register unsigned short int UDMA_REQMASKSET_SET23 = 23;
    sbit  UDMA_REQMASKSET_SET23_bit at UDMA_REQMASKSET.B23;
    const register unsigned short int UDMA_REQMASKSET_SET24 = 24;
    sbit  UDMA_REQMASKSET_SET24_bit at UDMA_REQMASKSET.B24;
    const register unsigned short int UDMA_REQMASKSET_SET25 = 25;
    sbit  UDMA_REQMASKSET_SET25_bit at UDMA_REQMASKSET.B25;
    const register unsigned short int UDMA_REQMASKSET_SET26 = 26;
    sbit  UDMA_REQMASKSET_SET26_bit at UDMA_REQMASKSET.B26;
    const register unsigned short int UDMA_REQMASKSET_SET27 = 27;
    sbit  UDMA_REQMASKSET_SET27_bit at UDMA_REQMASKSET.B27;
    const register unsigned short int UDMA_REQMASKSET_SET28 = 28;
    sbit  UDMA_REQMASKSET_SET28_bit at UDMA_REQMASKSET.B28;
    const register unsigned short int UDMA_REQMASKSET_SET29 = 29;
    sbit  UDMA_REQMASKSET_SET29_bit at UDMA_REQMASKSET.B29;
    const register unsigned short int UDMA_REQMASKSET_SET30 = 30;
    sbit  UDMA_REQMASKSET_SET30_bit at UDMA_REQMASKSET.B30;
    const register unsigned short int UDMA_REQMASKSET_SET31 = 31;
    sbit  UDMA_REQMASKSET_SET31_bit at UDMA_REQMASKSET.B31;

sfr unsigned long   volatile UDMA_REQMASKCLR      absolute 0x400FF024;
    const register unsigned short int UDMA_REQMASKCLR_CLR0 = 0;
    sbit  UDMA_REQMASKCLR_CLR0_bit at UDMA_REQMASKCLR.B0;
    const register unsigned short int UDMA_REQMASKCLR_CLR1 = 1;
    sbit  UDMA_REQMASKCLR_CLR1_bit at UDMA_REQMASKCLR.B1;
    const register unsigned short int UDMA_REQMASKCLR_CLR2 = 2;
    sbit  UDMA_REQMASKCLR_CLR2_bit at UDMA_REQMASKCLR.B2;
    const register unsigned short int UDMA_REQMASKCLR_CLR3 = 3;
    sbit  UDMA_REQMASKCLR_CLR3_bit at UDMA_REQMASKCLR.B3;
    const register unsigned short int UDMA_REQMASKCLR_CLR4 = 4;
    sbit  UDMA_REQMASKCLR_CLR4_bit at UDMA_REQMASKCLR.B4;
    const register unsigned short int UDMA_REQMASKCLR_CLR5 = 5;
    sbit  UDMA_REQMASKCLR_CLR5_bit at UDMA_REQMASKCLR.B5;
    const register unsigned short int UDMA_REQMASKCLR_CLR6 = 6;
    sbit  UDMA_REQMASKCLR_CLR6_bit at UDMA_REQMASKCLR.B6;
    const register unsigned short int UDMA_REQMASKCLR_CLR7 = 7;
    sbit  UDMA_REQMASKCLR_CLR7_bit at UDMA_REQMASKCLR.B7;
    const register unsigned short int UDMA_REQMASKCLR_CLR8 = 8;
    sbit  UDMA_REQMASKCLR_CLR8_bit at UDMA_REQMASKCLR.B8;
    const register unsigned short int UDMA_REQMASKCLR_CLR9 = 9;
    sbit  UDMA_REQMASKCLR_CLR9_bit at UDMA_REQMASKCLR.B9;
    const register unsigned short int UDMA_REQMASKCLR_CLR10 = 10;
    sbit  UDMA_REQMASKCLR_CLR10_bit at UDMA_REQMASKCLR.B10;
    const register unsigned short int UDMA_REQMASKCLR_CLR11 = 11;
    sbit  UDMA_REQMASKCLR_CLR11_bit at UDMA_REQMASKCLR.B11;
    const register unsigned short int UDMA_REQMASKCLR_CLR12 = 12;
    sbit  UDMA_REQMASKCLR_CLR12_bit at UDMA_REQMASKCLR.B12;
    const register unsigned short int UDMA_REQMASKCLR_CLR13 = 13;
    sbit  UDMA_REQMASKCLR_CLR13_bit at UDMA_REQMASKCLR.B13;
    const register unsigned short int UDMA_REQMASKCLR_CLR14 = 14;
    sbit  UDMA_REQMASKCLR_CLR14_bit at UDMA_REQMASKCLR.B14;
    const register unsigned short int UDMA_REQMASKCLR_CLR15 = 15;
    sbit  UDMA_REQMASKCLR_CLR15_bit at UDMA_REQMASKCLR.B15;
    const register unsigned short int UDMA_REQMASKCLR_CLR16 = 16;
    sbit  UDMA_REQMASKCLR_CLR16_bit at UDMA_REQMASKCLR.B16;
    const register unsigned short int UDMA_REQMASKCLR_CLR17 = 17;
    sbit  UDMA_REQMASKCLR_CLR17_bit at UDMA_REQMASKCLR.B17;
    const register unsigned short int UDMA_REQMASKCLR_CLR18 = 18;
    sbit  UDMA_REQMASKCLR_CLR18_bit at UDMA_REQMASKCLR.B18;
    const register unsigned short int UDMA_REQMASKCLR_CLR19 = 19;
    sbit  UDMA_REQMASKCLR_CLR19_bit at UDMA_REQMASKCLR.B19;
    const register unsigned short int UDMA_REQMASKCLR_CLR20 = 20;
    sbit  UDMA_REQMASKCLR_CLR20_bit at UDMA_REQMASKCLR.B20;
    const register unsigned short int UDMA_REQMASKCLR_CLR21 = 21;
    sbit  UDMA_REQMASKCLR_CLR21_bit at UDMA_REQMASKCLR.B21;
    const register unsigned short int UDMA_REQMASKCLR_CLR22 = 22;
    sbit  UDMA_REQMASKCLR_CLR22_bit at UDMA_REQMASKCLR.B22;
    const register unsigned short int UDMA_REQMASKCLR_CLR23 = 23;
    sbit  UDMA_REQMASKCLR_CLR23_bit at UDMA_REQMASKCLR.B23;
    const register unsigned short int UDMA_REQMASKCLR_CLR24 = 24;
    sbit  UDMA_REQMASKCLR_CLR24_bit at UDMA_REQMASKCLR.B24;
    const register unsigned short int UDMA_REQMASKCLR_CLR25 = 25;
    sbit  UDMA_REQMASKCLR_CLR25_bit at UDMA_REQMASKCLR.B25;
    const register unsigned short int UDMA_REQMASKCLR_CLR26 = 26;
    sbit  UDMA_REQMASKCLR_CLR26_bit at UDMA_REQMASKCLR.B26;
    const register unsigned short int UDMA_REQMASKCLR_CLR27 = 27;
    sbit  UDMA_REQMASKCLR_CLR27_bit at UDMA_REQMASKCLR.B27;
    const register unsigned short int UDMA_REQMASKCLR_CLR28 = 28;
    sbit  UDMA_REQMASKCLR_CLR28_bit at UDMA_REQMASKCLR.B28;
    const register unsigned short int UDMA_REQMASKCLR_CLR29 = 29;
    sbit  UDMA_REQMASKCLR_CLR29_bit at UDMA_REQMASKCLR.B29;
    const register unsigned short int UDMA_REQMASKCLR_CLR30 = 30;
    sbit  UDMA_REQMASKCLR_CLR30_bit at UDMA_REQMASKCLR.B30;
    const register unsigned short int UDMA_REQMASKCLR_CLR31 = 31;
    sbit  UDMA_REQMASKCLR_CLR31_bit at UDMA_REQMASKCLR.B31;

sfr unsigned long   volatile UDMA_ENASET          absolute 0x400FF028;
    const register unsigned short int UDMA_ENASET_SET0 = 0;
    sbit  UDMA_ENASET_SET0_bit at UDMA_ENASET.B0;
    const register unsigned short int UDMA_ENASET_SET1 = 1;
    sbit  UDMA_ENASET_SET1_bit at UDMA_ENASET.B1;
    const register unsigned short int UDMA_ENASET_SET2 = 2;
    sbit  UDMA_ENASET_SET2_bit at UDMA_ENASET.B2;
    const register unsigned short int UDMA_ENASET_SET3 = 3;
    sbit  UDMA_ENASET_SET3_bit at UDMA_ENASET.B3;
    const register unsigned short int UDMA_ENASET_SET4 = 4;
    sbit  UDMA_ENASET_SET4_bit at UDMA_ENASET.B4;
    const register unsigned short int UDMA_ENASET_SET5 = 5;
    sbit  UDMA_ENASET_SET5_bit at UDMA_ENASET.B5;
    const register unsigned short int UDMA_ENASET_SET6 = 6;
    sbit  UDMA_ENASET_SET6_bit at UDMA_ENASET.B6;
    const register unsigned short int UDMA_ENASET_SET7 = 7;
    sbit  UDMA_ENASET_SET7_bit at UDMA_ENASET.B7;
    const register unsigned short int UDMA_ENASET_SET8 = 8;
    sbit  UDMA_ENASET_SET8_bit at UDMA_ENASET.B8;
    const register unsigned short int UDMA_ENASET_SET9 = 9;
    sbit  UDMA_ENASET_SET9_bit at UDMA_ENASET.B9;
    const register unsigned short int UDMA_ENASET_SET10 = 10;
    sbit  UDMA_ENASET_SET10_bit at UDMA_ENASET.B10;
    const register unsigned short int UDMA_ENASET_SET11 = 11;
    sbit  UDMA_ENASET_SET11_bit at UDMA_ENASET.B11;
    const register unsigned short int UDMA_ENASET_SET12 = 12;
    sbit  UDMA_ENASET_SET12_bit at UDMA_ENASET.B12;
    const register unsigned short int UDMA_ENASET_SET13 = 13;
    sbit  UDMA_ENASET_SET13_bit at UDMA_ENASET.B13;
    const register unsigned short int UDMA_ENASET_SET14 = 14;
    sbit  UDMA_ENASET_SET14_bit at UDMA_ENASET.B14;
    const register unsigned short int UDMA_ENASET_SET15 = 15;
    sbit  UDMA_ENASET_SET15_bit at UDMA_ENASET.B15;
    const register unsigned short int UDMA_ENASET_SET16 = 16;
    sbit  UDMA_ENASET_SET16_bit at UDMA_ENASET.B16;
    const register unsigned short int UDMA_ENASET_SET17 = 17;
    sbit  UDMA_ENASET_SET17_bit at UDMA_ENASET.B17;
    const register unsigned short int UDMA_ENASET_SET18 = 18;
    sbit  UDMA_ENASET_SET18_bit at UDMA_ENASET.B18;
    const register unsigned short int UDMA_ENASET_SET19 = 19;
    sbit  UDMA_ENASET_SET19_bit at UDMA_ENASET.B19;
    const register unsigned short int UDMA_ENASET_SET20 = 20;
    sbit  UDMA_ENASET_SET20_bit at UDMA_ENASET.B20;
    const register unsigned short int UDMA_ENASET_SET21 = 21;
    sbit  UDMA_ENASET_SET21_bit at UDMA_ENASET.B21;
    const register unsigned short int UDMA_ENASET_SET22 = 22;
    sbit  UDMA_ENASET_SET22_bit at UDMA_ENASET.B22;
    const register unsigned short int UDMA_ENASET_SET23 = 23;
    sbit  UDMA_ENASET_SET23_bit at UDMA_ENASET.B23;
    const register unsigned short int UDMA_ENASET_SET24 = 24;
    sbit  UDMA_ENASET_SET24_bit at UDMA_ENASET.B24;
    const register unsigned short int UDMA_ENASET_SET25 = 25;
    sbit  UDMA_ENASET_SET25_bit at UDMA_ENASET.B25;
    const register unsigned short int UDMA_ENASET_SET26 = 26;
    sbit  UDMA_ENASET_SET26_bit at UDMA_ENASET.B26;
    const register unsigned short int UDMA_ENASET_SET27 = 27;
    sbit  UDMA_ENASET_SET27_bit at UDMA_ENASET.B27;
    const register unsigned short int UDMA_ENASET_SET28 = 28;
    sbit  UDMA_ENASET_SET28_bit at UDMA_ENASET.B28;
    const register unsigned short int UDMA_ENASET_SET29 = 29;
    sbit  UDMA_ENASET_SET29_bit at UDMA_ENASET.B29;
    const register unsigned short int UDMA_ENASET_SET30 = 30;
    sbit  UDMA_ENASET_SET30_bit at UDMA_ENASET.B30;
    const register unsigned short int UDMA_ENASET_SET31 = 31;
    sbit  UDMA_ENASET_SET31_bit at UDMA_ENASET.B31;

sfr unsigned long   volatile UDMA_ENACLR          absolute 0x400FF02C;
    const register unsigned short int UDMA_ENACLR_CLR0 = 0;
    sbit  UDMA_ENACLR_CLR0_bit at UDMA_ENACLR.B0;
    const register unsigned short int UDMA_ENACLR_CLR1 = 1;
    sbit  UDMA_ENACLR_CLR1_bit at UDMA_ENACLR.B1;
    const register unsigned short int UDMA_ENACLR_CLR2 = 2;
    sbit  UDMA_ENACLR_CLR2_bit at UDMA_ENACLR.B2;
    const register unsigned short int UDMA_ENACLR_CLR3 = 3;
    sbit  UDMA_ENACLR_CLR3_bit at UDMA_ENACLR.B3;
    const register unsigned short int UDMA_ENACLR_CLR4 = 4;
    sbit  UDMA_ENACLR_CLR4_bit at UDMA_ENACLR.B4;
    const register unsigned short int UDMA_ENACLR_CLR5 = 5;
    sbit  UDMA_ENACLR_CLR5_bit at UDMA_ENACLR.B5;
    const register unsigned short int UDMA_ENACLR_CLR6 = 6;
    sbit  UDMA_ENACLR_CLR6_bit at UDMA_ENACLR.B6;
    const register unsigned short int UDMA_ENACLR_CLR7 = 7;
    sbit  UDMA_ENACLR_CLR7_bit at UDMA_ENACLR.B7;
    const register unsigned short int UDMA_ENACLR_CLR8 = 8;
    sbit  UDMA_ENACLR_CLR8_bit at UDMA_ENACLR.B8;
    const register unsigned short int UDMA_ENACLR_CLR9 = 9;
    sbit  UDMA_ENACLR_CLR9_bit at UDMA_ENACLR.B9;
    const register unsigned short int UDMA_ENACLR_CLR10 = 10;
    sbit  UDMA_ENACLR_CLR10_bit at UDMA_ENACLR.B10;
    const register unsigned short int UDMA_ENACLR_CLR11 = 11;
    sbit  UDMA_ENACLR_CLR11_bit at UDMA_ENACLR.B11;
    const register unsigned short int UDMA_ENACLR_CLR12 = 12;
    sbit  UDMA_ENACLR_CLR12_bit at UDMA_ENACLR.B12;
    const register unsigned short int UDMA_ENACLR_CLR13 = 13;
    sbit  UDMA_ENACLR_CLR13_bit at UDMA_ENACLR.B13;
    const register unsigned short int UDMA_ENACLR_CLR14 = 14;
    sbit  UDMA_ENACLR_CLR14_bit at UDMA_ENACLR.B14;
    const register unsigned short int UDMA_ENACLR_CLR15 = 15;
    sbit  UDMA_ENACLR_CLR15_bit at UDMA_ENACLR.B15;
    const register unsigned short int UDMA_ENACLR_CLR16 = 16;
    sbit  UDMA_ENACLR_CLR16_bit at UDMA_ENACLR.B16;
    const register unsigned short int UDMA_ENACLR_CLR17 = 17;
    sbit  UDMA_ENACLR_CLR17_bit at UDMA_ENACLR.B17;
    const register unsigned short int UDMA_ENACLR_CLR18 = 18;
    sbit  UDMA_ENACLR_CLR18_bit at UDMA_ENACLR.B18;
    const register unsigned short int UDMA_ENACLR_CLR19 = 19;
    sbit  UDMA_ENACLR_CLR19_bit at UDMA_ENACLR.B19;
    const register unsigned short int UDMA_ENACLR_CLR20 = 20;
    sbit  UDMA_ENACLR_CLR20_bit at UDMA_ENACLR.B20;
    const register unsigned short int UDMA_ENACLR_CLR21 = 21;
    sbit  UDMA_ENACLR_CLR21_bit at UDMA_ENACLR.B21;
    const register unsigned short int UDMA_ENACLR_CLR22 = 22;
    sbit  UDMA_ENACLR_CLR22_bit at UDMA_ENACLR.B22;
    const register unsigned short int UDMA_ENACLR_CLR23 = 23;
    sbit  UDMA_ENACLR_CLR23_bit at UDMA_ENACLR.B23;
    const register unsigned short int UDMA_ENACLR_CLR24 = 24;
    sbit  UDMA_ENACLR_CLR24_bit at UDMA_ENACLR.B24;
    const register unsigned short int UDMA_ENACLR_CLR25 = 25;
    sbit  UDMA_ENACLR_CLR25_bit at UDMA_ENACLR.B25;
    const register unsigned short int UDMA_ENACLR_CLR26 = 26;
    sbit  UDMA_ENACLR_CLR26_bit at UDMA_ENACLR.B26;
    const register unsigned short int UDMA_ENACLR_CLR27 = 27;
    sbit  UDMA_ENACLR_CLR27_bit at UDMA_ENACLR.B27;
    const register unsigned short int UDMA_ENACLR_CLR28 = 28;
    sbit  UDMA_ENACLR_CLR28_bit at UDMA_ENACLR.B28;
    const register unsigned short int UDMA_ENACLR_CLR29 = 29;
    sbit  UDMA_ENACLR_CLR29_bit at UDMA_ENACLR.B29;
    const register unsigned short int UDMA_ENACLR_CLR30 = 30;
    sbit  UDMA_ENACLR_CLR30_bit at UDMA_ENACLR.B30;
    const register unsigned short int UDMA_ENACLR_CLR31 = 31;
    sbit  UDMA_ENACLR_CLR31_bit at UDMA_ENACLR.B31;

sfr unsigned long   volatile UDMA_ALTSET          absolute 0x400FF030;
    const register unsigned short int UDMA_ALTSET_SET0 = 0;
    sbit  UDMA_ALTSET_SET0_bit at UDMA_ALTSET.B0;
    const register unsigned short int UDMA_ALTSET_SET1 = 1;
    sbit  UDMA_ALTSET_SET1_bit at UDMA_ALTSET.B1;
    const register unsigned short int UDMA_ALTSET_SET2 = 2;
    sbit  UDMA_ALTSET_SET2_bit at UDMA_ALTSET.B2;
    const register unsigned short int UDMA_ALTSET_SET3 = 3;
    sbit  UDMA_ALTSET_SET3_bit at UDMA_ALTSET.B3;
    const register unsigned short int UDMA_ALTSET_SET4 = 4;
    sbit  UDMA_ALTSET_SET4_bit at UDMA_ALTSET.B4;
    const register unsigned short int UDMA_ALTSET_SET5 = 5;
    sbit  UDMA_ALTSET_SET5_bit at UDMA_ALTSET.B5;
    const register unsigned short int UDMA_ALTSET_SET6 = 6;
    sbit  UDMA_ALTSET_SET6_bit at UDMA_ALTSET.B6;
    const register unsigned short int UDMA_ALTSET_SET7 = 7;
    sbit  UDMA_ALTSET_SET7_bit at UDMA_ALTSET.B7;
    const register unsigned short int UDMA_ALTSET_SET8 = 8;
    sbit  UDMA_ALTSET_SET8_bit at UDMA_ALTSET.B8;
    const register unsigned short int UDMA_ALTSET_SET9 = 9;
    sbit  UDMA_ALTSET_SET9_bit at UDMA_ALTSET.B9;
    const register unsigned short int UDMA_ALTSET_SET10 = 10;
    sbit  UDMA_ALTSET_SET10_bit at UDMA_ALTSET.B10;
    const register unsigned short int UDMA_ALTSET_SET11 = 11;
    sbit  UDMA_ALTSET_SET11_bit at UDMA_ALTSET.B11;
    const register unsigned short int UDMA_ALTSET_SET12 = 12;
    sbit  UDMA_ALTSET_SET12_bit at UDMA_ALTSET.B12;
    const register unsigned short int UDMA_ALTSET_SET13 = 13;
    sbit  UDMA_ALTSET_SET13_bit at UDMA_ALTSET.B13;
    const register unsigned short int UDMA_ALTSET_SET14 = 14;
    sbit  UDMA_ALTSET_SET14_bit at UDMA_ALTSET.B14;
    const register unsigned short int UDMA_ALTSET_SET15 = 15;
    sbit  UDMA_ALTSET_SET15_bit at UDMA_ALTSET.B15;
    const register unsigned short int UDMA_ALTSET_SET16 = 16;
    sbit  UDMA_ALTSET_SET16_bit at UDMA_ALTSET.B16;
    const register unsigned short int UDMA_ALTSET_SET17 = 17;
    sbit  UDMA_ALTSET_SET17_bit at UDMA_ALTSET.B17;
    const register unsigned short int UDMA_ALTSET_SET18 = 18;
    sbit  UDMA_ALTSET_SET18_bit at UDMA_ALTSET.B18;
    const register unsigned short int UDMA_ALTSET_SET19 = 19;
    sbit  UDMA_ALTSET_SET19_bit at UDMA_ALTSET.B19;
    const register unsigned short int UDMA_ALTSET_SET20 = 20;
    sbit  UDMA_ALTSET_SET20_bit at UDMA_ALTSET.B20;
    const register unsigned short int UDMA_ALTSET_SET21 = 21;
    sbit  UDMA_ALTSET_SET21_bit at UDMA_ALTSET.B21;
    const register unsigned short int UDMA_ALTSET_SET22 = 22;
    sbit  UDMA_ALTSET_SET22_bit at UDMA_ALTSET.B22;
    const register unsigned short int UDMA_ALTSET_SET23 = 23;
    sbit  UDMA_ALTSET_SET23_bit at UDMA_ALTSET.B23;
    const register unsigned short int UDMA_ALTSET_SET24 = 24;
    sbit  UDMA_ALTSET_SET24_bit at UDMA_ALTSET.B24;
    const register unsigned short int UDMA_ALTSET_SET25 = 25;
    sbit  UDMA_ALTSET_SET25_bit at UDMA_ALTSET.B25;
    const register unsigned short int UDMA_ALTSET_SET26 = 26;
    sbit  UDMA_ALTSET_SET26_bit at UDMA_ALTSET.B26;
    const register unsigned short int UDMA_ALTSET_SET27 = 27;
    sbit  UDMA_ALTSET_SET27_bit at UDMA_ALTSET.B27;
    const register unsigned short int UDMA_ALTSET_SET28 = 28;
    sbit  UDMA_ALTSET_SET28_bit at UDMA_ALTSET.B28;
    const register unsigned short int UDMA_ALTSET_SET29 = 29;
    sbit  UDMA_ALTSET_SET29_bit at UDMA_ALTSET.B29;
    const register unsigned short int UDMA_ALTSET_SET30 = 30;
    sbit  UDMA_ALTSET_SET30_bit at UDMA_ALTSET.B30;
    const register unsigned short int UDMA_ALTSET_SET31 = 31;
    sbit  UDMA_ALTSET_SET31_bit at UDMA_ALTSET.B31;

sfr unsigned long   volatile UDMA_ALTCLR          absolute 0x400FF034;
    const register unsigned short int UDMA_ALTCLR_CLR0 = 0;
    sbit  UDMA_ALTCLR_CLR0_bit at UDMA_ALTCLR.B0;
    const register unsigned short int UDMA_ALTCLR_CLR1 = 1;
    sbit  UDMA_ALTCLR_CLR1_bit at UDMA_ALTCLR.B1;
    const register unsigned short int UDMA_ALTCLR_CLR2 = 2;
    sbit  UDMA_ALTCLR_CLR2_bit at UDMA_ALTCLR.B2;
    const register unsigned short int UDMA_ALTCLR_CLR3 = 3;
    sbit  UDMA_ALTCLR_CLR3_bit at UDMA_ALTCLR.B3;
    const register unsigned short int UDMA_ALTCLR_CLR4 = 4;
    sbit  UDMA_ALTCLR_CLR4_bit at UDMA_ALTCLR.B4;
    const register unsigned short int UDMA_ALTCLR_CLR5 = 5;
    sbit  UDMA_ALTCLR_CLR5_bit at UDMA_ALTCLR.B5;
    const register unsigned short int UDMA_ALTCLR_CLR6 = 6;
    sbit  UDMA_ALTCLR_CLR6_bit at UDMA_ALTCLR.B6;
    const register unsigned short int UDMA_ALTCLR_CLR7 = 7;
    sbit  UDMA_ALTCLR_CLR7_bit at UDMA_ALTCLR.B7;
    const register unsigned short int UDMA_ALTCLR_CLR8 = 8;
    sbit  UDMA_ALTCLR_CLR8_bit at UDMA_ALTCLR.B8;
    const register unsigned short int UDMA_ALTCLR_CLR9 = 9;
    sbit  UDMA_ALTCLR_CLR9_bit at UDMA_ALTCLR.B9;
    const register unsigned short int UDMA_ALTCLR_CLR10 = 10;
    sbit  UDMA_ALTCLR_CLR10_bit at UDMA_ALTCLR.B10;
    const register unsigned short int UDMA_ALTCLR_CLR11 = 11;
    sbit  UDMA_ALTCLR_CLR11_bit at UDMA_ALTCLR.B11;
    const register unsigned short int UDMA_ALTCLR_CLR12 = 12;
    sbit  UDMA_ALTCLR_CLR12_bit at UDMA_ALTCLR.B12;
    const register unsigned short int UDMA_ALTCLR_CLR13 = 13;
    sbit  UDMA_ALTCLR_CLR13_bit at UDMA_ALTCLR.B13;
    const register unsigned short int UDMA_ALTCLR_CLR14 = 14;
    sbit  UDMA_ALTCLR_CLR14_bit at UDMA_ALTCLR.B14;
    const register unsigned short int UDMA_ALTCLR_CLR15 = 15;
    sbit  UDMA_ALTCLR_CLR15_bit at UDMA_ALTCLR.B15;
    const register unsigned short int UDMA_ALTCLR_CLR16 = 16;
    sbit  UDMA_ALTCLR_CLR16_bit at UDMA_ALTCLR.B16;
    const register unsigned short int UDMA_ALTCLR_CLR17 = 17;
    sbit  UDMA_ALTCLR_CLR17_bit at UDMA_ALTCLR.B17;
    const register unsigned short int UDMA_ALTCLR_CLR18 = 18;
    sbit  UDMA_ALTCLR_CLR18_bit at UDMA_ALTCLR.B18;
    const register unsigned short int UDMA_ALTCLR_CLR19 = 19;
    sbit  UDMA_ALTCLR_CLR19_bit at UDMA_ALTCLR.B19;
    const register unsigned short int UDMA_ALTCLR_CLR20 = 20;
    sbit  UDMA_ALTCLR_CLR20_bit at UDMA_ALTCLR.B20;
    const register unsigned short int UDMA_ALTCLR_CLR21 = 21;
    sbit  UDMA_ALTCLR_CLR21_bit at UDMA_ALTCLR.B21;
    const register unsigned short int UDMA_ALTCLR_CLR22 = 22;
    sbit  UDMA_ALTCLR_CLR22_bit at UDMA_ALTCLR.B22;
    const register unsigned short int UDMA_ALTCLR_CLR23 = 23;
    sbit  UDMA_ALTCLR_CLR23_bit at UDMA_ALTCLR.B23;
    const register unsigned short int UDMA_ALTCLR_CLR24 = 24;
    sbit  UDMA_ALTCLR_CLR24_bit at UDMA_ALTCLR.B24;
    const register unsigned short int UDMA_ALTCLR_CLR25 = 25;
    sbit  UDMA_ALTCLR_CLR25_bit at UDMA_ALTCLR.B25;
    const register unsigned short int UDMA_ALTCLR_CLR26 = 26;
    sbit  UDMA_ALTCLR_CLR26_bit at UDMA_ALTCLR.B26;
    const register unsigned short int UDMA_ALTCLR_CLR27 = 27;
    sbit  UDMA_ALTCLR_CLR27_bit at UDMA_ALTCLR.B27;
    const register unsigned short int UDMA_ALTCLR_CLR28 = 28;
    sbit  UDMA_ALTCLR_CLR28_bit at UDMA_ALTCLR.B28;
    const register unsigned short int UDMA_ALTCLR_CLR29 = 29;
    sbit  UDMA_ALTCLR_CLR29_bit at UDMA_ALTCLR.B29;
    const register unsigned short int UDMA_ALTCLR_CLR30 = 30;
    sbit  UDMA_ALTCLR_CLR30_bit at UDMA_ALTCLR.B30;
    const register unsigned short int UDMA_ALTCLR_CLR31 = 31;
    sbit  UDMA_ALTCLR_CLR31_bit at UDMA_ALTCLR.B31;

sfr unsigned long   volatile UDMA_PRIOSET         absolute 0x400FF038;
    const register unsigned short int UDMA_PRIOSET_SET0 = 0;
    sbit  UDMA_PRIOSET_SET0_bit at UDMA_PRIOSET.B0;
    const register unsigned short int UDMA_PRIOSET_SET1 = 1;
    sbit  UDMA_PRIOSET_SET1_bit at UDMA_PRIOSET.B1;
    const register unsigned short int UDMA_PRIOSET_SET2 = 2;
    sbit  UDMA_PRIOSET_SET2_bit at UDMA_PRIOSET.B2;
    const register unsigned short int UDMA_PRIOSET_SET3 = 3;
    sbit  UDMA_PRIOSET_SET3_bit at UDMA_PRIOSET.B3;
    const register unsigned short int UDMA_PRIOSET_SET4 = 4;
    sbit  UDMA_PRIOSET_SET4_bit at UDMA_PRIOSET.B4;
    const register unsigned short int UDMA_PRIOSET_SET5 = 5;
    sbit  UDMA_PRIOSET_SET5_bit at UDMA_PRIOSET.B5;
    const register unsigned short int UDMA_PRIOSET_SET6 = 6;
    sbit  UDMA_PRIOSET_SET6_bit at UDMA_PRIOSET.B6;
    const register unsigned short int UDMA_PRIOSET_SET7 = 7;
    sbit  UDMA_PRIOSET_SET7_bit at UDMA_PRIOSET.B7;
    const register unsigned short int UDMA_PRIOSET_SET8 = 8;
    sbit  UDMA_PRIOSET_SET8_bit at UDMA_PRIOSET.B8;
    const register unsigned short int UDMA_PRIOSET_SET9 = 9;
    sbit  UDMA_PRIOSET_SET9_bit at UDMA_PRIOSET.B9;
    const register unsigned short int UDMA_PRIOSET_SET10 = 10;
    sbit  UDMA_PRIOSET_SET10_bit at UDMA_PRIOSET.B10;
    const register unsigned short int UDMA_PRIOSET_SET11 = 11;
    sbit  UDMA_PRIOSET_SET11_bit at UDMA_PRIOSET.B11;
    const register unsigned short int UDMA_PRIOSET_SET12 = 12;
    sbit  UDMA_PRIOSET_SET12_bit at UDMA_PRIOSET.B12;
    const register unsigned short int UDMA_PRIOSET_SET13 = 13;
    sbit  UDMA_PRIOSET_SET13_bit at UDMA_PRIOSET.B13;
    const register unsigned short int UDMA_PRIOSET_SET14 = 14;
    sbit  UDMA_PRIOSET_SET14_bit at UDMA_PRIOSET.B14;
    const register unsigned short int UDMA_PRIOSET_SET15 = 15;
    sbit  UDMA_PRIOSET_SET15_bit at UDMA_PRIOSET.B15;
    const register unsigned short int UDMA_PRIOSET_SET16 = 16;
    sbit  UDMA_PRIOSET_SET16_bit at UDMA_PRIOSET.B16;
    const register unsigned short int UDMA_PRIOSET_SET17 = 17;
    sbit  UDMA_PRIOSET_SET17_bit at UDMA_PRIOSET.B17;
    const register unsigned short int UDMA_PRIOSET_SET18 = 18;
    sbit  UDMA_PRIOSET_SET18_bit at UDMA_PRIOSET.B18;
    const register unsigned short int UDMA_PRIOSET_SET19 = 19;
    sbit  UDMA_PRIOSET_SET19_bit at UDMA_PRIOSET.B19;
    const register unsigned short int UDMA_PRIOSET_SET20 = 20;
    sbit  UDMA_PRIOSET_SET20_bit at UDMA_PRIOSET.B20;
    const register unsigned short int UDMA_PRIOSET_SET21 = 21;
    sbit  UDMA_PRIOSET_SET21_bit at UDMA_PRIOSET.B21;
    const register unsigned short int UDMA_PRIOSET_SET22 = 22;
    sbit  UDMA_PRIOSET_SET22_bit at UDMA_PRIOSET.B22;
    const register unsigned short int UDMA_PRIOSET_SET23 = 23;
    sbit  UDMA_PRIOSET_SET23_bit at UDMA_PRIOSET.B23;
    const register unsigned short int UDMA_PRIOSET_SET24 = 24;
    sbit  UDMA_PRIOSET_SET24_bit at UDMA_PRIOSET.B24;
    const register unsigned short int UDMA_PRIOSET_SET25 = 25;
    sbit  UDMA_PRIOSET_SET25_bit at UDMA_PRIOSET.B25;
    const register unsigned short int UDMA_PRIOSET_SET26 = 26;
    sbit  UDMA_PRIOSET_SET26_bit at UDMA_PRIOSET.B26;
    const register unsigned short int UDMA_PRIOSET_SET27 = 27;
    sbit  UDMA_PRIOSET_SET27_bit at UDMA_PRIOSET.B27;
    const register unsigned short int UDMA_PRIOSET_SET28 = 28;
    sbit  UDMA_PRIOSET_SET28_bit at UDMA_PRIOSET.B28;
    const register unsigned short int UDMA_PRIOSET_SET29 = 29;
    sbit  UDMA_PRIOSET_SET29_bit at UDMA_PRIOSET.B29;
    const register unsigned short int UDMA_PRIOSET_SET30 = 30;
    sbit  UDMA_PRIOSET_SET30_bit at UDMA_PRIOSET.B30;
    const register unsigned short int UDMA_PRIOSET_SET31 = 31;
    sbit  UDMA_PRIOSET_SET31_bit at UDMA_PRIOSET.B31;

sfr unsigned long   volatile UDMA_PRIOCLR         absolute 0x400FF03C;
    const register unsigned short int UDMA_PRIOCLR_CLR0 = 0;
    sbit  UDMA_PRIOCLR_CLR0_bit at UDMA_PRIOCLR.B0;
    const register unsigned short int UDMA_PRIOCLR_CLR1 = 1;
    sbit  UDMA_PRIOCLR_CLR1_bit at UDMA_PRIOCLR.B1;
    const register unsigned short int UDMA_PRIOCLR_CLR2 = 2;
    sbit  UDMA_PRIOCLR_CLR2_bit at UDMA_PRIOCLR.B2;
    const register unsigned short int UDMA_PRIOCLR_CLR3 = 3;
    sbit  UDMA_PRIOCLR_CLR3_bit at UDMA_PRIOCLR.B3;
    const register unsigned short int UDMA_PRIOCLR_CLR4 = 4;
    sbit  UDMA_PRIOCLR_CLR4_bit at UDMA_PRIOCLR.B4;
    const register unsigned short int UDMA_PRIOCLR_CLR5 = 5;
    sbit  UDMA_PRIOCLR_CLR5_bit at UDMA_PRIOCLR.B5;
    const register unsigned short int UDMA_PRIOCLR_CLR6 = 6;
    sbit  UDMA_PRIOCLR_CLR6_bit at UDMA_PRIOCLR.B6;
    const register unsigned short int UDMA_PRIOCLR_CLR7 = 7;
    sbit  UDMA_PRIOCLR_CLR7_bit at UDMA_PRIOCLR.B7;
    const register unsigned short int UDMA_PRIOCLR_CLR8 = 8;
    sbit  UDMA_PRIOCLR_CLR8_bit at UDMA_PRIOCLR.B8;
    const register unsigned short int UDMA_PRIOCLR_CLR9 = 9;
    sbit  UDMA_PRIOCLR_CLR9_bit at UDMA_PRIOCLR.B9;
    const register unsigned short int UDMA_PRIOCLR_CLR10 = 10;
    sbit  UDMA_PRIOCLR_CLR10_bit at UDMA_PRIOCLR.B10;
    const register unsigned short int UDMA_PRIOCLR_CLR11 = 11;
    sbit  UDMA_PRIOCLR_CLR11_bit at UDMA_PRIOCLR.B11;
    const register unsigned short int UDMA_PRIOCLR_CLR12 = 12;
    sbit  UDMA_PRIOCLR_CLR12_bit at UDMA_PRIOCLR.B12;
    const register unsigned short int UDMA_PRIOCLR_CLR13 = 13;
    sbit  UDMA_PRIOCLR_CLR13_bit at UDMA_PRIOCLR.B13;
    const register unsigned short int UDMA_PRIOCLR_CLR14 = 14;
    sbit  UDMA_PRIOCLR_CLR14_bit at UDMA_PRIOCLR.B14;
    const register unsigned short int UDMA_PRIOCLR_CLR15 = 15;
    sbit  UDMA_PRIOCLR_CLR15_bit at UDMA_PRIOCLR.B15;
    const register unsigned short int UDMA_PRIOCLR_CLR16 = 16;
    sbit  UDMA_PRIOCLR_CLR16_bit at UDMA_PRIOCLR.B16;
    const register unsigned short int UDMA_PRIOCLR_CLR17 = 17;
    sbit  UDMA_PRIOCLR_CLR17_bit at UDMA_PRIOCLR.B17;
    const register unsigned short int UDMA_PRIOCLR_CLR18 = 18;
    sbit  UDMA_PRIOCLR_CLR18_bit at UDMA_PRIOCLR.B18;
    const register unsigned short int UDMA_PRIOCLR_CLR19 = 19;
    sbit  UDMA_PRIOCLR_CLR19_bit at UDMA_PRIOCLR.B19;
    const register unsigned short int UDMA_PRIOCLR_CLR20 = 20;
    sbit  UDMA_PRIOCLR_CLR20_bit at UDMA_PRIOCLR.B20;
    const register unsigned short int UDMA_PRIOCLR_CLR21 = 21;
    sbit  UDMA_PRIOCLR_CLR21_bit at UDMA_PRIOCLR.B21;
    const register unsigned short int UDMA_PRIOCLR_CLR22 = 22;
    sbit  UDMA_PRIOCLR_CLR22_bit at UDMA_PRIOCLR.B22;
    const register unsigned short int UDMA_PRIOCLR_CLR23 = 23;
    sbit  UDMA_PRIOCLR_CLR23_bit at UDMA_PRIOCLR.B23;
    const register unsigned short int UDMA_PRIOCLR_CLR24 = 24;
    sbit  UDMA_PRIOCLR_CLR24_bit at UDMA_PRIOCLR.B24;
    const register unsigned short int UDMA_PRIOCLR_CLR25 = 25;
    sbit  UDMA_PRIOCLR_CLR25_bit at UDMA_PRIOCLR.B25;
    const register unsigned short int UDMA_PRIOCLR_CLR26 = 26;
    sbit  UDMA_PRIOCLR_CLR26_bit at UDMA_PRIOCLR.B26;
    const register unsigned short int UDMA_PRIOCLR_CLR27 = 27;
    sbit  UDMA_PRIOCLR_CLR27_bit at UDMA_PRIOCLR.B27;
    const register unsigned short int UDMA_PRIOCLR_CLR28 = 28;
    sbit  UDMA_PRIOCLR_CLR28_bit at UDMA_PRIOCLR.B28;
    const register unsigned short int UDMA_PRIOCLR_CLR29 = 29;
    sbit  UDMA_PRIOCLR_CLR29_bit at UDMA_PRIOCLR.B29;
    const register unsigned short int UDMA_PRIOCLR_CLR30 = 30;
    sbit  UDMA_PRIOCLR_CLR30_bit at UDMA_PRIOCLR.B30;
    const register unsigned short int UDMA_PRIOCLR_CLR31 = 31;
    sbit  UDMA_PRIOCLR_CLR31_bit at UDMA_PRIOCLR.B31;

sfr unsigned long   volatile UDMA_ERRCLR          absolute 0x400FF04C;
    const register unsigned short int UDMA_ERRCLR_ERRCLR = 0;
    sbit  UDMA_ERRCLR_ERRCLR_bit at UDMA_ERRCLR.B0;

sfr unsigned long   volatile UDMA_CHASGN          absolute 0x400FF500;
    const register unsigned short int UDMA_CHASGN0 = 0;
    sbit  UDMA_CHASGN0_bit at UDMA_CHASGN.B0;
    const register unsigned short int UDMA_CHASGN1 = 1;
    sbit  UDMA_CHASGN1_bit at UDMA_CHASGN.B1;
    const register unsigned short int UDMA_CHASGN2 = 2;
    sbit  UDMA_CHASGN2_bit at UDMA_CHASGN.B2;
    const register unsigned short int UDMA_CHASGN3 = 3;
    sbit  UDMA_CHASGN3_bit at UDMA_CHASGN.B3;
    const register unsigned short int UDMA_CHASGN4 = 4;
    sbit  UDMA_CHASGN4_bit at UDMA_CHASGN.B4;
    const register unsigned short int UDMA_CHASGN5 = 5;
    sbit  UDMA_CHASGN5_bit at UDMA_CHASGN.B5;
    const register unsigned short int UDMA_CHASGN6 = 6;
    sbit  UDMA_CHASGN6_bit at UDMA_CHASGN.B6;
    const register unsigned short int UDMA_CHASGN7 = 7;
    sbit  UDMA_CHASGN7_bit at UDMA_CHASGN.B7;
    const register unsigned short int UDMA_CHASGN8 = 8;
    sbit  UDMA_CHASGN8_bit at UDMA_CHASGN.B8;
    const register unsigned short int UDMA_CHASGN9 = 9;
    sbit  UDMA_CHASGN9_bit at UDMA_CHASGN.B9;
    const register unsigned short int UDMA_CHASGN10 = 10;
    sbit  UDMA_CHASGN10_bit at UDMA_CHASGN.B10;
    const register unsigned short int UDMA_CHASGN11 = 11;
    sbit  UDMA_CHASGN11_bit at UDMA_CHASGN.B11;
    const register unsigned short int UDMA_CHASGN12 = 12;
    sbit  UDMA_CHASGN12_bit at UDMA_CHASGN.B12;
    const register unsigned short int UDMA_CHASGN13 = 13;
    sbit  UDMA_CHASGN13_bit at UDMA_CHASGN.B13;
    const register unsigned short int UDMA_CHASGN14 = 14;
    sbit  UDMA_CHASGN14_bit at UDMA_CHASGN.B14;
    const register unsigned short int UDMA_CHASGN15 = 15;
    sbit  UDMA_CHASGN15_bit at UDMA_CHASGN.B15;
    const register unsigned short int UDMA_CHASGN16 = 16;
    sbit  UDMA_CHASGN16_bit at UDMA_CHASGN.B16;
    const register unsigned short int UDMA_CHASGN17 = 17;
    sbit  UDMA_CHASGN17_bit at UDMA_CHASGN.B17;
    const register unsigned short int UDMA_CHASGN18 = 18;
    sbit  UDMA_CHASGN18_bit at UDMA_CHASGN.B18;
    const register unsigned short int UDMA_CHASGN19 = 19;
    sbit  UDMA_CHASGN19_bit at UDMA_CHASGN.B19;
    const register unsigned short int UDMA_CHASGN20 = 20;
    sbit  UDMA_CHASGN20_bit at UDMA_CHASGN.B20;
    const register unsigned short int UDMA_CHASGN21 = 21;
    sbit  UDMA_CHASGN21_bit at UDMA_CHASGN.B21;
    const register unsigned short int UDMA_CHASGN22 = 22;
    sbit  UDMA_CHASGN22_bit at UDMA_CHASGN.B22;
    const register unsigned short int UDMA_CHASGN23 = 23;
    sbit  UDMA_CHASGN23_bit at UDMA_CHASGN.B23;
    const register unsigned short int UDMA_CHASGN24 = 24;
    sbit  UDMA_CHASGN24_bit at UDMA_CHASGN.B24;
    const register unsigned short int UDMA_CHASGN25 = 25;
    sbit  UDMA_CHASGN25_bit at UDMA_CHASGN.B25;
    const register unsigned short int UDMA_CHASGN26 = 26;
    sbit  UDMA_CHASGN26_bit at UDMA_CHASGN.B26;
    const register unsigned short int UDMA_CHASGN27 = 27;
    sbit  UDMA_CHASGN27_bit at UDMA_CHASGN.B27;
    const register unsigned short int UDMA_CHASGN28 = 28;
    sbit  UDMA_CHASGN28_bit at UDMA_CHASGN.B28;
    const register unsigned short int UDMA_CHASGN29 = 29;
    sbit  UDMA_CHASGN29_bit at UDMA_CHASGN.B29;
    const register unsigned short int UDMA_CHASGN30 = 30;
    sbit  UDMA_CHASGN30_bit at UDMA_CHASGN.B30;
    const register unsigned short int UDMA_CHASGN31 = 31;
    sbit  UDMA_CHASGN31_bit at UDMA_CHASGN.B31;

sfr unsigned long   volatile UDMA_CHIS            absolute 0x400FF504;
    const register unsigned short int UDMA_CHIS0 = 0;
    sbit  UDMA_CHIS0_bit at UDMA_CHIS.B0;
    const register unsigned short int UDMA_CHIS1 = 1;
    sbit  UDMA_CHIS1_bit at UDMA_CHIS.B1;
    const register unsigned short int UDMA_CHIS2 = 2;
    sbit  UDMA_CHIS2_bit at UDMA_CHIS.B2;
    const register unsigned short int UDMA_CHIS3 = 3;
    sbit  UDMA_CHIS3_bit at UDMA_CHIS.B3;
    const register unsigned short int UDMA_CHIS4 = 4;
    sbit  UDMA_CHIS4_bit at UDMA_CHIS.B4;
    const register unsigned short int UDMA_CHIS5 = 5;
    sbit  UDMA_CHIS5_bit at UDMA_CHIS.B5;
    const register unsigned short int UDMA_CHIS6 = 6;
    sbit  UDMA_CHIS6_bit at UDMA_CHIS.B6;
    const register unsigned short int UDMA_CHIS7 = 7;
    sbit  UDMA_CHIS7_bit at UDMA_CHIS.B7;
    const register unsigned short int UDMA_CHIS8 = 8;
    sbit  UDMA_CHIS8_bit at UDMA_CHIS.B8;
    const register unsigned short int UDMA_CHIS9 = 9;
    sbit  UDMA_CHIS9_bit at UDMA_CHIS.B9;
    const register unsigned short int UDMA_CHIS10 = 10;
    sbit  UDMA_CHIS10_bit at UDMA_CHIS.B10;
    const register unsigned short int UDMA_CHIS11 = 11;
    sbit  UDMA_CHIS11_bit at UDMA_CHIS.B11;
    const register unsigned short int UDMA_CHIS12 = 12;
    sbit  UDMA_CHIS12_bit at UDMA_CHIS.B12;
    const register unsigned short int UDMA_CHIS13 = 13;
    sbit  UDMA_CHIS13_bit at UDMA_CHIS.B13;
    const register unsigned short int UDMA_CHIS14 = 14;
    sbit  UDMA_CHIS14_bit at UDMA_CHIS.B14;
    const register unsigned short int UDMA_CHIS15 = 15;
    sbit  UDMA_CHIS15_bit at UDMA_CHIS.B15;
    const register unsigned short int UDMA_CHIS16 = 16;
    sbit  UDMA_CHIS16_bit at UDMA_CHIS.B16;
    const register unsigned short int UDMA_CHIS17 = 17;
    sbit  UDMA_CHIS17_bit at UDMA_CHIS.B17;
    const register unsigned short int UDMA_CHIS18 = 18;
    sbit  UDMA_CHIS18_bit at UDMA_CHIS.B18;
    const register unsigned short int UDMA_CHIS19 = 19;
    sbit  UDMA_CHIS19_bit at UDMA_CHIS.B19;
    const register unsigned short int UDMA_CHIS20 = 20;
    sbit  UDMA_CHIS20_bit at UDMA_CHIS.B20;
    const register unsigned short int UDMA_CHIS21 = 21;
    sbit  UDMA_CHIS21_bit at UDMA_CHIS.B21;
    const register unsigned short int UDMA_CHIS22 = 22;
    sbit  UDMA_CHIS22_bit at UDMA_CHIS.B22;
    const register unsigned short int UDMA_CHIS23 = 23;
    sbit  UDMA_CHIS23_bit at UDMA_CHIS.B23;
    const register unsigned short int UDMA_CHIS24 = 24;
    sbit  UDMA_CHIS24_bit at UDMA_CHIS.B24;
    const register unsigned short int UDMA_CHIS25 = 25;
    sbit  UDMA_CHIS25_bit at UDMA_CHIS.B25;
    const register unsigned short int UDMA_CHIS26 = 26;
    sbit  UDMA_CHIS26_bit at UDMA_CHIS.B26;
    const register unsigned short int UDMA_CHIS27 = 27;
    sbit  UDMA_CHIS27_bit at UDMA_CHIS.B27;
    const register unsigned short int UDMA_CHIS28 = 28;
    sbit  UDMA_CHIS28_bit at UDMA_CHIS.B28;
    const register unsigned short int UDMA_CHIS29 = 29;
    sbit  UDMA_CHIS29_bit at UDMA_CHIS.B29;
    const register unsigned short int UDMA_CHIS30 = 30;
    sbit  UDMA_CHIS30_bit at UDMA_CHIS.B30;
    const register unsigned short int UDMA_CHIS31 = 31;
    sbit  UDMA_CHIS31_bit at UDMA_CHIS.B31;

sfr unsigned long   volatile UDMA_CHMAP0          absolute 0x400FF510;
    const register unsigned short int UDMA_CHMAP0_CH0SEL0 = 0;
    sbit  UDMA_CHMAP0_CH0SEL0_bit at UDMA_CHMAP0.B0;
    const register unsigned short int UDMA_CHMAP0_CH0SEL1 = 1;
    sbit  UDMA_CHMAP0_CH0SEL1_bit at UDMA_CHMAP0.B1;
    const register unsigned short int UDMA_CHMAP0_CH0SEL2 = 2;
    sbit  UDMA_CHMAP0_CH0SEL2_bit at UDMA_CHMAP0.B2;
    const register unsigned short int UDMA_CHMAP0_CH0SEL3 = 3;
    sbit  UDMA_CHMAP0_CH0SEL3_bit at UDMA_CHMAP0.B3;
    const register unsigned short int UDMA_CHMAP0_CH1SEL4 = 4;
    sbit  UDMA_CHMAP0_CH1SEL4_bit at UDMA_CHMAP0.B4;
    const register unsigned short int UDMA_CHMAP0_CH1SEL5 = 5;
    sbit  UDMA_CHMAP0_CH1SEL5_bit at UDMA_CHMAP0.B5;
    const register unsigned short int UDMA_CHMAP0_CH1SEL6 = 6;
    sbit  UDMA_CHMAP0_CH1SEL6_bit at UDMA_CHMAP0.B6;
    const register unsigned short int UDMA_CHMAP0_CH1SEL7 = 7;
    sbit  UDMA_CHMAP0_CH1SEL7_bit at UDMA_CHMAP0.B7;
    const register unsigned short int UDMA_CHMAP0_CH2SEL8 = 8;
    sbit  UDMA_CHMAP0_CH2SEL8_bit at UDMA_CHMAP0.B8;
    const register unsigned short int UDMA_CHMAP0_CH2SEL9 = 9;
    sbit  UDMA_CHMAP0_CH2SEL9_bit at UDMA_CHMAP0.B9;
    const register unsigned short int UDMA_CHMAP0_CH2SEL10 = 10;
    sbit  UDMA_CHMAP0_CH2SEL10_bit at UDMA_CHMAP0.B10;
    const register unsigned short int UDMA_CHMAP0_CH2SEL11 = 11;
    sbit  UDMA_CHMAP0_CH2SEL11_bit at UDMA_CHMAP0.B11;
    const register unsigned short int UDMA_CHMAP0_CH3SEL12 = 12;
    sbit  UDMA_CHMAP0_CH3SEL12_bit at UDMA_CHMAP0.B12;
    const register unsigned short int UDMA_CHMAP0_CH3SEL13 = 13;
    sbit  UDMA_CHMAP0_CH3SEL13_bit at UDMA_CHMAP0.B13;
    const register unsigned short int UDMA_CHMAP0_CH3SEL14 = 14;
    sbit  UDMA_CHMAP0_CH3SEL14_bit at UDMA_CHMAP0.B14;
    const register unsigned short int UDMA_CHMAP0_CH3SEL15 = 15;
    sbit  UDMA_CHMAP0_CH3SEL15_bit at UDMA_CHMAP0.B15;
    const register unsigned short int UDMA_CHMAP0_CH4SEL16 = 16;
    sbit  UDMA_CHMAP0_CH4SEL16_bit at UDMA_CHMAP0.B16;
    const register unsigned short int UDMA_CHMAP0_CH4SEL17 = 17;
    sbit  UDMA_CHMAP0_CH4SEL17_bit at UDMA_CHMAP0.B17;
    const register unsigned short int UDMA_CHMAP0_CH4SEL18 = 18;
    sbit  UDMA_CHMAP0_CH4SEL18_bit at UDMA_CHMAP0.B18;
    const register unsigned short int UDMA_CHMAP0_CH4SEL19 = 19;
    sbit  UDMA_CHMAP0_CH4SEL19_bit at UDMA_CHMAP0.B19;
    const register unsigned short int UDMA_CHMAP0_CH5SEL20 = 20;
    sbit  UDMA_CHMAP0_CH5SEL20_bit at UDMA_CHMAP0.B20;
    const register unsigned short int UDMA_CHMAP0_CH5SEL21 = 21;
    sbit  UDMA_CHMAP0_CH5SEL21_bit at UDMA_CHMAP0.B21;
    const register unsigned short int UDMA_CHMAP0_CH5SEL22 = 22;
    sbit  UDMA_CHMAP0_CH5SEL22_bit at UDMA_CHMAP0.B22;
    const register unsigned short int UDMA_CHMAP0_CH5SEL23 = 23;
    sbit  UDMA_CHMAP0_CH5SEL23_bit at UDMA_CHMAP0.B23;
    const register unsigned short int UDMA_CHMAP0_CH6SEL24 = 24;
    sbit  UDMA_CHMAP0_CH6SEL24_bit at UDMA_CHMAP0.B24;
    const register unsigned short int UDMA_CHMAP0_CH6SEL25 = 25;
    sbit  UDMA_CHMAP0_CH6SEL25_bit at UDMA_CHMAP0.B25;
    const register unsigned short int UDMA_CHMAP0_CH6SEL26 = 26;
    sbit  UDMA_CHMAP0_CH6SEL26_bit at UDMA_CHMAP0.B26;
    const register unsigned short int UDMA_CHMAP0_CH6SEL27 = 27;
    sbit  UDMA_CHMAP0_CH6SEL27_bit at UDMA_CHMAP0.B27;
    const register unsigned short int UDMA_CHMAP0_CH7SEL28 = 28;
    sbit  UDMA_CHMAP0_CH7SEL28_bit at UDMA_CHMAP0.B28;
    const register unsigned short int UDMA_CHMAP0_CH7SEL29 = 29;
    sbit  UDMA_CHMAP0_CH7SEL29_bit at UDMA_CHMAP0.B29;
    const register unsigned short int UDMA_CHMAP0_CH7SEL30 = 30;
    sbit  UDMA_CHMAP0_CH7SEL30_bit at UDMA_CHMAP0.B30;
    const register unsigned short int UDMA_CHMAP0_CH7SEL31 = 31;
    sbit  UDMA_CHMAP0_CH7SEL31_bit at UDMA_CHMAP0.B31;

sfr unsigned long   volatile UDMA_CHMAP1          absolute 0x400FF514;
    const register unsigned short int UDMA_CHMAP1_CH8SEL0 = 0;
    sbit  UDMA_CHMAP1_CH8SEL0_bit at UDMA_CHMAP1.B0;
    const register unsigned short int UDMA_CHMAP1_CH8SEL1 = 1;
    sbit  UDMA_CHMAP1_CH8SEL1_bit at UDMA_CHMAP1.B1;
    const register unsigned short int UDMA_CHMAP1_CH8SEL2 = 2;
    sbit  UDMA_CHMAP1_CH8SEL2_bit at UDMA_CHMAP1.B2;
    const register unsigned short int UDMA_CHMAP1_CH8SEL3 = 3;
    sbit  UDMA_CHMAP1_CH8SEL3_bit at UDMA_CHMAP1.B3;
    const register unsigned short int UDMA_CHMAP1_CH9SEL4 = 4;
    sbit  UDMA_CHMAP1_CH9SEL4_bit at UDMA_CHMAP1.B4;
    const register unsigned short int UDMA_CHMAP1_CH9SEL5 = 5;
    sbit  UDMA_CHMAP1_CH9SEL5_bit at UDMA_CHMAP1.B5;
    const register unsigned short int UDMA_CHMAP1_CH9SEL6 = 6;
    sbit  UDMA_CHMAP1_CH9SEL6_bit at UDMA_CHMAP1.B6;
    const register unsigned short int UDMA_CHMAP1_CH9SEL7 = 7;
    sbit  UDMA_CHMAP1_CH9SEL7_bit at UDMA_CHMAP1.B7;
    const register unsigned short int UDMA_CHMAP1_CH10SEL8 = 8;
    sbit  UDMA_CHMAP1_CH10SEL8_bit at UDMA_CHMAP1.B8;
    const register unsigned short int UDMA_CHMAP1_CH10SEL9 = 9;
    sbit  UDMA_CHMAP1_CH10SEL9_bit at UDMA_CHMAP1.B9;
    const register unsigned short int UDMA_CHMAP1_CH10SEL10 = 10;
    sbit  UDMA_CHMAP1_CH10SEL10_bit at UDMA_CHMAP1.B10;
    const register unsigned short int UDMA_CHMAP1_CH10SEL11 = 11;
    sbit  UDMA_CHMAP1_CH10SEL11_bit at UDMA_CHMAP1.B11;
    const register unsigned short int UDMA_CHMAP1_CH11SEL12 = 12;
    sbit  UDMA_CHMAP1_CH11SEL12_bit at UDMA_CHMAP1.B12;
    const register unsigned short int UDMA_CHMAP1_CH11SEL13 = 13;
    sbit  UDMA_CHMAP1_CH11SEL13_bit at UDMA_CHMAP1.B13;
    const register unsigned short int UDMA_CHMAP1_CH11SEL14 = 14;
    sbit  UDMA_CHMAP1_CH11SEL14_bit at UDMA_CHMAP1.B14;
    const register unsigned short int UDMA_CHMAP1_CH11SEL15 = 15;
    sbit  UDMA_CHMAP1_CH11SEL15_bit at UDMA_CHMAP1.B15;
    const register unsigned short int UDMA_CHMAP1_CH12SEL16 = 16;
    sbit  UDMA_CHMAP1_CH12SEL16_bit at UDMA_CHMAP1.B16;
    const register unsigned short int UDMA_CHMAP1_CH12SEL17 = 17;
    sbit  UDMA_CHMAP1_CH12SEL17_bit at UDMA_CHMAP1.B17;
    const register unsigned short int UDMA_CHMAP1_CH12SEL18 = 18;
    sbit  UDMA_CHMAP1_CH12SEL18_bit at UDMA_CHMAP1.B18;
    const register unsigned short int UDMA_CHMAP1_CH12SEL19 = 19;
    sbit  UDMA_CHMAP1_CH12SEL19_bit at UDMA_CHMAP1.B19;
    const register unsigned short int UDMA_CHMAP1_CH13SEL20 = 20;
    sbit  UDMA_CHMAP1_CH13SEL20_bit at UDMA_CHMAP1.B20;
    const register unsigned short int UDMA_CHMAP1_CH13SEL21 = 21;
    sbit  UDMA_CHMAP1_CH13SEL21_bit at UDMA_CHMAP1.B21;
    const register unsigned short int UDMA_CHMAP1_CH13SEL22 = 22;
    sbit  UDMA_CHMAP1_CH13SEL22_bit at UDMA_CHMAP1.B22;
    const register unsigned short int UDMA_CHMAP1_CH13SEL23 = 23;
    sbit  UDMA_CHMAP1_CH13SEL23_bit at UDMA_CHMAP1.B23;
    const register unsigned short int UDMA_CHMAP1_CH14SEL24 = 24;
    sbit  UDMA_CHMAP1_CH14SEL24_bit at UDMA_CHMAP1.B24;
    const register unsigned short int UDMA_CHMAP1_CH14SEL25 = 25;
    sbit  UDMA_CHMAP1_CH14SEL25_bit at UDMA_CHMAP1.B25;
    const register unsigned short int UDMA_CHMAP1_CH14SEL26 = 26;
    sbit  UDMA_CHMAP1_CH14SEL26_bit at UDMA_CHMAP1.B26;
    const register unsigned short int UDMA_CHMAP1_CH14SEL27 = 27;
    sbit  UDMA_CHMAP1_CH14SEL27_bit at UDMA_CHMAP1.B27;
    const register unsigned short int UDMA_CHMAP1_CH15SEL28 = 28;
    sbit  UDMA_CHMAP1_CH15SEL28_bit at UDMA_CHMAP1.B28;
    const register unsigned short int UDMA_CHMAP1_CH15SEL29 = 29;
    sbit  UDMA_CHMAP1_CH15SEL29_bit at UDMA_CHMAP1.B29;
    const register unsigned short int UDMA_CHMAP1_CH15SEL30 = 30;
    sbit  UDMA_CHMAP1_CH15SEL30_bit at UDMA_CHMAP1.B30;
    const register unsigned short int UDMA_CHMAP1_CH15SEL31 = 31;
    sbit  UDMA_CHMAP1_CH15SEL31_bit at UDMA_CHMAP1.B31;

sfr unsigned long   volatile UDMA_CHMAP2          absolute 0x400FF518;
    const register unsigned short int UDMA_CHMAP2_CH16SEL0 = 0;
    sbit  UDMA_CHMAP2_CH16SEL0_bit at UDMA_CHMAP2.B0;
    const register unsigned short int UDMA_CHMAP2_CH16SEL1 = 1;
    sbit  UDMA_CHMAP2_CH16SEL1_bit at UDMA_CHMAP2.B1;
    const register unsigned short int UDMA_CHMAP2_CH16SEL2 = 2;
    sbit  UDMA_CHMAP2_CH16SEL2_bit at UDMA_CHMAP2.B2;
    const register unsigned short int UDMA_CHMAP2_CH16SEL3 = 3;
    sbit  UDMA_CHMAP2_CH16SEL3_bit at UDMA_CHMAP2.B3;
    const register unsigned short int UDMA_CHMAP2_CH17SEL4 = 4;
    sbit  UDMA_CHMAP2_CH17SEL4_bit at UDMA_CHMAP2.B4;
    const register unsigned short int UDMA_CHMAP2_CH17SEL5 = 5;
    sbit  UDMA_CHMAP2_CH17SEL5_bit at UDMA_CHMAP2.B5;
    const register unsigned short int UDMA_CHMAP2_CH17SEL6 = 6;
    sbit  UDMA_CHMAP2_CH17SEL6_bit at UDMA_CHMAP2.B6;
    const register unsigned short int UDMA_CHMAP2_CH17SEL7 = 7;
    sbit  UDMA_CHMAP2_CH17SEL7_bit at UDMA_CHMAP2.B7;
    const register unsigned short int UDMA_CHMAP2_CH18SEL8 = 8;
    sbit  UDMA_CHMAP2_CH18SEL8_bit at UDMA_CHMAP2.B8;
    const register unsigned short int UDMA_CHMAP2_CH18SEL9 = 9;
    sbit  UDMA_CHMAP2_CH18SEL9_bit at UDMA_CHMAP2.B9;
    const register unsigned short int UDMA_CHMAP2_CH18SEL10 = 10;
    sbit  UDMA_CHMAP2_CH18SEL10_bit at UDMA_CHMAP2.B10;
    const register unsigned short int UDMA_CHMAP2_CH18SEL11 = 11;
    sbit  UDMA_CHMAP2_CH18SEL11_bit at UDMA_CHMAP2.B11;
    const register unsigned short int UDMA_CHMAP2_CH19SEL12 = 12;
    sbit  UDMA_CHMAP2_CH19SEL12_bit at UDMA_CHMAP2.B12;
    const register unsigned short int UDMA_CHMAP2_CH19SEL13 = 13;
    sbit  UDMA_CHMAP2_CH19SEL13_bit at UDMA_CHMAP2.B13;
    const register unsigned short int UDMA_CHMAP2_CH19SEL14 = 14;
    sbit  UDMA_CHMAP2_CH19SEL14_bit at UDMA_CHMAP2.B14;
    const register unsigned short int UDMA_CHMAP2_CH19SEL15 = 15;
    sbit  UDMA_CHMAP2_CH19SEL15_bit at UDMA_CHMAP2.B15;
    const register unsigned short int UDMA_CHMAP2_CH20SEL16 = 16;
    sbit  UDMA_CHMAP2_CH20SEL16_bit at UDMA_CHMAP2.B16;
    const register unsigned short int UDMA_CHMAP2_CH20SEL17 = 17;
    sbit  UDMA_CHMAP2_CH20SEL17_bit at UDMA_CHMAP2.B17;
    const register unsigned short int UDMA_CHMAP2_CH20SEL18 = 18;
    sbit  UDMA_CHMAP2_CH20SEL18_bit at UDMA_CHMAP2.B18;
    const register unsigned short int UDMA_CHMAP2_CH20SEL19 = 19;
    sbit  UDMA_CHMAP2_CH20SEL19_bit at UDMA_CHMAP2.B19;
    const register unsigned short int UDMA_CHMAP2_CH21SEL20 = 20;
    sbit  UDMA_CHMAP2_CH21SEL20_bit at UDMA_CHMAP2.B20;
    const register unsigned short int UDMA_CHMAP2_CH21SEL21 = 21;
    sbit  UDMA_CHMAP2_CH21SEL21_bit at UDMA_CHMAP2.B21;
    const register unsigned short int UDMA_CHMAP2_CH21SEL22 = 22;
    sbit  UDMA_CHMAP2_CH21SEL22_bit at UDMA_CHMAP2.B22;
    const register unsigned short int UDMA_CHMAP2_CH21SEL23 = 23;
    sbit  UDMA_CHMAP2_CH21SEL23_bit at UDMA_CHMAP2.B23;
    const register unsigned short int UDMA_CHMAP2_CH22SEL24 = 24;
    sbit  UDMA_CHMAP2_CH22SEL24_bit at UDMA_CHMAP2.B24;
    const register unsigned short int UDMA_CHMAP2_CH22SEL25 = 25;
    sbit  UDMA_CHMAP2_CH22SEL25_bit at UDMA_CHMAP2.B25;
    const register unsigned short int UDMA_CHMAP2_CH22SEL26 = 26;
    sbit  UDMA_CHMAP2_CH22SEL26_bit at UDMA_CHMAP2.B26;
    const register unsigned short int UDMA_CHMAP2_CH22SEL27 = 27;
    sbit  UDMA_CHMAP2_CH22SEL27_bit at UDMA_CHMAP2.B27;
    const register unsigned short int UDMA_CHMAP2_CH23SEL28 = 28;
    sbit  UDMA_CHMAP2_CH23SEL28_bit at UDMA_CHMAP2.B28;
    const register unsigned short int UDMA_CHMAP2_CH23SEL29 = 29;
    sbit  UDMA_CHMAP2_CH23SEL29_bit at UDMA_CHMAP2.B29;
    const register unsigned short int UDMA_CHMAP2_CH23SEL30 = 30;
    sbit  UDMA_CHMAP2_CH23SEL30_bit at UDMA_CHMAP2.B30;
    const register unsigned short int UDMA_CHMAP2_CH23SEL31 = 31;
    sbit  UDMA_CHMAP2_CH23SEL31_bit at UDMA_CHMAP2.B31;

sfr unsigned long   volatile UDMA_CHMAP3          absolute 0x400FF51C;
    const register unsigned short int UDMA_CHMAP3_CH24SEL0 = 0;
    sbit  UDMA_CHMAP3_CH24SEL0_bit at UDMA_CHMAP3.B0;
    const register unsigned short int UDMA_CHMAP3_CH24SEL1 = 1;
    sbit  UDMA_CHMAP3_CH24SEL1_bit at UDMA_CHMAP3.B1;
    const register unsigned short int UDMA_CHMAP3_CH24SEL2 = 2;
    sbit  UDMA_CHMAP3_CH24SEL2_bit at UDMA_CHMAP3.B2;
    const register unsigned short int UDMA_CHMAP3_CH24SEL3 = 3;
    sbit  UDMA_CHMAP3_CH24SEL3_bit at UDMA_CHMAP3.B3;
    const register unsigned short int UDMA_CHMAP3_CH25SEL4 = 4;
    sbit  UDMA_CHMAP3_CH25SEL4_bit at UDMA_CHMAP3.B4;
    const register unsigned short int UDMA_CHMAP3_CH25SEL5 = 5;
    sbit  UDMA_CHMAP3_CH25SEL5_bit at UDMA_CHMAP3.B5;
    const register unsigned short int UDMA_CHMAP3_CH25SEL6 = 6;
    sbit  UDMA_CHMAP3_CH25SEL6_bit at UDMA_CHMAP3.B6;
    const register unsigned short int UDMA_CHMAP3_CH25SEL7 = 7;
    sbit  UDMA_CHMAP3_CH25SEL7_bit at UDMA_CHMAP3.B7;
    const register unsigned short int UDMA_CHMAP3_CH26SEL8 = 8;
    sbit  UDMA_CHMAP3_CH26SEL8_bit at UDMA_CHMAP3.B8;
    const register unsigned short int UDMA_CHMAP3_CH26SEL9 = 9;
    sbit  UDMA_CHMAP3_CH26SEL9_bit at UDMA_CHMAP3.B9;
    const register unsigned short int UDMA_CHMAP3_CH26SEL10 = 10;
    sbit  UDMA_CHMAP3_CH26SEL10_bit at UDMA_CHMAP3.B10;
    const register unsigned short int UDMA_CHMAP3_CH26SEL11 = 11;
    sbit  UDMA_CHMAP3_CH26SEL11_bit at UDMA_CHMAP3.B11;
    const register unsigned short int UDMA_CHMAP3_CH27SEL12 = 12;
    sbit  UDMA_CHMAP3_CH27SEL12_bit at UDMA_CHMAP3.B12;
    const register unsigned short int UDMA_CHMAP3_CH27SEL13 = 13;
    sbit  UDMA_CHMAP3_CH27SEL13_bit at UDMA_CHMAP3.B13;
    const register unsigned short int UDMA_CHMAP3_CH27SEL14 = 14;
    sbit  UDMA_CHMAP3_CH27SEL14_bit at UDMA_CHMAP3.B14;
    const register unsigned short int UDMA_CHMAP3_CH27SEL15 = 15;
    sbit  UDMA_CHMAP3_CH27SEL15_bit at UDMA_CHMAP3.B15;
    const register unsigned short int UDMA_CHMAP3_CH28SEL16 = 16;
    sbit  UDMA_CHMAP3_CH28SEL16_bit at UDMA_CHMAP3.B16;
    const register unsigned short int UDMA_CHMAP3_CH28SEL17 = 17;
    sbit  UDMA_CHMAP3_CH28SEL17_bit at UDMA_CHMAP3.B17;
    const register unsigned short int UDMA_CHMAP3_CH28SEL18 = 18;
    sbit  UDMA_CHMAP3_CH28SEL18_bit at UDMA_CHMAP3.B18;
    const register unsigned short int UDMA_CHMAP3_CH28SEL19 = 19;
    sbit  UDMA_CHMAP3_CH28SEL19_bit at UDMA_CHMAP3.B19;
    const register unsigned short int UDMA_CHMAP3_CH29SEL20 = 20;
    sbit  UDMA_CHMAP3_CH29SEL20_bit at UDMA_CHMAP3.B20;
    const register unsigned short int UDMA_CHMAP3_CH29SEL21 = 21;
    sbit  UDMA_CHMAP3_CH29SEL21_bit at UDMA_CHMAP3.B21;
    const register unsigned short int UDMA_CHMAP3_CH29SEL22 = 22;
    sbit  UDMA_CHMAP3_CH29SEL22_bit at UDMA_CHMAP3.B22;
    const register unsigned short int UDMA_CHMAP3_CH29SEL23 = 23;
    sbit  UDMA_CHMAP3_CH29SEL23_bit at UDMA_CHMAP3.B23;
    const register unsigned short int UDMA_CHMAP3_CH30SEL24 = 24;
    sbit  UDMA_CHMAP3_CH30SEL24_bit at UDMA_CHMAP3.B24;
    const register unsigned short int UDMA_CHMAP3_CH30SEL25 = 25;
    sbit  UDMA_CHMAP3_CH30SEL25_bit at UDMA_CHMAP3.B25;
    const register unsigned short int UDMA_CHMAP3_CH30SEL26 = 26;
    sbit  UDMA_CHMAP3_CH30SEL26_bit at UDMA_CHMAP3.B26;
    const register unsigned short int UDMA_CHMAP3_CH30SEL27 = 27;
    sbit  UDMA_CHMAP3_CH30SEL27_bit at UDMA_CHMAP3.B27;
    const register unsigned short int UDMA_CHMAP3_CH31SEL28 = 28;
    sbit  UDMA_CHMAP3_CH31SEL28_bit at UDMA_CHMAP3.B28;
    const register unsigned short int UDMA_CHMAP3_CH31SEL29 = 29;
    sbit  UDMA_CHMAP3_CH31SEL29_bit at UDMA_CHMAP3.B29;
    const register unsigned short int UDMA_CHMAP3_CH31SEL30 = 30;
    sbit  UDMA_CHMAP3_CH31SEL30_bit at UDMA_CHMAP3.B30;
    const register unsigned short int UDMA_CHMAP3_CH31SEL31 = 31;
    sbit  UDMA_CHMAP3_CH31SEL31_bit at UDMA_CHMAP3.B31;

sfr far unsigned long   volatile NVIC_INT_TYPE        absolute 0xE000E004;
    const register unsigned short int NVIC_INT_TYPE_LINES0 = 0;
    sbit  NVIC_INT_TYPE_LINES0_bit at NVIC_INT_TYPE.B0;
    const register unsigned short int NVIC_INT_TYPE_LINES1 = 1;
    sbit  NVIC_INT_TYPE_LINES1_bit at NVIC_INT_TYPE.B1;
    const register unsigned short int NVIC_INT_TYPE_LINES2 = 2;
    sbit  NVIC_INT_TYPE_LINES2_bit at NVIC_INT_TYPE.B2;
    const register unsigned short int NVIC_INT_TYPE_LINES3 = 3;
    sbit  NVIC_INT_TYPE_LINES3_bit at NVIC_INT_TYPE.B3;
    const register unsigned short int NVIC_INT_TYPE_LINES4 = 4;
    sbit  NVIC_INT_TYPE_LINES4_bit at NVIC_INT_TYPE.B4;

sfr far unsigned long   volatile NVIC_ACTLR           absolute 0xE000E008;
    const register unsigned short int NVIC_ACTLR_DISMCYC = 0;
    sbit  NVIC_ACTLR_DISMCYC_bit at NVIC_ACTLR.B0;
    const register unsigned short int NVIC_ACTLR_DISWBUF = 1;
    sbit  NVIC_ACTLR_DISWBUF_bit at NVIC_ACTLR.B1;
    const register unsigned short int NVIC_ACTLR_DISFOLD = 2;
    sbit  NVIC_ACTLR_DISFOLD_bit at NVIC_ACTLR.B2;
    const register unsigned short int NVIC_ACTLR_DISFPCA = 8;
    sbit  NVIC_ACTLR_DISFPCA_bit at NVIC_ACTLR.B8;
    const register unsigned short int NVIC_ACTLR_DISOOFP = 9;
    sbit  NVIC_ACTLR_DISOOFP_bit at NVIC_ACTLR.B9;

sfr far unsigned long   volatile NVIC_ST_CTRL         absolute 0xE000E010;
    const register unsigned short int NVIC_ST_CTRL_ENABLE = 0;
    sbit  NVIC_ST_CTRL_ENABLE_bit at NVIC_ST_CTRL.B0;
    const register unsigned short int NVIC_ST_CTRL_INTEN = 1;
    sbit  NVIC_ST_CTRL_INTEN_bit at NVIC_ST_CTRL.B1;
    const register unsigned short int NVIC_ST_CTRL_CLK_SRC = 2;
    sbit  NVIC_ST_CTRL_CLK_SRC_bit at NVIC_ST_CTRL.B2;
    const register unsigned short int NVIC_ST_CTRL_COUNT = 16;
    sbit  NVIC_ST_CTRL_COUNT_bit at NVIC_ST_CTRL.B16;

sfr far unsigned long   volatile NVIC_ST_RELOAD       absolute 0xE000E014;
    const register unsigned short int NVIC_ST_RELOAD0 = 0;
    sbit  NVIC_ST_RELOAD0_bit at NVIC_ST_RELOAD.B0;
    const register unsigned short int NVIC_ST_RELOAD1 = 1;
    sbit  NVIC_ST_RELOAD1_bit at NVIC_ST_RELOAD.B1;
    const register unsigned short int NVIC_ST_RELOAD2 = 2;
    sbit  NVIC_ST_RELOAD2_bit at NVIC_ST_RELOAD.B2;
    const register unsigned short int NVIC_ST_RELOAD3 = 3;
    sbit  NVIC_ST_RELOAD3_bit at NVIC_ST_RELOAD.B3;
    const register unsigned short int NVIC_ST_RELOAD4 = 4;
    sbit  NVIC_ST_RELOAD4_bit at NVIC_ST_RELOAD.B4;
    const register unsigned short int NVIC_ST_RELOAD5 = 5;
    sbit  NVIC_ST_RELOAD5_bit at NVIC_ST_RELOAD.B5;
    const register unsigned short int NVIC_ST_RELOAD6 = 6;
    sbit  NVIC_ST_RELOAD6_bit at NVIC_ST_RELOAD.B6;
    const register unsigned short int NVIC_ST_RELOAD7 = 7;
    sbit  NVIC_ST_RELOAD7_bit at NVIC_ST_RELOAD.B7;
    const register unsigned short int NVIC_ST_RELOAD8 = 8;
    sbit  NVIC_ST_RELOAD8_bit at NVIC_ST_RELOAD.B8;
    const register unsigned short int NVIC_ST_RELOAD9 = 9;
    sbit  NVIC_ST_RELOAD9_bit at NVIC_ST_RELOAD.B9;
    const register unsigned short int NVIC_ST_RELOAD10 = 10;
    sbit  NVIC_ST_RELOAD10_bit at NVIC_ST_RELOAD.B10;
    const register unsigned short int NVIC_ST_RELOAD11 = 11;
    sbit  NVIC_ST_RELOAD11_bit at NVIC_ST_RELOAD.B11;
    const register unsigned short int NVIC_ST_RELOAD12 = 12;
    sbit  NVIC_ST_RELOAD12_bit at NVIC_ST_RELOAD.B12;
    const register unsigned short int NVIC_ST_RELOAD13 = 13;
    sbit  NVIC_ST_RELOAD13_bit at NVIC_ST_RELOAD.B13;
    const register unsigned short int NVIC_ST_RELOAD14 = 14;
    sbit  NVIC_ST_RELOAD14_bit at NVIC_ST_RELOAD.B14;
    const register unsigned short int NVIC_ST_RELOAD15 = 15;
    sbit  NVIC_ST_RELOAD15_bit at NVIC_ST_RELOAD.B15;
    const register unsigned short int NVIC_ST_RELOAD16 = 16;
    sbit  NVIC_ST_RELOAD16_bit at NVIC_ST_RELOAD.B16;
    const register unsigned short int NVIC_ST_RELOAD17 = 17;
    sbit  NVIC_ST_RELOAD17_bit at NVIC_ST_RELOAD.B17;
    const register unsigned short int NVIC_ST_RELOAD18 = 18;
    sbit  NVIC_ST_RELOAD18_bit at NVIC_ST_RELOAD.B18;
    const register unsigned short int NVIC_ST_RELOAD19 = 19;
    sbit  NVIC_ST_RELOAD19_bit at NVIC_ST_RELOAD.B19;
    const register unsigned short int NVIC_ST_RELOAD20 = 20;
    sbit  NVIC_ST_RELOAD20_bit at NVIC_ST_RELOAD.B20;
    const register unsigned short int NVIC_ST_RELOAD21 = 21;
    sbit  NVIC_ST_RELOAD21_bit at NVIC_ST_RELOAD.B21;
    const register unsigned short int NVIC_ST_RELOAD22 = 22;
    sbit  NVIC_ST_RELOAD22_bit at NVIC_ST_RELOAD.B22;
    const register unsigned short int NVIC_ST_RELOAD23 = 23;
    sbit  NVIC_ST_RELOAD23_bit at NVIC_ST_RELOAD.B23;

sfr far unsigned long   volatile NVIC_ST_CURRENT      absolute 0xE000E018;
    const register unsigned short int NVIC_ST_CURRENT0 = 0;
    sbit  NVIC_ST_CURRENT0_bit at NVIC_ST_CURRENT.B0;
    const register unsigned short int NVIC_ST_CURRENT1 = 1;
    sbit  NVIC_ST_CURRENT1_bit at NVIC_ST_CURRENT.B1;
    const register unsigned short int NVIC_ST_CURRENT2 = 2;
    sbit  NVIC_ST_CURRENT2_bit at NVIC_ST_CURRENT.B2;
    const register unsigned short int NVIC_ST_CURRENT3 = 3;
    sbit  NVIC_ST_CURRENT3_bit at NVIC_ST_CURRENT.B3;
    const register unsigned short int NVIC_ST_CURRENT4 = 4;
    sbit  NVIC_ST_CURRENT4_bit at NVIC_ST_CURRENT.B4;
    const register unsigned short int NVIC_ST_CURRENT5 = 5;
    sbit  NVIC_ST_CURRENT5_bit at NVIC_ST_CURRENT.B5;
    const register unsigned short int NVIC_ST_CURRENT6 = 6;
    sbit  NVIC_ST_CURRENT6_bit at NVIC_ST_CURRENT.B6;
    const register unsigned short int NVIC_ST_CURRENT7 = 7;
    sbit  NVIC_ST_CURRENT7_bit at NVIC_ST_CURRENT.B7;
    const register unsigned short int NVIC_ST_CURRENT8 = 8;
    sbit  NVIC_ST_CURRENT8_bit at NVIC_ST_CURRENT.B8;
    const register unsigned short int NVIC_ST_CURRENT9 = 9;
    sbit  NVIC_ST_CURRENT9_bit at NVIC_ST_CURRENT.B9;
    const register unsigned short int NVIC_ST_CURRENT10 = 10;
    sbit  NVIC_ST_CURRENT10_bit at NVIC_ST_CURRENT.B10;
    const register unsigned short int NVIC_ST_CURRENT11 = 11;
    sbit  NVIC_ST_CURRENT11_bit at NVIC_ST_CURRENT.B11;
    const register unsigned short int NVIC_ST_CURRENT12 = 12;
    sbit  NVIC_ST_CURRENT12_bit at NVIC_ST_CURRENT.B12;
    const register unsigned short int NVIC_ST_CURRENT13 = 13;
    sbit  NVIC_ST_CURRENT13_bit at NVIC_ST_CURRENT.B13;
    const register unsigned short int NVIC_ST_CURRENT14 = 14;
    sbit  NVIC_ST_CURRENT14_bit at NVIC_ST_CURRENT.B14;
    const register unsigned short int NVIC_ST_CURRENT15 = 15;
    sbit  NVIC_ST_CURRENT15_bit at NVIC_ST_CURRENT.B15;
    const register unsigned short int NVIC_ST_CURRENT16 = 16;
    sbit  NVIC_ST_CURRENT16_bit at NVIC_ST_CURRENT.B16;
    const register unsigned short int NVIC_ST_CURRENT17 = 17;
    sbit  NVIC_ST_CURRENT17_bit at NVIC_ST_CURRENT.B17;
    const register unsigned short int NVIC_ST_CURRENT18 = 18;
    sbit  NVIC_ST_CURRENT18_bit at NVIC_ST_CURRENT.B18;
    const register unsigned short int NVIC_ST_CURRENT19 = 19;
    sbit  NVIC_ST_CURRENT19_bit at NVIC_ST_CURRENT.B19;
    const register unsigned short int NVIC_ST_CURRENT20 = 20;
    sbit  NVIC_ST_CURRENT20_bit at NVIC_ST_CURRENT.B20;
    const register unsigned short int NVIC_ST_CURRENT21 = 21;
    sbit  NVIC_ST_CURRENT21_bit at NVIC_ST_CURRENT.B21;
    const register unsigned short int NVIC_ST_CURRENT22 = 22;
    sbit  NVIC_ST_CURRENT22_bit at NVIC_ST_CURRENT.B22;
    const register unsigned short int NVIC_ST_CURRENT23 = 23;
    sbit  NVIC_ST_CURRENT23_bit at NVIC_ST_CURRENT.B23;

sfr far unsigned long   volatile NVIC_ST_CAL          absolute 0xE000E01C;
    const register unsigned short int NVIC_ST_CAL_ONEMS0 = 0;
    sbit  NVIC_ST_CAL_ONEMS0_bit at NVIC_ST_CAL.B0;
    const register unsigned short int NVIC_ST_CAL_ONEMS1 = 1;
    sbit  NVIC_ST_CAL_ONEMS1_bit at NVIC_ST_CAL.B1;
    const register unsigned short int NVIC_ST_CAL_ONEMS2 = 2;
    sbit  NVIC_ST_CAL_ONEMS2_bit at NVIC_ST_CAL.B2;
    const register unsigned short int NVIC_ST_CAL_ONEMS3 = 3;
    sbit  NVIC_ST_CAL_ONEMS3_bit at NVIC_ST_CAL.B3;
    const register unsigned short int NVIC_ST_CAL_ONEMS4 = 4;
    sbit  NVIC_ST_CAL_ONEMS4_bit at NVIC_ST_CAL.B4;
    const register unsigned short int NVIC_ST_CAL_ONEMS5 = 5;
    sbit  NVIC_ST_CAL_ONEMS5_bit at NVIC_ST_CAL.B5;
    const register unsigned short int NVIC_ST_CAL_ONEMS6 = 6;
    sbit  NVIC_ST_CAL_ONEMS6_bit at NVIC_ST_CAL.B6;
    const register unsigned short int NVIC_ST_CAL_ONEMS7 = 7;
    sbit  NVIC_ST_CAL_ONEMS7_bit at NVIC_ST_CAL.B7;
    const register unsigned short int NVIC_ST_CAL_ONEMS8 = 8;
    sbit  NVIC_ST_CAL_ONEMS8_bit at NVIC_ST_CAL.B8;
    const register unsigned short int NVIC_ST_CAL_ONEMS9 = 9;
    sbit  NVIC_ST_CAL_ONEMS9_bit at NVIC_ST_CAL.B9;
    const register unsigned short int NVIC_ST_CAL_ONEMS10 = 10;
    sbit  NVIC_ST_CAL_ONEMS10_bit at NVIC_ST_CAL.B10;
    const register unsigned short int NVIC_ST_CAL_ONEMS11 = 11;
    sbit  NVIC_ST_CAL_ONEMS11_bit at NVIC_ST_CAL.B11;
    const register unsigned short int NVIC_ST_CAL_ONEMS12 = 12;
    sbit  NVIC_ST_CAL_ONEMS12_bit at NVIC_ST_CAL.B12;
    const register unsigned short int NVIC_ST_CAL_ONEMS13 = 13;
    sbit  NVIC_ST_CAL_ONEMS13_bit at NVIC_ST_CAL.B13;
    const register unsigned short int NVIC_ST_CAL_ONEMS14 = 14;
    sbit  NVIC_ST_CAL_ONEMS14_bit at NVIC_ST_CAL.B14;
    const register unsigned short int NVIC_ST_CAL_ONEMS15 = 15;
    sbit  NVIC_ST_CAL_ONEMS15_bit at NVIC_ST_CAL.B15;
    const register unsigned short int NVIC_ST_CAL_ONEMS16 = 16;
    sbit  NVIC_ST_CAL_ONEMS16_bit at NVIC_ST_CAL.B16;
    const register unsigned short int NVIC_ST_CAL_ONEMS17 = 17;
    sbit  NVIC_ST_CAL_ONEMS17_bit at NVIC_ST_CAL.B17;
    const register unsigned short int NVIC_ST_CAL_ONEMS18 = 18;
    sbit  NVIC_ST_CAL_ONEMS18_bit at NVIC_ST_CAL.B18;
    const register unsigned short int NVIC_ST_CAL_ONEMS19 = 19;
    sbit  NVIC_ST_CAL_ONEMS19_bit at NVIC_ST_CAL.B19;
    const register unsigned short int NVIC_ST_CAL_ONEMS20 = 20;
    sbit  NVIC_ST_CAL_ONEMS20_bit at NVIC_ST_CAL.B20;
    const register unsigned short int NVIC_ST_CAL_ONEMS21 = 21;
    sbit  NVIC_ST_CAL_ONEMS21_bit at NVIC_ST_CAL.B21;
    const register unsigned short int NVIC_ST_CAL_ONEMS22 = 22;
    sbit  NVIC_ST_CAL_ONEMS22_bit at NVIC_ST_CAL.B22;
    const register unsigned short int NVIC_ST_CAL_ONEMS23 = 23;
    sbit  NVIC_ST_CAL_ONEMS23_bit at NVIC_ST_CAL.B23;
    const register unsigned short int NVIC_ST_CAL_SKEW = 30;
    sbit  NVIC_ST_CAL_SKEW_bit at NVIC_ST_CAL.B30;
    const register unsigned short int NVIC_ST_CAL_NOREF = 31;
    sbit  NVIC_ST_CAL_NOREF_bit at NVIC_ST_CAL.B31;

sfr far unsigned long   volatile NVIC_EN0             absolute 0xE000E100;
    const register unsigned short int NVIC_EN0_INT0 = 0;
    sbit  NVIC_EN0_INT0_bit at NVIC_EN0.B0;
    const register unsigned short int NVIC_EN0_INT1 = 1;
    sbit  NVIC_EN0_INT1_bit at NVIC_EN0.B1;
    const register unsigned short int NVIC_EN0_INT2 = 2;
    sbit  NVIC_EN0_INT2_bit at NVIC_EN0.B2;
    const register unsigned short int NVIC_EN0_INT3 = 3;
    sbit  NVIC_EN0_INT3_bit at NVIC_EN0.B3;
    const register unsigned short int NVIC_EN0_INT4 = 4;
    sbit  NVIC_EN0_INT4_bit at NVIC_EN0.B4;
    const register unsigned short int NVIC_EN0_INT5 = 5;
    sbit  NVIC_EN0_INT5_bit at NVIC_EN0.B5;
    const register unsigned short int NVIC_EN0_INT6 = 6;
    sbit  NVIC_EN0_INT6_bit at NVIC_EN0.B6;
    const register unsigned short int NVIC_EN0_INT7 = 7;
    sbit  NVIC_EN0_INT7_bit at NVIC_EN0.B7;
    const register unsigned short int NVIC_EN0_INT8 = 8;
    sbit  NVIC_EN0_INT8_bit at NVIC_EN0.B8;
    const register unsigned short int NVIC_EN0_INT9 = 9;
    sbit  NVIC_EN0_INT9_bit at NVIC_EN0.B9;
    const register unsigned short int NVIC_EN0_INT10 = 10;
    sbit  NVIC_EN0_INT10_bit at NVIC_EN0.B10;
    const register unsigned short int NVIC_EN0_INT11 = 11;
    sbit  NVIC_EN0_INT11_bit at NVIC_EN0.B11;
    const register unsigned short int NVIC_EN0_INT12 = 12;
    sbit  NVIC_EN0_INT12_bit at NVIC_EN0.B12;
    const register unsigned short int NVIC_EN0_INT13 = 13;
    sbit  NVIC_EN0_INT13_bit at NVIC_EN0.B13;
    const register unsigned short int NVIC_EN0_INT14 = 14;
    sbit  NVIC_EN0_INT14_bit at NVIC_EN0.B14;
    const register unsigned short int NVIC_EN0_INT15 = 15;
    sbit  NVIC_EN0_INT15_bit at NVIC_EN0.B15;
    const register unsigned short int NVIC_EN0_INT16 = 16;
    sbit  NVIC_EN0_INT16_bit at NVIC_EN0.B16;
    const register unsigned short int NVIC_EN0_INT17 = 17;
    sbit  NVIC_EN0_INT17_bit at NVIC_EN0.B17;
    const register unsigned short int NVIC_EN0_INT18 = 18;
    sbit  NVIC_EN0_INT18_bit at NVIC_EN0.B18;
    const register unsigned short int NVIC_EN0_INT19 = 19;
    sbit  NVIC_EN0_INT19_bit at NVIC_EN0.B19;
    const register unsigned short int NVIC_EN0_INT20 = 20;
    sbit  NVIC_EN0_INT20_bit at NVIC_EN0.B20;
    const register unsigned short int NVIC_EN0_INT21 = 21;
    sbit  NVIC_EN0_INT21_bit at NVIC_EN0.B21;
    const register unsigned short int NVIC_EN0_INT22 = 22;
    sbit  NVIC_EN0_INT22_bit at NVIC_EN0.B22;
    const register unsigned short int NVIC_EN0_INT23 = 23;
    sbit  NVIC_EN0_INT23_bit at NVIC_EN0.B23;
    const register unsigned short int NVIC_EN0_INT24 = 24;
    sbit  NVIC_EN0_INT24_bit at NVIC_EN0.B24;
    const register unsigned short int NVIC_EN0_INT25 = 25;
    sbit  NVIC_EN0_INT25_bit at NVIC_EN0.B25;
    const register unsigned short int NVIC_EN0_INT26 = 26;
    sbit  NVIC_EN0_INT26_bit at NVIC_EN0.B26;
    const register unsigned short int NVIC_EN0_INT27 = 27;
    sbit  NVIC_EN0_INT27_bit at NVIC_EN0.B27;
    const register unsigned short int NVIC_EN0_INT28 = 28;
    sbit  NVIC_EN0_INT28_bit at NVIC_EN0.B28;
    const register unsigned short int NVIC_EN0_INT29 = 29;
    sbit  NVIC_EN0_INT29_bit at NVIC_EN0.B29;
    const register unsigned short int NVIC_EN0_INT30 = 30;
    sbit  NVIC_EN0_INT30_bit at NVIC_EN0.B30;
    const register unsigned short int NVIC_EN0_INT31 = 31;
    sbit  NVIC_EN0_INT31_bit at NVIC_EN0.B31;

sfr far unsigned long   volatile NVIC_EN1             absolute 0xE000E104;
    const register unsigned short int NVIC_EN1_INT0 = 0;
    sbit  NVIC_EN1_INT0_bit at NVIC_EN1.B0;
    const register unsigned short int NVIC_EN1_INT1 = 1;
    sbit  NVIC_EN1_INT1_bit at NVIC_EN1.B1;
    const register unsigned short int NVIC_EN1_INT2 = 2;
    sbit  NVIC_EN1_INT2_bit at NVIC_EN1.B2;
    const register unsigned short int NVIC_EN1_INT3 = 3;
    sbit  NVIC_EN1_INT3_bit at NVIC_EN1.B3;
    const register unsigned short int NVIC_EN1_INT4 = 4;
    sbit  NVIC_EN1_INT4_bit at NVIC_EN1.B4;
    const register unsigned short int NVIC_EN1_INT5 = 5;
    sbit  NVIC_EN1_INT5_bit at NVIC_EN1.B5;
    const register unsigned short int NVIC_EN1_INT6 = 6;
    sbit  NVIC_EN1_INT6_bit at NVIC_EN1.B6;
    const register unsigned short int NVIC_EN1_INT7 = 7;
    sbit  NVIC_EN1_INT7_bit at NVIC_EN1.B7;
    const register unsigned short int NVIC_EN1_INT8 = 8;
    sbit  NVIC_EN1_INT8_bit at NVIC_EN1.B8;
    const register unsigned short int NVIC_EN1_INT9 = 9;
    sbit  NVIC_EN1_INT9_bit at NVIC_EN1.B9;
    const register unsigned short int NVIC_EN1_INT10 = 10;
    sbit  NVIC_EN1_INT10_bit at NVIC_EN1.B10;
    const register unsigned short int NVIC_EN1_INT11 = 11;
    sbit  NVIC_EN1_INT11_bit at NVIC_EN1.B11;
    const register unsigned short int NVIC_EN1_INT12 = 12;
    sbit  NVIC_EN1_INT12_bit at NVIC_EN1.B12;
    const register unsigned short int NVIC_EN1_INT13 = 13;
    sbit  NVIC_EN1_INT13_bit at NVIC_EN1.B13;
    const register unsigned short int NVIC_EN1_INT14 = 14;
    sbit  NVIC_EN1_INT14_bit at NVIC_EN1.B14;
    const register unsigned short int NVIC_EN1_INT15 = 15;
    sbit  NVIC_EN1_INT15_bit at NVIC_EN1.B15;
    const register unsigned short int NVIC_EN1_INT16 = 16;
    sbit  NVIC_EN1_INT16_bit at NVIC_EN1.B16;
    const register unsigned short int NVIC_EN1_INT17 = 17;
    sbit  NVIC_EN1_INT17_bit at NVIC_EN1.B17;
    const register unsigned short int NVIC_EN1_INT18 = 18;
    sbit  NVIC_EN1_INT18_bit at NVIC_EN1.B18;
    const register unsigned short int NVIC_EN1_INT19 = 19;
    sbit  NVIC_EN1_INT19_bit at NVIC_EN1.B19;
    const register unsigned short int NVIC_EN1_INT20 = 20;
    sbit  NVIC_EN1_INT20_bit at NVIC_EN1.B20;
    const register unsigned short int NVIC_EN1_INT21 = 21;
    sbit  NVIC_EN1_INT21_bit at NVIC_EN1.B21;
    const register unsigned short int NVIC_EN1_INT22 = 22;
    sbit  NVIC_EN1_INT22_bit at NVIC_EN1.B22;
    const register unsigned short int NVIC_EN1_INT23 = 23;
    sbit  NVIC_EN1_INT23_bit at NVIC_EN1.B23;
    const register unsigned short int NVIC_EN1_INT24 = 24;
    sbit  NVIC_EN1_INT24_bit at NVIC_EN1.B24;
    const register unsigned short int NVIC_EN1_INT25 = 25;
    sbit  NVIC_EN1_INT25_bit at NVIC_EN1.B25;
    const register unsigned short int NVIC_EN1_INT26 = 26;
    sbit  NVIC_EN1_INT26_bit at NVIC_EN1.B26;
    const register unsigned short int NVIC_EN1_INT27 = 27;
    sbit  NVIC_EN1_INT27_bit at NVIC_EN1.B27;
    const register unsigned short int NVIC_EN1_INT28 = 28;
    sbit  NVIC_EN1_INT28_bit at NVIC_EN1.B28;
    const register unsigned short int NVIC_EN1_INT29 = 29;
    sbit  NVIC_EN1_INT29_bit at NVIC_EN1.B29;
    const register unsigned short int NVIC_EN1_INT30 = 30;
    sbit  NVIC_EN1_INT30_bit at NVIC_EN1.B30;
    const register unsigned short int NVIC_EN1_INT31 = 31;
    sbit  NVIC_EN1_INT31_bit at NVIC_EN1.B31;

sfr far unsigned long   volatile NVIC_EN2             absolute 0xE000E108;
    const register unsigned short int NVIC_EN2_INT0 = 0;
    sbit  NVIC_EN2_INT0_bit at NVIC_EN2.B0;
    const register unsigned short int NVIC_EN2_INT1 = 1;
    sbit  NVIC_EN2_INT1_bit at NVIC_EN2.B1;
    const register unsigned short int NVIC_EN2_INT2 = 2;
    sbit  NVIC_EN2_INT2_bit at NVIC_EN2.B2;
    const register unsigned short int NVIC_EN2_INT3 = 3;
    sbit  NVIC_EN2_INT3_bit at NVIC_EN2.B3;
    const register unsigned short int NVIC_EN2_INT4 = 4;
    sbit  NVIC_EN2_INT4_bit at NVIC_EN2.B4;
    const register unsigned short int NVIC_EN2_INT5 = 5;
    sbit  NVIC_EN2_INT5_bit at NVIC_EN2.B5;
    const register unsigned short int NVIC_EN2_INT6 = 6;
    sbit  NVIC_EN2_INT6_bit at NVIC_EN2.B6;
    const register unsigned short int NVIC_EN2_INT7 = 7;
    sbit  NVIC_EN2_INT7_bit at NVIC_EN2.B7;
    const register unsigned short int NVIC_EN2_INT8 = 8;
    sbit  NVIC_EN2_INT8_bit at NVIC_EN2.B8;
    const register unsigned short int NVIC_EN2_INT9 = 9;
    sbit  NVIC_EN2_INT9_bit at NVIC_EN2.B9;
    const register unsigned short int NVIC_EN2_INT10 = 10;
    sbit  NVIC_EN2_INT10_bit at NVIC_EN2.B10;
    const register unsigned short int NVIC_EN2_INT11 = 11;
    sbit  NVIC_EN2_INT11_bit at NVIC_EN2.B11;
    const register unsigned short int NVIC_EN2_INT12 = 12;
    sbit  NVIC_EN2_INT12_bit at NVIC_EN2.B12;
    const register unsigned short int NVIC_EN2_INT13 = 13;
    sbit  NVIC_EN2_INT13_bit at NVIC_EN2.B13;
    const register unsigned short int NVIC_EN2_INT14 = 14;
    sbit  NVIC_EN2_INT14_bit at NVIC_EN2.B14;
    const register unsigned short int NVIC_EN2_INT15 = 15;
    sbit  NVIC_EN2_INT15_bit at NVIC_EN2.B15;
    const register unsigned short int NVIC_EN2_INT16 = 16;
    sbit  NVIC_EN2_INT16_bit at NVIC_EN2.B16;
    const register unsigned short int NVIC_EN2_INT17 = 17;
    sbit  NVIC_EN2_INT17_bit at NVIC_EN2.B17;
    const register unsigned short int NVIC_EN2_INT18 = 18;
    sbit  NVIC_EN2_INT18_bit at NVIC_EN2.B18;
    const register unsigned short int NVIC_EN2_INT19 = 19;
    sbit  NVIC_EN2_INT19_bit at NVIC_EN2.B19;
    const register unsigned short int NVIC_EN2_INT20 = 20;
    sbit  NVIC_EN2_INT20_bit at NVIC_EN2.B20;
    const register unsigned short int NVIC_EN2_INT21 = 21;
    sbit  NVIC_EN2_INT21_bit at NVIC_EN2.B21;
    const register unsigned short int NVIC_EN2_INT22 = 22;
    sbit  NVIC_EN2_INT22_bit at NVIC_EN2.B22;
    const register unsigned short int NVIC_EN2_INT23 = 23;
    sbit  NVIC_EN2_INT23_bit at NVIC_EN2.B23;
    const register unsigned short int NVIC_EN2_INT24 = 24;
    sbit  NVIC_EN2_INT24_bit at NVIC_EN2.B24;
    const register unsigned short int NVIC_EN2_INT25 = 25;
    sbit  NVIC_EN2_INT25_bit at NVIC_EN2.B25;
    const register unsigned short int NVIC_EN2_INT26 = 26;
    sbit  NVIC_EN2_INT26_bit at NVIC_EN2.B26;
    const register unsigned short int NVIC_EN2_INT27 = 27;
    sbit  NVIC_EN2_INT27_bit at NVIC_EN2.B27;
    const register unsigned short int NVIC_EN2_INT28 = 28;
    sbit  NVIC_EN2_INT28_bit at NVIC_EN2.B28;
    const register unsigned short int NVIC_EN2_INT29 = 29;
    sbit  NVIC_EN2_INT29_bit at NVIC_EN2.B29;
    const register unsigned short int NVIC_EN2_INT30 = 30;
    sbit  NVIC_EN2_INT30_bit at NVIC_EN2.B30;
    const register unsigned short int NVIC_EN2_INT31 = 31;
    sbit  NVIC_EN2_INT31_bit at NVIC_EN2.B31;

sfr far unsigned long   volatile NVIC_EN3             absolute 0xE000E10C;
    const register unsigned short int NVIC_EN3_INT0 = 0;
    sbit  NVIC_EN3_INT0_bit at NVIC_EN3.B0;
    const register unsigned short int NVIC_EN3_INT1 = 1;
    sbit  NVIC_EN3_INT1_bit at NVIC_EN3.B1;
    const register unsigned short int NVIC_EN3_INT2 = 2;
    sbit  NVIC_EN3_INT2_bit at NVIC_EN3.B2;
    const register unsigned short int NVIC_EN3_INT3 = 3;
    sbit  NVIC_EN3_INT3_bit at NVIC_EN3.B3;
    const register unsigned short int NVIC_EN3_INT4 = 4;
    sbit  NVIC_EN3_INT4_bit at NVIC_EN3.B4;
    const register unsigned short int NVIC_EN3_INT5 = 5;
    sbit  NVIC_EN3_INT5_bit at NVIC_EN3.B5;
    const register unsigned short int NVIC_EN3_INT6 = 6;
    sbit  NVIC_EN3_INT6_bit at NVIC_EN3.B6;
    const register unsigned short int NVIC_EN3_INT7 = 7;
    sbit  NVIC_EN3_INT7_bit at NVIC_EN3.B7;
    const register unsigned short int NVIC_EN3_INT8 = 8;
    sbit  NVIC_EN3_INT8_bit at NVIC_EN3.B8;
    const register unsigned short int NVIC_EN3_INT9 = 9;
    sbit  NVIC_EN3_INT9_bit at NVIC_EN3.B9;
    const register unsigned short int NVIC_EN3_INT10 = 10;
    sbit  NVIC_EN3_INT10_bit at NVIC_EN3.B10;
    const register unsigned short int NVIC_EN3_INT11 = 11;
    sbit  NVIC_EN3_INT11_bit at NVIC_EN3.B11;
    const register unsigned short int NVIC_EN3_INT12 = 12;
    sbit  NVIC_EN3_INT12_bit at NVIC_EN3.B12;
    const register unsigned short int NVIC_EN3_INT13 = 13;
    sbit  NVIC_EN3_INT13_bit at NVIC_EN3.B13;
    const register unsigned short int NVIC_EN3_INT14 = 14;
    sbit  NVIC_EN3_INT14_bit at NVIC_EN3.B14;
    const register unsigned short int NVIC_EN3_INT15 = 15;
    sbit  NVIC_EN3_INT15_bit at NVIC_EN3.B15;
    const register unsigned short int NVIC_EN3_INT16 = 16;
    sbit  NVIC_EN3_INT16_bit at NVIC_EN3.B16;
    const register unsigned short int NVIC_EN3_INT17 = 17;
    sbit  NVIC_EN3_INT17_bit at NVIC_EN3.B17;
    const register unsigned short int NVIC_EN3_INT18 = 18;
    sbit  NVIC_EN3_INT18_bit at NVIC_EN3.B18;
    const register unsigned short int NVIC_EN3_INT19 = 19;
    sbit  NVIC_EN3_INT19_bit at NVIC_EN3.B19;
    const register unsigned short int NVIC_EN3_INT20 = 20;
    sbit  NVIC_EN3_INT20_bit at NVIC_EN3.B20;
    const register unsigned short int NVIC_EN3_INT21 = 21;
    sbit  NVIC_EN3_INT21_bit at NVIC_EN3.B21;
    const register unsigned short int NVIC_EN3_INT22 = 22;
    sbit  NVIC_EN3_INT22_bit at NVIC_EN3.B22;
    const register unsigned short int NVIC_EN3_INT23 = 23;
    sbit  NVIC_EN3_INT23_bit at NVIC_EN3.B23;
    const register unsigned short int NVIC_EN3_INT24 = 24;
    sbit  NVIC_EN3_INT24_bit at NVIC_EN3.B24;
    const register unsigned short int NVIC_EN3_INT25 = 25;
    sbit  NVIC_EN3_INT25_bit at NVIC_EN3.B25;
    const register unsigned short int NVIC_EN3_INT26 = 26;
    sbit  NVIC_EN3_INT26_bit at NVIC_EN3.B26;
    const register unsigned short int NVIC_EN3_INT27 = 27;
    sbit  NVIC_EN3_INT27_bit at NVIC_EN3.B27;
    const register unsigned short int NVIC_EN3_INT28 = 28;
    sbit  NVIC_EN3_INT28_bit at NVIC_EN3.B28;
    const register unsigned short int NVIC_EN3_INT29 = 29;
    sbit  NVIC_EN3_INT29_bit at NVIC_EN3.B29;
    const register unsigned short int NVIC_EN3_INT30 = 30;
    sbit  NVIC_EN3_INT30_bit at NVIC_EN3.B30;
    const register unsigned short int NVIC_EN3_INT31 = 31;
    sbit  NVIC_EN3_INT31_bit at NVIC_EN3.B31;

sfr far unsigned long   volatile NVIC_EN4             absolute 0xE000E110;
    const register unsigned short int NVIC_EN4_INT0 = 0;
    sbit  NVIC_EN4_INT0_bit at NVIC_EN4.B0;
    const register unsigned short int NVIC_EN4_INT1 = 1;
    sbit  NVIC_EN4_INT1_bit at NVIC_EN4.B1;
    const register unsigned short int NVIC_EN4_INT2 = 2;
    sbit  NVIC_EN4_INT2_bit at NVIC_EN4.B2;
    const register unsigned short int NVIC_EN4_INT3 = 3;
    sbit  NVIC_EN4_INT3_bit at NVIC_EN4.B3;

sfr far unsigned long   volatile NVIC_DIS0            absolute 0xE000E180;
    const register unsigned short int NVIC_DIS0_INT0 = 0;
    sbit  NVIC_DIS0_INT0_bit at NVIC_DIS0.B0;
    const register unsigned short int NVIC_DIS0_INT1 = 1;
    sbit  NVIC_DIS0_INT1_bit at NVIC_DIS0.B1;
    const register unsigned short int NVIC_DIS0_INT2 = 2;
    sbit  NVIC_DIS0_INT2_bit at NVIC_DIS0.B2;
    const register unsigned short int NVIC_DIS0_INT3 = 3;
    sbit  NVIC_DIS0_INT3_bit at NVIC_DIS0.B3;
    const register unsigned short int NVIC_DIS0_INT4 = 4;
    sbit  NVIC_DIS0_INT4_bit at NVIC_DIS0.B4;
    const register unsigned short int NVIC_DIS0_INT5 = 5;
    sbit  NVIC_DIS0_INT5_bit at NVIC_DIS0.B5;
    const register unsigned short int NVIC_DIS0_INT6 = 6;
    sbit  NVIC_DIS0_INT6_bit at NVIC_DIS0.B6;
    const register unsigned short int NVIC_DIS0_INT7 = 7;
    sbit  NVIC_DIS0_INT7_bit at NVIC_DIS0.B7;
    const register unsigned short int NVIC_DIS0_INT8 = 8;
    sbit  NVIC_DIS0_INT8_bit at NVIC_DIS0.B8;
    const register unsigned short int NVIC_DIS0_INT9 = 9;
    sbit  NVIC_DIS0_INT9_bit at NVIC_DIS0.B9;
    const register unsigned short int NVIC_DIS0_INT10 = 10;
    sbit  NVIC_DIS0_INT10_bit at NVIC_DIS0.B10;
    const register unsigned short int NVIC_DIS0_INT11 = 11;
    sbit  NVIC_DIS0_INT11_bit at NVIC_DIS0.B11;
    const register unsigned short int NVIC_DIS0_INT12 = 12;
    sbit  NVIC_DIS0_INT12_bit at NVIC_DIS0.B12;
    const register unsigned short int NVIC_DIS0_INT13 = 13;
    sbit  NVIC_DIS0_INT13_bit at NVIC_DIS0.B13;
    const register unsigned short int NVIC_DIS0_INT14 = 14;
    sbit  NVIC_DIS0_INT14_bit at NVIC_DIS0.B14;
    const register unsigned short int NVIC_DIS0_INT15 = 15;
    sbit  NVIC_DIS0_INT15_bit at NVIC_DIS0.B15;
    const register unsigned short int NVIC_DIS0_INT16 = 16;
    sbit  NVIC_DIS0_INT16_bit at NVIC_DIS0.B16;
    const register unsigned short int NVIC_DIS0_INT17 = 17;
    sbit  NVIC_DIS0_INT17_bit at NVIC_DIS0.B17;
    const register unsigned short int NVIC_DIS0_INT18 = 18;
    sbit  NVIC_DIS0_INT18_bit at NVIC_DIS0.B18;
    const register unsigned short int NVIC_DIS0_INT19 = 19;
    sbit  NVIC_DIS0_INT19_bit at NVIC_DIS0.B19;
    const register unsigned short int NVIC_DIS0_INT20 = 20;
    sbit  NVIC_DIS0_INT20_bit at NVIC_DIS0.B20;
    const register unsigned short int NVIC_DIS0_INT21 = 21;
    sbit  NVIC_DIS0_INT21_bit at NVIC_DIS0.B21;
    const register unsigned short int NVIC_DIS0_INT22 = 22;
    sbit  NVIC_DIS0_INT22_bit at NVIC_DIS0.B22;
    const register unsigned short int NVIC_DIS0_INT23 = 23;
    sbit  NVIC_DIS0_INT23_bit at NVIC_DIS0.B23;
    const register unsigned short int NVIC_DIS0_INT24 = 24;
    sbit  NVIC_DIS0_INT24_bit at NVIC_DIS0.B24;
    const register unsigned short int NVIC_DIS0_INT25 = 25;
    sbit  NVIC_DIS0_INT25_bit at NVIC_DIS0.B25;
    const register unsigned short int NVIC_DIS0_INT26 = 26;
    sbit  NVIC_DIS0_INT26_bit at NVIC_DIS0.B26;
    const register unsigned short int NVIC_DIS0_INT27 = 27;
    sbit  NVIC_DIS0_INT27_bit at NVIC_DIS0.B27;
    const register unsigned short int NVIC_DIS0_INT28 = 28;
    sbit  NVIC_DIS0_INT28_bit at NVIC_DIS0.B28;
    const register unsigned short int NVIC_DIS0_INT29 = 29;
    sbit  NVIC_DIS0_INT29_bit at NVIC_DIS0.B29;
    const register unsigned short int NVIC_DIS0_INT30 = 30;
    sbit  NVIC_DIS0_INT30_bit at NVIC_DIS0.B30;
    const register unsigned short int NVIC_DIS0_INT31 = 31;
    sbit  NVIC_DIS0_INT31_bit at NVIC_DIS0.B31;

sfr far unsigned long   volatile NVIC_DIS1            absolute 0xE000E184;
    const register unsigned short int NVIC_DIS1_INT0 = 0;
    sbit  NVIC_DIS1_INT0_bit at NVIC_DIS1.B0;
    const register unsigned short int NVIC_DIS1_INT1 = 1;
    sbit  NVIC_DIS1_INT1_bit at NVIC_DIS1.B1;
    const register unsigned short int NVIC_DIS1_INT2 = 2;
    sbit  NVIC_DIS1_INT2_bit at NVIC_DIS1.B2;
    const register unsigned short int NVIC_DIS1_INT3 = 3;
    sbit  NVIC_DIS1_INT3_bit at NVIC_DIS1.B3;
    const register unsigned short int NVIC_DIS1_INT4 = 4;
    sbit  NVIC_DIS1_INT4_bit at NVIC_DIS1.B4;
    const register unsigned short int NVIC_DIS1_INT5 = 5;
    sbit  NVIC_DIS1_INT5_bit at NVIC_DIS1.B5;
    const register unsigned short int NVIC_DIS1_INT6 = 6;
    sbit  NVIC_DIS1_INT6_bit at NVIC_DIS1.B6;
    const register unsigned short int NVIC_DIS1_INT7 = 7;
    sbit  NVIC_DIS1_INT7_bit at NVIC_DIS1.B7;
    const register unsigned short int NVIC_DIS1_INT8 = 8;
    sbit  NVIC_DIS1_INT8_bit at NVIC_DIS1.B8;
    const register unsigned short int NVIC_DIS1_INT9 = 9;
    sbit  NVIC_DIS1_INT9_bit at NVIC_DIS1.B9;
    const register unsigned short int NVIC_DIS1_INT10 = 10;
    sbit  NVIC_DIS1_INT10_bit at NVIC_DIS1.B10;
    const register unsigned short int NVIC_DIS1_INT11 = 11;
    sbit  NVIC_DIS1_INT11_bit at NVIC_DIS1.B11;
    const register unsigned short int NVIC_DIS1_INT12 = 12;
    sbit  NVIC_DIS1_INT12_bit at NVIC_DIS1.B12;
    const register unsigned short int NVIC_DIS1_INT13 = 13;
    sbit  NVIC_DIS1_INT13_bit at NVIC_DIS1.B13;
    const register unsigned short int NVIC_DIS1_INT14 = 14;
    sbit  NVIC_DIS1_INT14_bit at NVIC_DIS1.B14;
    const register unsigned short int NVIC_DIS1_INT15 = 15;
    sbit  NVIC_DIS1_INT15_bit at NVIC_DIS1.B15;
    const register unsigned short int NVIC_DIS1_INT16 = 16;
    sbit  NVIC_DIS1_INT16_bit at NVIC_DIS1.B16;
    const register unsigned short int NVIC_DIS1_INT17 = 17;
    sbit  NVIC_DIS1_INT17_bit at NVIC_DIS1.B17;
    const register unsigned short int NVIC_DIS1_INT18 = 18;
    sbit  NVIC_DIS1_INT18_bit at NVIC_DIS1.B18;
    const register unsigned short int NVIC_DIS1_INT19 = 19;
    sbit  NVIC_DIS1_INT19_bit at NVIC_DIS1.B19;
    const register unsigned short int NVIC_DIS1_INT20 = 20;
    sbit  NVIC_DIS1_INT20_bit at NVIC_DIS1.B20;
    const register unsigned short int NVIC_DIS1_INT21 = 21;
    sbit  NVIC_DIS1_INT21_bit at NVIC_DIS1.B21;
    const register unsigned short int NVIC_DIS1_INT22 = 22;
    sbit  NVIC_DIS1_INT22_bit at NVIC_DIS1.B22;
    const register unsigned short int NVIC_DIS1_INT23 = 23;
    sbit  NVIC_DIS1_INT23_bit at NVIC_DIS1.B23;
    const register unsigned short int NVIC_DIS1_INT24 = 24;
    sbit  NVIC_DIS1_INT24_bit at NVIC_DIS1.B24;
    const register unsigned short int NVIC_DIS1_INT25 = 25;
    sbit  NVIC_DIS1_INT25_bit at NVIC_DIS1.B25;
    const register unsigned short int NVIC_DIS1_INT26 = 26;
    sbit  NVIC_DIS1_INT26_bit at NVIC_DIS1.B26;
    const register unsigned short int NVIC_DIS1_INT27 = 27;
    sbit  NVIC_DIS1_INT27_bit at NVIC_DIS1.B27;
    const register unsigned short int NVIC_DIS1_INT28 = 28;
    sbit  NVIC_DIS1_INT28_bit at NVIC_DIS1.B28;
    const register unsigned short int NVIC_DIS1_INT29 = 29;
    sbit  NVIC_DIS1_INT29_bit at NVIC_DIS1.B29;
    const register unsigned short int NVIC_DIS1_INT30 = 30;
    sbit  NVIC_DIS1_INT30_bit at NVIC_DIS1.B30;
    const register unsigned short int NVIC_DIS1_INT31 = 31;
    sbit  NVIC_DIS1_INT31_bit at NVIC_DIS1.B31;

sfr far unsigned long   volatile NVIC_DIS2            absolute 0xE000E188;
    const register unsigned short int NVIC_DIS2_INT0 = 0;
    sbit  NVIC_DIS2_INT0_bit at NVIC_DIS2.B0;
    const register unsigned short int NVIC_DIS2_INT1 = 1;
    sbit  NVIC_DIS2_INT1_bit at NVIC_DIS2.B1;
    const register unsigned short int NVIC_DIS2_INT2 = 2;
    sbit  NVIC_DIS2_INT2_bit at NVIC_DIS2.B2;
    const register unsigned short int NVIC_DIS2_INT3 = 3;
    sbit  NVIC_DIS2_INT3_bit at NVIC_DIS2.B3;
    const register unsigned short int NVIC_DIS2_INT4 = 4;
    sbit  NVIC_DIS2_INT4_bit at NVIC_DIS2.B4;
    const register unsigned short int NVIC_DIS2_INT5 = 5;
    sbit  NVIC_DIS2_INT5_bit at NVIC_DIS2.B5;
    const register unsigned short int NVIC_DIS2_INT6 = 6;
    sbit  NVIC_DIS2_INT6_bit at NVIC_DIS2.B6;
    const register unsigned short int NVIC_DIS2_INT7 = 7;
    sbit  NVIC_DIS2_INT7_bit at NVIC_DIS2.B7;
    const register unsigned short int NVIC_DIS2_INT8 = 8;
    sbit  NVIC_DIS2_INT8_bit at NVIC_DIS2.B8;
    const register unsigned short int NVIC_DIS2_INT9 = 9;
    sbit  NVIC_DIS2_INT9_bit at NVIC_DIS2.B9;
    const register unsigned short int NVIC_DIS2_INT10 = 10;
    sbit  NVIC_DIS2_INT10_bit at NVIC_DIS2.B10;
    const register unsigned short int NVIC_DIS2_INT11 = 11;
    sbit  NVIC_DIS2_INT11_bit at NVIC_DIS2.B11;
    const register unsigned short int NVIC_DIS2_INT12 = 12;
    sbit  NVIC_DIS2_INT12_bit at NVIC_DIS2.B12;
    const register unsigned short int NVIC_DIS2_INT13 = 13;
    sbit  NVIC_DIS2_INT13_bit at NVIC_DIS2.B13;
    const register unsigned short int NVIC_DIS2_INT14 = 14;
    sbit  NVIC_DIS2_INT14_bit at NVIC_DIS2.B14;
    const register unsigned short int NVIC_DIS2_INT15 = 15;
    sbit  NVIC_DIS2_INT15_bit at NVIC_DIS2.B15;
    const register unsigned short int NVIC_DIS2_INT16 = 16;
    sbit  NVIC_DIS2_INT16_bit at NVIC_DIS2.B16;
    const register unsigned short int NVIC_DIS2_INT17 = 17;
    sbit  NVIC_DIS2_INT17_bit at NVIC_DIS2.B17;
    const register unsigned short int NVIC_DIS2_INT18 = 18;
    sbit  NVIC_DIS2_INT18_bit at NVIC_DIS2.B18;
    const register unsigned short int NVIC_DIS2_INT19 = 19;
    sbit  NVIC_DIS2_INT19_bit at NVIC_DIS2.B19;
    const register unsigned short int NVIC_DIS2_INT20 = 20;
    sbit  NVIC_DIS2_INT20_bit at NVIC_DIS2.B20;
    const register unsigned short int NVIC_DIS2_INT21 = 21;
    sbit  NVIC_DIS2_INT21_bit at NVIC_DIS2.B21;
    const register unsigned short int NVIC_DIS2_INT22 = 22;
    sbit  NVIC_DIS2_INT22_bit at NVIC_DIS2.B22;
    const register unsigned short int NVIC_DIS2_INT23 = 23;
    sbit  NVIC_DIS2_INT23_bit at NVIC_DIS2.B23;
    const register unsigned short int NVIC_DIS2_INT24 = 24;
    sbit  NVIC_DIS2_INT24_bit at NVIC_DIS2.B24;
    const register unsigned short int NVIC_DIS2_INT25 = 25;
    sbit  NVIC_DIS2_INT25_bit at NVIC_DIS2.B25;
    const register unsigned short int NVIC_DIS2_INT26 = 26;
    sbit  NVIC_DIS2_INT26_bit at NVIC_DIS2.B26;
    const register unsigned short int NVIC_DIS2_INT27 = 27;
    sbit  NVIC_DIS2_INT27_bit at NVIC_DIS2.B27;
    const register unsigned short int NVIC_DIS2_INT28 = 28;
    sbit  NVIC_DIS2_INT28_bit at NVIC_DIS2.B28;
    const register unsigned short int NVIC_DIS2_INT29 = 29;
    sbit  NVIC_DIS2_INT29_bit at NVIC_DIS2.B29;
    const register unsigned short int NVIC_DIS2_INT30 = 30;
    sbit  NVIC_DIS2_INT30_bit at NVIC_DIS2.B30;
    const register unsigned short int NVIC_DIS2_INT31 = 31;
    sbit  NVIC_DIS2_INT31_bit at NVIC_DIS2.B31;

sfr far unsigned long   volatile NVIC_DIS3            absolute 0xE000E18C;
    const register unsigned short int NVIC_DIS3_INT0 = 0;
    sbit  NVIC_DIS3_INT0_bit at NVIC_DIS3.B0;
    const register unsigned short int NVIC_DIS3_INT1 = 1;
    sbit  NVIC_DIS3_INT1_bit at NVIC_DIS3.B1;
    const register unsigned short int NVIC_DIS3_INT2 = 2;
    sbit  NVIC_DIS3_INT2_bit at NVIC_DIS3.B2;
    const register unsigned short int NVIC_DIS3_INT3 = 3;
    sbit  NVIC_DIS3_INT3_bit at NVIC_DIS3.B3;
    const register unsigned short int NVIC_DIS3_INT4 = 4;
    sbit  NVIC_DIS3_INT4_bit at NVIC_DIS3.B4;
    const register unsigned short int NVIC_DIS3_INT5 = 5;
    sbit  NVIC_DIS3_INT5_bit at NVIC_DIS3.B5;
    const register unsigned short int NVIC_DIS3_INT6 = 6;
    sbit  NVIC_DIS3_INT6_bit at NVIC_DIS3.B6;
    const register unsigned short int NVIC_DIS3_INT7 = 7;
    sbit  NVIC_DIS3_INT7_bit at NVIC_DIS3.B7;
    const register unsigned short int NVIC_DIS3_INT8 = 8;
    sbit  NVIC_DIS3_INT8_bit at NVIC_DIS3.B8;
    const register unsigned short int NVIC_DIS3_INT9 = 9;
    sbit  NVIC_DIS3_INT9_bit at NVIC_DIS3.B9;
    const register unsigned short int NVIC_DIS3_INT10 = 10;
    sbit  NVIC_DIS3_INT10_bit at NVIC_DIS3.B10;
    const register unsigned short int NVIC_DIS3_INT11 = 11;
    sbit  NVIC_DIS3_INT11_bit at NVIC_DIS3.B11;
    const register unsigned short int NVIC_DIS3_INT12 = 12;
    sbit  NVIC_DIS3_INT12_bit at NVIC_DIS3.B12;
    const register unsigned short int NVIC_DIS3_INT13 = 13;
    sbit  NVIC_DIS3_INT13_bit at NVIC_DIS3.B13;
    const register unsigned short int NVIC_DIS3_INT14 = 14;
    sbit  NVIC_DIS3_INT14_bit at NVIC_DIS3.B14;
    const register unsigned short int NVIC_DIS3_INT15 = 15;
    sbit  NVIC_DIS3_INT15_bit at NVIC_DIS3.B15;
    const register unsigned short int NVIC_DIS3_INT16 = 16;
    sbit  NVIC_DIS3_INT16_bit at NVIC_DIS3.B16;
    const register unsigned short int NVIC_DIS3_INT17 = 17;
    sbit  NVIC_DIS3_INT17_bit at NVIC_DIS3.B17;
    const register unsigned short int NVIC_DIS3_INT18 = 18;
    sbit  NVIC_DIS3_INT18_bit at NVIC_DIS3.B18;
    const register unsigned short int NVIC_DIS3_INT19 = 19;
    sbit  NVIC_DIS3_INT19_bit at NVIC_DIS3.B19;
    const register unsigned short int NVIC_DIS3_INT20 = 20;
    sbit  NVIC_DIS3_INT20_bit at NVIC_DIS3.B20;
    const register unsigned short int NVIC_DIS3_INT21 = 21;
    sbit  NVIC_DIS3_INT21_bit at NVIC_DIS3.B21;
    const register unsigned short int NVIC_DIS3_INT22 = 22;
    sbit  NVIC_DIS3_INT22_bit at NVIC_DIS3.B22;
    const register unsigned short int NVIC_DIS3_INT23 = 23;
    sbit  NVIC_DIS3_INT23_bit at NVIC_DIS3.B23;
    const register unsigned short int NVIC_DIS3_INT24 = 24;
    sbit  NVIC_DIS3_INT24_bit at NVIC_DIS3.B24;
    const register unsigned short int NVIC_DIS3_INT25 = 25;
    sbit  NVIC_DIS3_INT25_bit at NVIC_DIS3.B25;
    const register unsigned short int NVIC_DIS3_INT26 = 26;
    sbit  NVIC_DIS3_INT26_bit at NVIC_DIS3.B26;
    const register unsigned short int NVIC_DIS3_INT27 = 27;
    sbit  NVIC_DIS3_INT27_bit at NVIC_DIS3.B27;
    const register unsigned short int NVIC_DIS3_INT28 = 28;
    sbit  NVIC_DIS3_INT28_bit at NVIC_DIS3.B28;
    const register unsigned short int NVIC_DIS3_INT29 = 29;
    sbit  NVIC_DIS3_INT29_bit at NVIC_DIS3.B29;
    const register unsigned short int NVIC_DIS3_INT30 = 30;
    sbit  NVIC_DIS3_INT30_bit at NVIC_DIS3.B30;
    const register unsigned short int NVIC_DIS3_INT31 = 31;
    sbit  NVIC_DIS3_INT31_bit at NVIC_DIS3.B31;

sfr far unsigned long   volatile NVIC_DIS4            absolute 0xE000E190;
    const register unsigned short int NVIC_DIS4_INT0 = 0;
    sbit  NVIC_DIS4_INT0_bit at NVIC_DIS4.B0;
    const register unsigned short int NVIC_DIS4_INT1 = 1;
    sbit  NVIC_DIS4_INT1_bit at NVIC_DIS4.B1;
    const register unsigned short int NVIC_DIS4_INT2 = 2;
    sbit  NVIC_DIS4_INT2_bit at NVIC_DIS4.B2;
    const register unsigned short int NVIC_DIS4_INT3 = 3;
    sbit  NVIC_DIS4_INT3_bit at NVIC_DIS4.B3;

sfr far unsigned long   volatile NVIC_PEND0           absolute 0xE000E200;
    const register unsigned short int NVIC_PEND0_INT0 = 0;
    sbit  NVIC_PEND0_INT0_bit at NVIC_PEND0.B0;
    const register unsigned short int NVIC_PEND0_INT1 = 1;
    sbit  NVIC_PEND0_INT1_bit at NVIC_PEND0.B1;
    const register unsigned short int NVIC_PEND0_INT2 = 2;
    sbit  NVIC_PEND0_INT2_bit at NVIC_PEND0.B2;
    const register unsigned short int NVIC_PEND0_INT3 = 3;
    sbit  NVIC_PEND0_INT3_bit at NVIC_PEND0.B3;
    const register unsigned short int NVIC_PEND0_INT4 = 4;
    sbit  NVIC_PEND0_INT4_bit at NVIC_PEND0.B4;
    const register unsigned short int NVIC_PEND0_INT5 = 5;
    sbit  NVIC_PEND0_INT5_bit at NVIC_PEND0.B5;
    const register unsigned short int NVIC_PEND0_INT6 = 6;
    sbit  NVIC_PEND0_INT6_bit at NVIC_PEND0.B6;
    const register unsigned short int NVIC_PEND0_INT7 = 7;
    sbit  NVIC_PEND0_INT7_bit at NVIC_PEND0.B7;
    const register unsigned short int NVIC_PEND0_INT8 = 8;
    sbit  NVIC_PEND0_INT8_bit at NVIC_PEND0.B8;
    const register unsigned short int NVIC_PEND0_INT9 = 9;
    sbit  NVIC_PEND0_INT9_bit at NVIC_PEND0.B9;
    const register unsigned short int NVIC_PEND0_INT10 = 10;
    sbit  NVIC_PEND0_INT10_bit at NVIC_PEND0.B10;
    const register unsigned short int NVIC_PEND0_INT11 = 11;
    sbit  NVIC_PEND0_INT11_bit at NVIC_PEND0.B11;
    const register unsigned short int NVIC_PEND0_INT12 = 12;
    sbit  NVIC_PEND0_INT12_bit at NVIC_PEND0.B12;
    const register unsigned short int NVIC_PEND0_INT13 = 13;
    sbit  NVIC_PEND0_INT13_bit at NVIC_PEND0.B13;
    const register unsigned short int NVIC_PEND0_INT14 = 14;
    sbit  NVIC_PEND0_INT14_bit at NVIC_PEND0.B14;
    const register unsigned short int NVIC_PEND0_INT15 = 15;
    sbit  NVIC_PEND0_INT15_bit at NVIC_PEND0.B15;
    const register unsigned short int NVIC_PEND0_INT16 = 16;
    sbit  NVIC_PEND0_INT16_bit at NVIC_PEND0.B16;
    const register unsigned short int NVIC_PEND0_INT17 = 17;
    sbit  NVIC_PEND0_INT17_bit at NVIC_PEND0.B17;
    const register unsigned short int NVIC_PEND0_INT18 = 18;
    sbit  NVIC_PEND0_INT18_bit at NVIC_PEND0.B18;
    const register unsigned short int NVIC_PEND0_INT19 = 19;
    sbit  NVIC_PEND0_INT19_bit at NVIC_PEND0.B19;
    const register unsigned short int NVIC_PEND0_INT20 = 20;
    sbit  NVIC_PEND0_INT20_bit at NVIC_PEND0.B20;
    const register unsigned short int NVIC_PEND0_INT21 = 21;
    sbit  NVIC_PEND0_INT21_bit at NVIC_PEND0.B21;
    const register unsigned short int NVIC_PEND0_INT22 = 22;
    sbit  NVIC_PEND0_INT22_bit at NVIC_PEND0.B22;
    const register unsigned short int NVIC_PEND0_INT23 = 23;
    sbit  NVIC_PEND0_INT23_bit at NVIC_PEND0.B23;
    const register unsigned short int NVIC_PEND0_INT24 = 24;
    sbit  NVIC_PEND0_INT24_bit at NVIC_PEND0.B24;
    const register unsigned short int NVIC_PEND0_INT25 = 25;
    sbit  NVIC_PEND0_INT25_bit at NVIC_PEND0.B25;
    const register unsigned short int NVIC_PEND0_INT26 = 26;
    sbit  NVIC_PEND0_INT26_bit at NVIC_PEND0.B26;
    const register unsigned short int NVIC_PEND0_INT27 = 27;
    sbit  NVIC_PEND0_INT27_bit at NVIC_PEND0.B27;
    const register unsigned short int NVIC_PEND0_INT28 = 28;
    sbit  NVIC_PEND0_INT28_bit at NVIC_PEND0.B28;
    const register unsigned short int NVIC_PEND0_INT29 = 29;
    sbit  NVIC_PEND0_INT29_bit at NVIC_PEND0.B29;
    const register unsigned short int NVIC_PEND0_INT30 = 30;
    sbit  NVIC_PEND0_INT30_bit at NVIC_PEND0.B30;
    const register unsigned short int NVIC_PEND0_INT31 = 31;
    sbit  NVIC_PEND0_INT31_bit at NVIC_PEND0.B31;

sfr far unsigned long   volatile NVIC_PEND1           absolute 0xE000E204;
    const register unsigned short int NVIC_PEND1_INT0 = 0;
    sbit  NVIC_PEND1_INT0_bit at NVIC_PEND1.B0;
    const register unsigned short int NVIC_PEND1_INT1 = 1;
    sbit  NVIC_PEND1_INT1_bit at NVIC_PEND1.B1;
    const register unsigned short int NVIC_PEND1_INT2 = 2;
    sbit  NVIC_PEND1_INT2_bit at NVIC_PEND1.B2;
    const register unsigned short int NVIC_PEND1_INT3 = 3;
    sbit  NVIC_PEND1_INT3_bit at NVIC_PEND1.B3;
    const register unsigned short int NVIC_PEND1_INT4 = 4;
    sbit  NVIC_PEND1_INT4_bit at NVIC_PEND1.B4;
    const register unsigned short int NVIC_PEND1_INT5 = 5;
    sbit  NVIC_PEND1_INT5_bit at NVIC_PEND1.B5;
    const register unsigned short int NVIC_PEND1_INT6 = 6;
    sbit  NVIC_PEND1_INT6_bit at NVIC_PEND1.B6;
    const register unsigned short int NVIC_PEND1_INT7 = 7;
    sbit  NVIC_PEND1_INT7_bit at NVIC_PEND1.B7;
    const register unsigned short int NVIC_PEND1_INT8 = 8;
    sbit  NVIC_PEND1_INT8_bit at NVIC_PEND1.B8;
    const register unsigned short int NVIC_PEND1_INT9 = 9;
    sbit  NVIC_PEND1_INT9_bit at NVIC_PEND1.B9;
    const register unsigned short int NVIC_PEND1_INT10 = 10;
    sbit  NVIC_PEND1_INT10_bit at NVIC_PEND1.B10;
    const register unsigned short int NVIC_PEND1_INT11 = 11;
    sbit  NVIC_PEND1_INT11_bit at NVIC_PEND1.B11;
    const register unsigned short int NVIC_PEND1_INT12 = 12;
    sbit  NVIC_PEND1_INT12_bit at NVIC_PEND1.B12;
    const register unsigned short int NVIC_PEND1_INT13 = 13;
    sbit  NVIC_PEND1_INT13_bit at NVIC_PEND1.B13;
    const register unsigned short int NVIC_PEND1_INT14 = 14;
    sbit  NVIC_PEND1_INT14_bit at NVIC_PEND1.B14;
    const register unsigned short int NVIC_PEND1_INT15 = 15;
    sbit  NVIC_PEND1_INT15_bit at NVIC_PEND1.B15;
    const register unsigned short int NVIC_PEND1_INT16 = 16;
    sbit  NVIC_PEND1_INT16_bit at NVIC_PEND1.B16;
    const register unsigned short int NVIC_PEND1_INT17 = 17;
    sbit  NVIC_PEND1_INT17_bit at NVIC_PEND1.B17;
    const register unsigned short int NVIC_PEND1_INT18 = 18;
    sbit  NVIC_PEND1_INT18_bit at NVIC_PEND1.B18;
    const register unsigned short int NVIC_PEND1_INT19 = 19;
    sbit  NVIC_PEND1_INT19_bit at NVIC_PEND1.B19;
    const register unsigned short int NVIC_PEND1_INT20 = 20;
    sbit  NVIC_PEND1_INT20_bit at NVIC_PEND1.B20;
    const register unsigned short int NVIC_PEND1_INT21 = 21;
    sbit  NVIC_PEND1_INT21_bit at NVIC_PEND1.B21;
    const register unsigned short int NVIC_PEND1_INT22 = 22;
    sbit  NVIC_PEND1_INT22_bit at NVIC_PEND1.B22;
    const register unsigned short int NVIC_PEND1_INT23 = 23;
    sbit  NVIC_PEND1_INT23_bit at NVIC_PEND1.B23;
    const register unsigned short int NVIC_PEND1_INT24 = 24;
    sbit  NVIC_PEND1_INT24_bit at NVIC_PEND1.B24;
    const register unsigned short int NVIC_PEND1_INT25 = 25;
    sbit  NVIC_PEND1_INT25_bit at NVIC_PEND1.B25;
    const register unsigned short int NVIC_PEND1_INT26 = 26;
    sbit  NVIC_PEND1_INT26_bit at NVIC_PEND1.B26;
    const register unsigned short int NVIC_PEND1_INT27 = 27;
    sbit  NVIC_PEND1_INT27_bit at NVIC_PEND1.B27;
    const register unsigned short int NVIC_PEND1_INT28 = 28;
    sbit  NVIC_PEND1_INT28_bit at NVIC_PEND1.B28;
    const register unsigned short int NVIC_PEND1_INT29 = 29;
    sbit  NVIC_PEND1_INT29_bit at NVIC_PEND1.B29;
    const register unsigned short int NVIC_PEND1_INT30 = 30;
    sbit  NVIC_PEND1_INT30_bit at NVIC_PEND1.B30;
    const register unsigned short int NVIC_PEND1_INT31 = 31;
    sbit  NVIC_PEND1_INT31_bit at NVIC_PEND1.B31;

sfr far unsigned long   volatile NVIC_PEND2           absolute 0xE000E208;
    const register unsigned short int NVIC_PEND2_INT0 = 0;
    sbit  NVIC_PEND2_INT0_bit at NVIC_PEND2.B0;
    const register unsigned short int NVIC_PEND2_INT1 = 1;
    sbit  NVIC_PEND2_INT1_bit at NVIC_PEND2.B1;
    const register unsigned short int NVIC_PEND2_INT2 = 2;
    sbit  NVIC_PEND2_INT2_bit at NVIC_PEND2.B2;
    const register unsigned short int NVIC_PEND2_INT3 = 3;
    sbit  NVIC_PEND2_INT3_bit at NVIC_PEND2.B3;
    const register unsigned short int NVIC_PEND2_INT4 = 4;
    sbit  NVIC_PEND2_INT4_bit at NVIC_PEND2.B4;
    const register unsigned short int NVIC_PEND2_INT5 = 5;
    sbit  NVIC_PEND2_INT5_bit at NVIC_PEND2.B5;
    const register unsigned short int NVIC_PEND2_INT6 = 6;
    sbit  NVIC_PEND2_INT6_bit at NVIC_PEND2.B6;
    const register unsigned short int NVIC_PEND2_INT7 = 7;
    sbit  NVIC_PEND2_INT7_bit at NVIC_PEND2.B7;
    const register unsigned short int NVIC_PEND2_INT8 = 8;
    sbit  NVIC_PEND2_INT8_bit at NVIC_PEND2.B8;
    const register unsigned short int NVIC_PEND2_INT9 = 9;
    sbit  NVIC_PEND2_INT9_bit at NVIC_PEND2.B9;
    const register unsigned short int NVIC_PEND2_INT10 = 10;
    sbit  NVIC_PEND2_INT10_bit at NVIC_PEND2.B10;
    const register unsigned short int NVIC_PEND2_INT11 = 11;
    sbit  NVIC_PEND2_INT11_bit at NVIC_PEND2.B11;
    const register unsigned short int NVIC_PEND2_INT12 = 12;
    sbit  NVIC_PEND2_INT12_bit at NVIC_PEND2.B12;
    const register unsigned short int NVIC_PEND2_INT13 = 13;
    sbit  NVIC_PEND2_INT13_bit at NVIC_PEND2.B13;
    const register unsigned short int NVIC_PEND2_INT14 = 14;
    sbit  NVIC_PEND2_INT14_bit at NVIC_PEND2.B14;
    const register unsigned short int NVIC_PEND2_INT15 = 15;
    sbit  NVIC_PEND2_INT15_bit at NVIC_PEND2.B15;
    const register unsigned short int NVIC_PEND2_INT16 = 16;
    sbit  NVIC_PEND2_INT16_bit at NVIC_PEND2.B16;
    const register unsigned short int NVIC_PEND2_INT17 = 17;
    sbit  NVIC_PEND2_INT17_bit at NVIC_PEND2.B17;
    const register unsigned short int NVIC_PEND2_INT18 = 18;
    sbit  NVIC_PEND2_INT18_bit at NVIC_PEND2.B18;
    const register unsigned short int NVIC_PEND2_INT19 = 19;
    sbit  NVIC_PEND2_INT19_bit at NVIC_PEND2.B19;
    const register unsigned short int NVIC_PEND2_INT20 = 20;
    sbit  NVIC_PEND2_INT20_bit at NVIC_PEND2.B20;
    const register unsigned short int NVIC_PEND2_INT21 = 21;
    sbit  NVIC_PEND2_INT21_bit at NVIC_PEND2.B21;
    const register unsigned short int NVIC_PEND2_INT22 = 22;
    sbit  NVIC_PEND2_INT22_bit at NVIC_PEND2.B22;
    const register unsigned short int NVIC_PEND2_INT23 = 23;
    sbit  NVIC_PEND2_INT23_bit at NVIC_PEND2.B23;
    const register unsigned short int NVIC_PEND2_INT24 = 24;
    sbit  NVIC_PEND2_INT24_bit at NVIC_PEND2.B24;
    const register unsigned short int NVIC_PEND2_INT25 = 25;
    sbit  NVIC_PEND2_INT25_bit at NVIC_PEND2.B25;
    const register unsigned short int NVIC_PEND2_INT26 = 26;
    sbit  NVIC_PEND2_INT26_bit at NVIC_PEND2.B26;
    const register unsigned short int NVIC_PEND2_INT27 = 27;
    sbit  NVIC_PEND2_INT27_bit at NVIC_PEND2.B27;
    const register unsigned short int NVIC_PEND2_INT28 = 28;
    sbit  NVIC_PEND2_INT28_bit at NVIC_PEND2.B28;
    const register unsigned short int NVIC_PEND2_INT29 = 29;
    sbit  NVIC_PEND2_INT29_bit at NVIC_PEND2.B29;
    const register unsigned short int NVIC_PEND2_INT30 = 30;
    sbit  NVIC_PEND2_INT30_bit at NVIC_PEND2.B30;
    const register unsigned short int NVIC_PEND2_INT31 = 31;
    sbit  NVIC_PEND2_INT31_bit at NVIC_PEND2.B31;

sfr far unsigned long   volatile NVIC_PEND3           absolute 0xE000E20C;
    const register unsigned short int NVIC_PEND3_INT0 = 0;
    sbit  NVIC_PEND3_INT0_bit at NVIC_PEND3.B0;
    const register unsigned short int NVIC_PEND3_INT1 = 1;
    sbit  NVIC_PEND3_INT1_bit at NVIC_PEND3.B1;
    const register unsigned short int NVIC_PEND3_INT2 = 2;
    sbit  NVIC_PEND3_INT2_bit at NVIC_PEND3.B2;
    const register unsigned short int NVIC_PEND3_INT3 = 3;
    sbit  NVIC_PEND3_INT3_bit at NVIC_PEND3.B3;
    const register unsigned short int NVIC_PEND3_INT4 = 4;
    sbit  NVIC_PEND3_INT4_bit at NVIC_PEND3.B4;
    const register unsigned short int NVIC_PEND3_INT5 = 5;
    sbit  NVIC_PEND3_INT5_bit at NVIC_PEND3.B5;
    const register unsigned short int NVIC_PEND3_INT6 = 6;
    sbit  NVIC_PEND3_INT6_bit at NVIC_PEND3.B6;
    const register unsigned short int NVIC_PEND3_INT7 = 7;
    sbit  NVIC_PEND3_INT7_bit at NVIC_PEND3.B7;
    const register unsigned short int NVIC_PEND3_INT8 = 8;
    sbit  NVIC_PEND3_INT8_bit at NVIC_PEND3.B8;
    const register unsigned short int NVIC_PEND3_INT9 = 9;
    sbit  NVIC_PEND3_INT9_bit at NVIC_PEND3.B9;
    const register unsigned short int NVIC_PEND3_INT10 = 10;
    sbit  NVIC_PEND3_INT10_bit at NVIC_PEND3.B10;
    const register unsigned short int NVIC_PEND3_INT11 = 11;
    sbit  NVIC_PEND3_INT11_bit at NVIC_PEND3.B11;
    const register unsigned short int NVIC_PEND3_INT12 = 12;
    sbit  NVIC_PEND3_INT12_bit at NVIC_PEND3.B12;
    const register unsigned short int NVIC_PEND3_INT13 = 13;
    sbit  NVIC_PEND3_INT13_bit at NVIC_PEND3.B13;
    const register unsigned short int NVIC_PEND3_INT14 = 14;
    sbit  NVIC_PEND3_INT14_bit at NVIC_PEND3.B14;
    const register unsigned short int NVIC_PEND3_INT15 = 15;
    sbit  NVIC_PEND3_INT15_bit at NVIC_PEND3.B15;
    const register unsigned short int NVIC_PEND3_INT16 = 16;
    sbit  NVIC_PEND3_INT16_bit at NVIC_PEND3.B16;
    const register unsigned short int NVIC_PEND3_INT17 = 17;
    sbit  NVIC_PEND3_INT17_bit at NVIC_PEND3.B17;
    const register unsigned short int NVIC_PEND3_INT18 = 18;
    sbit  NVIC_PEND3_INT18_bit at NVIC_PEND3.B18;
    const register unsigned short int NVIC_PEND3_INT19 = 19;
    sbit  NVIC_PEND3_INT19_bit at NVIC_PEND3.B19;
    const register unsigned short int NVIC_PEND3_INT20 = 20;
    sbit  NVIC_PEND3_INT20_bit at NVIC_PEND3.B20;
    const register unsigned short int NVIC_PEND3_INT21 = 21;
    sbit  NVIC_PEND3_INT21_bit at NVIC_PEND3.B21;
    const register unsigned short int NVIC_PEND3_INT22 = 22;
    sbit  NVIC_PEND3_INT22_bit at NVIC_PEND3.B22;
    const register unsigned short int NVIC_PEND3_INT23 = 23;
    sbit  NVIC_PEND3_INT23_bit at NVIC_PEND3.B23;
    const register unsigned short int NVIC_PEND3_INT24 = 24;
    sbit  NVIC_PEND3_INT24_bit at NVIC_PEND3.B24;
    const register unsigned short int NVIC_PEND3_INT25 = 25;
    sbit  NVIC_PEND3_INT25_bit at NVIC_PEND3.B25;
    const register unsigned short int NVIC_PEND3_INT26 = 26;
    sbit  NVIC_PEND3_INT26_bit at NVIC_PEND3.B26;
    const register unsigned short int NVIC_PEND3_INT27 = 27;
    sbit  NVIC_PEND3_INT27_bit at NVIC_PEND3.B27;
    const register unsigned short int NVIC_PEND3_INT28 = 28;
    sbit  NVIC_PEND3_INT28_bit at NVIC_PEND3.B28;
    const register unsigned short int NVIC_PEND3_INT29 = 29;
    sbit  NVIC_PEND3_INT29_bit at NVIC_PEND3.B29;
    const register unsigned short int NVIC_PEND3_INT30 = 30;
    sbit  NVIC_PEND3_INT30_bit at NVIC_PEND3.B30;
    const register unsigned short int NVIC_PEND3_INT31 = 31;
    sbit  NVIC_PEND3_INT31_bit at NVIC_PEND3.B31;

sfr far unsigned long   volatile NVIC_PEND4           absolute 0xE000E210;
    const register unsigned short int NVIC_PEND4_INT0 = 0;
    sbit  NVIC_PEND4_INT0_bit at NVIC_PEND4.B0;
    const register unsigned short int NVIC_PEND4_INT1 = 1;
    sbit  NVIC_PEND4_INT1_bit at NVIC_PEND4.B1;
    const register unsigned short int NVIC_PEND4_INT2 = 2;
    sbit  NVIC_PEND4_INT2_bit at NVIC_PEND4.B2;
    const register unsigned short int NVIC_PEND4_INT3 = 3;
    sbit  NVIC_PEND4_INT3_bit at NVIC_PEND4.B3;

sfr far unsigned long   volatile NVIC_UNPEND0         absolute 0xE000E280;
    const register unsigned short int NVIC_UNPEND0_INT0 = 0;
    sbit  NVIC_UNPEND0_INT0_bit at NVIC_UNPEND0.B0;
    const register unsigned short int NVIC_UNPEND0_INT1 = 1;
    sbit  NVIC_UNPEND0_INT1_bit at NVIC_UNPEND0.B1;
    const register unsigned short int NVIC_UNPEND0_INT2 = 2;
    sbit  NVIC_UNPEND0_INT2_bit at NVIC_UNPEND0.B2;
    const register unsigned short int NVIC_UNPEND0_INT3 = 3;
    sbit  NVIC_UNPEND0_INT3_bit at NVIC_UNPEND0.B3;
    const register unsigned short int NVIC_UNPEND0_INT4 = 4;
    sbit  NVIC_UNPEND0_INT4_bit at NVIC_UNPEND0.B4;
    const register unsigned short int NVIC_UNPEND0_INT5 = 5;
    sbit  NVIC_UNPEND0_INT5_bit at NVIC_UNPEND0.B5;
    const register unsigned short int NVIC_UNPEND0_INT6 = 6;
    sbit  NVIC_UNPEND0_INT6_bit at NVIC_UNPEND0.B6;
    const register unsigned short int NVIC_UNPEND0_INT7 = 7;
    sbit  NVIC_UNPEND0_INT7_bit at NVIC_UNPEND0.B7;
    const register unsigned short int NVIC_UNPEND0_INT8 = 8;
    sbit  NVIC_UNPEND0_INT8_bit at NVIC_UNPEND0.B8;
    const register unsigned short int NVIC_UNPEND0_INT9 = 9;
    sbit  NVIC_UNPEND0_INT9_bit at NVIC_UNPEND0.B9;
    const register unsigned short int NVIC_UNPEND0_INT10 = 10;
    sbit  NVIC_UNPEND0_INT10_bit at NVIC_UNPEND0.B10;
    const register unsigned short int NVIC_UNPEND0_INT11 = 11;
    sbit  NVIC_UNPEND0_INT11_bit at NVIC_UNPEND0.B11;
    const register unsigned short int NVIC_UNPEND0_INT12 = 12;
    sbit  NVIC_UNPEND0_INT12_bit at NVIC_UNPEND0.B12;
    const register unsigned short int NVIC_UNPEND0_INT13 = 13;
    sbit  NVIC_UNPEND0_INT13_bit at NVIC_UNPEND0.B13;
    const register unsigned short int NVIC_UNPEND0_INT14 = 14;
    sbit  NVIC_UNPEND0_INT14_bit at NVIC_UNPEND0.B14;
    const register unsigned short int NVIC_UNPEND0_INT15 = 15;
    sbit  NVIC_UNPEND0_INT15_bit at NVIC_UNPEND0.B15;
    const register unsigned short int NVIC_UNPEND0_INT16 = 16;
    sbit  NVIC_UNPEND0_INT16_bit at NVIC_UNPEND0.B16;
    const register unsigned short int NVIC_UNPEND0_INT17 = 17;
    sbit  NVIC_UNPEND0_INT17_bit at NVIC_UNPEND0.B17;
    const register unsigned short int NVIC_UNPEND0_INT18 = 18;
    sbit  NVIC_UNPEND0_INT18_bit at NVIC_UNPEND0.B18;
    const register unsigned short int NVIC_UNPEND0_INT19 = 19;
    sbit  NVIC_UNPEND0_INT19_bit at NVIC_UNPEND0.B19;
    const register unsigned short int NVIC_UNPEND0_INT20 = 20;
    sbit  NVIC_UNPEND0_INT20_bit at NVIC_UNPEND0.B20;
    const register unsigned short int NVIC_UNPEND0_INT21 = 21;
    sbit  NVIC_UNPEND0_INT21_bit at NVIC_UNPEND0.B21;
    const register unsigned short int NVIC_UNPEND0_INT22 = 22;
    sbit  NVIC_UNPEND0_INT22_bit at NVIC_UNPEND0.B22;
    const register unsigned short int NVIC_UNPEND0_INT23 = 23;
    sbit  NVIC_UNPEND0_INT23_bit at NVIC_UNPEND0.B23;
    const register unsigned short int NVIC_UNPEND0_INT24 = 24;
    sbit  NVIC_UNPEND0_INT24_bit at NVIC_UNPEND0.B24;
    const register unsigned short int NVIC_UNPEND0_INT25 = 25;
    sbit  NVIC_UNPEND0_INT25_bit at NVIC_UNPEND0.B25;
    const register unsigned short int NVIC_UNPEND0_INT26 = 26;
    sbit  NVIC_UNPEND0_INT26_bit at NVIC_UNPEND0.B26;
    const register unsigned short int NVIC_UNPEND0_INT27 = 27;
    sbit  NVIC_UNPEND0_INT27_bit at NVIC_UNPEND0.B27;
    const register unsigned short int NVIC_UNPEND0_INT28 = 28;
    sbit  NVIC_UNPEND0_INT28_bit at NVIC_UNPEND0.B28;
    const register unsigned short int NVIC_UNPEND0_INT29 = 29;
    sbit  NVIC_UNPEND0_INT29_bit at NVIC_UNPEND0.B29;
    const register unsigned short int NVIC_UNPEND0_INT30 = 30;
    sbit  NVIC_UNPEND0_INT30_bit at NVIC_UNPEND0.B30;
    const register unsigned short int NVIC_UNPEND0_INT31 = 31;
    sbit  NVIC_UNPEND0_INT31_bit at NVIC_UNPEND0.B31;

sfr far unsigned long   volatile NVIC_UNPEND1         absolute 0xE000E284;
    const register unsigned short int NVIC_UNPEND1_INT0 = 0;
    sbit  NVIC_UNPEND1_INT0_bit at NVIC_UNPEND1.B0;
    const register unsigned short int NVIC_UNPEND1_INT1 = 1;
    sbit  NVIC_UNPEND1_INT1_bit at NVIC_UNPEND1.B1;
    const register unsigned short int NVIC_UNPEND1_INT2 = 2;
    sbit  NVIC_UNPEND1_INT2_bit at NVIC_UNPEND1.B2;
    const register unsigned short int NVIC_UNPEND1_INT3 = 3;
    sbit  NVIC_UNPEND1_INT3_bit at NVIC_UNPEND1.B3;
    const register unsigned short int NVIC_UNPEND1_INT4 = 4;
    sbit  NVIC_UNPEND1_INT4_bit at NVIC_UNPEND1.B4;
    const register unsigned short int NVIC_UNPEND1_INT5 = 5;
    sbit  NVIC_UNPEND1_INT5_bit at NVIC_UNPEND1.B5;
    const register unsigned short int NVIC_UNPEND1_INT6 = 6;
    sbit  NVIC_UNPEND1_INT6_bit at NVIC_UNPEND1.B6;
    const register unsigned short int NVIC_UNPEND1_INT7 = 7;
    sbit  NVIC_UNPEND1_INT7_bit at NVIC_UNPEND1.B7;
    const register unsigned short int NVIC_UNPEND1_INT8 = 8;
    sbit  NVIC_UNPEND1_INT8_bit at NVIC_UNPEND1.B8;
    const register unsigned short int NVIC_UNPEND1_INT9 = 9;
    sbit  NVIC_UNPEND1_INT9_bit at NVIC_UNPEND1.B9;
    const register unsigned short int NVIC_UNPEND1_INT10 = 10;
    sbit  NVIC_UNPEND1_INT10_bit at NVIC_UNPEND1.B10;
    const register unsigned short int NVIC_UNPEND1_INT11 = 11;
    sbit  NVIC_UNPEND1_INT11_bit at NVIC_UNPEND1.B11;
    const register unsigned short int NVIC_UNPEND1_INT12 = 12;
    sbit  NVIC_UNPEND1_INT12_bit at NVIC_UNPEND1.B12;
    const register unsigned short int NVIC_UNPEND1_INT13 = 13;
    sbit  NVIC_UNPEND1_INT13_bit at NVIC_UNPEND1.B13;
    const register unsigned short int NVIC_UNPEND1_INT14 = 14;
    sbit  NVIC_UNPEND1_INT14_bit at NVIC_UNPEND1.B14;
    const register unsigned short int NVIC_UNPEND1_INT15 = 15;
    sbit  NVIC_UNPEND1_INT15_bit at NVIC_UNPEND1.B15;
    const register unsigned short int NVIC_UNPEND1_INT16 = 16;
    sbit  NVIC_UNPEND1_INT16_bit at NVIC_UNPEND1.B16;
    const register unsigned short int NVIC_UNPEND1_INT17 = 17;
    sbit  NVIC_UNPEND1_INT17_bit at NVIC_UNPEND1.B17;
    const register unsigned short int NVIC_UNPEND1_INT18 = 18;
    sbit  NVIC_UNPEND1_INT18_bit at NVIC_UNPEND1.B18;
    const register unsigned short int NVIC_UNPEND1_INT19 = 19;
    sbit  NVIC_UNPEND1_INT19_bit at NVIC_UNPEND1.B19;
    const register unsigned short int NVIC_UNPEND1_INT20 = 20;
    sbit  NVIC_UNPEND1_INT20_bit at NVIC_UNPEND1.B20;
    const register unsigned short int NVIC_UNPEND1_INT21 = 21;
    sbit  NVIC_UNPEND1_INT21_bit at NVIC_UNPEND1.B21;
    const register unsigned short int NVIC_UNPEND1_INT22 = 22;
    sbit  NVIC_UNPEND1_INT22_bit at NVIC_UNPEND1.B22;
    const register unsigned short int NVIC_UNPEND1_INT23 = 23;
    sbit  NVIC_UNPEND1_INT23_bit at NVIC_UNPEND1.B23;
    const register unsigned short int NVIC_UNPEND1_INT24 = 24;
    sbit  NVIC_UNPEND1_INT24_bit at NVIC_UNPEND1.B24;
    const register unsigned short int NVIC_UNPEND1_INT25 = 25;
    sbit  NVIC_UNPEND1_INT25_bit at NVIC_UNPEND1.B25;
    const register unsigned short int NVIC_UNPEND1_INT26 = 26;
    sbit  NVIC_UNPEND1_INT26_bit at NVIC_UNPEND1.B26;
    const register unsigned short int NVIC_UNPEND1_INT27 = 27;
    sbit  NVIC_UNPEND1_INT27_bit at NVIC_UNPEND1.B27;
    const register unsigned short int NVIC_UNPEND1_INT28 = 28;
    sbit  NVIC_UNPEND1_INT28_bit at NVIC_UNPEND1.B28;
    const register unsigned short int NVIC_UNPEND1_INT29 = 29;
    sbit  NVIC_UNPEND1_INT29_bit at NVIC_UNPEND1.B29;
    const register unsigned short int NVIC_UNPEND1_INT30 = 30;
    sbit  NVIC_UNPEND1_INT30_bit at NVIC_UNPEND1.B30;
    const register unsigned short int NVIC_UNPEND1_INT31 = 31;
    sbit  NVIC_UNPEND1_INT31_bit at NVIC_UNPEND1.B31;

sfr far unsigned long   volatile NVIC_UNPEND2         absolute 0xE000E288;
    const register unsigned short int NVIC_UNPEND2_INT0 = 0;
    sbit  NVIC_UNPEND2_INT0_bit at NVIC_UNPEND2.B0;
    const register unsigned short int NVIC_UNPEND2_INT1 = 1;
    sbit  NVIC_UNPEND2_INT1_bit at NVIC_UNPEND2.B1;
    const register unsigned short int NVIC_UNPEND2_INT2 = 2;
    sbit  NVIC_UNPEND2_INT2_bit at NVIC_UNPEND2.B2;
    const register unsigned short int NVIC_UNPEND2_INT3 = 3;
    sbit  NVIC_UNPEND2_INT3_bit at NVIC_UNPEND2.B3;
    const register unsigned short int NVIC_UNPEND2_INT4 = 4;
    sbit  NVIC_UNPEND2_INT4_bit at NVIC_UNPEND2.B4;
    const register unsigned short int NVIC_UNPEND2_INT5 = 5;
    sbit  NVIC_UNPEND2_INT5_bit at NVIC_UNPEND2.B5;
    const register unsigned short int NVIC_UNPEND2_INT6 = 6;
    sbit  NVIC_UNPEND2_INT6_bit at NVIC_UNPEND2.B6;
    const register unsigned short int NVIC_UNPEND2_INT7 = 7;
    sbit  NVIC_UNPEND2_INT7_bit at NVIC_UNPEND2.B7;
    const register unsigned short int NVIC_UNPEND2_INT8 = 8;
    sbit  NVIC_UNPEND2_INT8_bit at NVIC_UNPEND2.B8;
    const register unsigned short int NVIC_UNPEND2_INT9 = 9;
    sbit  NVIC_UNPEND2_INT9_bit at NVIC_UNPEND2.B9;
    const register unsigned short int NVIC_UNPEND2_INT10 = 10;
    sbit  NVIC_UNPEND2_INT10_bit at NVIC_UNPEND2.B10;
    const register unsigned short int NVIC_UNPEND2_INT11 = 11;
    sbit  NVIC_UNPEND2_INT11_bit at NVIC_UNPEND2.B11;
    const register unsigned short int NVIC_UNPEND2_INT12 = 12;
    sbit  NVIC_UNPEND2_INT12_bit at NVIC_UNPEND2.B12;
    const register unsigned short int NVIC_UNPEND2_INT13 = 13;
    sbit  NVIC_UNPEND2_INT13_bit at NVIC_UNPEND2.B13;
    const register unsigned short int NVIC_UNPEND2_INT14 = 14;
    sbit  NVIC_UNPEND2_INT14_bit at NVIC_UNPEND2.B14;
    const register unsigned short int NVIC_UNPEND2_INT15 = 15;
    sbit  NVIC_UNPEND2_INT15_bit at NVIC_UNPEND2.B15;
    const register unsigned short int NVIC_UNPEND2_INT16 = 16;
    sbit  NVIC_UNPEND2_INT16_bit at NVIC_UNPEND2.B16;
    const register unsigned short int NVIC_UNPEND2_INT17 = 17;
    sbit  NVIC_UNPEND2_INT17_bit at NVIC_UNPEND2.B17;
    const register unsigned short int NVIC_UNPEND2_INT18 = 18;
    sbit  NVIC_UNPEND2_INT18_bit at NVIC_UNPEND2.B18;
    const register unsigned short int NVIC_UNPEND2_INT19 = 19;
    sbit  NVIC_UNPEND2_INT19_bit at NVIC_UNPEND2.B19;
    const register unsigned short int NVIC_UNPEND2_INT20 = 20;
    sbit  NVIC_UNPEND2_INT20_bit at NVIC_UNPEND2.B20;
    const register unsigned short int NVIC_UNPEND2_INT21 = 21;
    sbit  NVIC_UNPEND2_INT21_bit at NVIC_UNPEND2.B21;
    const register unsigned short int NVIC_UNPEND2_INT22 = 22;
    sbit  NVIC_UNPEND2_INT22_bit at NVIC_UNPEND2.B22;
    const register unsigned short int NVIC_UNPEND2_INT23 = 23;
    sbit  NVIC_UNPEND2_INT23_bit at NVIC_UNPEND2.B23;
    const register unsigned short int NVIC_UNPEND2_INT24 = 24;
    sbit  NVIC_UNPEND2_INT24_bit at NVIC_UNPEND2.B24;
    const register unsigned short int NVIC_UNPEND2_INT25 = 25;
    sbit  NVIC_UNPEND2_INT25_bit at NVIC_UNPEND2.B25;
    const register unsigned short int NVIC_UNPEND2_INT26 = 26;
    sbit  NVIC_UNPEND2_INT26_bit at NVIC_UNPEND2.B26;
    const register unsigned short int NVIC_UNPEND2_INT27 = 27;
    sbit  NVIC_UNPEND2_INT27_bit at NVIC_UNPEND2.B27;
    const register unsigned short int NVIC_UNPEND2_INT28 = 28;
    sbit  NVIC_UNPEND2_INT28_bit at NVIC_UNPEND2.B28;
    const register unsigned short int NVIC_UNPEND2_INT29 = 29;
    sbit  NVIC_UNPEND2_INT29_bit at NVIC_UNPEND2.B29;
    const register unsigned short int NVIC_UNPEND2_INT30 = 30;
    sbit  NVIC_UNPEND2_INT30_bit at NVIC_UNPEND2.B30;
    const register unsigned short int NVIC_UNPEND2_INT31 = 31;
    sbit  NVIC_UNPEND2_INT31_bit at NVIC_UNPEND2.B31;

sfr far unsigned long   volatile NVIC_UNPEND3         absolute 0xE000E28C;
    const register unsigned short int NVIC_UNPEND3_INT0 = 0;
    sbit  NVIC_UNPEND3_INT0_bit at NVIC_UNPEND3.B0;
    const register unsigned short int NVIC_UNPEND3_INT1 = 1;
    sbit  NVIC_UNPEND3_INT1_bit at NVIC_UNPEND3.B1;
    const register unsigned short int NVIC_UNPEND3_INT2 = 2;
    sbit  NVIC_UNPEND3_INT2_bit at NVIC_UNPEND3.B2;
    const register unsigned short int NVIC_UNPEND3_INT3 = 3;
    sbit  NVIC_UNPEND3_INT3_bit at NVIC_UNPEND3.B3;
    const register unsigned short int NVIC_UNPEND3_INT4 = 4;
    sbit  NVIC_UNPEND3_INT4_bit at NVIC_UNPEND3.B4;
    const register unsigned short int NVIC_UNPEND3_INT5 = 5;
    sbit  NVIC_UNPEND3_INT5_bit at NVIC_UNPEND3.B5;
    const register unsigned short int NVIC_UNPEND3_INT6 = 6;
    sbit  NVIC_UNPEND3_INT6_bit at NVIC_UNPEND3.B6;
    const register unsigned short int NVIC_UNPEND3_INT7 = 7;
    sbit  NVIC_UNPEND3_INT7_bit at NVIC_UNPEND3.B7;
    const register unsigned short int NVIC_UNPEND3_INT8 = 8;
    sbit  NVIC_UNPEND3_INT8_bit at NVIC_UNPEND3.B8;
    const register unsigned short int NVIC_UNPEND3_INT9 = 9;
    sbit  NVIC_UNPEND3_INT9_bit at NVIC_UNPEND3.B9;
    const register unsigned short int NVIC_UNPEND3_INT10 = 10;
    sbit  NVIC_UNPEND3_INT10_bit at NVIC_UNPEND3.B10;
    const register unsigned short int NVIC_UNPEND3_INT11 = 11;
    sbit  NVIC_UNPEND3_INT11_bit at NVIC_UNPEND3.B11;
    const register unsigned short int NVIC_UNPEND3_INT12 = 12;
    sbit  NVIC_UNPEND3_INT12_bit at NVIC_UNPEND3.B12;
    const register unsigned short int NVIC_UNPEND3_INT13 = 13;
    sbit  NVIC_UNPEND3_INT13_bit at NVIC_UNPEND3.B13;
    const register unsigned short int NVIC_UNPEND3_INT14 = 14;
    sbit  NVIC_UNPEND3_INT14_bit at NVIC_UNPEND3.B14;
    const register unsigned short int NVIC_UNPEND3_INT15 = 15;
    sbit  NVIC_UNPEND3_INT15_bit at NVIC_UNPEND3.B15;
    const register unsigned short int NVIC_UNPEND3_INT16 = 16;
    sbit  NVIC_UNPEND3_INT16_bit at NVIC_UNPEND3.B16;
    const register unsigned short int NVIC_UNPEND3_INT17 = 17;
    sbit  NVIC_UNPEND3_INT17_bit at NVIC_UNPEND3.B17;
    const register unsigned short int NVIC_UNPEND3_INT18 = 18;
    sbit  NVIC_UNPEND3_INT18_bit at NVIC_UNPEND3.B18;
    const register unsigned short int NVIC_UNPEND3_INT19 = 19;
    sbit  NVIC_UNPEND3_INT19_bit at NVIC_UNPEND3.B19;
    const register unsigned short int NVIC_UNPEND3_INT20 = 20;
    sbit  NVIC_UNPEND3_INT20_bit at NVIC_UNPEND3.B20;
    const register unsigned short int NVIC_UNPEND3_INT21 = 21;
    sbit  NVIC_UNPEND3_INT21_bit at NVIC_UNPEND3.B21;
    const register unsigned short int NVIC_UNPEND3_INT22 = 22;
    sbit  NVIC_UNPEND3_INT22_bit at NVIC_UNPEND3.B22;
    const register unsigned short int NVIC_UNPEND3_INT23 = 23;
    sbit  NVIC_UNPEND3_INT23_bit at NVIC_UNPEND3.B23;
    const register unsigned short int NVIC_UNPEND3_INT24 = 24;
    sbit  NVIC_UNPEND3_INT24_bit at NVIC_UNPEND3.B24;
    const register unsigned short int NVIC_UNPEND3_INT25 = 25;
    sbit  NVIC_UNPEND3_INT25_bit at NVIC_UNPEND3.B25;
    const register unsigned short int NVIC_UNPEND3_INT26 = 26;
    sbit  NVIC_UNPEND3_INT26_bit at NVIC_UNPEND3.B26;
    const register unsigned short int NVIC_UNPEND3_INT27 = 27;
    sbit  NVIC_UNPEND3_INT27_bit at NVIC_UNPEND3.B27;
    const register unsigned short int NVIC_UNPEND3_INT28 = 28;
    sbit  NVIC_UNPEND3_INT28_bit at NVIC_UNPEND3.B28;
    const register unsigned short int NVIC_UNPEND3_INT29 = 29;
    sbit  NVIC_UNPEND3_INT29_bit at NVIC_UNPEND3.B29;
    const register unsigned short int NVIC_UNPEND3_INT30 = 30;
    sbit  NVIC_UNPEND3_INT30_bit at NVIC_UNPEND3.B30;
    const register unsigned short int NVIC_UNPEND3_INT31 = 31;
    sbit  NVIC_UNPEND3_INT31_bit at NVIC_UNPEND3.B31;

sfr far unsigned long   volatile NVIC_UNPEND4         absolute 0xE000E290;
    const register unsigned short int NVIC_UNPEND4_INT0 = 0;
    sbit  NVIC_UNPEND4_INT0_bit at NVIC_UNPEND4.B0;
    const register unsigned short int NVIC_UNPEND4_INT1 = 1;
    sbit  NVIC_UNPEND4_INT1_bit at NVIC_UNPEND4.B1;
    const register unsigned short int NVIC_UNPEND4_INT2 = 2;
    sbit  NVIC_UNPEND4_INT2_bit at NVIC_UNPEND4.B2;
    const register unsigned short int NVIC_UNPEND4_INT3 = 3;
    sbit  NVIC_UNPEND4_INT3_bit at NVIC_UNPEND4.B3;

sfr far unsigned long   volatile NVIC_ACTIVE0         absolute 0xE000E300;
    const register unsigned short int NVIC_ACTIVE0_INT0 = 0;
    sbit  NVIC_ACTIVE0_INT0_bit at NVIC_ACTIVE0.B0;
    const register unsigned short int NVIC_ACTIVE0_INT1 = 1;
    sbit  NVIC_ACTIVE0_INT1_bit at NVIC_ACTIVE0.B1;
    const register unsigned short int NVIC_ACTIVE0_INT2 = 2;
    sbit  NVIC_ACTIVE0_INT2_bit at NVIC_ACTIVE0.B2;
    const register unsigned short int NVIC_ACTIVE0_INT3 = 3;
    sbit  NVIC_ACTIVE0_INT3_bit at NVIC_ACTIVE0.B3;
    const register unsigned short int NVIC_ACTIVE0_INT4 = 4;
    sbit  NVIC_ACTIVE0_INT4_bit at NVIC_ACTIVE0.B4;
    const register unsigned short int NVIC_ACTIVE0_INT5 = 5;
    sbit  NVIC_ACTIVE0_INT5_bit at NVIC_ACTIVE0.B5;
    const register unsigned short int NVIC_ACTIVE0_INT6 = 6;
    sbit  NVIC_ACTIVE0_INT6_bit at NVIC_ACTIVE0.B6;
    const register unsigned short int NVIC_ACTIVE0_INT7 = 7;
    sbit  NVIC_ACTIVE0_INT7_bit at NVIC_ACTIVE0.B7;
    const register unsigned short int NVIC_ACTIVE0_INT8 = 8;
    sbit  NVIC_ACTIVE0_INT8_bit at NVIC_ACTIVE0.B8;
    const register unsigned short int NVIC_ACTIVE0_INT9 = 9;
    sbit  NVIC_ACTIVE0_INT9_bit at NVIC_ACTIVE0.B9;
    const register unsigned short int NVIC_ACTIVE0_INT10 = 10;
    sbit  NVIC_ACTIVE0_INT10_bit at NVIC_ACTIVE0.B10;
    const register unsigned short int NVIC_ACTIVE0_INT11 = 11;
    sbit  NVIC_ACTIVE0_INT11_bit at NVIC_ACTIVE0.B11;
    const register unsigned short int NVIC_ACTIVE0_INT12 = 12;
    sbit  NVIC_ACTIVE0_INT12_bit at NVIC_ACTIVE0.B12;
    const register unsigned short int NVIC_ACTIVE0_INT13 = 13;
    sbit  NVIC_ACTIVE0_INT13_bit at NVIC_ACTIVE0.B13;
    const register unsigned short int NVIC_ACTIVE0_INT14 = 14;
    sbit  NVIC_ACTIVE0_INT14_bit at NVIC_ACTIVE0.B14;
    const register unsigned short int NVIC_ACTIVE0_INT15 = 15;
    sbit  NVIC_ACTIVE0_INT15_bit at NVIC_ACTIVE0.B15;
    const register unsigned short int NVIC_ACTIVE0_INT16 = 16;
    sbit  NVIC_ACTIVE0_INT16_bit at NVIC_ACTIVE0.B16;
    const register unsigned short int NVIC_ACTIVE0_INT17 = 17;
    sbit  NVIC_ACTIVE0_INT17_bit at NVIC_ACTIVE0.B17;
    const register unsigned short int NVIC_ACTIVE0_INT18 = 18;
    sbit  NVIC_ACTIVE0_INT18_bit at NVIC_ACTIVE0.B18;
    const register unsigned short int NVIC_ACTIVE0_INT19 = 19;
    sbit  NVIC_ACTIVE0_INT19_bit at NVIC_ACTIVE0.B19;
    const register unsigned short int NVIC_ACTIVE0_INT20 = 20;
    sbit  NVIC_ACTIVE0_INT20_bit at NVIC_ACTIVE0.B20;
    const register unsigned short int NVIC_ACTIVE0_INT21 = 21;
    sbit  NVIC_ACTIVE0_INT21_bit at NVIC_ACTIVE0.B21;
    const register unsigned short int NVIC_ACTIVE0_INT22 = 22;
    sbit  NVIC_ACTIVE0_INT22_bit at NVIC_ACTIVE0.B22;
    const register unsigned short int NVIC_ACTIVE0_INT23 = 23;
    sbit  NVIC_ACTIVE0_INT23_bit at NVIC_ACTIVE0.B23;
    const register unsigned short int NVIC_ACTIVE0_INT24 = 24;
    sbit  NVIC_ACTIVE0_INT24_bit at NVIC_ACTIVE0.B24;
    const register unsigned short int NVIC_ACTIVE0_INT25 = 25;
    sbit  NVIC_ACTIVE0_INT25_bit at NVIC_ACTIVE0.B25;
    const register unsigned short int NVIC_ACTIVE0_INT26 = 26;
    sbit  NVIC_ACTIVE0_INT26_bit at NVIC_ACTIVE0.B26;
    const register unsigned short int NVIC_ACTIVE0_INT27 = 27;
    sbit  NVIC_ACTIVE0_INT27_bit at NVIC_ACTIVE0.B27;
    const register unsigned short int NVIC_ACTIVE0_INT28 = 28;
    sbit  NVIC_ACTIVE0_INT28_bit at NVIC_ACTIVE0.B28;
    const register unsigned short int NVIC_ACTIVE0_INT29 = 29;
    sbit  NVIC_ACTIVE0_INT29_bit at NVIC_ACTIVE0.B29;
    const register unsigned short int NVIC_ACTIVE0_INT30 = 30;
    sbit  NVIC_ACTIVE0_INT30_bit at NVIC_ACTIVE0.B30;
    const register unsigned short int NVIC_ACTIVE0_INT31 = 31;
    sbit  NVIC_ACTIVE0_INT31_bit at NVIC_ACTIVE0.B31;

sfr far unsigned long   volatile NVIC_ACTIVE1         absolute 0xE000E304;
    const register unsigned short int NVIC_ACTIVE1_INT0 = 0;
    sbit  NVIC_ACTIVE1_INT0_bit at NVIC_ACTIVE1.B0;
    const register unsigned short int NVIC_ACTIVE1_INT1 = 1;
    sbit  NVIC_ACTIVE1_INT1_bit at NVIC_ACTIVE1.B1;
    const register unsigned short int NVIC_ACTIVE1_INT2 = 2;
    sbit  NVIC_ACTIVE1_INT2_bit at NVIC_ACTIVE1.B2;
    const register unsigned short int NVIC_ACTIVE1_INT3 = 3;
    sbit  NVIC_ACTIVE1_INT3_bit at NVIC_ACTIVE1.B3;
    const register unsigned short int NVIC_ACTIVE1_INT4 = 4;
    sbit  NVIC_ACTIVE1_INT4_bit at NVIC_ACTIVE1.B4;
    const register unsigned short int NVIC_ACTIVE1_INT5 = 5;
    sbit  NVIC_ACTIVE1_INT5_bit at NVIC_ACTIVE1.B5;
    const register unsigned short int NVIC_ACTIVE1_INT6 = 6;
    sbit  NVIC_ACTIVE1_INT6_bit at NVIC_ACTIVE1.B6;
    const register unsigned short int NVIC_ACTIVE1_INT7 = 7;
    sbit  NVIC_ACTIVE1_INT7_bit at NVIC_ACTIVE1.B7;
    const register unsigned short int NVIC_ACTIVE1_INT8 = 8;
    sbit  NVIC_ACTIVE1_INT8_bit at NVIC_ACTIVE1.B8;
    const register unsigned short int NVIC_ACTIVE1_INT9 = 9;
    sbit  NVIC_ACTIVE1_INT9_bit at NVIC_ACTIVE1.B9;
    const register unsigned short int NVIC_ACTIVE1_INT10 = 10;
    sbit  NVIC_ACTIVE1_INT10_bit at NVIC_ACTIVE1.B10;
    const register unsigned short int NVIC_ACTIVE1_INT11 = 11;
    sbit  NVIC_ACTIVE1_INT11_bit at NVIC_ACTIVE1.B11;
    const register unsigned short int NVIC_ACTIVE1_INT12 = 12;
    sbit  NVIC_ACTIVE1_INT12_bit at NVIC_ACTIVE1.B12;
    const register unsigned short int NVIC_ACTIVE1_INT13 = 13;
    sbit  NVIC_ACTIVE1_INT13_bit at NVIC_ACTIVE1.B13;
    const register unsigned short int NVIC_ACTIVE1_INT14 = 14;
    sbit  NVIC_ACTIVE1_INT14_bit at NVIC_ACTIVE1.B14;
    const register unsigned short int NVIC_ACTIVE1_INT15 = 15;
    sbit  NVIC_ACTIVE1_INT15_bit at NVIC_ACTIVE1.B15;
    const register unsigned short int NVIC_ACTIVE1_INT16 = 16;
    sbit  NVIC_ACTIVE1_INT16_bit at NVIC_ACTIVE1.B16;
    const register unsigned short int NVIC_ACTIVE1_INT17 = 17;
    sbit  NVIC_ACTIVE1_INT17_bit at NVIC_ACTIVE1.B17;
    const register unsigned short int NVIC_ACTIVE1_INT18 = 18;
    sbit  NVIC_ACTIVE1_INT18_bit at NVIC_ACTIVE1.B18;
    const register unsigned short int NVIC_ACTIVE1_INT19 = 19;
    sbit  NVIC_ACTIVE1_INT19_bit at NVIC_ACTIVE1.B19;
    const register unsigned short int NVIC_ACTIVE1_INT20 = 20;
    sbit  NVIC_ACTIVE1_INT20_bit at NVIC_ACTIVE1.B20;
    const register unsigned short int NVIC_ACTIVE1_INT21 = 21;
    sbit  NVIC_ACTIVE1_INT21_bit at NVIC_ACTIVE1.B21;
    const register unsigned short int NVIC_ACTIVE1_INT22 = 22;
    sbit  NVIC_ACTIVE1_INT22_bit at NVIC_ACTIVE1.B22;
    const register unsigned short int NVIC_ACTIVE1_INT23 = 23;
    sbit  NVIC_ACTIVE1_INT23_bit at NVIC_ACTIVE1.B23;
    const register unsigned short int NVIC_ACTIVE1_INT24 = 24;
    sbit  NVIC_ACTIVE1_INT24_bit at NVIC_ACTIVE1.B24;
    const register unsigned short int NVIC_ACTIVE1_INT25 = 25;
    sbit  NVIC_ACTIVE1_INT25_bit at NVIC_ACTIVE1.B25;
    const register unsigned short int NVIC_ACTIVE1_INT26 = 26;
    sbit  NVIC_ACTIVE1_INT26_bit at NVIC_ACTIVE1.B26;
    const register unsigned short int NVIC_ACTIVE1_INT27 = 27;
    sbit  NVIC_ACTIVE1_INT27_bit at NVIC_ACTIVE1.B27;
    const register unsigned short int NVIC_ACTIVE1_INT28 = 28;
    sbit  NVIC_ACTIVE1_INT28_bit at NVIC_ACTIVE1.B28;
    const register unsigned short int NVIC_ACTIVE1_INT29 = 29;
    sbit  NVIC_ACTIVE1_INT29_bit at NVIC_ACTIVE1.B29;
    const register unsigned short int NVIC_ACTIVE1_INT30 = 30;
    sbit  NVIC_ACTIVE1_INT30_bit at NVIC_ACTIVE1.B30;
    const register unsigned short int NVIC_ACTIVE1_INT31 = 31;
    sbit  NVIC_ACTIVE1_INT31_bit at NVIC_ACTIVE1.B31;

sfr far unsigned long   volatile NVIC_ACTIVE2         absolute 0xE000E308;
    const register unsigned short int NVIC_ACTIVE2_INT0 = 0;
    sbit  NVIC_ACTIVE2_INT0_bit at NVIC_ACTIVE2.B0;
    const register unsigned short int NVIC_ACTIVE2_INT1 = 1;
    sbit  NVIC_ACTIVE2_INT1_bit at NVIC_ACTIVE2.B1;
    const register unsigned short int NVIC_ACTIVE2_INT2 = 2;
    sbit  NVIC_ACTIVE2_INT2_bit at NVIC_ACTIVE2.B2;
    const register unsigned short int NVIC_ACTIVE2_INT3 = 3;
    sbit  NVIC_ACTIVE2_INT3_bit at NVIC_ACTIVE2.B3;
    const register unsigned short int NVIC_ACTIVE2_INT4 = 4;
    sbit  NVIC_ACTIVE2_INT4_bit at NVIC_ACTIVE2.B4;
    const register unsigned short int NVIC_ACTIVE2_INT5 = 5;
    sbit  NVIC_ACTIVE2_INT5_bit at NVIC_ACTIVE2.B5;
    const register unsigned short int NVIC_ACTIVE2_INT6 = 6;
    sbit  NVIC_ACTIVE2_INT6_bit at NVIC_ACTIVE2.B6;
    const register unsigned short int NVIC_ACTIVE2_INT7 = 7;
    sbit  NVIC_ACTIVE2_INT7_bit at NVIC_ACTIVE2.B7;
    const register unsigned short int NVIC_ACTIVE2_INT8 = 8;
    sbit  NVIC_ACTIVE2_INT8_bit at NVIC_ACTIVE2.B8;
    const register unsigned short int NVIC_ACTIVE2_INT9 = 9;
    sbit  NVIC_ACTIVE2_INT9_bit at NVIC_ACTIVE2.B9;
    const register unsigned short int NVIC_ACTIVE2_INT10 = 10;
    sbit  NVIC_ACTIVE2_INT10_bit at NVIC_ACTIVE2.B10;
    const register unsigned short int NVIC_ACTIVE2_INT11 = 11;
    sbit  NVIC_ACTIVE2_INT11_bit at NVIC_ACTIVE2.B11;
    const register unsigned short int NVIC_ACTIVE2_INT12 = 12;
    sbit  NVIC_ACTIVE2_INT12_bit at NVIC_ACTIVE2.B12;
    const register unsigned short int NVIC_ACTIVE2_INT13 = 13;
    sbit  NVIC_ACTIVE2_INT13_bit at NVIC_ACTIVE2.B13;
    const register unsigned short int NVIC_ACTIVE2_INT14 = 14;
    sbit  NVIC_ACTIVE2_INT14_bit at NVIC_ACTIVE2.B14;
    const register unsigned short int NVIC_ACTIVE2_INT15 = 15;
    sbit  NVIC_ACTIVE2_INT15_bit at NVIC_ACTIVE2.B15;
    const register unsigned short int NVIC_ACTIVE2_INT16 = 16;
    sbit  NVIC_ACTIVE2_INT16_bit at NVIC_ACTIVE2.B16;
    const register unsigned short int NVIC_ACTIVE2_INT17 = 17;
    sbit  NVIC_ACTIVE2_INT17_bit at NVIC_ACTIVE2.B17;
    const register unsigned short int NVIC_ACTIVE2_INT18 = 18;
    sbit  NVIC_ACTIVE2_INT18_bit at NVIC_ACTIVE2.B18;
    const register unsigned short int NVIC_ACTIVE2_INT19 = 19;
    sbit  NVIC_ACTIVE2_INT19_bit at NVIC_ACTIVE2.B19;
    const register unsigned short int NVIC_ACTIVE2_INT20 = 20;
    sbit  NVIC_ACTIVE2_INT20_bit at NVIC_ACTIVE2.B20;
    const register unsigned short int NVIC_ACTIVE2_INT21 = 21;
    sbit  NVIC_ACTIVE2_INT21_bit at NVIC_ACTIVE2.B21;
    const register unsigned short int NVIC_ACTIVE2_INT22 = 22;
    sbit  NVIC_ACTIVE2_INT22_bit at NVIC_ACTIVE2.B22;
    const register unsigned short int NVIC_ACTIVE2_INT23 = 23;
    sbit  NVIC_ACTIVE2_INT23_bit at NVIC_ACTIVE2.B23;
    const register unsigned short int NVIC_ACTIVE2_INT24 = 24;
    sbit  NVIC_ACTIVE2_INT24_bit at NVIC_ACTIVE2.B24;
    const register unsigned short int NVIC_ACTIVE2_INT25 = 25;
    sbit  NVIC_ACTIVE2_INT25_bit at NVIC_ACTIVE2.B25;
    const register unsigned short int NVIC_ACTIVE2_INT26 = 26;
    sbit  NVIC_ACTIVE2_INT26_bit at NVIC_ACTIVE2.B26;
    const register unsigned short int NVIC_ACTIVE2_INT27 = 27;
    sbit  NVIC_ACTIVE2_INT27_bit at NVIC_ACTIVE2.B27;
    const register unsigned short int NVIC_ACTIVE2_INT28 = 28;
    sbit  NVIC_ACTIVE2_INT28_bit at NVIC_ACTIVE2.B28;
    const register unsigned short int NVIC_ACTIVE2_INT29 = 29;
    sbit  NVIC_ACTIVE2_INT29_bit at NVIC_ACTIVE2.B29;
    const register unsigned short int NVIC_ACTIVE2_INT30 = 30;
    sbit  NVIC_ACTIVE2_INT30_bit at NVIC_ACTIVE2.B30;
    const register unsigned short int NVIC_ACTIVE2_INT31 = 31;
    sbit  NVIC_ACTIVE2_INT31_bit at NVIC_ACTIVE2.B31;

sfr far unsigned long   volatile NVIC_ACTIVE3         absolute 0xE000E30C;
    const register unsigned short int NVIC_ACTIVE3_INT0 = 0;
    sbit  NVIC_ACTIVE3_INT0_bit at NVIC_ACTIVE3.B0;
    const register unsigned short int NVIC_ACTIVE3_INT1 = 1;
    sbit  NVIC_ACTIVE3_INT1_bit at NVIC_ACTIVE3.B1;
    const register unsigned short int NVIC_ACTIVE3_INT2 = 2;
    sbit  NVIC_ACTIVE3_INT2_bit at NVIC_ACTIVE3.B2;
    const register unsigned short int NVIC_ACTIVE3_INT3 = 3;
    sbit  NVIC_ACTIVE3_INT3_bit at NVIC_ACTIVE3.B3;
    const register unsigned short int NVIC_ACTIVE3_INT4 = 4;
    sbit  NVIC_ACTIVE3_INT4_bit at NVIC_ACTIVE3.B4;
    const register unsigned short int NVIC_ACTIVE3_INT5 = 5;
    sbit  NVIC_ACTIVE3_INT5_bit at NVIC_ACTIVE3.B5;
    const register unsigned short int NVIC_ACTIVE3_INT6 = 6;
    sbit  NVIC_ACTIVE3_INT6_bit at NVIC_ACTIVE3.B6;
    const register unsigned short int NVIC_ACTIVE3_INT7 = 7;
    sbit  NVIC_ACTIVE3_INT7_bit at NVIC_ACTIVE3.B7;
    const register unsigned short int NVIC_ACTIVE3_INT8 = 8;
    sbit  NVIC_ACTIVE3_INT8_bit at NVIC_ACTIVE3.B8;
    const register unsigned short int NVIC_ACTIVE3_INT9 = 9;
    sbit  NVIC_ACTIVE3_INT9_bit at NVIC_ACTIVE3.B9;
    const register unsigned short int NVIC_ACTIVE3_INT10 = 10;
    sbit  NVIC_ACTIVE3_INT10_bit at NVIC_ACTIVE3.B10;
    const register unsigned short int NVIC_ACTIVE3_INT11 = 11;
    sbit  NVIC_ACTIVE3_INT11_bit at NVIC_ACTIVE3.B11;
    const register unsigned short int NVIC_ACTIVE3_INT12 = 12;
    sbit  NVIC_ACTIVE3_INT12_bit at NVIC_ACTIVE3.B12;
    const register unsigned short int NVIC_ACTIVE3_INT13 = 13;
    sbit  NVIC_ACTIVE3_INT13_bit at NVIC_ACTIVE3.B13;
    const register unsigned short int NVIC_ACTIVE3_INT14 = 14;
    sbit  NVIC_ACTIVE3_INT14_bit at NVIC_ACTIVE3.B14;
    const register unsigned short int NVIC_ACTIVE3_INT15 = 15;
    sbit  NVIC_ACTIVE3_INT15_bit at NVIC_ACTIVE3.B15;
    const register unsigned short int NVIC_ACTIVE3_INT16 = 16;
    sbit  NVIC_ACTIVE3_INT16_bit at NVIC_ACTIVE3.B16;
    const register unsigned short int NVIC_ACTIVE3_INT17 = 17;
    sbit  NVIC_ACTIVE3_INT17_bit at NVIC_ACTIVE3.B17;
    const register unsigned short int NVIC_ACTIVE3_INT18 = 18;
    sbit  NVIC_ACTIVE3_INT18_bit at NVIC_ACTIVE3.B18;
    const register unsigned short int NVIC_ACTIVE3_INT19 = 19;
    sbit  NVIC_ACTIVE3_INT19_bit at NVIC_ACTIVE3.B19;
    const register unsigned short int NVIC_ACTIVE3_INT20 = 20;
    sbit  NVIC_ACTIVE3_INT20_bit at NVIC_ACTIVE3.B20;
    const register unsigned short int NVIC_ACTIVE3_INT21 = 21;
    sbit  NVIC_ACTIVE3_INT21_bit at NVIC_ACTIVE3.B21;
    const register unsigned short int NVIC_ACTIVE3_INT22 = 22;
    sbit  NVIC_ACTIVE3_INT22_bit at NVIC_ACTIVE3.B22;
    const register unsigned short int NVIC_ACTIVE3_INT23 = 23;
    sbit  NVIC_ACTIVE3_INT23_bit at NVIC_ACTIVE3.B23;
    const register unsigned short int NVIC_ACTIVE3_INT24 = 24;
    sbit  NVIC_ACTIVE3_INT24_bit at NVIC_ACTIVE3.B24;
    const register unsigned short int NVIC_ACTIVE3_INT25 = 25;
    sbit  NVIC_ACTIVE3_INT25_bit at NVIC_ACTIVE3.B25;
    const register unsigned short int NVIC_ACTIVE3_INT26 = 26;
    sbit  NVIC_ACTIVE3_INT26_bit at NVIC_ACTIVE3.B26;
    const register unsigned short int NVIC_ACTIVE3_INT27 = 27;
    sbit  NVIC_ACTIVE3_INT27_bit at NVIC_ACTIVE3.B27;
    const register unsigned short int NVIC_ACTIVE3_INT28 = 28;
    sbit  NVIC_ACTIVE3_INT28_bit at NVIC_ACTIVE3.B28;
    const register unsigned short int NVIC_ACTIVE3_INT29 = 29;
    sbit  NVIC_ACTIVE3_INT29_bit at NVIC_ACTIVE3.B29;
    const register unsigned short int NVIC_ACTIVE3_INT30 = 30;
    sbit  NVIC_ACTIVE3_INT30_bit at NVIC_ACTIVE3.B30;
    const register unsigned short int NVIC_ACTIVE3_INT31 = 31;
    sbit  NVIC_ACTIVE3_INT31_bit at NVIC_ACTIVE3.B31;

sfr far unsigned long   volatile NVIC_ACTIVE4         absolute 0xE000E310;
    const register unsigned short int NVIC_ACTIVE4_INT0 = 0;
    sbit  NVIC_ACTIVE4_INT0_bit at NVIC_ACTIVE4.B0;
    const register unsigned short int NVIC_ACTIVE4_INT1 = 1;
    sbit  NVIC_ACTIVE4_INT1_bit at NVIC_ACTIVE4.B1;
    const register unsigned short int NVIC_ACTIVE4_INT2 = 2;
    sbit  NVIC_ACTIVE4_INT2_bit at NVIC_ACTIVE4.B2;
    const register unsigned short int NVIC_ACTIVE4_INT3 = 3;
    sbit  NVIC_ACTIVE4_INT3_bit at NVIC_ACTIVE4.B3;

sfr far unsigned long   volatile NVIC_PRI0            absolute 0xE000E400;
    const register unsigned short int NVIC_PRI0_INT05 = 5;
    sbit  NVIC_PRI0_INT05_bit at NVIC_PRI0.B5;
    const register unsigned short int NVIC_PRI0_INT06 = 6;
    sbit  NVIC_PRI0_INT06_bit at NVIC_PRI0.B6;
    const register unsigned short int NVIC_PRI0_INT07 = 7;
    sbit  NVIC_PRI0_INT07_bit at NVIC_PRI0.B7;
    const register unsigned short int NVIC_PRI0_INT113 = 13;
    sbit  NVIC_PRI0_INT113_bit at NVIC_PRI0.B13;
    const register unsigned short int NVIC_PRI0_INT114 = 14;
    sbit  NVIC_PRI0_INT114_bit at NVIC_PRI0.B14;
    const register unsigned short int NVIC_PRI0_INT115 = 15;
    sbit  NVIC_PRI0_INT115_bit at NVIC_PRI0.B15;
    const register unsigned short int NVIC_PRI0_INT221 = 21;
    sbit  NVIC_PRI0_INT221_bit at NVIC_PRI0.B21;
    const register unsigned short int NVIC_PRI0_INT222 = 22;
    sbit  NVIC_PRI0_INT222_bit at NVIC_PRI0.B22;
    const register unsigned short int NVIC_PRI0_INT223 = 23;
    sbit  NVIC_PRI0_INT223_bit at NVIC_PRI0.B23;
    const register unsigned short int NVIC_PRI0_INT329 = 29;
    sbit  NVIC_PRI0_INT329_bit at NVIC_PRI0.B29;
    const register unsigned short int NVIC_PRI0_INT330 = 30;
    sbit  NVIC_PRI0_INT330_bit at NVIC_PRI0.B30;
    const register unsigned short int NVIC_PRI0_INT331 = 31;
    sbit  NVIC_PRI0_INT331_bit at NVIC_PRI0.B31;

sfr far unsigned long   volatile NVIC_PRI1            absolute 0xE000E404;
    const register unsigned short int NVIC_PRI1_INT45 = 5;
    sbit  NVIC_PRI1_INT45_bit at NVIC_PRI1.B5;
    const register unsigned short int NVIC_PRI1_INT46 = 6;
    sbit  NVIC_PRI1_INT46_bit at NVIC_PRI1.B6;
    const register unsigned short int NVIC_PRI1_INT47 = 7;
    sbit  NVIC_PRI1_INT47_bit at NVIC_PRI1.B7;
    const register unsigned short int NVIC_PRI1_INT513 = 13;
    sbit  NVIC_PRI1_INT513_bit at NVIC_PRI1.B13;
    const register unsigned short int NVIC_PRI1_INT514 = 14;
    sbit  NVIC_PRI1_INT514_bit at NVIC_PRI1.B14;
    const register unsigned short int NVIC_PRI1_INT515 = 15;
    sbit  NVIC_PRI1_INT515_bit at NVIC_PRI1.B15;
    const register unsigned short int NVIC_PRI1_INT621 = 21;
    sbit  NVIC_PRI1_INT621_bit at NVIC_PRI1.B21;
    const register unsigned short int NVIC_PRI1_INT622 = 22;
    sbit  NVIC_PRI1_INT622_bit at NVIC_PRI1.B22;
    const register unsigned short int NVIC_PRI1_INT623 = 23;
    sbit  NVIC_PRI1_INT623_bit at NVIC_PRI1.B23;
    const register unsigned short int NVIC_PRI1_INT729 = 29;
    sbit  NVIC_PRI1_INT729_bit at NVIC_PRI1.B29;
    const register unsigned short int NVIC_PRI1_INT730 = 30;
    sbit  NVIC_PRI1_INT730_bit at NVIC_PRI1.B30;
    const register unsigned short int NVIC_PRI1_INT731 = 31;
    sbit  NVIC_PRI1_INT731_bit at NVIC_PRI1.B31;

sfr far unsigned long   volatile NVIC_PRI2            absolute 0xE000E408;
    const register unsigned short int NVIC_PRI2_INT85 = 5;
    sbit  NVIC_PRI2_INT85_bit at NVIC_PRI2.B5;
    const register unsigned short int NVIC_PRI2_INT86 = 6;
    sbit  NVIC_PRI2_INT86_bit at NVIC_PRI2.B6;
    const register unsigned short int NVIC_PRI2_INT87 = 7;
    sbit  NVIC_PRI2_INT87_bit at NVIC_PRI2.B7;
    const register unsigned short int NVIC_PRI2_INT913 = 13;
    sbit  NVIC_PRI2_INT913_bit at NVIC_PRI2.B13;
    const register unsigned short int NVIC_PRI2_INT914 = 14;
    sbit  NVIC_PRI2_INT914_bit at NVIC_PRI2.B14;
    const register unsigned short int NVIC_PRI2_INT915 = 15;
    sbit  NVIC_PRI2_INT915_bit at NVIC_PRI2.B15;
    const register unsigned short int NVIC_PRI2_INT1021 = 21;
    sbit  NVIC_PRI2_INT1021_bit at NVIC_PRI2.B21;
    const register unsigned short int NVIC_PRI2_INT1022 = 22;
    sbit  NVIC_PRI2_INT1022_bit at NVIC_PRI2.B22;
    const register unsigned short int NVIC_PRI2_INT1023 = 23;
    sbit  NVIC_PRI2_INT1023_bit at NVIC_PRI2.B23;
    const register unsigned short int NVIC_PRI2_INT1129 = 29;
    sbit  NVIC_PRI2_INT1129_bit at NVIC_PRI2.B29;
    const register unsigned short int NVIC_PRI2_INT1130 = 30;
    sbit  NVIC_PRI2_INT1130_bit at NVIC_PRI2.B30;
    const register unsigned short int NVIC_PRI2_INT1131 = 31;
    sbit  NVIC_PRI2_INT1131_bit at NVIC_PRI2.B31;

sfr far unsigned long   volatile NVIC_PRI3            absolute 0xE000E40C;
    const register unsigned short int NVIC_PRI3_INT125 = 5;
    sbit  NVIC_PRI3_INT125_bit at NVIC_PRI3.B5;
    const register unsigned short int NVIC_PRI3_INT126 = 6;
    sbit  NVIC_PRI3_INT126_bit at NVIC_PRI3.B6;
    const register unsigned short int NVIC_PRI3_INT127 = 7;
    sbit  NVIC_PRI3_INT127_bit at NVIC_PRI3.B7;
    const register unsigned short int NVIC_PRI3_INT1313 = 13;
    sbit  NVIC_PRI3_INT1313_bit at NVIC_PRI3.B13;
    const register unsigned short int NVIC_PRI3_INT1314 = 14;
    sbit  NVIC_PRI3_INT1314_bit at NVIC_PRI3.B14;
    const register unsigned short int NVIC_PRI3_INT1315 = 15;
    sbit  NVIC_PRI3_INT1315_bit at NVIC_PRI3.B15;
    const register unsigned short int NVIC_PRI3_INT1421 = 21;
    sbit  NVIC_PRI3_INT1421_bit at NVIC_PRI3.B21;
    const register unsigned short int NVIC_PRI3_INT1422 = 22;
    sbit  NVIC_PRI3_INT1422_bit at NVIC_PRI3.B22;
    const register unsigned short int NVIC_PRI3_INT1423 = 23;
    sbit  NVIC_PRI3_INT1423_bit at NVIC_PRI3.B23;
    const register unsigned short int NVIC_PRI3_INT1529 = 29;
    sbit  NVIC_PRI3_INT1529_bit at NVIC_PRI3.B29;
    const register unsigned short int NVIC_PRI3_INT1530 = 30;
    sbit  NVIC_PRI3_INT1530_bit at NVIC_PRI3.B30;
    const register unsigned short int NVIC_PRI3_INT1531 = 31;
    sbit  NVIC_PRI3_INT1531_bit at NVIC_PRI3.B31;

sfr far unsigned long   volatile NVIC_PRI4            absolute 0xE000E410;
    const register unsigned short int NVIC_PRI4_INT165 = 5;
    sbit  NVIC_PRI4_INT165_bit at NVIC_PRI4.B5;
    const register unsigned short int NVIC_PRI4_INT166 = 6;
    sbit  NVIC_PRI4_INT166_bit at NVIC_PRI4.B6;
    const register unsigned short int NVIC_PRI4_INT167 = 7;
    sbit  NVIC_PRI4_INT167_bit at NVIC_PRI4.B7;
    const register unsigned short int NVIC_PRI4_INT1713 = 13;
    sbit  NVIC_PRI4_INT1713_bit at NVIC_PRI4.B13;
    const register unsigned short int NVIC_PRI4_INT1714 = 14;
    sbit  NVIC_PRI4_INT1714_bit at NVIC_PRI4.B14;
    const register unsigned short int NVIC_PRI4_INT1715 = 15;
    sbit  NVIC_PRI4_INT1715_bit at NVIC_PRI4.B15;
    const register unsigned short int NVIC_PRI4_INT1821 = 21;
    sbit  NVIC_PRI4_INT1821_bit at NVIC_PRI4.B21;
    const register unsigned short int NVIC_PRI4_INT1822 = 22;
    sbit  NVIC_PRI4_INT1822_bit at NVIC_PRI4.B22;
    const register unsigned short int NVIC_PRI4_INT1823 = 23;
    sbit  NVIC_PRI4_INT1823_bit at NVIC_PRI4.B23;
    const register unsigned short int NVIC_PRI4_INT1929 = 29;
    sbit  NVIC_PRI4_INT1929_bit at NVIC_PRI4.B29;
    const register unsigned short int NVIC_PRI4_INT1930 = 30;
    sbit  NVIC_PRI4_INT1930_bit at NVIC_PRI4.B30;
    const register unsigned short int NVIC_PRI4_INT1931 = 31;
    sbit  NVIC_PRI4_INT1931_bit at NVIC_PRI4.B31;

sfr far unsigned long   volatile NVIC_PRI5            absolute 0xE000E414;
    const register unsigned short int NVIC_PRI5_INT205 = 5;
    sbit  NVIC_PRI5_INT205_bit at NVIC_PRI5.B5;
    const register unsigned short int NVIC_PRI5_INT206 = 6;
    sbit  NVIC_PRI5_INT206_bit at NVIC_PRI5.B6;
    const register unsigned short int NVIC_PRI5_INT207 = 7;
    sbit  NVIC_PRI5_INT207_bit at NVIC_PRI5.B7;
    const register unsigned short int NVIC_PRI5_INT2113 = 13;
    sbit  NVIC_PRI5_INT2113_bit at NVIC_PRI5.B13;
    const register unsigned short int NVIC_PRI5_INT2114 = 14;
    sbit  NVIC_PRI5_INT2114_bit at NVIC_PRI5.B14;
    const register unsigned short int NVIC_PRI5_INT2115 = 15;
    sbit  NVIC_PRI5_INT2115_bit at NVIC_PRI5.B15;
    const register unsigned short int NVIC_PRI5_INT2221 = 21;
    sbit  NVIC_PRI5_INT2221_bit at NVIC_PRI5.B21;
    const register unsigned short int NVIC_PRI5_INT2222 = 22;
    sbit  NVIC_PRI5_INT2222_bit at NVIC_PRI5.B22;
    const register unsigned short int NVIC_PRI5_INT2223 = 23;
    sbit  NVIC_PRI5_INT2223_bit at NVIC_PRI5.B23;
    const register unsigned short int NVIC_PRI5_INT2329 = 29;
    sbit  NVIC_PRI5_INT2329_bit at NVIC_PRI5.B29;
    const register unsigned short int NVIC_PRI5_INT2330 = 30;
    sbit  NVIC_PRI5_INT2330_bit at NVIC_PRI5.B30;
    const register unsigned short int NVIC_PRI5_INT2331 = 31;
    sbit  NVIC_PRI5_INT2331_bit at NVIC_PRI5.B31;

sfr far unsigned long   volatile NVIC_PRI6            absolute 0xE000E418;
    const register unsigned short int NVIC_PRI6_INT245 = 5;
    sbit  NVIC_PRI6_INT245_bit at NVIC_PRI6.B5;
    const register unsigned short int NVIC_PRI6_INT246 = 6;
    sbit  NVIC_PRI6_INT246_bit at NVIC_PRI6.B6;
    const register unsigned short int NVIC_PRI6_INT247 = 7;
    sbit  NVIC_PRI6_INT247_bit at NVIC_PRI6.B7;
    const register unsigned short int NVIC_PRI6_INT2513 = 13;
    sbit  NVIC_PRI6_INT2513_bit at NVIC_PRI6.B13;
    const register unsigned short int NVIC_PRI6_INT2514 = 14;
    sbit  NVIC_PRI6_INT2514_bit at NVIC_PRI6.B14;
    const register unsigned short int NVIC_PRI6_INT2515 = 15;
    sbit  NVIC_PRI6_INT2515_bit at NVIC_PRI6.B15;
    const register unsigned short int NVIC_PRI6_INT2621 = 21;
    sbit  NVIC_PRI6_INT2621_bit at NVIC_PRI6.B21;
    const register unsigned short int NVIC_PRI6_INT2622 = 22;
    sbit  NVIC_PRI6_INT2622_bit at NVIC_PRI6.B22;
    const register unsigned short int NVIC_PRI6_INT2623 = 23;
    sbit  NVIC_PRI6_INT2623_bit at NVIC_PRI6.B23;
    const register unsigned short int NVIC_PRI6_INT2729 = 29;
    sbit  NVIC_PRI6_INT2729_bit at NVIC_PRI6.B29;
    const register unsigned short int NVIC_PRI6_INT2730 = 30;
    sbit  NVIC_PRI6_INT2730_bit at NVIC_PRI6.B30;
    const register unsigned short int NVIC_PRI6_INT2731 = 31;
    sbit  NVIC_PRI6_INT2731_bit at NVIC_PRI6.B31;

sfr far unsigned long   volatile NVIC_PRI7            absolute 0xE000E41C;
    const register unsigned short int NVIC_PRI7_INT285 = 5;
    sbit  NVIC_PRI7_INT285_bit at NVIC_PRI7.B5;
    const register unsigned short int NVIC_PRI7_INT286 = 6;
    sbit  NVIC_PRI7_INT286_bit at NVIC_PRI7.B6;
    const register unsigned short int NVIC_PRI7_INT287 = 7;
    sbit  NVIC_PRI7_INT287_bit at NVIC_PRI7.B7;
    const register unsigned short int NVIC_PRI7_INT2913 = 13;
    sbit  NVIC_PRI7_INT2913_bit at NVIC_PRI7.B13;
    const register unsigned short int NVIC_PRI7_INT2914 = 14;
    sbit  NVIC_PRI7_INT2914_bit at NVIC_PRI7.B14;
    const register unsigned short int NVIC_PRI7_INT2915 = 15;
    sbit  NVIC_PRI7_INT2915_bit at NVIC_PRI7.B15;
    const register unsigned short int NVIC_PRI7_INT3021 = 21;
    sbit  NVIC_PRI7_INT3021_bit at NVIC_PRI7.B21;
    const register unsigned short int NVIC_PRI7_INT3022 = 22;
    sbit  NVIC_PRI7_INT3022_bit at NVIC_PRI7.B22;
    const register unsigned short int NVIC_PRI7_INT3023 = 23;
    sbit  NVIC_PRI7_INT3023_bit at NVIC_PRI7.B23;
    const register unsigned short int NVIC_PRI7_INT3129 = 29;
    sbit  NVIC_PRI7_INT3129_bit at NVIC_PRI7.B29;
    const register unsigned short int NVIC_PRI7_INT3130 = 30;
    sbit  NVIC_PRI7_INT3130_bit at NVIC_PRI7.B30;
    const register unsigned short int NVIC_PRI7_INT3131 = 31;
    sbit  NVIC_PRI7_INT3131_bit at NVIC_PRI7.B31;

sfr far unsigned long   volatile NVIC_PRI8            absolute 0xE000E420;
    const register unsigned short int NVIC_PRI8_INT325 = 5;
    sbit  NVIC_PRI8_INT325_bit at NVIC_PRI8.B5;
    const register unsigned short int NVIC_PRI8_INT326 = 6;
    sbit  NVIC_PRI8_INT326_bit at NVIC_PRI8.B6;
    const register unsigned short int NVIC_PRI8_INT327 = 7;
    sbit  NVIC_PRI8_INT327_bit at NVIC_PRI8.B7;
    const register unsigned short int NVIC_PRI8_INT3313 = 13;
    sbit  NVIC_PRI8_INT3313_bit at NVIC_PRI8.B13;
    const register unsigned short int NVIC_PRI8_INT3314 = 14;
    sbit  NVIC_PRI8_INT3314_bit at NVIC_PRI8.B14;
    const register unsigned short int NVIC_PRI8_INT3315 = 15;
    sbit  NVIC_PRI8_INT3315_bit at NVIC_PRI8.B15;
    const register unsigned short int NVIC_PRI8_INT3421 = 21;
    sbit  NVIC_PRI8_INT3421_bit at NVIC_PRI8.B21;
    const register unsigned short int NVIC_PRI8_INT3422 = 22;
    sbit  NVIC_PRI8_INT3422_bit at NVIC_PRI8.B22;
    const register unsigned short int NVIC_PRI8_INT3423 = 23;
    sbit  NVIC_PRI8_INT3423_bit at NVIC_PRI8.B23;
    const register unsigned short int NVIC_PRI8_INT3529 = 29;
    sbit  NVIC_PRI8_INT3529_bit at NVIC_PRI8.B29;
    const register unsigned short int NVIC_PRI8_INT3530 = 30;
    sbit  NVIC_PRI8_INT3530_bit at NVIC_PRI8.B30;
    const register unsigned short int NVIC_PRI8_INT3531 = 31;
    sbit  NVIC_PRI8_INT3531_bit at NVIC_PRI8.B31;

sfr far unsigned long   volatile NVIC_PRI9            absolute 0xE000E424;
    const register unsigned short int NVIC_PRI9_INT365 = 5;
    sbit  NVIC_PRI9_INT365_bit at NVIC_PRI9.B5;
    const register unsigned short int NVIC_PRI9_INT366 = 6;
    sbit  NVIC_PRI9_INT366_bit at NVIC_PRI9.B6;
    const register unsigned short int NVIC_PRI9_INT367 = 7;
    sbit  NVIC_PRI9_INT367_bit at NVIC_PRI9.B7;
    const register unsigned short int NVIC_PRI9_INT3713 = 13;
    sbit  NVIC_PRI9_INT3713_bit at NVIC_PRI9.B13;
    const register unsigned short int NVIC_PRI9_INT3714 = 14;
    sbit  NVIC_PRI9_INT3714_bit at NVIC_PRI9.B14;
    const register unsigned short int NVIC_PRI9_INT3715 = 15;
    sbit  NVIC_PRI9_INT3715_bit at NVIC_PRI9.B15;
    const register unsigned short int NVIC_PRI9_INT3821 = 21;
    sbit  NVIC_PRI9_INT3821_bit at NVIC_PRI9.B21;
    const register unsigned short int NVIC_PRI9_INT3822 = 22;
    sbit  NVIC_PRI9_INT3822_bit at NVIC_PRI9.B22;
    const register unsigned short int NVIC_PRI9_INT3823 = 23;
    sbit  NVIC_PRI9_INT3823_bit at NVIC_PRI9.B23;
    const register unsigned short int NVIC_PRI9_INT3929 = 29;
    sbit  NVIC_PRI9_INT3929_bit at NVIC_PRI9.B29;
    const register unsigned short int NVIC_PRI9_INT3930 = 30;
    sbit  NVIC_PRI9_INT3930_bit at NVIC_PRI9.B30;
    const register unsigned short int NVIC_PRI9_INT3931 = 31;
    sbit  NVIC_PRI9_INT3931_bit at NVIC_PRI9.B31;

sfr far unsigned long   volatile NVIC_PRI10           absolute 0xE000E428;
    const register unsigned short int NVIC_PRI10_INT405 = 5;
    sbit  NVIC_PRI10_INT405_bit at NVIC_PRI10.B5;
    const register unsigned short int NVIC_PRI10_INT406 = 6;
    sbit  NVIC_PRI10_INT406_bit at NVIC_PRI10.B6;
    const register unsigned short int NVIC_PRI10_INT407 = 7;
    sbit  NVIC_PRI10_INT407_bit at NVIC_PRI10.B7;
    const register unsigned short int NVIC_PRI10_INT4113 = 13;
    sbit  NVIC_PRI10_INT4113_bit at NVIC_PRI10.B13;
    const register unsigned short int NVIC_PRI10_INT4114 = 14;
    sbit  NVIC_PRI10_INT4114_bit at NVIC_PRI10.B14;
    const register unsigned short int NVIC_PRI10_INT4115 = 15;
    sbit  NVIC_PRI10_INT4115_bit at NVIC_PRI10.B15;
    const register unsigned short int NVIC_PRI10_INT4221 = 21;
    sbit  NVIC_PRI10_INT4221_bit at NVIC_PRI10.B21;
    const register unsigned short int NVIC_PRI10_INT4222 = 22;
    sbit  NVIC_PRI10_INT4222_bit at NVIC_PRI10.B22;
    const register unsigned short int NVIC_PRI10_INT4223 = 23;
    sbit  NVIC_PRI10_INT4223_bit at NVIC_PRI10.B23;
    const register unsigned short int NVIC_PRI10_INT4329 = 29;
    sbit  NVIC_PRI10_INT4329_bit at NVIC_PRI10.B29;
    const register unsigned short int NVIC_PRI10_INT4330 = 30;
    sbit  NVIC_PRI10_INT4330_bit at NVIC_PRI10.B30;
    const register unsigned short int NVIC_PRI10_INT4331 = 31;
    sbit  NVIC_PRI10_INT4331_bit at NVIC_PRI10.B31;

sfr far unsigned long   volatile NVIC_PRI11           absolute 0xE000E42C;
    const register unsigned short int NVIC_PRI11_INT445 = 5;
    sbit  NVIC_PRI11_INT445_bit at NVIC_PRI11.B5;
    const register unsigned short int NVIC_PRI11_INT446 = 6;
    sbit  NVIC_PRI11_INT446_bit at NVIC_PRI11.B6;
    const register unsigned short int NVIC_PRI11_INT447 = 7;
    sbit  NVIC_PRI11_INT447_bit at NVIC_PRI11.B7;
    const register unsigned short int NVIC_PRI11_INT4513 = 13;
    sbit  NVIC_PRI11_INT4513_bit at NVIC_PRI11.B13;
    const register unsigned short int NVIC_PRI11_INT4514 = 14;
    sbit  NVIC_PRI11_INT4514_bit at NVIC_PRI11.B14;
    const register unsigned short int NVIC_PRI11_INT4515 = 15;
    sbit  NVIC_PRI11_INT4515_bit at NVIC_PRI11.B15;
    const register unsigned short int NVIC_PRI11_INT4621 = 21;
    sbit  NVIC_PRI11_INT4621_bit at NVIC_PRI11.B21;
    const register unsigned short int NVIC_PRI11_INT4622 = 22;
    sbit  NVIC_PRI11_INT4622_bit at NVIC_PRI11.B22;
    const register unsigned short int NVIC_PRI11_INT4623 = 23;
    sbit  NVIC_PRI11_INT4623_bit at NVIC_PRI11.B23;
    const register unsigned short int NVIC_PRI11_INT4729 = 29;
    sbit  NVIC_PRI11_INT4729_bit at NVIC_PRI11.B29;
    const register unsigned short int NVIC_PRI11_INT4730 = 30;
    sbit  NVIC_PRI11_INT4730_bit at NVIC_PRI11.B30;
    const register unsigned short int NVIC_PRI11_INT4731 = 31;
    sbit  NVIC_PRI11_INT4731_bit at NVIC_PRI11.B31;

sfr far unsigned long   volatile NVIC_PRI12           absolute 0xE000E430;
    const register unsigned short int NVIC_PRI12_INT485 = 5;
    sbit  NVIC_PRI12_INT485_bit at NVIC_PRI12.B5;
    const register unsigned short int NVIC_PRI12_INT486 = 6;
    sbit  NVIC_PRI12_INT486_bit at NVIC_PRI12.B6;
    const register unsigned short int NVIC_PRI12_INT487 = 7;
    sbit  NVIC_PRI12_INT487_bit at NVIC_PRI12.B7;
    const register unsigned short int NVIC_PRI12_INT4913 = 13;
    sbit  NVIC_PRI12_INT4913_bit at NVIC_PRI12.B13;
    const register unsigned short int NVIC_PRI12_INT4914 = 14;
    sbit  NVIC_PRI12_INT4914_bit at NVIC_PRI12.B14;
    const register unsigned short int NVIC_PRI12_INT4915 = 15;
    sbit  NVIC_PRI12_INT4915_bit at NVIC_PRI12.B15;
    const register unsigned short int NVIC_PRI12_INT5021 = 21;
    sbit  NVIC_PRI12_INT5021_bit at NVIC_PRI12.B21;
    const register unsigned short int NVIC_PRI12_INT5022 = 22;
    sbit  NVIC_PRI12_INT5022_bit at NVIC_PRI12.B22;
    const register unsigned short int NVIC_PRI12_INT5023 = 23;
    sbit  NVIC_PRI12_INT5023_bit at NVIC_PRI12.B23;
    const register unsigned short int NVIC_PRI12_INT5129 = 29;
    sbit  NVIC_PRI12_INT5129_bit at NVIC_PRI12.B29;
    const register unsigned short int NVIC_PRI12_INT5130 = 30;
    sbit  NVIC_PRI12_INT5130_bit at NVIC_PRI12.B30;
    const register unsigned short int NVIC_PRI12_INT5131 = 31;
    sbit  NVIC_PRI12_INT5131_bit at NVIC_PRI12.B31;

sfr far unsigned long   volatile NVIC_PRI13           absolute 0xE000E434;
    const register unsigned short int NVIC_PRI13_INT525 = 5;
    sbit  NVIC_PRI13_INT525_bit at NVIC_PRI13.B5;
    const register unsigned short int NVIC_PRI13_INT526 = 6;
    sbit  NVIC_PRI13_INT526_bit at NVIC_PRI13.B6;
    const register unsigned short int NVIC_PRI13_INT527 = 7;
    sbit  NVIC_PRI13_INT527_bit at NVIC_PRI13.B7;
    const register unsigned short int NVIC_PRI13_INT5313 = 13;
    sbit  NVIC_PRI13_INT5313_bit at NVIC_PRI13.B13;
    const register unsigned short int NVIC_PRI13_INT5314 = 14;
    sbit  NVIC_PRI13_INT5314_bit at NVIC_PRI13.B14;
    const register unsigned short int NVIC_PRI13_INT5315 = 15;
    sbit  NVIC_PRI13_INT5315_bit at NVIC_PRI13.B15;
    const register unsigned short int NVIC_PRI13_INT5421 = 21;
    sbit  NVIC_PRI13_INT5421_bit at NVIC_PRI13.B21;
    const register unsigned short int NVIC_PRI13_INT5422 = 22;
    sbit  NVIC_PRI13_INT5422_bit at NVIC_PRI13.B22;
    const register unsigned short int NVIC_PRI13_INT5423 = 23;
    sbit  NVIC_PRI13_INT5423_bit at NVIC_PRI13.B23;
    const register unsigned short int NVIC_PRI13_INT5529 = 29;
    sbit  NVIC_PRI13_INT5529_bit at NVIC_PRI13.B29;
    const register unsigned short int NVIC_PRI13_INT5530 = 30;
    sbit  NVIC_PRI13_INT5530_bit at NVIC_PRI13.B30;
    const register unsigned short int NVIC_PRI13_INT5531 = 31;
    sbit  NVIC_PRI13_INT5531_bit at NVIC_PRI13.B31;

sfr far unsigned long   volatile NVIC_PRI14           absolute 0xE000E438;
    const register unsigned short int NVIC_PRI14_INTA5 = 5;
    sbit  NVIC_PRI14_INTA5_bit at NVIC_PRI14.B5;
    const register unsigned short int NVIC_PRI14_INTA6 = 6;
    sbit  NVIC_PRI14_INTA6_bit at NVIC_PRI14.B6;
    const register unsigned short int NVIC_PRI14_INTA7 = 7;
    sbit  NVIC_PRI14_INTA7_bit at NVIC_PRI14.B7;
    const register unsigned short int NVIC_PRI14_INTB13 = 13;
    sbit  NVIC_PRI14_INTB13_bit at NVIC_PRI14.B13;
    const register unsigned short int NVIC_PRI14_INTB14 = 14;
    sbit  NVIC_PRI14_INTB14_bit at NVIC_PRI14.B14;
    const register unsigned short int NVIC_PRI14_INTB15 = 15;
    sbit  NVIC_PRI14_INTB15_bit at NVIC_PRI14.B15;
    const register unsigned short int NVIC_PRI14_INTC21 = 21;
    sbit  NVIC_PRI14_INTC21_bit at NVIC_PRI14.B21;
    const register unsigned short int NVIC_PRI14_INTC22 = 22;
    sbit  NVIC_PRI14_INTC22_bit at NVIC_PRI14.B22;
    const register unsigned short int NVIC_PRI14_INTC23 = 23;
    sbit  NVIC_PRI14_INTC23_bit at NVIC_PRI14.B23;
    const register unsigned short int NVIC_PRI14_INTD29 = 29;
    sbit  NVIC_PRI14_INTD29_bit at NVIC_PRI14.B29;
    const register unsigned short int NVIC_PRI14_INTD30 = 30;
    sbit  NVIC_PRI14_INTD30_bit at NVIC_PRI14.B30;
    const register unsigned short int NVIC_PRI14_INTD31 = 31;
    sbit  NVIC_PRI14_INTD31_bit at NVIC_PRI14.B31;

sfr far unsigned long   volatile NVIC_PRI15           absolute 0xE000E43C;
    const register unsigned short int NVIC_PRI15_INTA5 = 5;
    sbit  NVIC_PRI15_INTA5_bit at NVIC_PRI15.B5;
    const register unsigned short int NVIC_PRI15_INTA6 = 6;
    sbit  NVIC_PRI15_INTA6_bit at NVIC_PRI15.B6;
    const register unsigned short int NVIC_PRI15_INTA7 = 7;
    sbit  NVIC_PRI15_INTA7_bit at NVIC_PRI15.B7;
    const register unsigned short int NVIC_PRI15_INTB13 = 13;
    sbit  NVIC_PRI15_INTB13_bit at NVIC_PRI15.B13;
    const register unsigned short int NVIC_PRI15_INTB14 = 14;
    sbit  NVIC_PRI15_INTB14_bit at NVIC_PRI15.B14;
    const register unsigned short int NVIC_PRI15_INTB15 = 15;
    sbit  NVIC_PRI15_INTB15_bit at NVIC_PRI15.B15;
    const register unsigned short int NVIC_PRI15_INTC21 = 21;
    sbit  NVIC_PRI15_INTC21_bit at NVIC_PRI15.B21;
    const register unsigned short int NVIC_PRI15_INTC22 = 22;
    sbit  NVIC_PRI15_INTC22_bit at NVIC_PRI15.B22;
    const register unsigned short int NVIC_PRI15_INTC23 = 23;
    sbit  NVIC_PRI15_INTC23_bit at NVIC_PRI15.B23;
    const register unsigned short int NVIC_PRI15_INTD29 = 29;
    sbit  NVIC_PRI15_INTD29_bit at NVIC_PRI15.B29;
    const register unsigned short int NVIC_PRI15_INTD30 = 30;
    sbit  NVIC_PRI15_INTD30_bit at NVIC_PRI15.B30;
    const register unsigned short int NVIC_PRI15_INTD31 = 31;
    sbit  NVIC_PRI15_INTD31_bit at NVIC_PRI15.B31;

sfr far unsigned long   volatile NVIC_PRI16           absolute 0xE000E440;
    const register unsigned short int NVIC_PRI16_INTA5 = 5;
    sbit  NVIC_PRI16_INTA5_bit at NVIC_PRI16.B5;
    const register unsigned short int NVIC_PRI16_INTA6 = 6;
    sbit  NVIC_PRI16_INTA6_bit at NVIC_PRI16.B6;
    const register unsigned short int NVIC_PRI16_INTA7 = 7;
    sbit  NVIC_PRI16_INTA7_bit at NVIC_PRI16.B7;
    const register unsigned short int NVIC_PRI16_INTB13 = 13;
    sbit  NVIC_PRI16_INTB13_bit at NVIC_PRI16.B13;
    const register unsigned short int NVIC_PRI16_INTB14 = 14;
    sbit  NVIC_PRI16_INTB14_bit at NVIC_PRI16.B14;
    const register unsigned short int NVIC_PRI16_INTB15 = 15;
    sbit  NVIC_PRI16_INTB15_bit at NVIC_PRI16.B15;
    const register unsigned short int NVIC_PRI16_INTC21 = 21;
    sbit  NVIC_PRI16_INTC21_bit at NVIC_PRI16.B21;
    const register unsigned short int NVIC_PRI16_INTC22 = 22;
    sbit  NVIC_PRI16_INTC22_bit at NVIC_PRI16.B22;
    const register unsigned short int NVIC_PRI16_INTC23 = 23;
    sbit  NVIC_PRI16_INTC23_bit at NVIC_PRI16.B23;
    const register unsigned short int NVIC_PRI16_INTD29 = 29;
    sbit  NVIC_PRI16_INTD29_bit at NVIC_PRI16.B29;
    const register unsigned short int NVIC_PRI16_INTD30 = 30;
    sbit  NVIC_PRI16_INTD30_bit at NVIC_PRI16.B30;
    const register unsigned short int NVIC_PRI16_INTD31 = 31;
    sbit  NVIC_PRI16_INTD31_bit at NVIC_PRI16.B31;

sfr far unsigned long   volatile NVIC_PRI17           absolute 0xE000E444;
    const register unsigned short int NVIC_PRI17_INTA5 = 5;
    sbit  NVIC_PRI17_INTA5_bit at NVIC_PRI17.B5;
    const register unsigned short int NVIC_PRI17_INTA6 = 6;
    sbit  NVIC_PRI17_INTA6_bit at NVIC_PRI17.B6;
    const register unsigned short int NVIC_PRI17_INTA7 = 7;
    sbit  NVIC_PRI17_INTA7_bit at NVIC_PRI17.B7;
    const register unsigned short int NVIC_PRI17_INTB13 = 13;
    sbit  NVIC_PRI17_INTB13_bit at NVIC_PRI17.B13;
    const register unsigned short int NVIC_PRI17_INTB14 = 14;
    sbit  NVIC_PRI17_INTB14_bit at NVIC_PRI17.B14;
    const register unsigned short int NVIC_PRI17_INTB15 = 15;
    sbit  NVIC_PRI17_INTB15_bit at NVIC_PRI17.B15;
    const register unsigned short int NVIC_PRI17_INTC21 = 21;
    sbit  NVIC_PRI17_INTC21_bit at NVIC_PRI17.B21;
    const register unsigned short int NVIC_PRI17_INTC22 = 22;
    sbit  NVIC_PRI17_INTC22_bit at NVIC_PRI17.B22;
    const register unsigned short int NVIC_PRI17_INTC23 = 23;
    sbit  NVIC_PRI17_INTC23_bit at NVIC_PRI17.B23;
    const register unsigned short int NVIC_PRI17_INTD29 = 29;
    sbit  NVIC_PRI17_INTD29_bit at NVIC_PRI17.B29;
    const register unsigned short int NVIC_PRI17_INTD30 = 30;
    sbit  NVIC_PRI17_INTD30_bit at NVIC_PRI17.B30;
    const register unsigned short int NVIC_PRI17_INTD31 = 31;
    sbit  NVIC_PRI17_INTD31_bit at NVIC_PRI17.B31;

sfr far unsigned long   volatile NVIC_PRI18           absolute 0xE000E448;
    const register unsigned short int NVIC_PRI18_INTA5 = 5;
    sbit  NVIC_PRI18_INTA5_bit at NVIC_PRI18.B5;
    const register unsigned short int NVIC_PRI18_INTA6 = 6;
    sbit  NVIC_PRI18_INTA6_bit at NVIC_PRI18.B6;
    const register unsigned short int NVIC_PRI18_INTA7 = 7;
    sbit  NVIC_PRI18_INTA7_bit at NVIC_PRI18.B7;
    const register unsigned short int NVIC_PRI18_INTB13 = 13;
    sbit  NVIC_PRI18_INTB13_bit at NVIC_PRI18.B13;
    const register unsigned short int NVIC_PRI18_INTB14 = 14;
    sbit  NVIC_PRI18_INTB14_bit at NVIC_PRI18.B14;
    const register unsigned short int NVIC_PRI18_INTB15 = 15;
    sbit  NVIC_PRI18_INTB15_bit at NVIC_PRI18.B15;
    const register unsigned short int NVIC_PRI18_INTC21 = 21;
    sbit  NVIC_PRI18_INTC21_bit at NVIC_PRI18.B21;
    const register unsigned short int NVIC_PRI18_INTC22 = 22;
    sbit  NVIC_PRI18_INTC22_bit at NVIC_PRI18.B22;
    const register unsigned short int NVIC_PRI18_INTC23 = 23;
    sbit  NVIC_PRI18_INTC23_bit at NVIC_PRI18.B23;
    const register unsigned short int NVIC_PRI18_INTD29 = 29;
    sbit  NVIC_PRI18_INTD29_bit at NVIC_PRI18.B29;
    const register unsigned short int NVIC_PRI18_INTD30 = 30;
    sbit  NVIC_PRI18_INTD30_bit at NVIC_PRI18.B30;
    const register unsigned short int NVIC_PRI18_INTD31 = 31;
    sbit  NVIC_PRI18_INTD31_bit at NVIC_PRI18.B31;

sfr far unsigned long   volatile NVIC_PRI19           absolute 0xE000E44C;
    const register unsigned short int NVIC_PRI19_INTA5 = 5;
    sbit  NVIC_PRI19_INTA5_bit at NVIC_PRI19.B5;
    const register unsigned short int NVIC_PRI19_INTA6 = 6;
    sbit  NVIC_PRI19_INTA6_bit at NVIC_PRI19.B6;
    const register unsigned short int NVIC_PRI19_INTA7 = 7;
    sbit  NVIC_PRI19_INTA7_bit at NVIC_PRI19.B7;
    const register unsigned short int NVIC_PRI19_INTB13 = 13;
    sbit  NVIC_PRI19_INTB13_bit at NVIC_PRI19.B13;
    const register unsigned short int NVIC_PRI19_INTB14 = 14;
    sbit  NVIC_PRI19_INTB14_bit at NVIC_PRI19.B14;
    const register unsigned short int NVIC_PRI19_INTB15 = 15;
    sbit  NVIC_PRI19_INTB15_bit at NVIC_PRI19.B15;
    const register unsigned short int NVIC_PRI19_INTC21 = 21;
    sbit  NVIC_PRI19_INTC21_bit at NVIC_PRI19.B21;
    const register unsigned short int NVIC_PRI19_INTC22 = 22;
    sbit  NVIC_PRI19_INTC22_bit at NVIC_PRI19.B22;
    const register unsigned short int NVIC_PRI19_INTC23 = 23;
    sbit  NVIC_PRI19_INTC23_bit at NVIC_PRI19.B23;
    const register unsigned short int NVIC_PRI19_INTD29 = 29;
    sbit  NVIC_PRI19_INTD29_bit at NVIC_PRI19.B29;
    const register unsigned short int NVIC_PRI19_INTD30 = 30;
    sbit  NVIC_PRI19_INTD30_bit at NVIC_PRI19.B30;
    const register unsigned short int NVIC_PRI19_INTD31 = 31;
    sbit  NVIC_PRI19_INTD31_bit at NVIC_PRI19.B31;

sfr far unsigned long   volatile NVIC_PRI20           absolute 0xE000E450;
    const register unsigned short int NVIC_PRI20_INTA5 = 5;
    sbit  NVIC_PRI20_INTA5_bit at NVIC_PRI20.B5;
    const register unsigned short int NVIC_PRI20_INTA6 = 6;
    sbit  NVIC_PRI20_INTA6_bit at NVIC_PRI20.B6;
    const register unsigned short int NVIC_PRI20_INTA7 = 7;
    sbit  NVIC_PRI20_INTA7_bit at NVIC_PRI20.B7;
    const register unsigned short int NVIC_PRI20_INTB13 = 13;
    sbit  NVIC_PRI20_INTB13_bit at NVIC_PRI20.B13;
    const register unsigned short int NVIC_PRI20_INTB14 = 14;
    sbit  NVIC_PRI20_INTB14_bit at NVIC_PRI20.B14;
    const register unsigned short int NVIC_PRI20_INTB15 = 15;
    sbit  NVIC_PRI20_INTB15_bit at NVIC_PRI20.B15;
    const register unsigned short int NVIC_PRI20_INTC21 = 21;
    sbit  NVIC_PRI20_INTC21_bit at NVIC_PRI20.B21;
    const register unsigned short int NVIC_PRI20_INTC22 = 22;
    sbit  NVIC_PRI20_INTC22_bit at NVIC_PRI20.B22;
    const register unsigned short int NVIC_PRI20_INTC23 = 23;
    sbit  NVIC_PRI20_INTC23_bit at NVIC_PRI20.B23;
    const register unsigned short int NVIC_PRI20_INTD29 = 29;
    sbit  NVIC_PRI20_INTD29_bit at NVIC_PRI20.B29;
    const register unsigned short int NVIC_PRI20_INTD30 = 30;
    sbit  NVIC_PRI20_INTD30_bit at NVIC_PRI20.B30;
    const register unsigned short int NVIC_PRI20_INTD31 = 31;
    sbit  NVIC_PRI20_INTD31_bit at NVIC_PRI20.B31;

sfr far unsigned long   volatile NVIC_PRI21           absolute 0xE000E454;
    const register unsigned short int NVIC_PRI21_INTA5 = 5;
    sbit  NVIC_PRI21_INTA5_bit at NVIC_PRI21.B5;
    const register unsigned short int NVIC_PRI21_INTA6 = 6;
    sbit  NVIC_PRI21_INTA6_bit at NVIC_PRI21.B6;
    const register unsigned short int NVIC_PRI21_INTA7 = 7;
    sbit  NVIC_PRI21_INTA7_bit at NVIC_PRI21.B7;
    const register unsigned short int NVIC_PRI21_INTB13 = 13;
    sbit  NVIC_PRI21_INTB13_bit at NVIC_PRI21.B13;
    const register unsigned short int NVIC_PRI21_INTB14 = 14;
    sbit  NVIC_PRI21_INTB14_bit at NVIC_PRI21.B14;
    const register unsigned short int NVIC_PRI21_INTB15 = 15;
    sbit  NVIC_PRI21_INTB15_bit at NVIC_PRI21.B15;
    const register unsigned short int NVIC_PRI21_INTC21 = 21;
    sbit  NVIC_PRI21_INTC21_bit at NVIC_PRI21.B21;
    const register unsigned short int NVIC_PRI21_INTC22 = 22;
    sbit  NVIC_PRI21_INTC22_bit at NVIC_PRI21.B22;
    const register unsigned short int NVIC_PRI21_INTC23 = 23;
    sbit  NVIC_PRI21_INTC23_bit at NVIC_PRI21.B23;
    const register unsigned short int NVIC_PRI21_INTD29 = 29;
    sbit  NVIC_PRI21_INTD29_bit at NVIC_PRI21.B29;
    const register unsigned short int NVIC_PRI21_INTD30 = 30;
    sbit  NVIC_PRI21_INTD30_bit at NVIC_PRI21.B30;
    const register unsigned short int NVIC_PRI21_INTD31 = 31;
    sbit  NVIC_PRI21_INTD31_bit at NVIC_PRI21.B31;

sfr far unsigned long   volatile NVIC_PRI22           absolute 0xE000E458;
    const register unsigned short int NVIC_PRI22_INTA5 = 5;
    sbit  NVIC_PRI22_INTA5_bit at NVIC_PRI22.B5;
    const register unsigned short int NVIC_PRI22_INTA6 = 6;
    sbit  NVIC_PRI22_INTA6_bit at NVIC_PRI22.B6;
    const register unsigned short int NVIC_PRI22_INTA7 = 7;
    sbit  NVIC_PRI22_INTA7_bit at NVIC_PRI22.B7;
    const register unsigned short int NVIC_PRI22_INTB13 = 13;
    sbit  NVIC_PRI22_INTB13_bit at NVIC_PRI22.B13;
    const register unsigned short int NVIC_PRI22_INTB14 = 14;
    sbit  NVIC_PRI22_INTB14_bit at NVIC_PRI22.B14;
    const register unsigned short int NVIC_PRI22_INTB15 = 15;
    sbit  NVIC_PRI22_INTB15_bit at NVIC_PRI22.B15;
    const register unsigned short int NVIC_PRI22_INTC21 = 21;
    sbit  NVIC_PRI22_INTC21_bit at NVIC_PRI22.B21;
    const register unsigned short int NVIC_PRI22_INTC22 = 22;
    sbit  NVIC_PRI22_INTC22_bit at NVIC_PRI22.B22;
    const register unsigned short int NVIC_PRI22_INTC23 = 23;
    sbit  NVIC_PRI22_INTC23_bit at NVIC_PRI22.B23;
    const register unsigned short int NVIC_PRI22_INTD29 = 29;
    sbit  NVIC_PRI22_INTD29_bit at NVIC_PRI22.B29;
    const register unsigned short int NVIC_PRI22_INTD30 = 30;
    sbit  NVIC_PRI22_INTD30_bit at NVIC_PRI22.B30;
    const register unsigned short int NVIC_PRI22_INTD31 = 31;
    sbit  NVIC_PRI22_INTD31_bit at NVIC_PRI22.B31;

sfr far unsigned long   volatile NVIC_PRI23           absolute 0xE000E45C;
    const register unsigned short int NVIC_PRI23_INTA5 = 5;
    sbit  NVIC_PRI23_INTA5_bit at NVIC_PRI23.B5;
    const register unsigned short int NVIC_PRI23_INTA6 = 6;
    sbit  NVIC_PRI23_INTA6_bit at NVIC_PRI23.B6;
    const register unsigned short int NVIC_PRI23_INTA7 = 7;
    sbit  NVIC_PRI23_INTA7_bit at NVIC_PRI23.B7;
    const register unsigned short int NVIC_PRI23_INTB13 = 13;
    sbit  NVIC_PRI23_INTB13_bit at NVIC_PRI23.B13;
    const register unsigned short int NVIC_PRI23_INTB14 = 14;
    sbit  NVIC_PRI23_INTB14_bit at NVIC_PRI23.B14;
    const register unsigned short int NVIC_PRI23_INTB15 = 15;
    sbit  NVIC_PRI23_INTB15_bit at NVIC_PRI23.B15;
    const register unsigned short int NVIC_PRI23_INTC21 = 21;
    sbit  NVIC_PRI23_INTC21_bit at NVIC_PRI23.B21;
    const register unsigned short int NVIC_PRI23_INTC22 = 22;
    sbit  NVIC_PRI23_INTC22_bit at NVIC_PRI23.B22;
    const register unsigned short int NVIC_PRI23_INTC23 = 23;
    sbit  NVIC_PRI23_INTC23_bit at NVIC_PRI23.B23;
    const register unsigned short int NVIC_PRI23_INTD29 = 29;
    sbit  NVIC_PRI23_INTD29_bit at NVIC_PRI23.B29;
    const register unsigned short int NVIC_PRI23_INTD30 = 30;
    sbit  NVIC_PRI23_INTD30_bit at NVIC_PRI23.B30;
    const register unsigned short int NVIC_PRI23_INTD31 = 31;
    sbit  NVIC_PRI23_INTD31_bit at NVIC_PRI23.B31;

sfr far unsigned long   volatile NVIC_PRI24           absolute 0xE000E460;
    const register unsigned short int NVIC_PRI24_INTA5 = 5;
    sbit  NVIC_PRI24_INTA5_bit at NVIC_PRI24.B5;
    const register unsigned short int NVIC_PRI24_INTA6 = 6;
    sbit  NVIC_PRI24_INTA6_bit at NVIC_PRI24.B6;
    const register unsigned short int NVIC_PRI24_INTA7 = 7;
    sbit  NVIC_PRI24_INTA7_bit at NVIC_PRI24.B7;
    const register unsigned short int NVIC_PRI24_INTB13 = 13;
    sbit  NVIC_PRI24_INTB13_bit at NVIC_PRI24.B13;
    const register unsigned short int NVIC_PRI24_INTB14 = 14;
    sbit  NVIC_PRI24_INTB14_bit at NVIC_PRI24.B14;
    const register unsigned short int NVIC_PRI24_INTB15 = 15;
    sbit  NVIC_PRI24_INTB15_bit at NVIC_PRI24.B15;
    const register unsigned short int NVIC_PRI24_INTC21 = 21;
    sbit  NVIC_PRI24_INTC21_bit at NVIC_PRI24.B21;
    const register unsigned short int NVIC_PRI24_INTC22 = 22;
    sbit  NVIC_PRI24_INTC22_bit at NVIC_PRI24.B22;
    const register unsigned short int NVIC_PRI24_INTC23 = 23;
    sbit  NVIC_PRI24_INTC23_bit at NVIC_PRI24.B23;
    const register unsigned short int NVIC_PRI24_INTD29 = 29;
    sbit  NVIC_PRI24_INTD29_bit at NVIC_PRI24.B29;
    const register unsigned short int NVIC_PRI24_INTD30 = 30;
    sbit  NVIC_PRI24_INTD30_bit at NVIC_PRI24.B30;
    const register unsigned short int NVIC_PRI24_INTD31 = 31;
    sbit  NVIC_PRI24_INTD31_bit at NVIC_PRI24.B31;

sfr far unsigned long   volatile NVIC_PRI25           absolute 0xE000E464;
    const register unsigned short int NVIC_PRI25_INTA5 = 5;
    sbit  NVIC_PRI25_INTA5_bit at NVIC_PRI25.B5;
    const register unsigned short int NVIC_PRI25_INTA6 = 6;
    sbit  NVIC_PRI25_INTA6_bit at NVIC_PRI25.B6;
    const register unsigned short int NVIC_PRI25_INTA7 = 7;
    sbit  NVIC_PRI25_INTA7_bit at NVIC_PRI25.B7;
    const register unsigned short int NVIC_PRI25_INTB13 = 13;
    sbit  NVIC_PRI25_INTB13_bit at NVIC_PRI25.B13;
    const register unsigned short int NVIC_PRI25_INTB14 = 14;
    sbit  NVIC_PRI25_INTB14_bit at NVIC_PRI25.B14;
    const register unsigned short int NVIC_PRI25_INTB15 = 15;
    sbit  NVIC_PRI25_INTB15_bit at NVIC_PRI25.B15;
    const register unsigned short int NVIC_PRI25_INTC21 = 21;
    sbit  NVIC_PRI25_INTC21_bit at NVIC_PRI25.B21;
    const register unsigned short int NVIC_PRI25_INTC22 = 22;
    sbit  NVIC_PRI25_INTC22_bit at NVIC_PRI25.B22;
    const register unsigned short int NVIC_PRI25_INTC23 = 23;
    sbit  NVIC_PRI25_INTC23_bit at NVIC_PRI25.B23;
    const register unsigned short int NVIC_PRI25_INTD29 = 29;
    sbit  NVIC_PRI25_INTD29_bit at NVIC_PRI25.B29;
    const register unsigned short int NVIC_PRI25_INTD30 = 30;
    sbit  NVIC_PRI25_INTD30_bit at NVIC_PRI25.B30;
    const register unsigned short int NVIC_PRI25_INTD31 = 31;
    sbit  NVIC_PRI25_INTD31_bit at NVIC_PRI25.B31;

sfr far unsigned long   volatile NVIC_PRI26           absolute 0xE000E468;
    const register unsigned short int NVIC_PRI26_INTA5 = 5;
    sbit  NVIC_PRI26_INTA5_bit at NVIC_PRI26.B5;
    const register unsigned short int NVIC_PRI26_INTA6 = 6;
    sbit  NVIC_PRI26_INTA6_bit at NVIC_PRI26.B6;
    const register unsigned short int NVIC_PRI26_INTA7 = 7;
    sbit  NVIC_PRI26_INTA7_bit at NVIC_PRI26.B7;
    const register unsigned short int NVIC_PRI26_INTB13 = 13;
    sbit  NVIC_PRI26_INTB13_bit at NVIC_PRI26.B13;
    const register unsigned short int NVIC_PRI26_INTB14 = 14;
    sbit  NVIC_PRI26_INTB14_bit at NVIC_PRI26.B14;
    const register unsigned short int NVIC_PRI26_INTB15 = 15;
    sbit  NVIC_PRI26_INTB15_bit at NVIC_PRI26.B15;
    const register unsigned short int NVIC_PRI26_INTC21 = 21;
    sbit  NVIC_PRI26_INTC21_bit at NVIC_PRI26.B21;
    const register unsigned short int NVIC_PRI26_INTC22 = 22;
    sbit  NVIC_PRI26_INTC22_bit at NVIC_PRI26.B22;
    const register unsigned short int NVIC_PRI26_INTC23 = 23;
    sbit  NVIC_PRI26_INTC23_bit at NVIC_PRI26.B23;
    const register unsigned short int NVIC_PRI26_INTD29 = 29;
    sbit  NVIC_PRI26_INTD29_bit at NVIC_PRI26.B29;
    const register unsigned short int NVIC_PRI26_INTD30 = 30;
    sbit  NVIC_PRI26_INTD30_bit at NVIC_PRI26.B30;
    const register unsigned short int NVIC_PRI26_INTD31 = 31;
    sbit  NVIC_PRI26_INTD31_bit at NVIC_PRI26.B31;

sfr far unsigned long   volatile NVIC_PRI27           absolute 0xE000E46C;
    const register unsigned short int NVIC_PRI27_INTA5 = 5;
    sbit  NVIC_PRI27_INTA5_bit at NVIC_PRI27.B5;
    const register unsigned short int NVIC_PRI27_INTA6 = 6;
    sbit  NVIC_PRI27_INTA6_bit at NVIC_PRI27.B6;
    const register unsigned short int NVIC_PRI27_INTA7 = 7;
    sbit  NVIC_PRI27_INTA7_bit at NVIC_PRI27.B7;
    const register unsigned short int NVIC_PRI27_INTB13 = 13;
    sbit  NVIC_PRI27_INTB13_bit at NVIC_PRI27.B13;
    const register unsigned short int NVIC_PRI27_INTB14 = 14;
    sbit  NVIC_PRI27_INTB14_bit at NVIC_PRI27.B14;
    const register unsigned short int NVIC_PRI27_INTB15 = 15;
    sbit  NVIC_PRI27_INTB15_bit at NVIC_PRI27.B15;
    const register unsigned short int NVIC_PRI27_INTC21 = 21;
    sbit  NVIC_PRI27_INTC21_bit at NVIC_PRI27.B21;
    const register unsigned short int NVIC_PRI27_INTC22 = 22;
    sbit  NVIC_PRI27_INTC22_bit at NVIC_PRI27.B22;
    const register unsigned short int NVIC_PRI27_INTC23 = 23;
    sbit  NVIC_PRI27_INTC23_bit at NVIC_PRI27.B23;
    const register unsigned short int NVIC_PRI27_INTD29 = 29;
    sbit  NVIC_PRI27_INTD29_bit at NVIC_PRI27.B29;
    const register unsigned short int NVIC_PRI27_INTD30 = 30;
    sbit  NVIC_PRI27_INTD30_bit at NVIC_PRI27.B30;
    const register unsigned short int NVIC_PRI27_INTD31 = 31;
    sbit  NVIC_PRI27_INTD31_bit at NVIC_PRI27.B31;

sfr far unsigned long   volatile NVIC_PRI28           absolute 0xE000E470;
    const register unsigned short int NVIC_PRI28_INTA5 = 5;
    sbit  NVIC_PRI28_INTA5_bit at NVIC_PRI28.B5;
    const register unsigned short int NVIC_PRI28_INTA6 = 6;
    sbit  NVIC_PRI28_INTA6_bit at NVIC_PRI28.B6;
    const register unsigned short int NVIC_PRI28_INTA7 = 7;
    sbit  NVIC_PRI28_INTA7_bit at NVIC_PRI28.B7;
    const register unsigned short int NVIC_PRI28_INTB13 = 13;
    sbit  NVIC_PRI28_INTB13_bit at NVIC_PRI28.B13;
    const register unsigned short int NVIC_PRI28_INTB14 = 14;
    sbit  NVIC_PRI28_INTB14_bit at NVIC_PRI28.B14;
    const register unsigned short int NVIC_PRI28_INTB15 = 15;
    sbit  NVIC_PRI28_INTB15_bit at NVIC_PRI28.B15;
    const register unsigned short int NVIC_PRI28_INTC21 = 21;
    sbit  NVIC_PRI28_INTC21_bit at NVIC_PRI28.B21;
    const register unsigned short int NVIC_PRI28_INTC22 = 22;
    sbit  NVIC_PRI28_INTC22_bit at NVIC_PRI28.B22;
    const register unsigned short int NVIC_PRI28_INTC23 = 23;
    sbit  NVIC_PRI28_INTC23_bit at NVIC_PRI28.B23;
    const register unsigned short int NVIC_PRI28_INTD29 = 29;
    sbit  NVIC_PRI28_INTD29_bit at NVIC_PRI28.B29;
    const register unsigned short int NVIC_PRI28_INTD30 = 30;
    sbit  NVIC_PRI28_INTD30_bit at NVIC_PRI28.B30;
    const register unsigned short int NVIC_PRI28_INTD31 = 31;
    sbit  NVIC_PRI28_INTD31_bit at NVIC_PRI28.B31;

sfr far unsigned long   volatile NVIC_PRI29           absolute 0xE000E474;
    const register unsigned short int NVIC_PRI29_INTA5 = 5;
    sbit  NVIC_PRI29_INTA5_bit at NVIC_PRI29.B5;
    const register unsigned short int NVIC_PRI29_INTA6 = 6;
    sbit  NVIC_PRI29_INTA6_bit at NVIC_PRI29.B6;
    const register unsigned short int NVIC_PRI29_INTA7 = 7;
    sbit  NVIC_PRI29_INTA7_bit at NVIC_PRI29.B7;
    const register unsigned short int NVIC_PRI29_INTB13 = 13;
    sbit  NVIC_PRI29_INTB13_bit at NVIC_PRI29.B13;
    const register unsigned short int NVIC_PRI29_INTB14 = 14;
    sbit  NVIC_PRI29_INTB14_bit at NVIC_PRI29.B14;
    const register unsigned short int NVIC_PRI29_INTB15 = 15;
    sbit  NVIC_PRI29_INTB15_bit at NVIC_PRI29.B15;
    const register unsigned short int NVIC_PRI29_INTC21 = 21;
    sbit  NVIC_PRI29_INTC21_bit at NVIC_PRI29.B21;
    const register unsigned short int NVIC_PRI29_INTC22 = 22;
    sbit  NVIC_PRI29_INTC22_bit at NVIC_PRI29.B22;
    const register unsigned short int NVIC_PRI29_INTC23 = 23;
    sbit  NVIC_PRI29_INTC23_bit at NVIC_PRI29.B23;
    const register unsigned short int NVIC_PRI29_INTD29 = 29;
    sbit  NVIC_PRI29_INTD29_bit at NVIC_PRI29.B29;
    const register unsigned short int NVIC_PRI29_INTD30 = 30;
    sbit  NVIC_PRI29_INTD30_bit at NVIC_PRI29.B30;
    const register unsigned short int NVIC_PRI29_INTD31 = 31;
    sbit  NVIC_PRI29_INTD31_bit at NVIC_PRI29.B31;

sfr far unsigned long   volatile NVIC_PRI30           absolute 0xE000E478;
    const register unsigned short int NVIC_PRI30_INTA5 = 5;
    sbit  NVIC_PRI30_INTA5_bit at NVIC_PRI30.B5;
    const register unsigned short int NVIC_PRI30_INTA6 = 6;
    sbit  NVIC_PRI30_INTA6_bit at NVIC_PRI30.B6;
    const register unsigned short int NVIC_PRI30_INTA7 = 7;
    sbit  NVIC_PRI30_INTA7_bit at NVIC_PRI30.B7;
    const register unsigned short int NVIC_PRI30_INTB13 = 13;
    sbit  NVIC_PRI30_INTB13_bit at NVIC_PRI30.B13;
    const register unsigned short int NVIC_PRI30_INTB14 = 14;
    sbit  NVIC_PRI30_INTB14_bit at NVIC_PRI30.B14;
    const register unsigned short int NVIC_PRI30_INTB15 = 15;
    sbit  NVIC_PRI30_INTB15_bit at NVIC_PRI30.B15;
    const register unsigned short int NVIC_PRI30_INTC21 = 21;
    sbit  NVIC_PRI30_INTC21_bit at NVIC_PRI30.B21;
    const register unsigned short int NVIC_PRI30_INTC22 = 22;
    sbit  NVIC_PRI30_INTC22_bit at NVIC_PRI30.B22;
    const register unsigned short int NVIC_PRI30_INTC23 = 23;
    sbit  NVIC_PRI30_INTC23_bit at NVIC_PRI30.B23;
    const register unsigned short int NVIC_PRI30_INTD29 = 29;
    sbit  NVIC_PRI30_INTD29_bit at NVIC_PRI30.B29;
    const register unsigned short int NVIC_PRI30_INTD30 = 30;
    sbit  NVIC_PRI30_INTD30_bit at NVIC_PRI30.B30;
    const register unsigned short int NVIC_PRI30_INTD31 = 31;
    sbit  NVIC_PRI30_INTD31_bit at NVIC_PRI30.B31;

sfr far unsigned long   volatile NVIC_PRI31           absolute 0xE000E47C;
    const register unsigned short int NVIC_PRI31_INTA5 = 5;
    sbit  NVIC_PRI31_INTA5_bit at NVIC_PRI31.B5;
    const register unsigned short int NVIC_PRI31_INTA6 = 6;
    sbit  NVIC_PRI31_INTA6_bit at NVIC_PRI31.B6;
    const register unsigned short int NVIC_PRI31_INTA7 = 7;
    sbit  NVIC_PRI31_INTA7_bit at NVIC_PRI31.B7;
    const register unsigned short int NVIC_PRI31_INTB13 = 13;
    sbit  NVIC_PRI31_INTB13_bit at NVIC_PRI31.B13;
    const register unsigned short int NVIC_PRI31_INTB14 = 14;
    sbit  NVIC_PRI31_INTB14_bit at NVIC_PRI31.B14;
    const register unsigned short int NVIC_PRI31_INTB15 = 15;
    sbit  NVIC_PRI31_INTB15_bit at NVIC_PRI31.B15;
    const register unsigned short int NVIC_PRI31_INTC21 = 21;
    sbit  NVIC_PRI31_INTC21_bit at NVIC_PRI31.B21;
    const register unsigned short int NVIC_PRI31_INTC22 = 22;
    sbit  NVIC_PRI31_INTC22_bit at NVIC_PRI31.B22;
    const register unsigned short int NVIC_PRI31_INTC23 = 23;
    sbit  NVIC_PRI31_INTC23_bit at NVIC_PRI31.B23;
    const register unsigned short int NVIC_PRI31_INTD29 = 29;
    sbit  NVIC_PRI31_INTD29_bit at NVIC_PRI31.B29;
    const register unsigned short int NVIC_PRI31_INTD30 = 30;
    sbit  NVIC_PRI31_INTD30_bit at NVIC_PRI31.B30;
    const register unsigned short int NVIC_PRI31_INTD31 = 31;
    sbit  NVIC_PRI31_INTD31_bit at NVIC_PRI31.B31;

sfr far unsigned long   volatile NVIC_PRI32           absolute 0xE000E480;
    const register unsigned short int NVIC_PRI32_INTA5 = 5;
    sbit  NVIC_PRI32_INTA5_bit at NVIC_PRI32.B5;
    const register unsigned short int NVIC_PRI32_INTA6 = 6;
    sbit  NVIC_PRI32_INTA6_bit at NVIC_PRI32.B6;
    const register unsigned short int NVIC_PRI32_INTA7 = 7;
    sbit  NVIC_PRI32_INTA7_bit at NVIC_PRI32.B7;
    const register unsigned short int NVIC_PRI32_INTB13 = 13;
    sbit  NVIC_PRI32_INTB13_bit at NVIC_PRI32.B13;
    const register unsigned short int NVIC_PRI32_INTB14 = 14;
    sbit  NVIC_PRI32_INTB14_bit at NVIC_PRI32.B14;
    const register unsigned short int NVIC_PRI32_INTB15 = 15;
    sbit  NVIC_PRI32_INTB15_bit at NVIC_PRI32.B15;
    const register unsigned short int NVIC_PRI32_INTC21 = 21;
    sbit  NVIC_PRI32_INTC21_bit at NVIC_PRI32.B21;
    const register unsigned short int NVIC_PRI32_INTC22 = 22;
    sbit  NVIC_PRI32_INTC22_bit at NVIC_PRI32.B22;
    const register unsigned short int NVIC_PRI32_INTC23 = 23;
    sbit  NVIC_PRI32_INTC23_bit at NVIC_PRI32.B23;
    const register unsigned short int NVIC_PRI32_INTD29 = 29;
    sbit  NVIC_PRI32_INTD29_bit at NVIC_PRI32.B29;
    const register unsigned short int NVIC_PRI32_INTD30 = 30;
    sbit  NVIC_PRI32_INTD30_bit at NVIC_PRI32.B30;
    const register unsigned short int NVIC_PRI32_INTD31 = 31;
    sbit  NVIC_PRI32_INTD31_bit at NVIC_PRI32.B31;

sfr far unsigned long   volatile NVIC_CPUID           absolute 0xE000ED00;
    const register unsigned short int NVIC_CPUID_REV0 = 0;
    sbit  NVIC_CPUID_REV0_bit at NVIC_CPUID.B0;
    const register unsigned short int NVIC_CPUID_REV1 = 1;
    sbit  NVIC_CPUID_REV1_bit at NVIC_CPUID.B1;
    const register unsigned short int NVIC_CPUID_REV2 = 2;
    sbit  NVIC_CPUID_REV2_bit at NVIC_CPUID.B2;
    const register unsigned short int NVIC_CPUID_REV3 = 3;
    sbit  NVIC_CPUID_REV3_bit at NVIC_CPUID.B3;
    const register unsigned short int NVIC_CPUID_PARTNO4 = 4;
    sbit  NVIC_CPUID_PARTNO4_bit at NVIC_CPUID.B4;
    const register unsigned short int NVIC_CPUID_PARTNO5 = 5;
    sbit  NVIC_CPUID_PARTNO5_bit at NVIC_CPUID.B5;
    const register unsigned short int NVIC_CPUID_PARTNO6 = 6;
    sbit  NVIC_CPUID_PARTNO6_bit at NVIC_CPUID.B6;
    const register unsigned short int NVIC_CPUID_PARTNO7 = 7;
    sbit  NVIC_CPUID_PARTNO7_bit at NVIC_CPUID.B7;
    const register unsigned short int NVIC_CPUID_PARTNO8 = 8;
    sbit  NVIC_CPUID_PARTNO8_bit at NVIC_CPUID.B8;
    const register unsigned short int NVIC_CPUID_PARTNO9 = 9;
    sbit  NVIC_CPUID_PARTNO9_bit at NVIC_CPUID.B9;
    const register unsigned short int NVIC_CPUID_PARTNO10 = 10;
    sbit  NVIC_CPUID_PARTNO10_bit at NVIC_CPUID.B10;
    const register unsigned short int NVIC_CPUID_PARTNO11 = 11;
    sbit  NVIC_CPUID_PARTNO11_bit at NVIC_CPUID.B11;
    const register unsigned short int NVIC_CPUID_PARTNO12 = 12;
    sbit  NVIC_CPUID_PARTNO12_bit at NVIC_CPUID.B12;
    const register unsigned short int NVIC_CPUID_PARTNO13 = 13;
    sbit  NVIC_CPUID_PARTNO13_bit at NVIC_CPUID.B13;
    const register unsigned short int NVIC_CPUID_PARTNO14 = 14;
    sbit  NVIC_CPUID_PARTNO14_bit at NVIC_CPUID.B14;
    const register unsigned short int NVIC_CPUID_PARTNO15 = 15;
    sbit  NVIC_CPUID_PARTNO15_bit at NVIC_CPUID.B15;
    const register unsigned short int NVIC_CPUID_CON16 = 16;
    sbit  NVIC_CPUID_CON16_bit at NVIC_CPUID.B16;
    const register unsigned short int NVIC_CPUID_CON17 = 17;
    sbit  NVIC_CPUID_CON17_bit at NVIC_CPUID.B17;
    const register unsigned short int NVIC_CPUID_CON18 = 18;
    sbit  NVIC_CPUID_CON18_bit at NVIC_CPUID.B18;
    const register unsigned short int NVIC_CPUID_CON19 = 19;
    sbit  NVIC_CPUID_CON19_bit at NVIC_CPUID.B19;
    const register unsigned short int NVIC_CPUID_VAR20 = 20;
    sbit  NVIC_CPUID_VAR20_bit at NVIC_CPUID.B20;
    const register unsigned short int NVIC_CPUID_VAR21 = 21;
    sbit  NVIC_CPUID_VAR21_bit at NVIC_CPUID.B21;
    const register unsigned short int NVIC_CPUID_VAR22 = 22;
    sbit  NVIC_CPUID_VAR22_bit at NVIC_CPUID.B22;
    const register unsigned short int NVIC_CPUID_VAR23 = 23;
    sbit  NVIC_CPUID_VAR23_bit at NVIC_CPUID.B23;
    const register unsigned short int NVIC_CPUID_IMP24 = 24;
    sbit  NVIC_CPUID_IMP24_bit at NVIC_CPUID.B24;
    const register unsigned short int NVIC_CPUID_IMP25 = 25;
    sbit  NVIC_CPUID_IMP25_bit at NVIC_CPUID.B25;
    const register unsigned short int NVIC_CPUID_IMP26 = 26;
    sbit  NVIC_CPUID_IMP26_bit at NVIC_CPUID.B26;
    const register unsigned short int NVIC_CPUID_IMP27 = 27;
    sbit  NVIC_CPUID_IMP27_bit at NVIC_CPUID.B27;
    const register unsigned short int NVIC_CPUID_IMP28 = 28;
    sbit  NVIC_CPUID_IMP28_bit at NVIC_CPUID.B28;
    const register unsigned short int NVIC_CPUID_IMP29 = 29;
    sbit  NVIC_CPUID_IMP29_bit at NVIC_CPUID.B29;
    const register unsigned short int NVIC_CPUID_IMP30 = 30;
    sbit  NVIC_CPUID_IMP30_bit at NVIC_CPUID.B30;
    const register unsigned short int NVIC_CPUID_IMP31 = 31;
    sbit  NVIC_CPUID_IMP31_bit at NVIC_CPUID.B31;

sfr far unsigned long   volatile NVIC_INT_CTRL        absolute 0xE000ED04;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT0 = 0;
    sbit  NVIC_INT_CTRL_VEC_ACT0_bit at NVIC_INT_CTRL.B0;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT1 = 1;
    sbit  NVIC_INT_CTRL_VEC_ACT1_bit at NVIC_INT_CTRL.B1;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT2 = 2;
    sbit  NVIC_INT_CTRL_VEC_ACT2_bit at NVIC_INT_CTRL.B2;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT3 = 3;
    sbit  NVIC_INT_CTRL_VEC_ACT3_bit at NVIC_INT_CTRL.B3;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT4 = 4;
    sbit  NVIC_INT_CTRL_VEC_ACT4_bit at NVIC_INT_CTRL.B4;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT5 = 5;
    sbit  NVIC_INT_CTRL_VEC_ACT5_bit at NVIC_INT_CTRL.B5;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT6 = 6;
    sbit  NVIC_INT_CTRL_VEC_ACT6_bit at NVIC_INT_CTRL.B6;
    const register unsigned short int NVIC_INT_CTRL_VEC_ACT7 = 7;
    sbit  NVIC_INT_CTRL_VEC_ACT7_bit at NVIC_INT_CTRL.B7;
    const register unsigned short int NVIC_INT_CTRL_RET_BASE = 11;
    sbit  NVIC_INT_CTRL_RET_BASE_bit at NVIC_INT_CTRL.B11;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN12 = 12;
    sbit  NVIC_INT_CTRL_VEC_PEN12_bit at NVIC_INT_CTRL.B12;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN13 = 13;
    sbit  NVIC_INT_CTRL_VEC_PEN13_bit at NVIC_INT_CTRL.B13;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN14 = 14;
    sbit  NVIC_INT_CTRL_VEC_PEN14_bit at NVIC_INT_CTRL.B14;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN15 = 15;
    sbit  NVIC_INT_CTRL_VEC_PEN15_bit at NVIC_INT_CTRL.B15;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN16 = 16;
    sbit  NVIC_INT_CTRL_VEC_PEN16_bit at NVIC_INT_CTRL.B16;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN17 = 17;
    sbit  NVIC_INT_CTRL_VEC_PEN17_bit at NVIC_INT_CTRL.B17;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN18 = 18;
    sbit  NVIC_INT_CTRL_VEC_PEN18_bit at NVIC_INT_CTRL.B18;
    const register unsigned short int NVIC_INT_CTRL_VEC_PEN19 = 19;
    sbit  NVIC_INT_CTRL_VEC_PEN19_bit at NVIC_INT_CTRL.B19;
    const register unsigned short int NVIC_INT_CTRL_ISR_PEND = 22;
    sbit  NVIC_INT_CTRL_ISR_PEND_bit at NVIC_INT_CTRL.B22;
    const register unsigned short int NVIC_INT_CTRL_ISR_PRE = 23;
    sbit  NVIC_INT_CTRL_ISR_PRE_bit at NVIC_INT_CTRL.B23;
    const register unsigned short int NVIC_INT_CTRL_PENDSTCLR = 25;
    sbit  NVIC_INT_CTRL_PENDSTCLR_bit at NVIC_INT_CTRL.B25;
    const register unsigned short int NVIC_INT_CTRL_PENDSTSET = 26;
    sbit  NVIC_INT_CTRL_PENDSTSET_bit at NVIC_INT_CTRL.B26;
    const register unsigned short int NVIC_INT_CTRL_UNPEND_SV = 27;
    sbit  NVIC_INT_CTRL_UNPEND_SV_bit at NVIC_INT_CTRL.B27;
    const register unsigned short int NVIC_INT_CTRL_PEND_SV = 28;
    sbit  NVIC_INT_CTRL_PEND_SV_bit at NVIC_INT_CTRL.B28;
    const register unsigned short int NVIC_INT_CTRL_NMI_SET = 31;
    sbit  NVIC_INT_CTRL_NMI_SET_bit at NVIC_INT_CTRL.B31;

sfr far unsigned long   volatile NVIC_VTABLE          absolute 0xE000ED08;
    const register unsigned short int NVIC_VTABLE_OFFSET10 = 10;
    sbit  NVIC_VTABLE_OFFSET10_bit at NVIC_VTABLE.B10;
    const register unsigned short int NVIC_VTABLE_OFFSET11 = 11;
    sbit  NVIC_VTABLE_OFFSET11_bit at NVIC_VTABLE.B11;
    const register unsigned short int NVIC_VTABLE_OFFSET12 = 12;
    sbit  NVIC_VTABLE_OFFSET12_bit at NVIC_VTABLE.B12;
    const register unsigned short int NVIC_VTABLE_OFFSET13 = 13;
    sbit  NVIC_VTABLE_OFFSET13_bit at NVIC_VTABLE.B13;
    const register unsigned short int NVIC_VTABLE_OFFSET14 = 14;
    sbit  NVIC_VTABLE_OFFSET14_bit at NVIC_VTABLE.B14;
    const register unsigned short int NVIC_VTABLE_OFFSET15 = 15;
    sbit  NVIC_VTABLE_OFFSET15_bit at NVIC_VTABLE.B15;
    const register unsigned short int NVIC_VTABLE_OFFSET16 = 16;
    sbit  NVIC_VTABLE_OFFSET16_bit at NVIC_VTABLE.B16;
    const register unsigned short int NVIC_VTABLE_OFFSET17 = 17;
    sbit  NVIC_VTABLE_OFFSET17_bit at NVIC_VTABLE.B17;
    const register unsigned short int NVIC_VTABLE_OFFSET18 = 18;
    sbit  NVIC_VTABLE_OFFSET18_bit at NVIC_VTABLE.B18;
    const register unsigned short int NVIC_VTABLE_OFFSET19 = 19;
    sbit  NVIC_VTABLE_OFFSET19_bit at NVIC_VTABLE.B19;
    const register unsigned short int NVIC_VTABLE_OFFSET20 = 20;
    sbit  NVIC_VTABLE_OFFSET20_bit at NVIC_VTABLE.B20;
    const register unsigned short int NVIC_VTABLE_OFFSET21 = 21;
    sbit  NVIC_VTABLE_OFFSET21_bit at NVIC_VTABLE.B21;
    const register unsigned short int NVIC_VTABLE_OFFSET22 = 22;
    sbit  NVIC_VTABLE_OFFSET22_bit at NVIC_VTABLE.B22;
    const register unsigned short int NVIC_VTABLE_OFFSET23 = 23;
    sbit  NVIC_VTABLE_OFFSET23_bit at NVIC_VTABLE.B23;
    const register unsigned short int NVIC_VTABLE_OFFSET24 = 24;
    sbit  NVIC_VTABLE_OFFSET24_bit at NVIC_VTABLE.B24;
    const register unsigned short int NVIC_VTABLE_OFFSET25 = 25;
    sbit  NVIC_VTABLE_OFFSET25_bit at NVIC_VTABLE.B25;
    const register unsigned short int NVIC_VTABLE_OFFSET26 = 26;
    sbit  NVIC_VTABLE_OFFSET26_bit at NVIC_VTABLE.B26;
    const register unsigned short int NVIC_VTABLE_OFFSET27 = 27;
    sbit  NVIC_VTABLE_OFFSET27_bit at NVIC_VTABLE.B27;
    const register unsigned short int NVIC_VTABLE_OFFSET28 = 28;
    sbit  NVIC_VTABLE_OFFSET28_bit at NVIC_VTABLE.B28;
    const register unsigned short int NVIC_VTABLE_BASE = 29;
    sbit  NVIC_VTABLE_BASE_bit at NVIC_VTABLE.B29;

sfr far unsigned long   volatile NVIC_APINT           absolute 0xE000ED0C;
    const register unsigned short int NVIC_APINT_VECT_RESET = 0;
    sbit  NVIC_APINT_VECT_RESET_bit at NVIC_APINT.B0;
    const register unsigned short int NVIC_APINT_VECT_CLR_ACT = 1;
    sbit  NVIC_APINT_VECT_CLR_ACT_bit at NVIC_APINT.B1;
    const register unsigned short int NVIC_APINT_SYSRESETREQ = 2;
    sbit  NVIC_APINT_SYSRESETREQ_bit at NVIC_APINT.B2;
    const register unsigned short int NVIC_APINT_PRIGROUP8 = 8;
    sbit  NVIC_APINT_PRIGROUP8_bit at NVIC_APINT.B8;
    const register unsigned short int NVIC_APINT_PRIGROUP9 = 9;
    sbit  NVIC_APINT_PRIGROUP9_bit at NVIC_APINT.B9;
    const register unsigned short int NVIC_APINT_PRIGROUP10 = 10;
    sbit  NVIC_APINT_PRIGROUP10_bit at NVIC_APINT.B10;
    const register unsigned short int NVIC_APINT_ENDIANESS = 15;
    sbit  NVIC_APINT_ENDIANESS_bit at NVIC_APINT.B15;
    const register unsigned short int NVIC_APINT_VECTKEY16 = 16;
    sbit  NVIC_APINT_VECTKEY16_bit at NVIC_APINT.B16;
    const register unsigned short int NVIC_APINT_VECTKEY17 = 17;
    sbit  NVIC_APINT_VECTKEY17_bit at NVIC_APINT.B17;
    const register unsigned short int NVIC_APINT_VECTKEY18 = 18;
    sbit  NVIC_APINT_VECTKEY18_bit at NVIC_APINT.B18;
    const register unsigned short int NVIC_APINT_VECTKEY19 = 19;
    sbit  NVIC_APINT_VECTKEY19_bit at NVIC_APINT.B19;
    const register unsigned short int NVIC_APINT_VECTKEY20 = 20;
    sbit  NVIC_APINT_VECTKEY20_bit at NVIC_APINT.B20;
    const register unsigned short int NVIC_APINT_VECTKEY21 = 21;
    sbit  NVIC_APINT_VECTKEY21_bit at NVIC_APINT.B21;
    const register unsigned short int NVIC_APINT_VECTKEY22 = 22;
    sbit  NVIC_APINT_VECTKEY22_bit at NVIC_APINT.B22;
    const register unsigned short int NVIC_APINT_VECTKEY23 = 23;
    sbit  NVIC_APINT_VECTKEY23_bit at NVIC_APINT.B23;
    const register unsigned short int NVIC_APINT_VECTKEY24 = 24;
    sbit  NVIC_APINT_VECTKEY24_bit at NVIC_APINT.B24;
    const register unsigned short int NVIC_APINT_VECTKEY25 = 25;
    sbit  NVIC_APINT_VECTKEY25_bit at NVIC_APINT.B25;
    const register unsigned short int NVIC_APINT_VECTKEY26 = 26;
    sbit  NVIC_APINT_VECTKEY26_bit at NVIC_APINT.B26;
    const register unsigned short int NVIC_APINT_VECTKEY27 = 27;
    sbit  NVIC_APINT_VECTKEY27_bit at NVIC_APINT.B27;
    const register unsigned short int NVIC_APINT_VECTKEY28 = 28;
    sbit  NVIC_APINT_VECTKEY28_bit at NVIC_APINT.B28;
    const register unsigned short int NVIC_APINT_VECTKEY29 = 29;
    sbit  NVIC_APINT_VECTKEY29_bit at NVIC_APINT.B29;
    const register unsigned short int NVIC_APINT_VECTKEY30 = 30;
    sbit  NVIC_APINT_VECTKEY30_bit at NVIC_APINT.B30;
    const register unsigned short int NVIC_APINT_VECTKEY31 = 31;
    sbit  NVIC_APINT_VECTKEY31_bit at NVIC_APINT.B31;

sfr far unsigned long   volatile NVIC_SYS_CTRL        absolute 0xE000ED10;
    const register unsigned short int NVIC_SYS_CTRL_SLEEPEXIT = 1;
    sbit  NVIC_SYS_CTRL_SLEEPEXIT_bit at NVIC_SYS_CTRL.B1;
    const register unsigned short int NVIC_SYS_CTRL_SLEEPDEEP = 2;
    sbit  NVIC_SYS_CTRL_SLEEPDEEP_bit at NVIC_SYS_CTRL.B2;
    const register unsigned short int NVIC_SYS_CTRL_SEVONPEND = 4;
    sbit  NVIC_SYS_CTRL_SEVONPEND_bit at NVIC_SYS_CTRL.B4;

sfr far unsigned long   volatile NVIC_CFG_CTRL        absolute 0xE000ED14;
    const register unsigned short int NVIC_CFG_CTRL_BASE_THR = 0;
    sbit  NVIC_CFG_CTRL_BASE_THR_bit at NVIC_CFG_CTRL.B0;
    const register unsigned short int NVIC_CFG_CTRL_MAIN_PEND = 1;
    sbit  NVIC_CFG_CTRL_MAIN_PEND_bit at NVIC_CFG_CTRL.B1;
    const register unsigned short int NVIC_CFG_CTRL_UNALIGNED = 3;
    sbit  NVIC_CFG_CTRL_UNALIGNED_bit at NVIC_CFG_CTRL.B3;
    const register unsigned short int NVIC_CFG_CTRL_DIV0 = 4;
    sbit  NVIC_CFG_CTRL_DIV0_bit at NVIC_CFG_CTRL.B4;
    const register unsigned short int NVIC_CFG_CTRL_BFHFNMIGN = 8;
    sbit  NVIC_CFG_CTRL_BFHFNMIGN_bit at NVIC_CFG_CTRL.B8;
    const register unsigned short int NVIC_CFG_CTRL_STKALIGN = 9;
    sbit  NVIC_CFG_CTRL_STKALIGN_bit at NVIC_CFG_CTRL.B9;

sfr far unsigned long   volatile NVIC_SYS_PRI1        absolute 0xE000ED18;
    const register unsigned short int NVIC_SYS_PRI1_MEM5 = 5;
    sbit  NVIC_SYS_PRI1_MEM5_bit at NVIC_SYS_PRI1.B5;
    const register unsigned short int NVIC_SYS_PRI1_MEM6 = 6;
    sbit  NVIC_SYS_PRI1_MEM6_bit at NVIC_SYS_PRI1.B6;
    const register unsigned short int NVIC_SYS_PRI1_MEM7 = 7;
    sbit  NVIC_SYS_PRI1_MEM7_bit at NVIC_SYS_PRI1.B7;
    const register unsigned short int NVIC_SYS_PRI1_BUS13 = 13;
    sbit  NVIC_SYS_PRI1_BUS13_bit at NVIC_SYS_PRI1.B13;
    const register unsigned short int NVIC_SYS_PRI1_BUS14 = 14;
    sbit  NVIC_SYS_PRI1_BUS14_bit at NVIC_SYS_PRI1.B14;
    const register unsigned short int NVIC_SYS_PRI1_BUS15 = 15;
    sbit  NVIC_SYS_PRI1_BUS15_bit at NVIC_SYS_PRI1.B15;
    const register unsigned short int NVIC_SYS_PRI1_USAGE21 = 21;
    sbit  NVIC_SYS_PRI1_USAGE21_bit at NVIC_SYS_PRI1.B21;
    const register unsigned short int NVIC_SYS_PRI1_USAGE22 = 22;
    sbit  NVIC_SYS_PRI1_USAGE22_bit at NVIC_SYS_PRI1.B22;
    const register unsigned short int NVIC_SYS_PRI1_USAGE23 = 23;
    sbit  NVIC_SYS_PRI1_USAGE23_bit at NVIC_SYS_PRI1.B23;

sfr far unsigned long   volatile NVIC_SYS_PRI2        absolute 0xE000ED1C;
    const register unsigned short int NVIC_SYS_PRI2_SVC29 = 29;
    sbit  NVIC_SYS_PRI2_SVC29_bit at NVIC_SYS_PRI2.B29;
    const register unsigned short int NVIC_SYS_PRI2_SVC30 = 30;
    sbit  NVIC_SYS_PRI2_SVC30_bit at NVIC_SYS_PRI2.B30;
    const register unsigned short int NVIC_SYS_PRI2_SVC31 = 31;
    sbit  NVIC_SYS_PRI2_SVC31_bit at NVIC_SYS_PRI2.B31;

sfr far unsigned long   volatile NVIC_SYS_PRI3        absolute 0xE000ED20;
    const register unsigned short int NVIC_SYS_PRI3_DEBUG5 = 5;
    sbit  NVIC_SYS_PRI3_DEBUG5_bit at NVIC_SYS_PRI3.B5;
    const register unsigned short int NVIC_SYS_PRI3_DEBUG6 = 6;
    sbit  NVIC_SYS_PRI3_DEBUG6_bit at NVIC_SYS_PRI3.B6;
    const register unsigned short int NVIC_SYS_PRI3_DEBUG7 = 7;
    sbit  NVIC_SYS_PRI3_DEBUG7_bit at NVIC_SYS_PRI3.B7;
    const register unsigned short int NVIC_SYS_PRI3_PENDSV21 = 21;
    sbit  NVIC_SYS_PRI3_PENDSV21_bit at NVIC_SYS_PRI3.B21;
    const register unsigned short int NVIC_SYS_PRI3_PENDSV22 = 22;
    sbit  NVIC_SYS_PRI3_PENDSV22_bit at NVIC_SYS_PRI3.B22;
    const register unsigned short int NVIC_SYS_PRI3_PENDSV23 = 23;
    sbit  NVIC_SYS_PRI3_PENDSV23_bit at NVIC_SYS_PRI3.B23;
    const register unsigned short int NVIC_SYS_PRI3_TICK29 = 29;
    sbit  NVIC_SYS_PRI3_TICK29_bit at NVIC_SYS_PRI3.B29;
    const register unsigned short int NVIC_SYS_PRI3_TICK30 = 30;
    sbit  NVIC_SYS_PRI3_TICK30_bit at NVIC_SYS_PRI3.B30;
    const register unsigned short int NVIC_SYS_PRI3_TICK31 = 31;
    sbit  NVIC_SYS_PRI3_TICK31_bit at NVIC_SYS_PRI3.B31;

sfr far unsigned long   volatile NVIC_SYS_HND_CTRL    absolute 0xE000ED24;
    const register unsigned short int NVIC_SYS_HND_CTRL_MEMA = 0;
    sbit  NVIC_SYS_HND_CTRL_MEMA_bit at NVIC_SYS_HND_CTRL.B0;
    const register unsigned short int NVIC_SYS_HND_CTRL_BUSA = 1;
    sbit  NVIC_SYS_HND_CTRL_BUSA_bit at NVIC_SYS_HND_CTRL.B1;
    const register unsigned short int NVIC_SYS_HND_CTRL_USGA = 3;
    sbit  NVIC_SYS_HND_CTRL_USGA_bit at NVIC_SYS_HND_CTRL.B3;
    const register unsigned short int NVIC_SYS_HND_CTRL_SVCA = 7;
    sbit  NVIC_SYS_HND_CTRL_SVCA_bit at NVIC_SYS_HND_CTRL.B7;
    const register unsigned short int NVIC_SYS_HND_CTRL_MON = 8;
    sbit  NVIC_SYS_HND_CTRL_MON_bit at NVIC_SYS_HND_CTRL.B8;
    const register unsigned short int NVIC_SYS_HND_CTRL_PNDSV = 10;
    sbit  NVIC_SYS_HND_CTRL_PNDSV_bit at NVIC_SYS_HND_CTRL.B10;
    const register unsigned short int NVIC_SYS_HND_CTRL_TICK = 11;
    sbit  NVIC_SYS_HND_CTRL_TICK_bit at NVIC_SYS_HND_CTRL.B11;
    const register unsigned short int NVIC_SYS_HND_CTRL_USAGEP = 12;
    sbit  NVIC_SYS_HND_CTRL_USAGEP_bit at NVIC_SYS_HND_CTRL.B12;
    const register unsigned short int NVIC_SYS_HND_CTRL_MEMP = 13;
    sbit  NVIC_SYS_HND_CTRL_MEMP_bit at NVIC_SYS_HND_CTRL.B13;
    const register unsigned short int NVIC_SYS_HND_CTRL_BUSP = 14;
    sbit  NVIC_SYS_HND_CTRL_BUSP_bit at NVIC_SYS_HND_CTRL.B14;
    const register unsigned short int NVIC_SYS_HND_CTRL_SVC = 15;
    sbit  NVIC_SYS_HND_CTRL_SVC_bit at NVIC_SYS_HND_CTRL.B15;
    const register unsigned short int NVIC_SYS_HND_CTRL_MEM = 16;
    sbit  NVIC_SYS_HND_CTRL_MEM_bit at NVIC_SYS_HND_CTRL.B16;
    const register unsigned short int NVIC_SYS_HND_CTRL_BUS = 17;
    sbit  NVIC_SYS_HND_CTRL_BUS_bit at NVIC_SYS_HND_CTRL.B17;
    const register unsigned short int NVIC_SYS_HND_CTRL_USAGE = 18;
    sbit  NVIC_SYS_HND_CTRL_USAGE_bit at NVIC_SYS_HND_CTRL.B18;

sfr far unsigned long   volatile NVIC_FAULT_STAT      absolute 0xE000ED28;
    const register unsigned short int NVIC_FAULT_STAT_IERR = 0;
    sbit  NVIC_FAULT_STAT_IERR_bit at NVIC_FAULT_STAT.B0;
    const register unsigned short int NVIC_FAULT_STAT_DERR = 1;
    sbit  NVIC_FAULT_STAT_DERR_bit at NVIC_FAULT_STAT.B1;
    const register unsigned short int NVIC_FAULT_STAT_MUSTKE = 3;
    sbit  NVIC_FAULT_STAT_MUSTKE_bit at NVIC_FAULT_STAT.B3;
    const register unsigned short int NVIC_FAULT_STAT_MSTKE = 4;
    sbit  NVIC_FAULT_STAT_MSTKE_bit at NVIC_FAULT_STAT.B4;
    const register unsigned short int NVIC_FAULT_STAT_MLSPERR = 5;
    sbit  NVIC_FAULT_STAT_MLSPERR_bit at NVIC_FAULT_STAT.B5;
    const register unsigned short int NVIC_FAULT_STAT_MMARV = 7;
    sbit  NVIC_FAULT_STAT_MMARV_bit at NVIC_FAULT_STAT.B7;
    const register unsigned short int NVIC_FAULT_STAT_IBUS = 8;
    sbit  NVIC_FAULT_STAT_IBUS_bit at NVIC_FAULT_STAT.B8;
    const register unsigned short int NVIC_FAULT_STAT_PRECISE = 9;
    sbit  NVIC_FAULT_STAT_PRECISE_bit at NVIC_FAULT_STAT.B9;
    const register unsigned short int NVIC_FAULT_STAT_IMPRE = 10;
    sbit  NVIC_FAULT_STAT_IMPRE_bit at NVIC_FAULT_STAT.B10;
    const register unsigned short int NVIC_FAULT_STAT_BUSTKE = 11;
    sbit  NVIC_FAULT_STAT_BUSTKE_bit at NVIC_FAULT_STAT.B11;
    const register unsigned short int NVIC_FAULT_STAT_BSTKE = 12;
    sbit  NVIC_FAULT_STAT_BSTKE_bit at NVIC_FAULT_STAT.B12;
    const register unsigned short int NVIC_FAULT_STAT_BLSPERR = 13;
    sbit  NVIC_FAULT_STAT_BLSPERR_bit at NVIC_FAULT_STAT.B13;
    const register unsigned short int NVIC_FAULT_STAT_BFARV = 15;
    sbit  NVIC_FAULT_STAT_BFARV_bit at NVIC_FAULT_STAT.B15;
    const register unsigned short int NVIC_FAULT_STAT_UNDEF = 16;
    sbit  NVIC_FAULT_STAT_UNDEF_bit at NVIC_FAULT_STAT.B16;
    const register unsigned short int NVIC_FAULT_STAT_INVSTAT = 17;
    sbit  NVIC_FAULT_STAT_INVSTAT_bit at NVIC_FAULT_STAT.B17;
    const register unsigned short int NVIC_FAULT_STAT_INVPC = 18;
    sbit  NVIC_FAULT_STAT_INVPC_bit at NVIC_FAULT_STAT.B18;
    const register unsigned short int NVIC_FAULT_STAT_NOCP = 19;
    sbit  NVIC_FAULT_STAT_NOCP_bit at NVIC_FAULT_STAT.B19;
    const register unsigned short int NVIC_FAULT_STAT_UNALIGN = 24;
    sbit  NVIC_FAULT_STAT_UNALIGN_bit at NVIC_FAULT_STAT.B24;
    const register unsigned short int NVIC_FAULT_STAT_DIV0 = 25;
    sbit  NVIC_FAULT_STAT_DIV0_bit at NVIC_FAULT_STAT.B25;

sfr far unsigned long   volatile NVIC_HFAULT_STAT     absolute 0xE000ED2C;
    const register unsigned short int NVIC_HFAULT_STAT_VECT = 1;
    sbit  NVIC_HFAULT_STAT_VECT_bit at NVIC_HFAULT_STAT.B1;
    const register unsigned short int NVIC_HFAULT_STAT_FORCED = 30;
    sbit  NVIC_HFAULT_STAT_FORCED_bit at NVIC_HFAULT_STAT.B30;
    const register unsigned short int NVIC_HFAULT_STAT_DBG = 31;
    sbit  NVIC_HFAULT_STAT_DBG_bit at NVIC_HFAULT_STAT.B31;

sfr far unsigned long   volatile NVIC_DEBUG_STAT      absolute 0xE000ED30;
    const register unsigned short int NVIC_DEBUG_STAT_HALTED = 0;
    sbit  NVIC_DEBUG_STAT_HALTED_bit at NVIC_DEBUG_STAT.B0;
    const register unsigned short int NVIC_DEBUG_STAT_BKPT = 1;
    sbit  NVIC_DEBUG_STAT_BKPT_bit at NVIC_DEBUG_STAT.B1;
    const register unsigned short int NVIC_DEBUG_STAT_DWTTRAP = 2;
    sbit  NVIC_DEBUG_STAT_DWTTRAP_bit at NVIC_DEBUG_STAT.B2;
    const register unsigned short int NVIC_DEBUG_STAT_VCATCH = 3;
    sbit  NVIC_DEBUG_STAT_VCATCH_bit at NVIC_DEBUG_STAT.B3;
    const register unsigned short int NVIC_DEBUG_STAT_EXTRNL = 4;
    sbit  NVIC_DEBUG_STAT_EXTRNL_bit at NVIC_DEBUG_STAT.B4;

sfr far unsigned long   volatile NVIC_MM_ADDR         absolute 0xE000ED34;
    const register unsigned short int NVIC_MM_ADDR0 = 0;
    sbit  NVIC_MM_ADDR0_bit at NVIC_MM_ADDR.B0;
    const register unsigned short int NVIC_MM_ADDR1 = 1;
    sbit  NVIC_MM_ADDR1_bit at NVIC_MM_ADDR.B1;
    const register unsigned short int NVIC_MM_ADDR2 = 2;
    sbit  NVIC_MM_ADDR2_bit at NVIC_MM_ADDR.B2;
    const register unsigned short int NVIC_MM_ADDR3 = 3;
    sbit  NVIC_MM_ADDR3_bit at NVIC_MM_ADDR.B3;
    const register unsigned short int NVIC_MM_ADDR4 = 4;
    sbit  NVIC_MM_ADDR4_bit at NVIC_MM_ADDR.B4;
    const register unsigned short int NVIC_MM_ADDR5 = 5;
    sbit  NVIC_MM_ADDR5_bit at NVIC_MM_ADDR.B5;
    const register unsigned short int NVIC_MM_ADDR6 = 6;
    sbit  NVIC_MM_ADDR6_bit at NVIC_MM_ADDR.B6;
    const register unsigned short int NVIC_MM_ADDR7 = 7;
    sbit  NVIC_MM_ADDR7_bit at NVIC_MM_ADDR.B7;
    const register unsigned short int NVIC_MM_ADDR8 = 8;
    sbit  NVIC_MM_ADDR8_bit at NVIC_MM_ADDR.B8;
    const register unsigned short int NVIC_MM_ADDR9 = 9;
    sbit  NVIC_MM_ADDR9_bit at NVIC_MM_ADDR.B9;
    const register unsigned short int NVIC_MM_ADDR10 = 10;
    sbit  NVIC_MM_ADDR10_bit at NVIC_MM_ADDR.B10;
    const register unsigned short int NVIC_MM_ADDR11 = 11;
    sbit  NVIC_MM_ADDR11_bit at NVIC_MM_ADDR.B11;
    const register unsigned short int NVIC_MM_ADDR12 = 12;
    sbit  NVIC_MM_ADDR12_bit at NVIC_MM_ADDR.B12;
    const register unsigned short int NVIC_MM_ADDR13 = 13;
    sbit  NVIC_MM_ADDR13_bit at NVIC_MM_ADDR.B13;
    const register unsigned short int NVIC_MM_ADDR14 = 14;
    sbit  NVIC_MM_ADDR14_bit at NVIC_MM_ADDR.B14;
    const register unsigned short int NVIC_MM_ADDR15 = 15;
    sbit  NVIC_MM_ADDR15_bit at NVIC_MM_ADDR.B15;
    const register unsigned short int NVIC_MM_ADDR16 = 16;
    sbit  NVIC_MM_ADDR16_bit at NVIC_MM_ADDR.B16;
    const register unsigned short int NVIC_MM_ADDR17 = 17;
    sbit  NVIC_MM_ADDR17_bit at NVIC_MM_ADDR.B17;
    const register unsigned short int NVIC_MM_ADDR18 = 18;
    sbit  NVIC_MM_ADDR18_bit at NVIC_MM_ADDR.B18;
    const register unsigned short int NVIC_MM_ADDR19 = 19;
    sbit  NVIC_MM_ADDR19_bit at NVIC_MM_ADDR.B19;
    const register unsigned short int NVIC_MM_ADDR20 = 20;
    sbit  NVIC_MM_ADDR20_bit at NVIC_MM_ADDR.B20;
    const register unsigned short int NVIC_MM_ADDR21 = 21;
    sbit  NVIC_MM_ADDR21_bit at NVIC_MM_ADDR.B21;
    const register unsigned short int NVIC_MM_ADDR22 = 22;
    sbit  NVIC_MM_ADDR22_bit at NVIC_MM_ADDR.B22;
    const register unsigned short int NVIC_MM_ADDR23 = 23;
    sbit  NVIC_MM_ADDR23_bit at NVIC_MM_ADDR.B23;
    const register unsigned short int NVIC_MM_ADDR24 = 24;
    sbit  NVIC_MM_ADDR24_bit at NVIC_MM_ADDR.B24;
    const register unsigned short int NVIC_MM_ADDR25 = 25;
    sbit  NVIC_MM_ADDR25_bit at NVIC_MM_ADDR.B25;
    const register unsigned short int NVIC_MM_ADDR26 = 26;
    sbit  NVIC_MM_ADDR26_bit at NVIC_MM_ADDR.B26;
    const register unsigned short int NVIC_MM_ADDR27 = 27;
    sbit  NVIC_MM_ADDR27_bit at NVIC_MM_ADDR.B27;
    const register unsigned short int NVIC_MM_ADDR28 = 28;
    sbit  NVIC_MM_ADDR28_bit at NVIC_MM_ADDR.B28;
    const register unsigned short int NVIC_MM_ADDR29 = 29;
    sbit  NVIC_MM_ADDR29_bit at NVIC_MM_ADDR.B29;
    const register unsigned short int NVIC_MM_ADDR30 = 30;
    sbit  NVIC_MM_ADDR30_bit at NVIC_MM_ADDR.B30;
    const register unsigned short int NVIC_MM_ADDR31 = 31;
    sbit  NVIC_MM_ADDR31_bit at NVIC_MM_ADDR.B31;

sfr far unsigned long   volatile NVIC_FAULT_ADDR      absolute 0xE000ED38;
    const register unsigned short int NVIC_FAULT_ADDR0 = 0;
    sbit  NVIC_FAULT_ADDR0_bit at NVIC_FAULT_ADDR.B0;
    const register unsigned short int NVIC_FAULT_ADDR1 = 1;
    sbit  NVIC_FAULT_ADDR1_bit at NVIC_FAULT_ADDR.B1;
    const register unsigned short int NVIC_FAULT_ADDR2 = 2;
    sbit  NVIC_FAULT_ADDR2_bit at NVIC_FAULT_ADDR.B2;
    const register unsigned short int NVIC_FAULT_ADDR3 = 3;
    sbit  NVIC_FAULT_ADDR3_bit at NVIC_FAULT_ADDR.B3;
    const register unsigned short int NVIC_FAULT_ADDR4 = 4;
    sbit  NVIC_FAULT_ADDR4_bit at NVIC_FAULT_ADDR.B4;
    const register unsigned short int NVIC_FAULT_ADDR5 = 5;
    sbit  NVIC_FAULT_ADDR5_bit at NVIC_FAULT_ADDR.B5;
    const register unsigned short int NVIC_FAULT_ADDR6 = 6;
    sbit  NVIC_FAULT_ADDR6_bit at NVIC_FAULT_ADDR.B6;
    const register unsigned short int NVIC_FAULT_ADDR7 = 7;
    sbit  NVIC_FAULT_ADDR7_bit at NVIC_FAULT_ADDR.B7;
    const register unsigned short int NVIC_FAULT_ADDR8 = 8;
    sbit  NVIC_FAULT_ADDR8_bit at NVIC_FAULT_ADDR.B8;
    const register unsigned short int NVIC_FAULT_ADDR9 = 9;
    sbit  NVIC_FAULT_ADDR9_bit at NVIC_FAULT_ADDR.B9;
    const register unsigned short int NVIC_FAULT_ADDR10 = 10;
    sbit  NVIC_FAULT_ADDR10_bit at NVIC_FAULT_ADDR.B10;
    const register unsigned short int NVIC_FAULT_ADDR11 = 11;
    sbit  NVIC_FAULT_ADDR11_bit at NVIC_FAULT_ADDR.B11;
    const register unsigned short int NVIC_FAULT_ADDR12 = 12;
    sbit  NVIC_FAULT_ADDR12_bit at NVIC_FAULT_ADDR.B12;
    const register unsigned short int NVIC_FAULT_ADDR13 = 13;
    sbit  NVIC_FAULT_ADDR13_bit at NVIC_FAULT_ADDR.B13;
    const register unsigned short int NVIC_FAULT_ADDR14 = 14;
    sbit  NVIC_FAULT_ADDR14_bit at NVIC_FAULT_ADDR.B14;
    const register unsigned short int NVIC_FAULT_ADDR15 = 15;
    sbit  NVIC_FAULT_ADDR15_bit at NVIC_FAULT_ADDR.B15;
    const register unsigned short int NVIC_FAULT_ADDR16 = 16;
    sbit  NVIC_FAULT_ADDR16_bit at NVIC_FAULT_ADDR.B16;
    const register unsigned short int NVIC_FAULT_ADDR17 = 17;
    sbit  NVIC_FAULT_ADDR17_bit at NVIC_FAULT_ADDR.B17;
    const register unsigned short int NVIC_FAULT_ADDR18 = 18;
    sbit  NVIC_FAULT_ADDR18_bit at NVIC_FAULT_ADDR.B18;
    const register unsigned short int NVIC_FAULT_ADDR19 = 19;
    sbit  NVIC_FAULT_ADDR19_bit at NVIC_FAULT_ADDR.B19;
    const register unsigned short int NVIC_FAULT_ADDR20 = 20;
    sbit  NVIC_FAULT_ADDR20_bit at NVIC_FAULT_ADDR.B20;
    const register unsigned short int NVIC_FAULT_ADDR21 = 21;
    sbit  NVIC_FAULT_ADDR21_bit at NVIC_FAULT_ADDR.B21;
    const register unsigned short int NVIC_FAULT_ADDR22 = 22;
    sbit  NVIC_FAULT_ADDR22_bit at NVIC_FAULT_ADDR.B22;
    const register unsigned short int NVIC_FAULT_ADDR23 = 23;
    sbit  NVIC_FAULT_ADDR23_bit at NVIC_FAULT_ADDR.B23;
    const register unsigned short int NVIC_FAULT_ADDR24 = 24;
    sbit  NVIC_FAULT_ADDR24_bit at NVIC_FAULT_ADDR.B24;
    const register unsigned short int NVIC_FAULT_ADDR25 = 25;
    sbit  NVIC_FAULT_ADDR25_bit at NVIC_FAULT_ADDR.B25;
    const register unsigned short int NVIC_FAULT_ADDR26 = 26;
    sbit  NVIC_FAULT_ADDR26_bit at NVIC_FAULT_ADDR.B26;
    const register unsigned short int NVIC_FAULT_ADDR27 = 27;
    sbit  NVIC_FAULT_ADDR27_bit at NVIC_FAULT_ADDR.B27;
    const register unsigned short int NVIC_FAULT_ADDR28 = 28;
    sbit  NVIC_FAULT_ADDR28_bit at NVIC_FAULT_ADDR.B28;
    const register unsigned short int NVIC_FAULT_ADDR29 = 29;
    sbit  NVIC_FAULT_ADDR29_bit at NVIC_FAULT_ADDR.B29;
    const register unsigned short int NVIC_FAULT_ADDR30 = 30;
    sbit  NVIC_FAULT_ADDR30_bit at NVIC_FAULT_ADDR.B30;
    const register unsigned short int NVIC_FAULT_ADDR31 = 31;
    sbit  NVIC_FAULT_ADDR31_bit at NVIC_FAULT_ADDR.B31;

sfr far unsigned long   volatile NVIC_CPAC            absolute 0xE000ED88;
    const register unsigned short int NVIC_CPAC_CP1020 = 20;
    sbit  NVIC_CPAC_CP1020_bit at NVIC_CPAC.B20;
    const register unsigned short int NVIC_CPAC_CP1021 = 21;
    sbit  NVIC_CPAC_CP1021_bit at NVIC_CPAC.B21;
    const register unsigned short int NVIC_CPAC_CP1122 = 22;
    sbit  NVIC_CPAC_CP1122_bit at NVIC_CPAC.B22;
    const register unsigned short int NVIC_CPAC_CP1123 = 23;
    sbit  NVIC_CPAC_CP1123_bit at NVIC_CPAC.B23;

sfr far unsigned long   volatile NVIC_MPU_TYPE        absolute 0xE000ED90;
    const register unsigned short int NVIC_MPU_TYPE_SEPARATE = 0;
    sbit  NVIC_MPU_TYPE_SEPARATE_bit at NVIC_MPU_TYPE.B0;
    const register unsigned short int NVIC_MPU_TYPE_DREGION8 = 8;
    sbit  NVIC_MPU_TYPE_DREGION8_bit at NVIC_MPU_TYPE.B8;
    const register unsigned short int NVIC_MPU_TYPE_DREGION9 = 9;
    sbit  NVIC_MPU_TYPE_DREGION9_bit at NVIC_MPU_TYPE.B9;
    const register unsigned short int NVIC_MPU_TYPE_DREGION10 = 10;
    sbit  NVIC_MPU_TYPE_DREGION10_bit at NVIC_MPU_TYPE.B10;
    const register unsigned short int NVIC_MPU_TYPE_DREGION11 = 11;
    sbit  NVIC_MPU_TYPE_DREGION11_bit at NVIC_MPU_TYPE.B11;
    const register unsigned short int NVIC_MPU_TYPE_DREGION12 = 12;
    sbit  NVIC_MPU_TYPE_DREGION12_bit at NVIC_MPU_TYPE.B12;
    const register unsigned short int NVIC_MPU_TYPE_DREGION13 = 13;
    sbit  NVIC_MPU_TYPE_DREGION13_bit at NVIC_MPU_TYPE.B13;
    const register unsigned short int NVIC_MPU_TYPE_DREGION14 = 14;
    sbit  NVIC_MPU_TYPE_DREGION14_bit at NVIC_MPU_TYPE.B14;
    const register unsigned short int NVIC_MPU_TYPE_DREGION15 = 15;
    sbit  NVIC_MPU_TYPE_DREGION15_bit at NVIC_MPU_TYPE.B15;
    const register unsigned short int NVIC_MPU_TYPE_IREGION16 = 16;
    sbit  NVIC_MPU_TYPE_IREGION16_bit at NVIC_MPU_TYPE.B16;
    const register unsigned short int NVIC_MPU_TYPE_IREGION17 = 17;
    sbit  NVIC_MPU_TYPE_IREGION17_bit at NVIC_MPU_TYPE.B17;
    const register unsigned short int NVIC_MPU_TYPE_IREGION18 = 18;
    sbit  NVIC_MPU_TYPE_IREGION18_bit at NVIC_MPU_TYPE.B18;
    const register unsigned short int NVIC_MPU_TYPE_IREGION19 = 19;
    sbit  NVIC_MPU_TYPE_IREGION19_bit at NVIC_MPU_TYPE.B19;
    const register unsigned short int NVIC_MPU_TYPE_IREGION20 = 20;
    sbit  NVIC_MPU_TYPE_IREGION20_bit at NVIC_MPU_TYPE.B20;
    const register unsigned short int NVIC_MPU_TYPE_IREGION21 = 21;
    sbit  NVIC_MPU_TYPE_IREGION21_bit at NVIC_MPU_TYPE.B21;
    const register unsigned short int NVIC_MPU_TYPE_IREGION22 = 22;
    sbit  NVIC_MPU_TYPE_IREGION22_bit at NVIC_MPU_TYPE.B22;
    const register unsigned short int NVIC_MPU_TYPE_IREGION23 = 23;
    sbit  NVIC_MPU_TYPE_IREGION23_bit at NVIC_MPU_TYPE.B23;

sfr far unsigned long   volatile NVIC_MPU_CTRL        absolute 0xE000ED94;
    const register unsigned short int NVIC_MPU_CTRL_ENABLE = 0;
    sbit  NVIC_MPU_CTRL_ENABLE_bit at NVIC_MPU_CTRL.B0;
    const register unsigned short int NVIC_MPU_CTRL_HFNMIENA = 1;
    sbit  NVIC_MPU_CTRL_HFNMIENA_bit at NVIC_MPU_CTRL.B1;
    const register unsigned short int NVIC_MPU_CTRL_PRIVDEFEN = 2;
    sbit  NVIC_MPU_CTRL_PRIVDEFEN_bit at NVIC_MPU_CTRL.B2;

sfr far unsigned long   volatile NVIC_MPU_NUMBER      absolute 0xE000ED98;
    const register unsigned short int NVIC_MPU_NUMBER0 = 0;
    sbit  NVIC_MPU_NUMBER0_bit at NVIC_MPU_NUMBER.B0;
    const register unsigned short int NVIC_MPU_NUMBER1 = 1;
    sbit  NVIC_MPU_NUMBER1_bit at NVIC_MPU_NUMBER.B1;
    const register unsigned short int NVIC_MPU_NUMBER2 = 2;
    sbit  NVIC_MPU_NUMBER2_bit at NVIC_MPU_NUMBER.B2;

sfr far unsigned long   volatile NVIC_MPU_BASE        absolute 0xE000ED9C;
    const register unsigned short int NVIC_MPU_BASE_REGION0 = 0;
    sbit  NVIC_MPU_BASE_REGION0_bit at NVIC_MPU_BASE.B0;
    const register unsigned short int NVIC_MPU_BASE_REGION1 = 1;
    sbit  NVIC_MPU_BASE_REGION1_bit at NVIC_MPU_BASE.B1;
    const register unsigned short int NVIC_MPU_BASE_REGION2 = 2;
    sbit  NVIC_MPU_BASE_REGION2_bit at NVIC_MPU_BASE.B2;
    const register unsigned short int NVIC_MPU_BASE_VALID = 4;
    sbit  NVIC_MPU_BASE_VALID_bit at NVIC_MPU_BASE.B4;
    const register unsigned short int NVIC_MPU_BASE_ADDR5 = 5;
    sbit  NVIC_MPU_BASE_ADDR5_bit at NVIC_MPU_BASE.B5;
    const register unsigned short int NVIC_MPU_BASE_ADDR6 = 6;
    sbit  NVIC_MPU_BASE_ADDR6_bit at NVIC_MPU_BASE.B6;
    const register unsigned short int NVIC_MPU_BASE_ADDR7 = 7;
    sbit  NVIC_MPU_BASE_ADDR7_bit at NVIC_MPU_BASE.B7;
    const register unsigned short int NVIC_MPU_BASE_ADDR8 = 8;
    sbit  NVIC_MPU_BASE_ADDR8_bit at NVIC_MPU_BASE.B8;
    const register unsigned short int NVIC_MPU_BASE_ADDR9 = 9;
    sbit  NVIC_MPU_BASE_ADDR9_bit at NVIC_MPU_BASE.B9;
    const register unsigned short int NVIC_MPU_BASE_ADDR10 = 10;
    sbit  NVIC_MPU_BASE_ADDR10_bit at NVIC_MPU_BASE.B10;
    const register unsigned short int NVIC_MPU_BASE_ADDR11 = 11;
    sbit  NVIC_MPU_BASE_ADDR11_bit at NVIC_MPU_BASE.B11;
    const register unsigned short int NVIC_MPU_BASE_ADDR12 = 12;
    sbit  NVIC_MPU_BASE_ADDR12_bit at NVIC_MPU_BASE.B12;
    const register unsigned short int NVIC_MPU_BASE_ADDR13 = 13;
    sbit  NVIC_MPU_BASE_ADDR13_bit at NVIC_MPU_BASE.B13;
    const register unsigned short int NVIC_MPU_BASE_ADDR14 = 14;
    sbit  NVIC_MPU_BASE_ADDR14_bit at NVIC_MPU_BASE.B14;
    const register unsigned short int NVIC_MPU_BASE_ADDR15 = 15;
    sbit  NVIC_MPU_BASE_ADDR15_bit at NVIC_MPU_BASE.B15;
    const register unsigned short int NVIC_MPU_BASE_ADDR16 = 16;
    sbit  NVIC_MPU_BASE_ADDR16_bit at NVIC_MPU_BASE.B16;
    const register unsigned short int NVIC_MPU_BASE_ADDR17 = 17;
    sbit  NVIC_MPU_BASE_ADDR17_bit at NVIC_MPU_BASE.B17;
    const register unsigned short int NVIC_MPU_BASE_ADDR18 = 18;
    sbit  NVIC_MPU_BASE_ADDR18_bit at NVIC_MPU_BASE.B18;
    const register unsigned short int NVIC_MPU_BASE_ADDR19 = 19;
    sbit  NVIC_MPU_BASE_ADDR19_bit at NVIC_MPU_BASE.B19;
    const register unsigned short int NVIC_MPU_BASE_ADDR20 = 20;
    sbit  NVIC_MPU_BASE_ADDR20_bit at NVIC_MPU_BASE.B20;
    const register unsigned short int NVIC_MPU_BASE_ADDR21 = 21;
    sbit  NVIC_MPU_BASE_ADDR21_bit at NVIC_MPU_BASE.B21;
    const register unsigned short int NVIC_MPU_BASE_ADDR22 = 22;
    sbit  NVIC_MPU_BASE_ADDR22_bit at NVIC_MPU_BASE.B22;
    const register unsigned short int NVIC_MPU_BASE_ADDR23 = 23;
    sbit  NVIC_MPU_BASE_ADDR23_bit at NVIC_MPU_BASE.B23;
    const register unsigned short int NVIC_MPU_BASE_ADDR24 = 24;
    sbit  NVIC_MPU_BASE_ADDR24_bit at NVIC_MPU_BASE.B24;
    const register unsigned short int NVIC_MPU_BASE_ADDR25 = 25;
    sbit  NVIC_MPU_BASE_ADDR25_bit at NVIC_MPU_BASE.B25;
    const register unsigned short int NVIC_MPU_BASE_ADDR26 = 26;
    sbit  NVIC_MPU_BASE_ADDR26_bit at NVIC_MPU_BASE.B26;
    const register unsigned short int NVIC_MPU_BASE_ADDR27 = 27;
    sbit  NVIC_MPU_BASE_ADDR27_bit at NVIC_MPU_BASE.B27;
    const register unsigned short int NVIC_MPU_BASE_ADDR28 = 28;
    sbit  NVIC_MPU_BASE_ADDR28_bit at NVIC_MPU_BASE.B28;
    const register unsigned short int NVIC_MPU_BASE_ADDR29 = 29;
    sbit  NVIC_MPU_BASE_ADDR29_bit at NVIC_MPU_BASE.B29;
    const register unsigned short int NVIC_MPU_BASE_ADDR30 = 30;
    sbit  NVIC_MPU_BASE_ADDR30_bit at NVIC_MPU_BASE.B30;
    const register unsigned short int NVIC_MPU_BASE_ADDR31 = 31;
    sbit  NVIC_MPU_BASE_ADDR31_bit at NVIC_MPU_BASE.B31;

sfr far unsigned long   volatile NVIC_MPU_ATTR        absolute 0xE000EDA0;
    const register unsigned short int NVIC_MPU_ATTR_ENABLE = 0;
    sbit  NVIC_MPU_ATTR_ENABLE_bit at NVIC_MPU_ATTR.B0;
    const register unsigned short int NVIC_MPU_ATTR_SIZE1 = 1;
    sbit  NVIC_MPU_ATTR_SIZE1_bit at NVIC_MPU_ATTR.B1;
    const register unsigned short int NVIC_MPU_ATTR_SIZE2 = 2;
    sbit  NVIC_MPU_ATTR_SIZE2_bit at NVIC_MPU_ATTR.B2;
    const register unsigned short int NVIC_MPU_ATTR_SIZE3 = 3;
    sbit  NVIC_MPU_ATTR_SIZE3_bit at NVIC_MPU_ATTR.B3;
    const register unsigned short int NVIC_MPU_ATTR_SIZE4 = 4;
    sbit  NVIC_MPU_ATTR_SIZE4_bit at NVIC_MPU_ATTR.B4;
    const register unsigned short int NVIC_MPU_ATTR_SIZE5 = 5;
    sbit  NVIC_MPU_ATTR_SIZE5_bit at NVIC_MPU_ATTR.B5;
    const register unsigned short int NVIC_MPU_ATTR_SRD8 = 8;
    sbit  NVIC_MPU_ATTR_SRD8_bit at NVIC_MPU_ATTR.B8;
    const register unsigned short int NVIC_MPU_ATTR_SRD9 = 9;
    sbit  NVIC_MPU_ATTR_SRD9_bit at NVIC_MPU_ATTR.B9;
    const register unsigned short int NVIC_MPU_ATTR_SRD10 = 10;
    sbit  NVIC_MPU_ATTR_SRD10_bit at NVIC_MPU_ATTR.B10;
    const register unsigned short int NVIC_MPU_ATTR_SRD11 = 11;
    sbit  NVIC_MPU_ATTR_SRD11_bit at NVIC_MPU_ATTR.B11;
    const register unsigned short int NVIC_MPU_ATTR_SRD12 = 12;
    sbit  NVIC_MPU_ATTR_SRD12_bit at NVIC_MPU_ATTR.B12;
    const register unsigned short int NVIC_MPU_ATTR_SRD13 = 13;
    sbit  NVIC_MPU_ATTR_SRD13_bit at NVIC_MPU_ATTR.B13;
    const register unsigned short int NVIC_MPU_ATTR_SRD14 = 14;
    sbit  NVIC_MPU_ATTR_SRD14_bit at NVIC_MPU_ATTR.B14;
    const register unsigned short int NVIC_MPU_ATTR_SRD15 = 15;
    sbit  NVIC_MPU_ATTR_SRD15_bit at NVIC_MPU_ATTR.B15;
    const register unsigned short int NVIC_MPU_ATTR_BUFFRABLE = 16;
    sbit  NVIC_MPU_ATTR_BUFFRABLE_bit at NVIC_MPU_ATTR.B16;
    const register unsigned short int NVIC_MPU_ATTR_CACHEABLE = 17;
    sbit  NVIC_MPU_ATTR_CACHEABLE_bit at NVIC_MPU_ATTR.B17;
    const register unsigned short int NVIC_MPU_ATTR_SHAREABLE = 18;
    sbit  NVIC_MPU_ATTR_SHAREABLE_bit at NVIC_MPU_ATTR.B18;
    const register unsigned short int NVIC_MPU_ATTR_TEX19 = 19;
    sbit  NVIC_MPU_ATTR_TEX19_bit at NVIC_MPU_ATTR.B19;
    const register unsigned short int NVIC_MPU_ATTR_TEX20 = 20;
    sbit  NVIC_MPU_ATTR_TEX20_bit at NVIC_MPU_ATTR.B20;
    const register unsigned short int NVIC_MPU_ATTR_TEX21 = 21;
    sbit  NVIC_MPU_ATTR_TEX21_bit at NVIC_MPU_ATTR.B21;
    const register unsigned short int NVIC_MPU_ATTR_AP24 = 24;
    sbit  NVIC_MPU_ATTR_AP24_bit at NVIC_MPU_ATTR.B24;
    const register unsigned short int NVIC_MPU_ATTR_AP25 = 25;
    sbit  NVIC_MPU_ATTR_AP25_bit at NVIC_MPU_ATTR.B25;
    const register unsigned short int NVIC_MPU_ATTR_AP26 = 26;
    sbit  NVIC_MPU_ATTR_AP26_bit at NVIC_MPU_ATTR.B26;
    const register unsigned short int NVIC_MPU_ATTR_XN = 28;
    sbit  NVIC_MPU_ATTR_XN_bit at NVIC_MPU_ATTR.B28;

sfr far unsigned long   volatile NVIC_MPU_BASE1       absolute 0xE000EDA4;
    const register unsigned short int NVIC_MPU_BASE1_REGION0 = 0;
    sbit  NVIC_MPU_BASE1_REGION0_bit at NVIC_MPU_BASE1.B0;
    const register unsigned short int NVIC_MPU_BASE1_REGION1 = 1;
    sbit  NVIC_MPU_BASE1_REGION1_bit at NVIC_MPU_BASE1.B1;
    const register unsigned short int NVIC_MPU_BASE1_REGION2 = 2;
    sbit  NVIC_MPU_BASE1_REGION2_bit at NVIC_MPU_BASE1.B2;
    const register unsigned short int NVIC_MPU_BASE1_VALID = 4;
    sbit  NVIC_MPU_BASE1_VALID_bit at NVIC_MPU_BASE1.B4;
    const register unsigned short int NVIC_MPU_BASE1_ADDR5 = 5;
    sbit  NVIC_MPU_BASE1_ADDR5_bit at NVIC_MPU_BASE1.B5;
    const register unsigned short int NVIC_MPU_BASE1_ADDR6 = 6;
    sbit  NVIC_MPU_BASE1_ADDR6_bit at NVIC_MPU_BASE1.B6;
    const register unsigned short int NVIC_MPU_BASE1_ADDR7 = 7;
    sbit  NVIC_MPU_BASE1_ADDR7_bit at NVIC_MPU_BASE1.B7;
    const register unsigned short int NVIC_MPU_BASE1_ADDR8 = 8;
    sbit  NVIC_MPU_BASE1_ADDR8_bit at NVIC_MPU_BASE1.B8;
    const register unsigned short int NVIC_MPU_BASE1_ADDR9 = 9;
    sbit  NVIC_MPU_BASE1_ADDR9_bit at NVIC_MPU_BASE1.B9;
    const register unsigned short int NVIC_MPU_BASE1_ADDR10 = 10;
    sbit  NVIC_MPU_BASE1_ADDR10_bit at NVIC_MPU_BASE1.B10;
    const register unsigned short int NVIC_MPU_BASE1_ADDR11 = 11;
    sbit  NVIC_MPU_BASE1_ADDR11_bit at NVIC_MPU_BASE1.B11;
    const register unsigned short int NVIC_MPU_BASE1_ADDR12 = 12;
    sbit  NVIC_MPU_BASE1_ADDR12_bit at NVIC_MPU_BASE1.B12;
    const register unsigned short int NVIC_MPU_BASE1_ADDR13 = 13;
    sbit  NVIC_MPU_BASE1_ADDR13_bit at NVIC_MPU_BASE1.B13;
    const register unsigned short int NVIC_MPU_BASE1_ADDR14 = 14;
    sbit  NVIC_MPU_BASE1_ADDR14_bit at NVIC_MPU_BASE1.B14;
    const register unsigned short int NVIC_MPU_BASE1_ADDR15 = 15;
    sbit  NVIC_MPU_BASE1_ADDR15_bit at NVIC_MPU_BASE1.B15;
    const register unsigned short int NVIC_MPU_BASE1_ADDR16 = 16;
    sbit  NVIC_MPU_BASE1_ADDR16_bit at NVIC_MPU_BASE1.B16;
    const register unsigned short int NVIC_MPU_BASE1_ADDR17 = 17;
    sbit  NVIC_MPU_BASE1_ADDR17_bit at NVIC_MPU_BASE1.B17;
    const register unsigned short int NVIC_MPU_BASE1_ADDR18 = 18;
    sbit  NVIC_MPU_BASE1_ADDR18_bit at NVIC_MPU_BASE1.B18;
    const register unsigned short int NVIC_MPU_BASE1_ADDR19 = 19;
    sbit  NVIC_MPU_BASE1_ADDR19_bit at NVIC_MPU_BASE1.B19;
    const register unsigned short int NVIC_MPU_BASE1_ADDR20 = 20;
    sbit  NVIC_MPU_BASE1_ADDR20_bit at NVIC_MPU_BASE1.B20;
    const register unsigned short int NVIC_MPU_BASE1_ADDR21 = 21;
    sbit  NVIC_MPU_BASE1_ADDR21_bit at NVIC_MPU_BASE1.B21;
    const register unsigned short int NVIC_MPU_BASE1_ADDR22 = 22;
    sbit  NVIC_MPU_BASE1_ADDR22_bit at NVIC_MPU_BASE1.B22;
    const register unsigned short int NVIC_MPU_BASE1_ADDR23 = 23;
    sbit  NVIC_MPU_BASE1_ADDR23_bit at NVIC_MPU_BASE1.B23;
    const register unsigned short int NVIC_MPU_BASE1_ADDR24 = 24;
    sbit  NVIC_MPU_BASE1_ADDR24_bit at NVIC_MPU_BASE1.B24;
    const register unsigned short int NVIC_MPU_BASE1_ADDR25 = 25;
    sbit  NVIC_MPU_BASE1_ADDR25_bit at NVIC_MPU_BASE1.B25;
    const register unsigned short int NVIC_MPU_BASE1_ADDR26 = 26;
    sbit  NVIC_MPU_BASE1_ADDR26_bit at NVIC_MPU_BASE1.B26;
    const register unsigned short int NVIC_MPU_BASE1_ADDR27 = 27;
    sbit  NVIC_MPU_BASE1_ADDR27_bit at NVIC_MPU_BASE1.B27;
    const register unsigned short int NVIC_MPU_BASE1_ADDR28 = 28;
    sbit  NVIC_MPU_BASE1_ADDR28_bit at NVIC_MPU_BASE1.B28;
    const register unsigned short int NVIC_MPU_BASE1_ADDR29 = 29;
    sbit  NVIC_MPU_BASE1_ADDR29_bit at NVIC_MPU_BASE1.B29;
    const register unsigned short int NVIC_MPU_BASE1_ADDR30 = 30;
    sbit  NVIC_MPU_BASE1_ADDR30_bit at NVIC_MPU_BASE1.B30;
    const register unsigned short int NVIC_MPU_BASE1_ADDR31 = 31;
    sbit  NVIC_MPU_BASE1_ADDR31_bit at NVIC_MPU_BASE1.B31;

sfr far unsigned long   volatile NVIC_MPU_ATTR1       absolute 0xE000EDA8;
    const register unsigned short int NVIC_MPU_ATTR1_ENABLE = 0;
    sbit  NVIC_MPU_ATTR1_ENABLE_bit at NVIC_MPU_ATTR1.B0;
    const register unsigned short int NVIC_MPU_ATTR1_SIZE1 = 1;
    sbit  NVIC_MPU_ATTR1_SIZE1_bit at NVIC_MPU_ATTR1.B1;
    const register unsigned short int NVIC_MPU_ATTR1_SIZE2 = 2;
    sbit  NVIC_MPU_ATTR1_SIZE2_bit at NVIC_MPU_ATTR1.B2;
    const register unsigned short int NVIC_MPU_ATTR1_SIZE3 = 3;
    sbit  NVIC_MPU_ATTR1_SIZE3_bit at NVIC_MPU_ATTR1.B3;
    const register unsigned short int NVIC_MPU_ATTR1_SIZE4 = 4;
    sbit  NVIC_MPU_ATTR1_SIZE4_bit at NVIC_MPU_ATTR1.B4;
    const register unsigned short int NVIC_MPU_ATTR1_SIZE5 = 5;
    sbit  NVIC_MPU_ATTR1_SIZE5_bit at NVIC_MPU_ATTR1.B5;
    const register unsigned short int NVIC_MPU_ATTR1_SRD8 = 8;
    sbit  NVIC_MPU_ATTR1_SRD8_bit at NVIC_MPU_ATTR1.B8;
    const register unsigned short int NVIC_MPU_ATTR1_SRD9 = 9;
    sbit  NVIC_MPU_ATTR1_SRD9_bit at NVIC_MPU_ATTR1.B9;
    const register unsigned short int NVIC_MPU_ATTR1_SRD10 = 10;
    sbit  NVIC_MPU_ATTR1_SRD10_bit at NVIC_MPU_ATTR1.B10;
    const register unsigned short int NVIC_MPU_ATTR1_SRD11 = 11;
    sbit  NVIC_MPU_ATTR1_SRD11_bit at NVIC_MPU_ATTR1.B11;
    const register unsigned short int NVIC_MPU_ATTR1_SRD12 = 12;
    sbit  NVIC_MPU_ATTR1_SRD12_bit at NVIC_MPU_ATTR1.B12;
    const register unsigned short int NVIC_MPU_ATTR1_SRD13 = 13;
    sbit  NVIC_MPU_ATTR1_SRD13_bit at NVIC_MPU_ATTR1.B13;
    const register unsigned short int NVIC_MPU_ATTR1_SRD14 = 14;
    sbit  NVIC_MPU_ATTR1_SRD14_bit at NVIC_MPU_ATTR1.B14;
    const register unsigned short int NVIC_MPU_ATTR1_SRD15 = 15;
    sbit  NVIC_MPU_ATTR1_SRD15_bit at NVIC_MPU_ATTR1.B15;
    const register unsigned short int NVIC_MPU_ATTR1_BUFFRABLE = 16;
    sbit  NVIC_MPU_ATTR1_BUFFRABLE_bit at NVIC_MPU_ATTR1.B16;
    const register unsigned short int NVIC_MPU_ATTR1_CACHEABLE = 17;
    sbit  NVIC_MPU_ATTR1_CACHEABLE_bit at NVIC_MPU_ATTR1.B17;
    const register unsigned short int NVIC_MPU_ATTR1_SHAREABLE = 18;
    sbit  NVIC_MPU_ATTR1_SHAREABLE_bit at NVIC_MPU_ATTR1.B18;
    const register unsigned short int NVIC_MPU_ATTR1_TEX19 = 19;
    sbit  NVIC_MPU_ATTR1_TEX19_bit at NVIC_MPU_ATTR1.B19;
    const register unsigned short int NVIC_MPU_ATTR1_TEX20 = 20;
    sbit  NVIC_MPU_ATTR1_TEX20_bit at NVIC_MPU_ATTR1.B20;
    const register unsigned short int NVIC_MPU_ATTR1_TEX21 = 21;
    sbit  NVIC_MPU_ATTR1_TEX21_bit at NVIC_MPU_ATTR1.B21;
    const register unsigned short int NVIC_MPU_ATTR1_AP24 = 24;
    sbit  NVIC_MPU_ATTR1_AP24_bit at NVIC_MPU_ATTR1.B24;
    const register unsigned short int NVIC_MPU_ATTR1_AP25 = 25;
    sbit  NVIC_MPU_ATTR1_AP25_bit at NVIC_MPU_ATTR1.B25;
    const register unsigned short int NVIC_MPU_ATTR1_AP26 = 26;
    sbit  NVIC_MPU_ATTR1_AP26_bit at NVIC_MPU_ATTR1.B26;
    const register unsigned short int NVIC_MPU_ATTR1_XN = 28;
    sbit  NVIC_MPU_ATTR1_XN_bit at NVIC_MPU_ATTR1.B28;

sfr far unsigned long   volatile NVIC_MPU_BASE2       absolute 0xE000EDAC;
    const register unsigned short int NVIC_MPU_BASE2_REGION0 = 0;
    sbit  NVIC_MPU_BASE2_REGION0_bit at NVIC_MPU_BASE2.B0;
    const register unsigned short int NVIC_MPU_BASE2_REGION1 = 1;
    sbit  NVIC_MPU_BASE2_REGION1_bit at NVIC_MPU_BASE2.B1;
    const register unsigned short int NVIC_MPU_BASE2_REGION2 = 2;
    sbit  NVIC_MPU_BASE2_REGION2_bit at NVIC_MPU_BASE2.B2;
    const register unsigned short int NVIC_MPU_BASE2_VALID = 4;
    sbit  NVIC_MPU_BASE2_VALID_bit at NVIC_MPU_BASE2.B4;
    const register unsigned short int NVIC_MPU_BASE2_ADDR5 = 5;
    sbit  NVIC_MPU_BASE2_ADDR5_bit at NVIC_MPU_BASE2.B5;
    const register unsigned short int NVIC_MPU_BASE2_ADDR6 = 6;
    sbit  NVIC_MPU_BASE2_ADDR6_bit at NVIC_MPU_BASE2.B6;
    const register unsigned short int NVIC_MPU_BASE2_ADDR7 = 7;
    sbit  NVIC_MPU_BASE2_ADDR7_bit at NVIC_MPU_BASE2.B7;
    const register unsigned short int NVIC_MPU_BASE2_ADDR8 = 8;
    sbit  NVIC_MPU_BASE2_ADDR8_bit at NVIC_MPU_BASE2.B8;
    const register unsigned short int NVIC_MPU_BASE2_ADDR9 = 9;
    sbit  NVIC_MPU_BASE2_ADDR9_bit at NVIC_MPU_BASE2.B9;
    const register unsigned short int NVIC_MPU_BASE2_ADDR10 = 10;
    sbit  NVIC_MPU_BASE2_ADDR10_bit at NVIC_MPU_BASE2.B10;
    const register unsigned short int NVIC_MPU_BASE2_ADDR11 = 11;
    sbit  NVIC_MPU_BASE2_ADDR11_bit at NVIC_MPU_BASE2.B11;
    const register unsigned short int NVIC_MPU_BASE2_ADDR12 = 12;
    sbit  NVIC_MPU_BASE2_ADDR12_bit at NVIC_MPU_BASE2.B12;
    const register unsigned short int NVIC_MPU_BASE2_ADDR13 = 13;
    sbit  NVIC_MPU_BASE2_ADDR13_bit at NVIC_MPU_BASE2.B13;
    const register unsigned short int NVIC_MPU_BASE2_ADDR14 = 14;
    sbit  NVIC_MPU_BASE2_ADDR14_bit at NVIC_MPU_BASE2.B14;
    const register unsigned short int NVIC_MPU_BASE2_ADDR15 = 15;
    sbit  NVIC_MPU_BASE2_ADDR15_bit at NVIC_MPU_BASE2.B15;
    const register unsigned short int NVIC_MPU_BASE2_ADDR16 = 16;
    sbit  NVIC_MPU_BASE2_ADDR16_bit at NVIC_MPU_BASE2.B16;
    const register unsigned short int NVIC_MPU_BASE2_ADDR17 = 17;
    sbit  NVIC_MPU_BASE2_ADDR17_bit at NVIC_MPU_BASE2.B17;
    const register unsigned short int NVIC_MPU_BASE2_ADDR18 = 18;
    sbit  NVIC_MPU_BASE2_ADDR18_bit at NVIC_MPU_BASE2.B18;
    const register unsigned short int NVIC_MPU_BASE2_ADDR19 = 19;
    sbit  NVIC_MPU_BASE2_ADDR19_bit at NVIC_MPU_BASE2.B19;
    const register unsigned short int NVIC_MPU_BASE2_ADDR20 = 20;
    sbit  NVIC_MPU_BASE2_ADDR20_bit at NVIC_MPU_BASE2.B20;
    const register unsigned short int NVIC_MPU_BASE2_ADDR21 = 21;
    sbit  NVIC_MPU_BASE2_ADDR21_bit at NVIC_MPU_BASE2.B21;
    const register unsigned short int NVIC_MPU_BASE2_ADDR22 = 22;
    sbit  NVIC_MPU_BASE2_ADDR22_bit at NVIC_MPU_BASE2.B22;
    const register unsigned short int NVIC_MPU_BASE2_ADDR23 = 23;
    sbit  NVIC_MPU_BASE2_ADDR23_bit at NVIC_MPU_BASE2.B23;
    const register unsigned short int NVIC_MPU_BASE2_ADDR24 = 24;
    sbit  NVIC_MPU_BASE2_ADDR24_bit at NVIC_MPU_BASE2.B24;
    const register unsigned short int NVIC_MPU_BASE2_ADDR25 = 25;
    sbit  NVIC_MPU_BASE2_ADDR25_bit at NVIC_MPU_BASE2.B25;
    const register unsigned short int NVIC_MPU_BASE2_ADDR26 = 26;
    sbit  NVIC_MPU_BASE2_ADDR26_bit at NVIC_MPU_BASE2.B26;
    const register unsigned short int NVIC_MPU_BASE2_ADDR27 = 27;
    sbit  NVIC_MPU_BASE2_ADDR27_bit at NVIC_MPU_BASE2.B27;
    const register unsigned short int NVIC_MPU_BASE2_ADDR28 = 28;
    sbit  NVIC_MPU_BASE2_ADDR28_bit at NVIC_MPU_BASE2.B28;
    const register unsigned short int NVIC_MPU_BASE2_ADDR29 = 29;
    sbit  NVIC_MPU_BASE2_ADDR29_bit at NVIC_MPU_BASE2.B29;
    const register unsigned short int NVIC_MPU_BASE2_ADDR30 = 30;
    sbit  NVIC_MPU_BASE2_ADDR30_bit at NVIC_MPU_BASE2.B30;
    const register unsigned short int NVIC_MPU_BASE2_ADDR31 = 31;
    sbit  NVIC_MPU_BASE2_ADDR31_bit at NVIC_MPU_BASE2.B31;

sfr far unsigned long   volatile NVIC_MPU_ATTR2       absolute 0xE000EDB0;
    const register unsigned short int NVIC_MPU_ATTR2_ENABLE = 0;
    sbit  NVIC_MPU_ATTR2_ENABLE_bit at NVIC_MPU_ATTR2.B0;
    const register unsigned short int NVIC_MPU_ATTR2_SIZE1 = 1;
    sbit  NVIC_MPU_ATTR2_SIZE1_bit at NVIC_MPU_ATTR2.B1;
    const register unsigned short int NVIC_MPU_ATTR2_SIZE2 = 2;
    sbit  NVIC_MPU_ATTR2_SIZE2_bit at NVIC_MPU_ATTR2.B2;
    const register unsigned short int NVIC_MPU_ATTR2_SIZE3 = 3;
    sbit  NVIC_MPU_ATTR2_SIZE3_bit at NVIC_MPU_ATTR2.B3;
    const register unsigned short int NVIC_MPU_ATTR2_SIZE4 = 4;
    sbit  NVIC_MPU_ATTR2_SIZE4_bit at NVIC_MPU_ATTR2.B4;
    const register unsigned short int NVIC_MPU_ATTR2_SIZE5 = 5;
    sbit  NVIC_MPU_ATTR2_SIZE5_bit at NVIC_MPU_ATTR2.B5;
    const register unsigned short int NVIC_MPU_ATTR2_SRD8 = 8;
    sbit  NVIC_MPU_ATTR2_SRD8_bit at NVIC_MPU_ATTR2.B8;
    const register unsigned short int NVIC_MPU_ATTR2_SRD9 = 9;
    sbit  NVIC_MPU_ATTR2_SRD9_bit at NVIC_MPU_ATTR2.B9;
    const register unsigned short int NVIC_MPU_ATTR2_SRD10 = 10;
    sbit  NVIC_MPU_ATTR2_SRD10_bit at NVIC_MPU_ATTR2.B10;
    const register unsigned short int NVIC_MPU_ATTR2_SRD11 = 11;
    sbit  NVIC_MPU_ATTR2_SRD11_bit at NVIC_MPU_ATTR2.B11;
    const register unsigned short int NVIC_MPU_ATTR2_SRD12 = 12;
    sbit  NVIC_MPU_ATTR2_SRD12_bit at NVIC_MPU_ATTR2.B12;
    const register unsigned short int NVIC_MPU_ATTR2_SRD13 = 13;
    sbit  NVIC_MPU_ATTR2_SRD13_bit at NVIC_MPU_ATTR2.B13;
    const register unsigned short int NVIC_MPU_ATTR2_SRD14 = 14;
    sbit  NVIC_MPU_ATTR2_SRD14_bit at NVIC_MPU_ATTR2.B14;
    const register unsigned short int NVIC_MPU_ATTR2_SRD15 = 15;
    sbit  NVIC_MPU_ATTR2_SRD15_bit at NVIC_MPU_ATTR2.B15;
    const register unsigned short int NVIC_MPU_ATTR2_BUFFRABLE = 16;
    sbit  NVIC_MPU_ATTR2_BUFFRABLE_bit at NVIC_MPU_ATTR2.B16;
    const register unsigned short int NVIC_MPU_ATTR2_CACHEABLE = 17;
    sbit  NVIC_MPU_ATTR2_CACHEABLE_bit at NVIC_MPU_ATTR2.B17;
    const register unsigned short int NVIC_MPU_ATTR2_SHAREABLE = 18;
    sbit  NVIC_MPU_ATTR2_SHAREABLE_bit at NVIC_MPU_ATTR2.B18;
    const register unsigned short int NVIC_MPU_ATTR2_TEX19 = 19;
    sbit  NVIC_MPU_ATTR2_TEX19_bit at NVIC_MPU_ATTR2.B19;
    const register unsigned short int NVIC_MPU_ATTR2_TEX20 = 20;
    sbit  NVIC_MPU_ATTR2_TEX20_bit at NVIC_MPU_ATTR2.B20;
    const register unsigned short int NVIC_MPU_ATTR2_TEX21 = 21;
    sbit  NVIC_MPU_ATTR2_TEX21_bit at NVIC_MPU_ATTR2.B21;
    const register unsigned short int NVIC_MPU_ATTR2_AP24 = 24;
    sbit  NVIC_MPU_ATTR2_AP24_bit at NVIC_MPU_ATTR2.B24;
    const register unsigned short int NVIC_MPU_ATTR2_AP25 = 25;
    sbit  NVIC_MPU_ATTR2_AP25_bit at NVIC_MPU_ATTR2.B25;
    const register unsigned short int NVIC_MPU_ATTR2_AP26 = 26;
    sbit  NVIC_MPU_ATTR2_AP26_bit at NVIC_MPU_ATTR2.B26;
    const register unsigned short int NVIC_MPU_ATTR2_XN = 28;
    sbit  NVIC_MPU_ATTR2_XN_bit at NVIC_MPU_ATTR2.B28;

sfr far unsigned long   volatile NVIC_MPU_BASE3       absolute 0xE000EDB4;
    const register unsigned short int NVIC_MPU_BASE3_REGION0 = 0;
    sbit  NVIC_MPU_BASE3_REGION0_bit at NVIC_MPU_BASE3.B0;
    const register unsigned short int NVIC_MPU_BASE3_REGION1 = 1;
    sbit  NVIC_MPU_BASE3_REGION1_bit at NVIC_MPU_BASE3.B1;
    const register unsigned short int NVIC_MPU_BASE3_REGION2 = 2;
    sbit  NVIC_MPU_BASE3_REGION2_bit at NVIC_MPU_BASE3.B2;
    const register unsigned short int NVIC_MPU_BASE3_VALID = 4;
    sbit  NVIC_MPU_BASE3_VALID_bit at NVIC_MPU_BASE3.B4;
    const register unsigned short int NVIC_MPU_BASE3_ADDR5 = 5;
    sbit  NVIC_MPU_BASE3_ADDR5_bit at NVIC_MPU_BASE3.B5;
    const register unsigned short int NVIC_MPU_BASE3_ADDR6 = 6;
    sbit  NVIC_MPU_BASE3_ADDR6_bit at NVIC_MPU_BASE3.B6;
    const register unsigned short int NVIC_MPU_BASE3_ADDR7 = 7;
    sbit  NVIC_MPU_BASE3_ADDR7_bit at NVIC_MPU_BASE3.B7;
    const register unsigned short int NVIC_MPU_BASE3_ADDR8 = 8;
    sbit  NVIC_MPU_BASE3_ADDR8_bit at NVIC_MPU_BASE3.B8;
    const register unsigned short int NVIC_MPU_BASE3_ADDR9 = 9;
    sbit  NVIC_MPU_BASE3_ADDR9_bit at NVIC_MPU_BASE3.B9;
    const register unsigned short int NVIC_MPU_BASE3_ADDR10 = 10;
    sbit  NVIC_MPU_BASE3_ADDR10_bit at NVIC_MPU_BASE3.B10;
    const register unsigned short int NVIC_MPU_BASE3_ADDR11 = 11;
    sbit  NVIC_MPU_BASE3_ADDR11_bit at NVIC_MPU_BASE3.B11;
    const register unsigned short int NVIC_MPU_BASE3_ADDR12 = 12;
    sbit  NVIC_MPU_BASE3_ADDR12_bit at NVIC_MPU_BASE3.B12;
    const register unsigned short int NVIC_MPU_BASE3_ADDR13 = 13;
    sbit  NVIC_MPU_BASE3_ADDR13_bit at NVIC_MPU_BASE3.B13;
    const register unsigned short int NVIC_MPU_BASE3_ADDR14 = 14;
    sbit  NVIC_MPU_BASE3_ADDR14_bit at NVIC_MPU_BASE3.B14;
    const register unsigned short int NVIC_MPU_BASE3_ADDR15 = 15;
    sbit  NVIC_MPU_BASE3_ADDR15_bit at NVIC_MPU_BASE3.B15;
    const register unsigned short int NVIC_MPU_BASE3_ADDR16 = 16;
    sbit  NVIC_MPU_BASE3_ADDR16_bit at NVIC_MPU_BASE3.B16;
    const register unsigned short int NVIC_MPU_BASE3_ADDR17 = 17;
    sbit  NVIC_MPU_BASE3_ADDR17_bit at NVIC_MPU_BASE3.B17;
    const register unsigned short int NVIC_MPU_BASE3_ADDR18 = 18;
    sbit  NVIC_MPU_BASE3_ADDR18_bit at NVIC_MPU_BASE3.B18;
    const register unsigned short int NVIC_MPU_BASE3_ADDR19 = 19;
    sbit  NVIC_MPU_BASE3_ADDR19_bit at NVIC_MPU_BASE3.B19;
    const register unsigned short int NVIC_MPU_BASE3_ADDR20 = 20;
    sbit  NVIC_MPU_BASE3_ADDR20_bit at NVIC_MPU_BASE3.B20;
    const register unsigned short int NVIC_MPU_BASE3_ADDR21 = 21;
    sbit  NVIC_MPU_BASE3_ADDR21_bit at NVIC_MPU_BASE3.B21;
    const register unsigned short int NVIC_MPU_BASE3_ADDR22 = 22;
    sbit  NVIC_MPU_BASE3_ADDR22_bit at NVIC_MPU_BASE3.B22;
    const register unsigned short int NVIC_MPU_BASE3_ADDR23 = 23;
    sbit  NVIC_MPU_BASE3_ADDR23_bit at NVIC_MPU_BASE3.B23;
    const register unsigned short int NVIC_MPU_BASE3_ADDR24 = 24;
    sbit  NVIC_MPU_BASE3_ADDR24_bit at NVIC_MPU_BASE3.B24;
    const register unsigned short int NVIC_MPU_BASE3_ADDR25 = 25;
    sbit  NVIC_MPU_BASE3_ADDR25_bit at NVIC_MPU_BASE3.B25;
    const register unsigned short int NVIC_MPU_BASE3_ADDR26 = 26;
    sbit  NVIC_MPU_BASE3_ADDR26_bit at NVIC_MPU_BASE3.B26;
    const register unsigned short int NVIC_MPU_BASE3_ADDR27 = 27;
    sbit  NVIC_MPU_BASE3_ADDR27_bit at NVIC_MPU_BASE3.B27;
    const register unsigned short int NVIC_MPU_BASE3_ADDR28 = 28;
    sbit  NVIC_MPU_BASE3_ADDR28_bit at NVIC_MPU_BASE3.B28;
    const register unsigned short int NVIC_MPU_BASE3_ADDR29 = 29;
    sbit  NVIC_MPU_BASE3_ADDR29_bit at NVIC_MPU_BASE3.B29;
    const register unsigned short int NVIC_MPU_BASE3_ADDR30 = 30;
    sbit  NVIC_MPU_BASE3_ADDR30_bit at NVIC_MPU_BASE3.B30;
    const register unsigned short int NVIC_MPU_BASE3_ADDR31 = 31;
    sbit  NVIC_MPU_BASE3_ADDR31_bit at NVIC_MPU_BASE3.B31;

sfr far unsigned long   volatile NVIC_MPU_ATTR3       absolute 0xE000EDB8;
    const register unsigned short int NVIC_MPU_ATTR3_ENABLE = 0;
    sbit  NVIC_MPU_ATTR3_ENABLE_bit at NVIC_MPU_ATTR3.B0;
    const register unsigned short int NVIC_MPU_ATTR3_SIZE1 = 1;
    sbit  NVIC_MPU_ATTR3_SIZE1_bit at NVIC_MPU_ATTR3.B1;
    const register unsigned short int NVIC_MPU_ATTR3_SIZE2 = 2;
    sbit  NVIC_MPU_ATTR3_SIZE2_bit at NVIC_MPU_ATTR3.B2;
    const register unsigned short int NVIC_MPU_ATTR3_SIZE3 = 3;
    sbit  NVIC_MPU_ATTR3_SIZE3_bit at NVIC_MPU_ATTR3.B3;
    const register unsigned short int NVIC_MPU_ATTR3_SIZE4 = 4;
    sbit  NVIC_MPU_ATTR3_SIZE4_bit at NVIC_MPU_ATTR3.B4;
    const register unsigned short int NVIC_MPU_ATTR3_SIZE5 = 5;
    sbit  NVIC_MPU_ATTR3_SIZE5_bit at NVIC_MPU_ATTR3.B5;
    const register unsigned short int NVIC_MPU_ATTR3_SRD8 = 8;
    sbit  NVIC_MPU_ATTR3_SRD8_bit at NVIC_MPU_ATTR3.B8;
    const register unsigned short int NVIC_MPU_ATTR3_SRD9 = 9;
    sbit  NVIC_MPU_ATTR3_SRD9_bit at NVIC_MPU_ATTR3.B9;
    const register unsigned short int NVIC_MPU_ATTR3_SRD10 = 10;
    sbit  NVIC_MPU_ATTR3_SRD10_bit at NVIC_MPU_ATTR3.B10;
    const register unsigned short int NVIC_MPU_ATTR3_SRD11 = 11;
    sbit  NVIC_MPU_ATTR3_SRD11_bit at NVIC_MPU_ATTR3.B11;
    const register unsigned short int NVIC_MPU_ATTR3_SRD12 = 12;
    sbit  NVIC_MPU_ATTR3_SRD12_bit at NVIC_MPU_ATTR3.B12;
    const register unsigned short int NVIC_MPU_ATTR3_SRD13 = 13;
    sbit  NVIC_MPU_ATTR3_SRD13_bit at NVIC_MPU_ATTR3.B13;
    const register unsigned short int NVIC_MPU_ATTR3_SRD14 = 14;
    sbit  NVIC_MPU_ATTR3_SRD14_bit at NVIC_MPU_ATTR3.B14;
    const register unsigned short int NVIC_MPU_ATTR3_SRD15 = 15;
    sbit  NVIC_MPU_ATTR3_SRD15_bit at NVIC_MPU_ATTR3.B15;
    const register unsigned short int NVIC_MPU_ATTR3_BUFFRABLE = 16;
    sbit  NVIC_MPU_ATTR3_BUFFRABLE_bit at NVIC_MPU_ATTR3.B16;
    const register unsigned short int NVIC_MPU_ATTR3_CACHEABLE = 17;
    sbit  NVIC_MPU_ATTR3_CACHEABLE_bit at NVIC_MPU_ATTR3.B17;
    const register unsigned short int NVIC_MPU_ATTR3_SHAREABLE = 18;
    sbit  NVIC_MPU_ATTR3_SHAREABLE_bit at NVIC_MPU_ATTR3.B18;
    const register unsigned short int NVIC_MPU_ATTR3_TEX19 = 19;
    sbit  NVIC_MPU_ATTR3_TEX19_bit at NVIC_MPU_ATTR3.B19;
    const register unsigned short int NVIC_MPU_ATTR3_TEX20 = 20;
    sbit  NVIC_MPU_ATTR3_TEX20_bit at NVIC_MPU_ATTR3.B20;
    const register unsigned short int NVIC_MPU_ATTR3_TEX21 = 21;
    sbit  NVIC_MPU_ATTR3_TEX21_bit at NVIC_MPU_ATTR3.B21;
    const register unsigned short int NVIC_MPU_ATTR3_AP24 = 24;
    sbit  NVIC_MPU_ATTR3_AP24_bit at NVIC_MPU_ATTR3.B24;
    const register unsigned short int NVIC_MPU_ATTR3_AP25 = 25;
    sbit  NVIC_MPU_ATTR3_AP25_bit at NVIC_MPU_ATTR3.B25;
    const register unsigned short int NVIC_MPU_ATTR3_AP26 = 26;
    sbit  NVIC_MPU_ATTR3_AP26_bit at NVIC_MPU_ATTR3.B26;
    const register unsigned short int NVIC_MPU_ATTR3_XN = 28;
    sbit  NVIC_MPU_ATTR3_XN_bit at NVIC_MPU_ATTR3.B28;

sfr far unsigned long   volatile NVIC_DBG_CTRL        absolute 0xE000EDF0;
    const register unsigned short int NVIC_DBG_CTRL_C_DEBUGEN = 0;
    sbit  NVIC_DBG_CTRL_C_DEBUGEN_bit at NVIC_DBG_CTRL.B0;
    const register unsigned short int NVIC_DBG_CTRL_C_HALT = 1;
    sbit  NVIC_DBG_CTRL_C_HALT_bit at NVIC_DBG_CTRL.B1;
    const register unsigned short int NVIC_DBG_CTRL_C_STEP = 2;
    sbit  NVIC_DBG_CTRL_C_STEP_bit at NVIC_DBG_CTRL.B2;
    const register unsigned short int NVIC_DBG_CTRL_C_MASKINT = 3;
    sbit  NVIC_DBG_CTRL_C_MASKINT_bit at NVIC_DBG_CTRL.B3;
    const register unsigned short int NVIC_DBG_CTRL_C_SNAPSTALL = 5;
    sbit  NVIC_DBG_CTRL_C_SNAPSTALL_bit at NVIC_DBG_CTRL.B5;
    const register unsigned short int NVIC_DBG_CTRL_S_REGRDY = 16;
    sbit  NVIC_DBG_CTRL_S_REGRDY_bit at NVIC_DBG_CTRL.B16;
    const register unsigned short int NVIC_DBG_CTRL_S_HALT = 17;
    sbit  NVIC_DBG_CTRL_S_HALT_bit at NVIC_DBG_CTRL.B17;
    const register unsigned short int NVIC_DBG_CTRL_S_SLEEP = 18;
    sbit  NVIC_DBG_CTRL_S_SLEEP_bit at NVIC_DBG_CTRL.B18;
    const register unsigned short int NVIC_DBG_CTRL_S_LOCKUP = 19;
    sbit  NVIC_DBG_CTRL_S_LOCKUP_bit at NVIC_DBG_CTRL.B19;
    const register unsigned short int NVIC_DBG_CTRL_S_RETIRE_ST = 24;
    sbit  NVIC_DBG_CTRL_S_RETIRE_ST_bit at NVIC_DBG_CTRL.B24;
    const register unsigned short int NVIC_DBG_CTRL_S_RESET_ST = 25;
    sbit  NVIC_DBG_CTRL_S_RESET_ST_bit at NVIC_DBG_CTRL.B25;

sfr far unsigned long   volatile NVIC_DBG_XFER        absolute 0xE000EDF4;
    const register unsigned short int NVIC_DBG_XFER_REG_SEL0 = 0;
    sbit  NVIC_DBG_XFER_REG_SEL0_bit at NVIC_DBG_XFER.B0;
    const register unsigned short int NVIC_DBG_XFER_REG_SEL1 = 1;
    sbit  NVIC_DBG_XFER_REG_SEL1_bit at NVIC_DBG_XFER.B1;
    const register unsigned short int NVIC_DBG_XFER_REG_SEL2 = 2;
    sbit  NVIC_DBG_XFER_REG_SEL2_bit at NVIC_DBG_XFER.B2;
    const register unsigned short int NVIC_DBG_XFER_REG_SEL3 = 3;
    sbit  NVIC_DBG_XFER_REG_SEL3_bit at NVIC_DBG_XFER.B3;
    const register unsigned short int NVIC_DBG_XFER_REG_SEL4 = 4;
    sbit  NVIC_DBG_XFER_REG_SEL4_bit at NVIC_DBG_XFER.B4;
    const register unsigned short int NVIC_DBG_XFER_REG_WNR = 16;
    sbit  NVIC_DBG_XFER_REG_WNR_bit at NVIC_DBG_XFER.B16;

sfr far unsigned long   volatile NVIC_DBG_DATA        absolute 0xE000EDF8;
    const register unsigned short int NVIC_DBG_DATA0 = 0;
    sbit  NVIC_DBG_DATA0_bit at NVIC_DBG_DATA.B0;
    const register unsigned short int NVIC_DBG_DATA1 = 1;
    sbit  NVIC_DBG_DATA1_bit at NVIC_DBG_DATA.B1;
    const register unsigned short int NVIC_DBG_DATA2 = 2;
    sbit  NVIC_DBG_DATA2_bit at NVIC_DBG_DATA.B2;
    const register unsigned short int NVIC_DBG_DATA3 = 3;
    sbit  NVIC_DBG_DATA3_bit at NVIC_DBG_DATA.B3;
    const register unsigned short int NVIC_DBG_DATA4 = 4;
    sbit  NVIC_DBG_DATA4_bit at NVIC_DBG_DATA.B4;
    const register unsigned short int NVIC_DBG_DATA5 = 5;
    sbit  NVIC_DBG_DATA5_bit at NVIC_DBG_DATA.B5;
    const register unsigned short int NVIC_DBG_DATA6 = 6;
    sbit  NVIC_DBG_DATA6_bit at NVIC_DBG_DATA.B6;
    const register unsigned short int NVIC_DBG_DATA7 = 7;
    sbit  NVIC_DBG_DATA7_bit at NVIC_DBG_DATA.B7;
    const register unsigned short int NVIC_DBG_DATA8 = 8;
    sbit  NVIC_DBG_DATA8_bit at NVIC_DBG_DATA.B8;
    const register unsigned short int NVIC_DBG_DATA9 = 9;
    sbit  NVIC_DBG_DATA9_bit at NVIC_DBG_DATA.B9;
    const register unsigned short int NVIC_DBG_DATA10 = 10;
    sbit  NVIC_DBG_DATA10_bit at NVIC_DBG_DATA.B10;
    const register unsigned short int NVIC_DBG_DATA11 = 11;
    sbit  NVIC_DBG_DATA11_bit at NVIC_DBG_DATA.B11;
    const register unsigned short int NVIC_DBG_DATA12 = 12;
    sbit  NVIC_DBG_DATA12_bit at NVIC_DBG_DATA.B12;
    const register unsigned short int NVIC_DBG_DATA13 = 13;
    sbit  NVIC_DBG_DATA13_bit at NVIC_DBG_DATA.B13;
    const register unsigned short int NVIC_DBG_DATA14 = 14;
    sbit  NVIC_DBG_DATA14_bit at NVIC_DBG_DATA.B14;
    const register unsigned short int NVIC_DBG_DATA15 = 15;
    sbit  NVIC_DBG_DATA15_bit at NVIC_DBG_DATA.B15;
    const register unsigned short int NVIC_DBG_DATA16 = 16;
    sbit  NVIC_DBG_DATA16_bit at NVIC_DBG_DATA.B16;
    const register unsigned short int NVIC_DBG_DATA17 = 17;
    sbit  NVIC_DBG_DATA17_bit at NVIC_DBG_DATA.B17;
    const register unsigned short int NVIC_DBG_DATA18 = 18;
    sbit  NVIC_DBG_DATA18_bit at NVIC_DBG_DATA.B18;
    const register unsigned short int NVIC_DBG_DATA19 = 19;
    sbit  NVIC_DBG_DATA19_bit at NVIC_DBG_DATA.B19;
    const register unsigned short int NVIC_DBG_DATA20 = 20;
    sbit  NVIC_DBG_DATA20_bit at NVIC_DBG_DATA.B20;
    const register unsigned short int NVIC_DBG_DATA21 = 21;
    sbit  NVIC_DBG_DATA21_bit at NVIC_DBG_DATA.B21;
    const register unsigned short int NVIC_DBG_DATA22 = 22;
    sbit  NVIC_DBG_DATA22_bit at NVIC_DBG_DATA.B22;
    const register unsigned short int NVIC_DBG_DATA23 = 23;
    sbit  NVIC_DBG_DATA23_bit at NVIC_DBG_DATA.B23;
    const register unsigned short int NVIC_DBG_DATA24 = 24;
    sbit  NVIC_DBG_DATA24_bit at NVIC_DBG_DATA.B24;
    const register unsigned short int NVIC_DBG_DATA25 = 25;
    sbit  NVIC_DBG_DATA25_bit at NVIC_DBG_DATA.B25;
    const register unsigned short int NVIC_DBG_DATA26 = 26;
    sbit  NVIC_DBG_DATA26_bit at NVIC_DBG_DATA.B26;
    const register unsigned short int NVIC_DBG_DATA27 = 27;
    sbit  NVIC_DBG_DATA27_bit at NVIC_DBG_DATA.B27;
    const register unsigned short int NVIC_DBG_DATA28 = 28;
    sbit  NVIC_DBG_DATA28_bit at NVIC_DBG_DATA.B28;
    const register unsigned short int NVIC_DBG_DATA29 = 29;
    sbit  NVIC_DBG_DATA29_bit at NVIC_DBG_DATA.B29;
    const register unsigned short int NVIC_DBG_DATA30 = 30;
    sbit  NVIC_DBG_DATA30_bit at NVIC_DBG_DATA.B30;
    const register unsigned short int NVIC_DBG_DATA31 = 31;
    sbit  NVIC_DBG_DATA31_bit at NVIC_DBG_DATA.B31;

sfr far unsigned long   volatile NVIC_DBG_INT         absolute 0xE000EDFC;
    const register unsigned short int NVIC_DBG_INT_RSTVCATCH = 0;
    sbit  NVIC_DBG_INT_RSTVCATCH_bit at NVIC_DBG_INT.B0;
    const register unsigned short int NVIC_DBG_INT_RSTPENDING = 1;
    sbit  NVIC_DBG_INT_RSTPENDING_bit at NVIC_DBG_INT.B1;
    const register unsigned short int NVIC_DBG_INT_RSTPENDCLR = 2;
    sbit  NVIC_DBG_INT_RSTPENDCLR_bit at NVIC_DBG_INT.B2;
    const register unsigned short int NVIC_DBG_INT_RESET = 3;
    sbit  NVIC_DBG_INT_RESET_bit at NVIC_DBG_INT.B3;
    const register unsigned short int NVIC_DBG_INT_MMERR = 4;
    sbit  NVIC_DBG_INT_MMERR_bit at NVIC_DBG_INT.B4;
    const register unsigned short int NVIC_DBG_INT_NOCPERR = 5;
    sbit  NVIC_DBG_INT_NOCPERR_bit at NVIC_DBG_INT.B5;
    const register unsigned short int NVIC_DBG_INT_CHKERR = 6;
    sbit  NVIC_DBG_INT_CHKERR_bit at NVIC_DBG_INT.B6;
    const register unsigned short int NVIC_DBG_INT_STATERR = 7;
    sbit  NVIC_DBG_INT_STATERR_bit at NVIC_DBG_INT.B7;
    const register unsigned short int NVIC_DBG_INT_BUSERR = 8;
    sbit  NVIC_DBG_INT_BUSERR_bit at NVIC_DBG_INT.B8;
    const register unsigned short int NVIC_DBG_INT_INTERR = 9;
    sbit  NVIC_DBG_INT_INTERR_bit at NVIC_DBG_INT.B9;
    const register unsigned short int NVIC_DBG_INT_HARDERR = 10;
    sbit  NVIC_DBG_INT_HARDERR_bit at NVIC_DBG_INT.B10;

sfr far unsigned long   volatile NVIC_SW_TRIG         absolute 0xE000EF00;
    const register unsigned short int NVIC_SW_TRIG_INTID0 = 0;
    sbit  NVIC_SW_TRIG_INTID0_bit at NVIC_SW_TRIG.B0;
    const register unsigned short int NVIC_SW_TRIG_INTID1 = 1;
    sbit  NVIC_SW_TRIG_INTID1_bit at NVIC_SW_TRIG.B1;
    const register unsigned short int NVIC_SW_TRIG_INTID2 = 2;
    sbit  NVIC_SW_TRIG_INTID2_bit at NVIC_SW_TRIG.B2;
    const register unsigned short int NVIC_SW_TRIG_INTID3 = 3;
    sbit  NVIC_SW_TRIG_INTID3_bit at NVIC_SW_TRIG.B3;
    const register unsigned short int NVIC_SW_TRIG_INTID4 = 4;
    sbit  NVIC_SW_TRIG_INTID4_bit at NVIC_SW_TRIG.B4;
    const register unsigned short int NVIC_SW_TRIG_INTID5 = 5;
    sbit  NVIC_SW_TRIG_INTID5_bit at NVIC_SW_TRIG.B5;
    const register unsigned short int NVIC_SW_TRIG_INTID6 = 6;
    sbit  NVIC_SW_TRIG_INTID6_bit at NVIC_SW_TRIG.B6;
    const register unsigned short int NVIC_SW_TRIG_INTID7 = 7;
    sbit  NVIC_SW_TRIG_INTID7_bit at NVIC_SW_TRIG.B7;

sfr far unsigned long   volatile NVIC_FPCC            absolute 0xE000EF34;
    const register unsigned short int NVIC_FPCC_LSPACT = 0;
    sbit  NVIC_FPCC_LSPACT_bit at NVIC_FPCC.B0;
    const register unsigned short int NVIC_FPCC_USER = 1;
    sbit  NVIC_FPCC_USER_bit at NVIC_FPCC.B1;
    const register unsigned short int NVIC_FPCC_THREAD = 3;
    sbit  NVIC_FPCC_THREAD_bit at NVIC_FPCC.B3;
    const register unsigned short int NVIC_FPCC_HFRDY = 4;
    sbit  NVIC_FPCC_HFRDY_bit at NVIC_FPCC.B4;
    const register unsigned short int NVIC_FPCC_MMRDY = 5;
    sbit  NVIC_FPCC_MMRDY_bit at NVIC_FPCC.B5;
    const register unsigned short int NVIC_FPCC_BFRDY = 6;
    sbit  NVIC_FPCC_BFRDY_bit at NVIC_FPCC.B6;
    const register unsigned short int NVIC_FPCC_MONRDY = 8;
    sbit  NVIC_FPCC_MONRDY_bit at NVIC_FPCC.B8;
    const register unsigned short int NVIC_FPCC_LSPEN = 30;
    sbit  NVIC_FPCC_LSPEN_bit at NVIC_FPCC.B30;
    const register unsigned short int NVIC_FPCC_ASPEN = 31;
    sbit  NVIC_FPCC_ASPEN_bit at NVIC_FPCC.B31;

sfr far unsigned long   volatile NVIC_FPCA            absolute 0xE000EF38;
    const register unsigned short int NVIC_FPCA_ADDRESS3 = 3;
    sbit  NVIC_FPCA_ADDRESS3_bit at NVIC_FPCA.B3;
    const register unsigned short int NVIC_FPCA_ADDRESS4 = 4;
    sbit  NVIC_FPCA_ADDRESS4_bit at NVIC_FPCA.B4;
    const register unsigned short int NVIC_FPCA_ADDRESS5 = 5;
    sbit  NVIC_FPCA_ADDRESS5_bit at NVIC_FPCA.B5;
    const register unsigned short int NVIC_FPCA_ADDRESS6 = 6;
    sbit  NVIC_FPCA_ADDRESS6_bit at NVIC_FPCA.B6;
    const register unsigned short int NVIC_FPCA_ADDRESS7 = 7;
    sbit  NVIC_FPCA_ADDRESS7_bit at NVIC_FPCA.B7;
    const register unsigned short int NVIC_FPCA_ADDRESS8 = 8;
    sbit  NVIC_FPCA_ADDRESS8_bit at NVIC_FPCA.B8;
    const register unsigned short int NVIC_FPCA_ADDRESS9 = 9;
    sbit  NVIC_FPCA_ADDRESS9_bit at NVIC_FPCA.B9;
    const register unsigned short int NVIC_FPCA_ADDRESS10 = 10;
    sbit  NVIC_FPCA_ADDRESS10_bit at NVIC_FPCA.B10;
    const register unsigned short int NVIC_FPCA_ADDRESS11 = 11;
    sbit  NVIC_FPCA_ADDRESS11_bit at NVIC_FPCA.B11;
    const register unsigned short int NVIC_FPCA_ADDRESS12 = 12;
    sbit  NVIC_FPCA_ADDRESS12_bit at NVIC_FPCA.B12;
    const register unsigned short int NVIC_FPCA_ADDRESS13 = 13;
    sbit  NVIC_FPCA_ADDRESS13_bit at NVIC_FPCA.B13;
    const register unsigned short int NVIC_FPCA_ADDRESS14 = 14;
    sbit  NVIC_FPCA_ADDRESS14_bit at NVIC_FPCA.B14;
    const register unsigned short int NVIC_FPCA_ADDRESS15 = 15;
    sbit  NVIC_FPCA_ADDRESS15_bit at NVIC_FPCA.B15;
    const register unsigned short int NVIC_FPCA_ADDRESS16 = 16;
    sbit  NVIC_FPCA_ADDRESS16_bit at NVIC_FPCA.B16;
    const register unsigned short int NVIC_FPCA_ADDRESS17 = 17;
    sbit  NVIC_FPCA_ADDRESS17_bit at NVIC_FPCA.B17;
    const register unsigned short int NVIC_FPCA_ADDRESS18 = 18;
    sbit  NVIC_FPCA_ADDRESS18_bit at NVIC_FPCA.B18;
    const register unsigned short int NVIC_FPCA_ADDRESS19 = 19;
    sbit  NVIC_FPCA_ADDRESS19_bit at NVIC_FPCA.B19;
    const register unsigned short int NVIC_FPCA_ADDRESS20 = 20;
    sbit  NVIC_FPCA_ADDRESS20_bit at NVIC_FPCA.B20;
    const register unsigned short int NVIC_FPCA_ADDRESS21 = 21;
    sbit  NVIC_FPCA_ADDRESS21_bit at NVIC_FPCA.B21;
    const register unsigned short int NVIC_FPCA_ADDRESS22 = 22;
    sbit  NVIC_FPCA_ADDRESS22_bit at NVIC_FPCA.B22;
    const register unsigned short int NVIC_FPCA_ADDRESS23 = 23;
    sbit  NVIC_FPCA_ADDRESS23_bit at NVIC_FPCA.B23;
    const register unsigned short int NVIC_FPCA_ADDRESS24 = 24;
    sbit  NVIC_FPCA_ADDRESS24_bit at NVIC_FPCA.B24;
    const register unsigned short int NVIC_FPCA_ADDRESS25 = 25;
    sbit  NVIC_FPCA_ADDRESS25_bit at NVIC_FPCA.B25;
    const register unsigned short int NVIC_FPCA_ADDRESS26 = 26;
    sbit  NVIC_FPCA_ADDRESS26_bit at NVIC_FPCA.B26;
    const register unsigned short int NVIC_FPCA_ADDRESS27 = 27;
    sbit  NVIC_FPCA_ADDRESS27_bit at NVIC_FPCA.B27;
    const register unsigned short int NVIC_FPCA_ADDRESS28 = 28;
    sbit  NVIC_FPCA_ADDRESS28_bit at NVIC_FPCA.B28;
    const register unsigned short int NVIC_FPCA_ADDRESS29 = 29;
    sbit  NVIC_FPCA_ADDRESS29_bit at NVIC_FPCA.B29;
    const register unsigned short int NVIC_FPCA_ADDRESS30 = 30;
    sbit  NVIC_FPCA_ADDRESS30_bit at NVIC_FPCA.B30;
    const register unsigned short int NVIC_FPCA_ADDRESS31 = 31;
    sbit  NVIC_FPCA_ADDRESS31_bit at NVIC_FPCA.B31;

sfr far unsigned long   volatile NVIC_FPDSC           absolute 0xE000EF3C;
    const register unsigned short int NVIC_FPDSC_RMODE22 = 22;
    sbit  NVIC_FPDSC_RMODE22_bit at NVIC_FPDSC.B22;
    const register unsigned short int NVIC_FPDSC_RMODE23 = 23;
    sbit  NVIC_FPDSC_RMODE23_bit at NVIC_FPDSC.B23;
    const register unsigned short int NVIC_FPDSC_FZ = 24;
    sbit  NVIC_FPDSC_FZ_bit at NVIC_FPDSC.B24;
    const register unsigned short int NVIC_FPDSC_DN = 25;
    sbit  NVIC_FPDSC_DN_bit at NVIC_FPDSC.B25;
    const register unsigned short int NVIC_FPDSC_AHP = 26;
    sbit  NVIC_FPDSC_AHP_bit at NVIC_FPDSC.B26;


 typedef struct tagWATCHDOG0_LOADBITS {
  union {
    struct {
      unsigned WDT_LOAD : 32;
    };
  };
} typeWATCHDOG0_LOADBITS;
sfr volatile typeWATCHDOG0_LOADBITS WATCHDOG0_LOADbits absolute 0x40000000;

 typedef struct tagWATCHDOG0_VALUEBITS {
  union {
    struct {
      unsigned WDT_VALUE : 32;
    };
  };
} typeWATCHDOG0_VALUEBITS;
sfr volatile typeWATCHDOG0_VALUEBITS WATCHDOG0_VALUEbits absolute 0x40000004;

 typedef struct tagWATCHDOG0_CTLBITS {
  union {
    struct {
      unsigned WDT_CTL_INTEN : 1;
      unsigned WDT_CTL_RESEN : 1;
      unsigned WDT_CTL_INTTYPE : 1;
      unsigned : 28;
      unsigned WDT_CTL_WRC : 1;
    };
  };
} typeWATCHDOG0_CTLBITS;
sfr volatile typeWATCHDOG0_CTLBITS WATCHDOG0_CTLbits absolute 0x40000008;

 typedef struct tagWATCHDOG0_ICRBITS {
  union {
    struct {
      unsigned WDT_ICR : 32;
    };
  };
} typeWATCHDOG0_ICRBITS;
sfr volatile typeWATCHDOG0_ICRBITS WATCHDOG0_ICRbits absolute 0x4000000C;

 typedef struct tagWATCHDOG0_RISBITS {
  union {
    struct {
      unsigned WDT_RIS_WDTRIS : 1;
      unsigned : 31;
    };
  };
} typeWATCHDOG0_RISBITS;
sfr volatile typeWATCHDOG0_RISBITS WATCHDOG0_RISbits absolute 0x40000010;

 typedef struct tagWATCHDOG0_MISBITS {
  union {
    struct {
      unsigned WDT_MIS_WDTMIS : 1;
      unsigned : 31;
    };
  };
} typeWATCHDOG0_MISBITS;
sfr volatile typeWATCHDOG0_MISBITS WATCHDOG0_MISbits absolute 0x40000014;

 typedef struct tagWATCHDOG0_TESTBITS {
  union {
    struct {
      unsigned : 8;
      unsigned WDT_TEST_STALL : 1;
      unsigned : 23;
    };
  };
} typeWATCHDOG0_TESTBITS;
sfr volatile typeWATCHDOG0_TESTBITS WATCHDOG0_TESTbits absolute 0x40000418;

 typedef struct tagWATCHDOG0_LOCKBITS {
  union {
    struct {
      unsigned WDT_LOCK : 32;
    };
  };
} typeWATCHDOG0_LOCKBITS;
sfr volatile typeWATCHDOG0_LOCKBITS WATCHDOG0_LOCKbits absolute 0x40000C00;

 typedef struct tagWATCHDOG1_LOADBITS {
  union {
    struct {
      unsigned WDT_LOAD : 32;
    };
  };
} typeWATCHDOG1_LOADBITS;
sfr volatile typeWATCHDOG1_LOADBITS WATCHDOG1_LOADbits absolute 0x40001000;

 typedef struct tagWATCHDOG1_VALUEBITS {
  union {
    struct {
      unsigned WDT_VALUE : 32;
    };
  };
} typeWATCHDOG1_VALUEBITS;
sfr volatile typeWATCHDOG1_VALUEBITS WATCHDOG1_VALUEbits absolute 0x40001004;

 typedef struct tagWATCHDOG1_CTLBITS {
  union {
    struct {
      unsigned WDT_CTL_INTEN : 1;
      unsigned WDT_CTL_RESEN : 1;
      unsigned WDT_CTL_INTTYPE : 1;
      unsigned : 28;
      unsigned WDT_CTL_WRC : 1;
    };
  };
} typeWATCHDOG1_CTLBITS;
sfr volatile typeWATCHDOG1_CTLBITS WATCHDOG1_CTLbits absolute 0x40001008;

 typedef struct tagWATCHDOG1_ICRBITS {
  union {
    struct {
      unsigned WDT_ICR : 32;
    };
  };
} typeWATCHDOG1_ICRBITS;
sfr volatile typeWATCHDOG1_ICRBITS WATCHDOG1_ICRbits absolute 0x4000100C;

 typedef struct tagWATCHDOG1_RISBITS {
  union {
    struct {
      unsigned WDT_RIS_WDTRIS : 1;
      unsigned : 31;
    };
  };
} typeWATCHDOG1_RISBITS;
sfr volatile typeWATCHDOG1_RISBITS WATCHDOG1_RISbits absolute 0x40001010;

 typedef struct tagWATCHDOG1_MISBITS {
  union {
    struct {
      unsigned WDT_MIS_WDTMIS : 1;
      unsigned : 31;
    };
  };
} typeWATCHDOG1_MISBITS;
sfr volatile typeWATCHDOG1_MISBITS WATCHDOG1_MISbits absolute 0x40001014;

 typedef struct tagWATCHDOG1_TESTBITS {
  union {
    struct {
      unsigned : 8;
      unsigned WDT_TEST_STALL : 1;
      unsigned : 23;
    };
  };
} typeWATCHDOG1_TESTBITS;
sfr volatile typeWATCHDOG1_TESTBITS WATCHDOG1_TESTbits absolute 0x40001418;

 typedef struct tagWATCHDOG1_LOCKBITS {
  union {
    struct {
      unsigned WDT_LOCK : 32;
    };
  };
} typeWATCHDOG1_LOCKBITS;
sfr volatile typeWATCHDOG1_LOCKBITS WATCHDOG1_LOCKbits absolute 0x40001C00;

 typedef struct tagGPIO_PORTA_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTA_IMBITS;
sfr volatile typeGPIO_PORTA_IMBITS GPIO_PORTA_IMbits absolute 0x40004410;

 typedef struct tagGPIO_PORTA_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTA_RISBITS;
sfr volatile typeGPIO_PORTA_RISBITS GPIO_PORTA_RISbits absolute 0x40004414;

 typedef struct tagGPIO_PORTA_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTA_MISBITS;
sfr volatile typeGPIO_PORTA_MISBITS GPIO_PORTA_MISbits absolute 0x40004418;

 typedef struct tagGPIO_PORTA_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTA_ICRBITS;
sfr volatile typeGPIO_PORTA_ICRBITS GPIO_PORTA_ICRbits absolute 0x4000441C;

 typedef struct tagGPIO_PORTA_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTA_LOCKBITS;
sfr volatile typeGPIO_PORTA_LOCKBITS GPIO_PORTA_LOCKbits absolute 0x40004520;

 typedef struct tagGPIO_PORTB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTB_IMBITS;
sfr volatile typeGPIO_PORTB_IMBITS GPIO_PORTB_IMbits absolute 0x40005410;

 typedef struct tagGPIO_PORTB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTB_RISBITS;
sfr volatile typeGPIO_PORTB_RISBITS GPIO_PORTB_RISbits absolute 0x40005414;

 typedef struct tagGPIO_PORTB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTB_MISBITS;
sfr volatile typeGPIO_PORTB_MISBITS GPIO_PORTB_MISbits absolute 0x40005418;

 typedef struct tagGPIO_PORTB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTB_ICRBITS;
sfr volatile typeGPIO_PORTB_ICRBITS GPIO_PORTB_ICRbits absolute 0x4000541C;

 typedef struct tagGPIO_PORTB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTB_LOCKBITS;
sfr volatile typeGPIO_PORTB_LOCKBITS GPIO_PORTB_LOCKbits absolute 0x40005520;

 typedef struct tagGPIO_PORTC_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTC_IMBITS;
sfr volatile typeGPIO_PORTC_IMBITS GPIO_PORTC_IMbits absolute 0x40006410;

 typedef struct tagGPIO_PORTC_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTC_RISBITS;
sfr volatile typeGPIO_PORTC_RISBITS GPIO_PORTC_RISbits absolute 0x40006414;

 typedef struct tagGPIO_PORTC_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTC_MISBITS;
sfr volatile typeGPIO_PORTC_MISBITS GPIO_PORTC_MISbits absolute 0x40006418;

 typedef struct tagGPIO_PORTC_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTC_ICRBITS;
sfr volatile typeGPIO_PORTC_ICRBITS GPIO_PORTC_ICRbits absolute 0x4000641C;

 typedef struct tagGPIO_PORTC_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTC_LOCKBITS;
sfr volatile typeGPIO_PORTC_LOCKBITS GPIO_PORTC_LOCKbits absolute 0x40006520;

 typedef struct tagGPIO_PORTD_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTD_IMBITS;
sfr volatile typeGPIO_PORTD_IMBITS GPIO_PORTD_IMbits absolute 0x40007410;

 typedef struct tagGPIO_PORTD_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTD_RISBITS;
sfr volatile typeGPIO_PORTD_RISBITS GPIO_PORTD_RISbits absolute 0x40007414;

 typedef struct tagGPIO_PORTD_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTD_MISBITS;
sfr volatile typeGPIO_PORTD_MISBITS GPIO_PORTD_MISbits absolute 0x40007418;

 typedef struct tagGPIO_PORTD_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTD_ICRBITS;
sfr volatile typeGPIO_PORTD_ICRBITS GPIO_PORTD_ICRbits absolute 0x4000741C;

 typedef struct tagGPIO_PORTD_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTD_LOCKBITS;
sfr volatile typeGPIO_PORTD_LOCKBITS GPIO_PORTD_LOCKbits absolute 0x40007520;

 typedef struct tagSSI0_CR0BITS {
  union {
    struct {
      unsigned SSI_CR0_DSS : 4;
      unsigned SSI_CR0_FRF : 2;
      unsigned SSI_CR0_SPO : 1;
      unsigned SSI_CR0_SPH : 1;
      unsigned SSI_CR0_SCR : 8;
      unsigned : 16;
    };
  };
} typeSSI0_CR0BITS;
sfr volatile typeSSI0_CR0BITS SSI0_CR0bits absolute 0x40008000;

 typedef struct tagSSI0_CR1BITS {
  union {
    struct {
      unsigned SSI_CR1_LBM : 1;
      unsigned SSI_CR1_SSE : 1;
      unsigned SSI_CR1_MS : 1;
      unsigned SSI_CR1_SOD : 1;
      unsigned SSI_CR1_EOT : 1;
      unsigned SSI_CR1_SLBY6 : 1;
      unsigned : 26;
    };
  };
} typeSSI0_CR1BITS;
sfr volatile typeSSI0_CR1BITS SSI0_CR1bits absolute 0x40008004;

 typedef struct tagSSI0_DRBITS {
  union {
    struct {
      unsigned SSI_DR_DATA : 16;
      unsigned : 16;
    };
  };
} typeSSI0_DRBITS;
sfr volatile typeSSI0_DRBITS SSI0_DRbits absolute 0x40008008;

 typedef struct tagSSI0_SRBITS {
  union {
    struct {
      unsigned SSI_SR_TFE : 1;
      unsigned SSI_SR_TNF : 1;
      unsigned SSI_SR_RNE : 1;
      unsigned SSI_SR_RFF : 1;
      unsigned SSI_SR_BSY : 1;
      unsigned : 27;
    };
  };
} typeSSI0_SRBITS;
sfr volatile typeSSI0_SRBITS SSI0_SRbits absolute 0x4000800C;

 typedef struct tagSSI0_CPSRBITS {
  union {
    struct {
      unsigned SSI_CPSR_CPSDVSR : 8;
      unsigned : 24;
    };
  };
} typeSSI0_CPSRBITS;
sfr volatile typeSSI0_CPSRBITS SSI0_CPSRbits absolute 0x40008010;

 typedef struct tagSSI0_IMBITS {
  union {
    struct {
      unsigned SSI_IM_RORIM : 1;
      unsigned SSI_IM_RTIM : 1;
      unsigned SSI_IM_RXIM : 1;
      unsigned SSI_IM_TXIM : 1;
      unsigned : 28;
    };
  };
} typeSSI0_IMBITS;
sfr volatile typeSSI0_IMBITS SSI0_IMbits absolute 0x40008014;

 typedef struct tagSSI0_RISBITS {
  union {
    struct {
      unsigned SSI_RIS_RORRIS : 1;
      unsigned SSI_RIS_RTRIS : 1;
      unsigned SSI_RIS_RXRIS : 1;
      unsigned SSI_RIS_TXRIS : 1;
      unsigned : 28;
    };
  };
} typeSSI0_RISBITS;
sfr volatile typeSSI0_RISBITS SSI0_RISbits absolute 0x40008018;

 typedef struct tagSSI0_MISBITS {
  union {
    struct {
      unsigned SSI_MIS_RORMIS : 1;
      unsigned SSI_MIS_RTMIS : 1;
      unsigned SSI_MIS_RXMIS : 1;
      unsigned SSI_MIS_TXMIS : 1;
      unsigned : 28;
    };
  };
} typeSSI0_MISBITS;
sfr volatile typeSSI0_MISBITS SSI0_MISbits absolute 0x4000801C;

 typedef struct tagSSI0_ICRBITS {
  union {
    struct {
      unsigned SSI_ICR_RORIC : 1;
      unsigned SSI_ICR_RTIC : 1;
      unsigned : 30;
    };
  };
} typeSSI0_ICRBITS;
sfr volatile typeSSI0_ICRBITS SSI0_ICRbits absolute 0x40008020;

 typedef struct tagSSI0_DMACTLBITS {
  union {
    struct {
      unsigned SSI_DMACTL_RXDMAE : 1;
      unsigned SSI_DMACTL_TXDMAE : 1;
      unsigned : 30;
    };
  };
} typeSSI0_DMACTLBITS;
sfr volatile typeSSI0_DMACTLBITS SSI0_DMACTLbits absolute 0x40008024;

 typedef struct tagSSI0_CCBITS {
  union {
    struct {
      unsigned SSI_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeSSI0_CCBITS;
sfr volatile typeSSI0_CCBITS SSI0_CCbits absolute 0x40008FC8;

 typedef struct tagSSI1_CR0BITS {
  union {
    struct {
      unsigned SSI_CR0_DSS : 4;
      unsigned SSI_CR0_FRF : 2;
      unsigned SSI_CR0_SPO : 1;
      unsigned SSI_CR0_SPH : 1;
      unsigned SSI_CR0_SCR : 8;
      unsigned : 16;
    };
  };
} typeSSI1_CR0BITS;
sfr volatile typeSSI1_CR0BITS SSI1_CR0bits absolute 0x40009000;

 typedef struct tagSSI1_CR1BITS {
  union {
    struct {
      unsigned SSI_CR1_LBM : 1;
      unsigned SSI_CR1_SSE : 1;
      unsigned SSI_CR1_MS : 1;
      unsigned SSI_CR1_SOD : 1;
      unsigned SSI_CR1_EOT : 1;
      unsigned SSI_CR1_SLBY6 : 1;
      unsigned : 26;
    };
  };
} typeSSI1_CR1BITS;
sfr volatile typeSSI1_CR1BITS SSI1_CR1bits absolute 0x40009004;

 typedef struct tagSSI1_DRBITS {
  union {
    struct {
      unsigned SSI_DR_DATA : 16;
      unsigned : 16;
    };
  };
} typeSSI1_DRBITS;
sfr volatile typeSSI1_DRBITS SSI1_DRbits absolute 0x40009008;

 typedef struct tagSSI1_SRBITS {
  union {
    struct {
      unsigned SSI_SR_TFE : 1;
      unsigned SSI_SR_TNF : 1;
      unsigned SSI_SR_RNE : 1;
      unsigned SSI_SR_RFF : 1;
      unsigned SSI_SR_BSY : 1;
      unsigned : 27;
    };
  };
} typeSSI1_SRBITS;
sfr volatile typeSSI1_SRBITS SSI1_SRbits absolute 0x4000900C;

 typedef struct tagSSI1_CPSRBITS {
  union {
    struct {
      unsigned SSI_CPSR_CPSDVSR : 8;
      unsigned : 24;
    };
  };
} typeSSI1_CPSRBITS;
sfr volatile typeSSI1_CPSRBITS SSI1_CPSRbits absolute 0x40009010;

 typedef struct tagSSI1_IMBITS {
  union {
    struct {
      unsigned SSI_IM_RORIM : 1;
      unsigned SSI_IM_RTIM : 1;
      unsigned SSI_IM_RXIM : 1;
      unsigned SSI_IM_TXIM : 1;
      unsigned : 28;
    };
  };
} typeSSI1_IMBITS;
sfr volatile typeSSI1_IMBITS SSI1_IMbits absolute 0x40009014;

 typedef struct tagSSI1_RISBITS {
  union {
    struct {
      unsigned SSI_RIS_RORRIS : 1;
      unsigned SSI_RIS_RTRIS : 1;
      unsigned SSI_RIS_RXRIS : 1;
      unsigned SSI_RIS_TXRIS : 1;
      unsigned : 28;
    };
  };
} typeSSI1_RISBITS;
sfr volatile typeSSI1_RISBITS SSI1_RISbits absolute 0x40009018;

 typedef struct tagSSI1_MISBITS {
  union {
    struct {
      unsigned SSI_MIS_RORMIS : 1;
      unsigned SSI_MIS_RTMIS : 1;
      unsigned SSI_MIS_RXMIS : 1;
      unsigned SSI_MIS_TXMIS : 1;
      unsigned : 28;
    };
  };
} typeSSI1_MISBITS;
sfr volatile typeSSI1_MISBITS SSI1_MISbits absolute 0x4000901C;

 typedef struct tagSSI1_ICRBITS {
  union {
    struct {
      unsigned SSI_ICR_RORIC : 1;
      unsigned SSI_ICR_RTIC : 1;
      unsigned : 30;
    };
  };
} typeSSI1_ICRBITS;
sfr volatile typeSSI1_ICRBITS SSI1_ICRbits absolute 0x40009020;

 typedef struct tagSSI1_DMACTLBITS {
  union {
    struct {
      unsigned SSI_DMACTL_RXDMAE : 1;
      unsigned SSI_DMACTL_TXDMAE : 1;
      unsigned : 30;
    };
  };
} typeSSI1_DMACTLBITS;
sfr volatile typeSSI1_DMACTLBITS SSI1_DMACTLbits absolute 0x40009024;

 typedef struct tagSSI1_CCBITS {
  union {
    struct {
      unsigned SSI_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeSSI1_CCBITS;
sfr volatile typeSSI1_CCBITS SSI1_CCbits absolute 0x40009FC8;

 typedef struct tagSSI2_CR0BITS {
  union {
    struct {
      unsigned SSI_CR0_DSS : 4;
      unsigned SSI_CR0_FRF : 2;
      unsigned SSI_CR0_SPO : 1;
      unsigned SSI_CR0_SPH : 1;
      unsigned SSI_CR0_SCR : 8;
      unsigned : 16;
    };
  };
} typeSSI2_CR0BITS;
sfr volatile typeSSI2_CR0BITS SSI2_CR0bits absolute 0x4000A000;

 typedef struct tagSSI2_CR1BITS {
  union {
    struct {
      unsigned SSI_CR1_LBM : 1;
      unsigned SSI_CR1_SSE : 1;
      unsigned SSI_CR1_MS : 1;
      unsigned SSI_CR1_SOD : 1;
      unsigned SSI_CR1_EOT : 1;
      unsigned SSI_CR1_SLBY6 : 1;
      unsigned : 26;
    };
  };
} typeSSI2_CR1BITS;
sfr volatile typeSSI2_CR1BITS SSI2_CR1bits absolute 0x4000A004;

 typedef struct tagSSI2_DRBITS {
  union {
    struct {
      unsigned SSI_DR_DATA : 16;
      unsigned : 16;
    };
  };
} typeSSI2_DRBITS;
sfr volatile typeSSI2_DRBITS SSI2_DRbits absolute 0x4000A008;

 typedef struct tagSSI2_SRBITS {
  union {
    struct {
      unsigned SSI_SR_TFE : 1;
      unsigned SSI_SR_TNF : 1;
      unsigned SSI_SR_RNE : 1;
      unsigned SSI_SR_RFF : 1;
      unsigned SSI_SR_BSY : 1;
      unsigned : 27;
    };
  };
} typeSSI2_SRBITS;
sfr volatile typeSSI2_SRBITS SSI2_SRbits absolute 0x4000A00C;

 typedef struct tagSSI2_CPSRBITS {
  union {
    struct {
      unsigned SSI_CPSR_CPSDVSR : 8;
      unsigned : 24;
    };
  };
} typeSSI2_CPSRBITS;
sfr volatile typeSSI2_CPSRBITS SSI2_CPSRbits absolute 0x4000A010;

 typedef struct tagSSI2_IMBITS {
  union {
    struct {
      unsigned SSI_IM_RORIM : 1;
      unsigned SSI_IM_RTIM : 1;
      unsigned SSI_IM_RXIM : 1;
      unsigned SSI_IM_TXIM : 1;
      unsigned : 28;
    };
  };
} typeSSI2_IMBITS;
sfr volatile typeSSI2_IMBITS SSI2_IMbits absolute 0x4000A014;

 typedef struct tagSSI2_RISBITS {
  union {
    struct {
      unsigned SSI_RIS_RORRIS : 1;
      unsigned SSI_RIS_RTRIS : 1;
      unsigned SSI_RIS_RXRIS : 1;
      unsigned SSI_RIS_TXRIS : 1;
      unsigned : 28;
    };
  };
} typeSSI2_RISBITS;
sfr volatile typeSSI2_RISBITS SSI2_RISbits absolute 0x4000A018;

 typedef struct tagSSI2_MISBITS {
  union {
    struct {
      unsigned SSI_MIS_RORMIS : 1;
      unsigned SSI_MIS_RTMIS : 1;
      unsigned SSI_MIS_RXMIS : 1;
      unsigned SSI_MIS_TXMIS : 1;
      unsigned : 28;
    };
  };
} typeSSI2_MISBITS;
sfr volatile typeSSI2_MISBITS SSI2_MISbits absolute 0x4000A01C;

 typedef struct tagSSI2_ICRBITS {
  union {
    struct {
      unsigned SSI_ICR_RORIC : 1;
      unsigned SSI_ICR_RTIC : 1;
      unsigned : 30;
    };
  };
} typeSSI2_ICRBITS;
sfr volatile typeSSI2_ICRBITS SSI2_ICRbits absolute 0x4000A020;

 typedef struct tagSSI2_DMACTLBITS {
  union {
    struct {
      unsigned SSI_DMACTL_RXDMAE : 1;
      unsigned SSI_DMACTL_TXDMAE : 1;
      unsigned : 30;
    };
  };
} typeSSI2_DMACTLBITS;
sfr volatile typeSSI2_DMACTLBITS SSI2_DMACTLbits absolute 0x4000A024;

 typedef struct tagSSI2_CCBITS {
  union {
    struct {
      unsigned SSI_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeSSI2_CCBITS;
sfr volatile typeSSI2_CCBITS SSI2_CCbits absolute 0x4000AFC8;

 typedef struct tagSSI3_CR0BITS {
  union {
    struct {
      unsigned SSI_CR0_DSS : 4;
      unsigned SSI_CR0_FRF : 2;
      unsigned SSI_CR0_SPO : 1;
      unsigned SSI_CR0_SPH : 1;
      unsigned SSI_CR0_SCR : 8;
      unsigned : 16;
    };
  };
} typeSSI3_CR0BITS;
sfr volatile typeSSI3_CR0BITS SSI3_CR0bits absolute 0x4000B000;

 typedef struct tagSSI3_CR1BITS {
  union {
    struct {
      unsigned SSI_CR1_LBM : 1;
      unsigned SSI_CR1_SSE : 1;
      unsigned SSI_CR1_MS : 1;
      unsigned SSI_CR1_SOD : 1;
      unsigned SSI_CR1_EOT : 1;
      unsigned SSI_CR1_SLBY6 : 1;
      unsigned : 26;
    };
  };
} typeSSI3_CR1BITS;
sfr volatile typeSSI3_CR1BITS SSI3_CR1bits absolute 0x4000B004;

 typedef struct tagSSI3_DRBITS {
  union {
    struct {
      unsigned SSI_DR_DATA : 16;
      unsigned : 16;
    };
  };
} typeSSI3_DRBITS;
sfr volatile typeSSI3_DRBITS SSI3_DRbits absolute 0x4000B008;

 typedef struct tagSSI3_SRBITS {
  union {
    struct {
      unsigned SSI_SR_TFE : 1;
      unsigned SSI_SR_TNF : 1;
      unsigned SSI_SR_RNE : 1;
      unsigned SSI_SR_RFF : 1;
      unsigned SSI_SR_BSY : 1;
      unsigned : 27;
    };
  };
} typeSSI3_SRBITS;
sfr volatile typeSSI3_SRBITS SSI3_SRbits absolute 0x4000B00C;

 typedef struct tagSSI3_CPSRBITS {
  union {
    struct {
      unsigned SSI_CPSR_CPSDVSR : 8;
      unsigned : 24;
    };
  };
} typeSSI3_CPSRBITS;
sfr volatile typeSSI3_CPSRBITS SSI3_CPSRbits absolute 0x4000B010;

 typedef struct tagSSI3_IMBITS {
  union {
    struct {
      unsigned SSI_IM_RORIM : 1;
      unsigned SSI_IM_RTIM : 1;
      unsigned SSI_IM_RXIM : 1;
      unsigned SSI_IM_TXIM : 1;
      unsigned : 28;
    };
  };
} typeSSI3_IMBITS;
sfr volatile typeSSI3_IMBITS SSI3_IMbits absolute 0x4000B014;

 typedef struct tagSSI3_RISBITS {
  union {
    struct {
      unsigned SSI_RIS_RORRIS : 1;
      unsigned SSI_RIS_RTRIS : 1;
      unsigned SSI_RIS_RXRIS : 1;
      unsigned SSI_RIS_TXRIS : 1;
      unsigned : 28;
    };
  };
} typeSSI3_RISBITS;
sfr volatile typeSSI3_RISBITS SSI3_RISbits absolute 0x4000B018;

 typedef struct tagSSI3_MISBITS {
  union {
    struct {
      unsigned SSI_MIS_RORMIS : 1;
      unsigned SSI_MIS_RTMIS : 1;
      unsigned SSI_MIS_RXMIS : 1;
      unsigned SSI_MIS_TXMIS : 1;
      unsigned : 28;
    };
  };
} typeSSI3_MISBITS;
sfr volatile typeSSI3_MISBITS SSI3_MISbits absolute 0x4000B01C;

 typedef struct tagSSI3_ICRBITS {
  union {
    struct {
      unsigned SSI_ICR_RORIC : 1;
      unsigned SSI_ICR_RTIC : 1;
      unsigned : 30;
    };
  };
} typeSSI3_ICRBITS;
sfr volatile typeSSI3_ICRBITS SSI3_ICRbits absolute 0x4000B020;

 typedef struct tagSSI3_DMACTLBITS {
  union {
    struct {
      unsigned SSI_DMACTL_RXDMAE : 1;
      unsigned SSI_DMACTL_TXDMAE : 1;
      unsigned : 30;
    };
  };
} typeSSI3_DMACTLBITS;
sfr volatile typeSSI3_DMACTLBITS SSI3_DMACTLbits absolute 0x4000B024;

 typedef struct tagSSI3_CCBITS {
  union {
    struct {
      unsigned SSI_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeSSI3_CCBITS;
sfr volatile typeSSI3_CCBITS SSI3_CCbits absolute 0x4000BFC8;

 typedef struct tagUART0_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART0_DRBITS;
sfr volatile typeUART0_DRBITS UART0_DRbits absolute 0x4000C000;

 typedef struct tagUART0_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART0_RSRBITS;
sfr volatile typeUART0_RSRBITS UART0_RSRbits absolute 0x4000C004;

 typedef struct tagUART0_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART0_ECRBITS;
sfr volatile typeUART0_ECRBITS UART0_ECRbits absolute 0x4000C004;

 typedef struct tagUART0_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART0_FRBITS;
sfr volatile typeUART0_FRBITS UART0_FRbits absolute 0x4000C018;

 typedef struct tagUART0_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART0_ILPRBITS;
sfr volatile typeUART0_ILPRBITS UART0_ILPRbits absolute 0x4000C020;

 typedef struct tagUART0_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART0_IBRDBITS;
sfr volatile typeUART0_IBRDBITS UART0_IBRDbits absolute 0x4000C024;

 typedef struct tagUART0_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART0_FBRDBITS;
sfr volatile typeUART0_FBRDBITS UART0_FBRDbits absolute 0x4000C028;

 typedef struct tagUART0_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART0_LCRHBITS;
sfr volatile typeUART0_LCRHBITS UART0_LCRHbits absolute 0x4000C02C;

 typedef struct tagUART0_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned UART_CTL_LIN : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART0_CTLBITS;
sfr volatile typeUART0_CTLBITS UART0_CTLbits absolute 0x4000C030;

 typedef struct tagUART0_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART0_IFLSBITS;
sfr volatile typeUART0_IFLSBITS UART0_IFLSbits absolute 0x4000C034;

 typedef struct tagUART0_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned UART_IM_LMSBIM : 1;
      unsigned UART_IM_LME1IM : 1;
      unsigned UART_IM_LME5IM : 1;
      unsigned : 16;
    };
  };
} typeUART0_IMBITS;
sfr volatile typeUART0_IMBITS UART0_IMbits absolute 0x4000C038;

 typedef struct tagUART0_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned UART_RIS_LMSBRIS : 1;
      unsigned UART_RIS_LME1RIS : 1;
      unsigned UART_RIS_LME5RIS : 1;
      unsigned : 16;
    };
  };
} typeUART0_RISBITS;
sfr volatile typeUART0_RISBITS UART0_RISbits absolute 0x4000C03C;

 typedef struct tagUART0_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned UART_MIS_LMSBMIS : 1;
      unsigned UART_MIS_LME1MIS : 1;
      unsigned UART_MIS_LME5MIS : 1;
      unsigned : 16;
    };
  };
} typeUART0_MISBITS;
sfr volatile typeUART0_MISBITS UART0_MISbits absolute 0x4000C040;

 typedef struct tagUART0_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned UART_ICR_LMSBIC : 1;
      unsigned UART_ICR_LME1IC : 1;
      unsigned UART_ICR_LME5IC : 1;
      unsigned : 16;
    };
  };
} typeUART0_ICRBITS;
sfr volatile typeUART0_ICRBITS UART0_ICRbits absolute 0x4000C044;

 typedef struct tagUART0_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART0_DMACTLBITS;
sfr volatile typeUART0_DMACTLBITS UART0_DMACTLbits absolute 0x4000C048;

 typedef struct tagUART0_LCTLBITS {
  union {
    struct {
      unsigned UART_LCTL_MASTER : 1;
      unsigned : 3;
      unsigned UART_LCTL_BLEN : 2;
      unsigned : 26;
    };
  };
} typeUART0_LCTLBITS;
sfr volatile typeUART0_LCTLBITS UART0_LCTLbits absolute 0x4000C090;

 typedef struct tagUART0_LSSBITS {
  union {
    struct {
      unsigned UART_LSS_TSS : 16;
      unsigned : 16;
    };
  };
} typeUART0_LSSBITS;
sfr volatile typeUART0_LSSBITS UART0_LSSbits absolute 0x4000C094;

 typedef struct tagUART0_LTIMBITS {
  union {
    struct {
      unsigned UART_LTIM_TIMER : 16;
      unsigned : 16;
    };
  };
} typeUART0_LTIMBITS;
sfr volatile typeUART0_LTIMBITS UART0_LTIMbits absolute 0x4000C098;

 typedef struct tagUART0__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART0__9BITADDRBITS;
sfr volatile typeUART0__9BITADDRBITS UART0__9BITADDRbits absolute 0x4000C0A4;

 typedef struct tagUART0__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART0__9BITAMASKBITS;
sfr volatile typeUART0__9BITAMASKBITS UART0__9BITAMASKbits absolute 0x4000C0A8;

 typedef struct tagUART0_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned : 30;
    };
  };
} typeUART0_PPBITS;
sfr volatile typeUART0_PPBITS UART0_PPbits absolute 0x4000CFC0;

 typedef struct tagUART0_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART0_CCBITS;
sfr volatile typeUART0_CCBITS UART0_CCbits absolute 0x4000CFC8;

 typedef struct tagUART1_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART1_DRBITS;
sfr volatile typeUART1_DRBITS UART1_DRbits absolute 0x4000D000;

 typedef struct tagUART1_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART1_RSRBITS;
sfr volatile typeUART1_RSRBITS UART1_RSRbits absolute 0x4000D004;

 typedef struct tagUART1_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART1_ECRBITS;
sfr volatile typeUART1_ECRBITS UART1_ECRbits absolute 0x4000D004;

 typedef struct tagUART1_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART1_FRBITS;
sfr volatile typeUART1_FRBITS UART1_FRbits absolute 0x4000D018;

 typedef struct tagUART1_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART1_ILPRBITS;
sfr volatile typeUART1_ILPRBITS UART1_ILPRbits absolute 0x4000D020;

 typedef struct tagUART1_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART1_IBRDBITS;
sfr volatile typeUART1_IBRDBITS UART1_IBRDbits absolute 0x4000D024;

 typedef struct tagUART1_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART1_FBRDBITS;
sfr volatile typeUART1_FBRDBITS UART1_FBRDbits absolute 0x4000D028;

 typedef struct tagUART1_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART1_LCRHBITS;
sfr volatile typeUART1_LCRHBITS UART1_LCRHbits absolute 0x4000D02C;

 typedef struct tagUART1_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned UART_CTL_LIN : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART1_CTLBITS;
sfr volatile typeUART1_CTLBITS UART1_CTLbits absolute 0x4000D030;

 typedef struct tagUART1_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART1_IFLSBITS;
sfr volatile typeUART1_IFLSBITS UART1_IFLSbits absolute 0x4000D034;

 typedef struct tagUART1_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned UART_IM_LMSBIM : 1;
      unsigned UART_IM_LME1IM : 1;
      unsigned UART_IM_LME5IM : 1;
      unsigned : 16;
    };
  };
} typeUART1_IMBITS;
sfr volatile typeUART1_IMBITS UART1_IMbits absolute 0x4000D038;

 typedef struct tagUART1_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned UART_RIS_LMSBRIS : 1;
      unsigned UART_RIS_LME1RIS : 1;
      unsigned UART_RIS_LME5RIS : 1;
      unsigned : 16;
    };
  };
} typeUART1_RISBITS;
sfr volatile typeUART1_RISBITS UART1_RISbits absolute 0x4000D03C;

 typedef struct tagUART1_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned UART_MIS_LMSBMIS : 1;
      unsigned UART_MIS_LME1MIS : 1;
      unsigned UART_MIS_LME5MIS : 1;
      unsigned : 16;
    };
  };
} typeUART1_MISBITS;
sfr volatile typeUART1_MISBITS UART1_MISbits absolute 0x4000D040;

 typedef struct tagUART1_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned UART_ICR_LMSBIC : 1;
      unsigned UART_ICR_LME1IC : 1;
      unsigned UART_ICR_LME5IC : 1;
      unsigned : 16;
    };
  };
} typeUART1_ICRBITS;
sfr volatile typeUART1_ICRBITS UART1_ICRbits absolute 0x4000D044;

 typedef struct tagUART1_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART1_DMACTLBITS;
sfr volatile typeUART1_DMACTLBITS UART1_DMACTLbits absolute 0x4000D048;

 typedef struct tagUART1_LCTLBITS {
  union {
    struct {
      unsigned UART_LCTL_MASTER : 1;
      unsigned : 3;
      unsigned UART_LCTL_BLEN : 2;
      unsigned : 26;
    };
  };
} typeUART1_LCTLBITS;
sfr volatile typeUART1_LCTLBITS UART1_LCTLbits absolute 0x4000D090;

 typedef struct tagUART1_LSSBITS {
  union {
    struct {
      unsigned UART_LSS_TSS : 16;
      unsigned : 16;
    };
  };
} typeUART1_LSSBITS;
sfr volatile typeUART1_LSSBITS UART1_LSSbits absolute 0x4000D094;

 typedef struct tagUART1_LTIMBITS {
  union {
    struct {
      unsigned UART_LTIM_TIMER : 16;
      unsigned : 16;
    };
  };
} typeUART1_LTIMBITS;
sfr volatile typeUART1_LTIMBITS UART1_LTIMbits absolute 0x4000D098;

 typedef struct tagUART1__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART1__9BITADDRBITS;
sfr volatile typeUART1__9BITADDRBITS UART1__9BITADDRbits absolute 0x4000D0A4;

 typedef struct tagUART1__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART1__9BITAMASKBITS;
sfr volatile typeUART1__9BITAMASKBITS UART1__9BITAMASKbits absolute 0x4000D0A8;

 typedef struct tagUART1_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned : 30;
    };
  };
} typeUART1_PPBITS;
sfr volatile typeUART1_PPBITS UART1_PPbits absolute 0x4000DFC0;

 typedef struct tagUART1_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART1_CCBITS;
sfr volatile typeUART1_CCBITS UART1_CCbits absolute 0x4000DFC8;

 typedef struct tagUART2_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART2_DRBITS;
sfr volatile typeUART2_DRBITS UART2_DRbits absolute 0x4000E000;

 typedef struct tagUART2_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART2_RSRBITS;
sfr volatile typeUART2_RSRBITS UART2_RSRbits absolute 0x4000E004;

 typedef struct tagUART2_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART2_ECRBITS;
sfr volatile typeUART2_ECRBITS UART2_ECRbits absolute 0x4000E004;

 typedef struct tagUART2_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART2_FRBITS;
sfr volatile typeUART2_FRBITS UART2_FRbits absolute 0x4000E018;

 typedef struct tagUART2_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART2_ILPRBITS;
sfr volatile typeUART2_ILPRBITS UART2_ILPRbits absolute 0x4000E020;

 typedef struct tagUART2_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART2_IBRDBITS;
sfr volatile typeUART2_IBRDBITS UART2_IBRDbits absolute 0x4000E024;

 typedef struct tagUART2_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART2_FBRDBITS;
sfr volatile typeUART2_FBRDBITS UART2_FBRDbits absolute 0x4000E028;

 typedef struct tagUART2_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART2_LCRHBITS;
sfr volatile typeUART2_LCRHBITS UART2_LCRHbits absolute 0x4000E02C;

 typedef struct tagUART2_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned UART_CTL_LIN : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART2_CTLBITS;
sfr volatile typeUART2_CTLBITS UART2_CTLbits absolute 0x4000E030;

 typedef struct tagUART2_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART2_IFLSBITS;
sfr volatile typeUART2_IFLSBITS UART2_IFLSbits absolute 0x4000E034;

 typedef struct tagUART2_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned UART_IM_LMSBIM : 1;
      unsigned UART_IM_LME1IM : 1;
      unsigned UART_IM_LME5IM : 1;
      unsigned : 16;
    };
  };
} typeUART2_IMBITS;
sfr volatile typeUART2_IMBITS UART2_IMbits absolute 0x4000E038;

 typedef struct tagUART2_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned UART_RIS_LMSBRIS : 1;
      unsigned UART_RIS_LME1RIS : 1;
      unsigned UART_RIS_LME5RIS : 1;
      unsigned : 16;
    };
  };
} typeUART2_RISBITS;
sfr volatile typeUART2_RISBITS UART2_RISbits absolute 0x4000E03C;

 typedef struct tagUART2_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned UART_MIS_LMSBMIS : 1;
      unsigned UART_MIS_LME1MIS : 1;
      unsigned UART_MIS_LME5MIS : 1;
      unsigned : 16;
    };
  };
} typeUART2_MISBITS;
sfr volatile typeUART2_MISBITS UART2_MISbits absolute 0x4000E040;

 typedef struct tagUART2_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned UART_ICR_LMSBIC : 1;
      unsigned UART_ICR_LME1IC : 1;
      unsigned UART_ICR_LME5IC : 1;
      unsigned : 16;
    };
  };
} typeUART2_ICRBITS;
sfr volatile typeUART2_ICRBITS UART2_ICRbits absolute 0x4000E044;

 typedef struct tagUART2_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART2_DMACTLBITS;
sfr volatile typeUART2_DMACTLBITS UART2_DMACTLbits absolute 0x4000E048;

 typedef struct tagUART2_LCTLBITS {
  union {
    struct {
      unsigned UART_LCTL_MASTER : 1;
      unsigned : 3;
      unsigned UART_LCTL_BLEN : 2;
      unsigned : 26;
    };
  };
} typeUART2_LCTLBITS;
sfr volatile typeUART2_LCTLBITS UART2_LCTLbits absolute 0x4000E090;

 typedef struct tagUART2_LSSBITS {
  union {
    struct {
      unsigned UART_LSS_TSS : 16;
      unsigned : 16;
    };
  };
} typeUART2_LSSBITS;
sfr volatile typeUART2_LSSBITS UART2_LSSbits absolute 0x4000E094;

 typedef struct tagUART2_LTIMBITS {
  union {
    struct {
      unsigned UART_LTIM_TIMER : 16;
      unsigned : 16;
    };
  };
} typeUART2_LTIMBITS;
sfr volatile typeUART2_LTIMBITS UART2_LTIMbits absolute 0x4000E098;

 typedef struct tagUART2__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART2__9BITADDRBITS;
sfr volatile typeUART2__9BITADDRBITS UART2__9BITADDRbits absolute 0x4000E0A4;

 typedef struct tagUART2__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART2__9BITAMASKBITS;
sfr volatile typeUART2__9BITAMASKBITS UART2__9BITAMASKbits absolute 0x4000E0A8;

 typedef struct tagUART2_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned : 30;
    };
  };
} typeUART2_PPBITS;
sfr volatile typeUART2_PPBITS UART2_PPbits absolute 0x4000EFC0;

 typedef struct tagUART2_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART2_CCBITS;
sfr volatile typeUART2_CCBITS UART2_CCbits absolute 0x4000EFC8;

 typedef struct tagUART3_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART3_DRBITS;
sfr volatile typeUART3_DRBITS UART3_DRbits absolute 0x4000F000;

 typedef struct tagUART3_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART3_RSRBITS;
sfr volatile typeUART3_RSRBITS UART3_RSRbits absolute 0x4000F004;

 typedef struct tagUART3_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART3_ECRBITS;
sfr volatile typeUART3_ECRBITS UART3_ECRbits absolute 0x4000F004;

 typedef struct tagUART3_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART3_FRBITS;
sfr volatile typeUART3_FRBITS UART3_FRbits absolute 0x4000F018;

 typedef struct tagUART3_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART3_ILPRBITS;
sfr volatile typeUART3_ILPRBITS UART3_ILPRbits absolute 0x4000F020;

 typedef struct tagUART3_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART3_IBRDBITS;
sfr volatile typeUART3_IBRDBITS UART3_IBRDbits absolute 0x4000F024;

 typedef struct tagUART3_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART3_FBRDBITS;
sfr volatile typeUART3_FBRDBITS UART3_FBRDbits absolute 0x4000F028;

 typedef struct tagUART3_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART3_LCRHBITS;
sfr volatile typeUART3_LCRHBITS UART3_LCRHbits absolute 0x4000F02C;

 typedef struct tagUART3_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned UART_CTL_LIN : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART3_CTLBITS;
sfr volatile typeUART3_CTLBITS UART3_CTLbits absolute 0x4000F030;

 typedef struct tagUART3_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART3_IFLSBITS;
sfr volatile typeUART3_IFLSBITS UART3_IFLSbits absolute 0x4000F034;

 typedef struct tagUART3_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned UART_IM_LMSBIM : 1;
      unsigned UART_IM_LME1IM : 1;
      unsigned UART_IM_LME5IM : 1;
      unsigned : 16;
    };
  };
} typeUART3_IMBITS;
sfr volatile typeUART3_IMBITS UART3_IMbits absolute 0x4000F038;

 typedef struct tagUART3_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned UART_RIS_LMSBRIS : 1;
      unsigned UART_RIS_LME1RIS : 1;
      unsigned UART_RIS_LME5RIS : 1;
      unsigned : 16;
    };
  };
} typeUART3_RISBITS;
sfr volatile typeUART3_RISBITS UART3_RISbits absolute 0x4000F03C;

 typedef struct tagUART3_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned UART_MIS_LMSBMIS : 1;
      unsigned UART_MIS_LME1MIS : 1;
      unsigned UART_MIS_LME5MIS : 1;
      unsigned : 16;
    };
  };
} typeUART3_MISBITS;
sfr volatile typeUART3_MISBITS UART3_MISbits absolute 0x4000F040;

 typedef struct tagUART3_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned UART_ICR_LMSBIC : 1;
      unsigned UART_ICR_LME1IC : 1;
      unsigned UART_ICR_LME5IC : 1;
      unsigned : 16;
    };
  };
} typeUART3_ICRBITS;
sfr volatile typeUART3_ICRBITS UART3_ICRbits absolute 0x4000F044;

 typedef struct tagUART3_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART3_DMACTLBITS;
sfr volatile typeUART3_DMACTLBITS UART3_DMACTLbits absolute 0x4000F048;

 typedef struct tagUART3_LCTLBITS {
  union {
    struct {
      unsigned UART_LCTL_MASTER : 1;
      unsigned : 3;
      unsigned UART_LCTL_BLEN : 2;
      unsigned : 26;
    };
  };
} typeUART3_LCTLBITS;
sfr volatile typeUART3_LCTLBITS UART3_LCTLbits absolute 0x4000F090;

 typedef struct tagUART3_LSSBITS {
  union {
    struct {
      unsigned UART_LSS_TSS : 16;
      unsigned : 16;
    };
  };
} typeUART3_LSSBITS;
sfr volatile typeUART3_LSSBITS UART3_LSSbits absolute 0x4000F094;

 typedef struct tagUART3_LTIMBITS {
  union {
    struct {
      unsigned UART_LTIM_TIMER : 16;
      unsigned : 16;
    };
  };
} typeUART3_LTIMBITS;
sfr volatile typeUART3_LTIMBITS UART3_LTIMbits absolute 0x4000F098;

 typedef struct tagUART3__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART3__9BITADDRBITS;
sfr volatile typeUART3__9BITADDRBITS UART3__9BITADDRbits absolute 0x4000F0A4;

 typedef struct tagUART3__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART3__9BITAMASKBITS;
sfr volatile typeUART3__9BITAMASKBITS UART3__9BITAMASKbits absolute 0x4000F0A8;

 typedef struct tagUART3_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned : 30;
    };
  };
} typeUART3_PPBITS;
sfr volatile typeUART3_PPBITS UART3_PPbits absolute 0x4000FFC0;

 typedef struct tagUART3_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART3_CCBITS;
sfr volatile typeUART3_CCBITS UART3_CCbits absolute 0x4000FFC8;

 typedef struct tagUART4_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART4_DRBITS;
sfr volatile typeUART4_DRBITS UART4_DRbits absolute 0x40010000;

 typedef struct tagUART4_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART4_RSRBITS;
sfr volatile typeUART4_RSRBITS UART4_RSRbits absolute 0x40010004;

 typedef struct tagUART4_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART4_ECRBITS;
sfr volatile typeUART4_ECRBITS UART4_ECRbits absolute 0x40010004;

 typedef struct tagUART4_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART4_FRBITS;
sfr volatile typeUART4_FRBITS UART4_FRbits absolute 0x40010018;

 typedef struct tagUART4_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART4_ILPRBITS;
sfr volatile typeUART4_ILPRBITS UART4_ILPRbits absolute 0x40010020;

 typedef struct tagUART4_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART4_IBRDBITS;
sfr volatile typeUART4_IBRDBITS UART4_IBRDbits absolute 0x40010024;

 typedef struct tagUART4_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART4_FBRDBITS;
sfr volatile typeUART4_FBRDBITS UART4_FBRDbits absolute 0x40010028;

 typedef struct tagUART4_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART4_LCRHBITS;
sfr volatile typeUART4_LCRHBITS UART4_LCRHbits absolute 0x4001002C;

 typedef struct tagUART4_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned UART_CTL_LIN : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART4_CTLBITS;
sfr volatile typeUART4_CTLBITS UART4_CTLbits absolute 0x40010030;

 typedef struct tagUART4_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART4_IFLSBITS;
sfr volatile typeUART4_IFLSBITS UART4_IFLSbits absolute 0x40010034;

 typedef struct tagUART4_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned UART_IM_LMSBIM : 1;
      unsigned UART_IM_LME1IM : 1;
      unsigned UART_IM_LME5IM : 1;
      unsigned : 16;
    };
  };
} typeUART4_IMBITS;
sfr volatile typeUART4_IMBITS UART4_IMbits absolute 0x40010038;

 typedef struct tagUART4_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned UART_RIS_LMSBRIS : 1;
      unsigned UART_RIS_LME1RIS : 1;
      unsigned UART_RIS_LME5RIS : 1;
      unsigned : 16;
    };
  };
} typeUART4_RISBITS;
sfr volatile typeUART4_RISBITS UART4_RISbits absolute 0x4001003C;

 typedef struct tagUART4_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned UART_MIS_LMSBMIS : 1;
      unsigned UART_MIS_LME1MIS : 1;
      unsigned UART_MIS_LME5MIS : 1;
      unsigned : 16;
    };
  };
} typeUART4_MISBITS;
sfr volatile typeUART4_MISBITS UART4_MISbits absolute 0x40010040;

 typedef struct tagUART4_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned UART_ICR_LMSBIC : 1;
      unsigned UART_ICR_LME1IC : 1;
      unsigned UART_ICR_LME5IC : 1;
      unsigned : 16;
    };
  };
} typeUART4_ICRBITS;
sfr volatile typeUART4_ICRBITS UART4_ICRbits absolute 0x40010044;

 typedef struct tagUART4_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART4_DMACTLBITS;
sfr volatile typeUART4_DMACTLBITS UART4_DMACTLbits absolute 0x40010048;

 typedef struct tagUART4_LCTLBITS {
  union {
    struct {
      unsigned UART_LCTL_MASTER : 1;
      unsigned : 3;
      unsigned UART_LCTL_BLEN : 2;
      unsigned : 26;
    };
  };
} typeUART4_LCTLBITS;
sfr volatile typeUART4_LCTLBITS UART4_LCTLbits absolute 0x40010090;

 typedef struct tagUART4_LSSBITS {
  union {
    struct {
      unsigned UART_LSS_TSS : 16;
      unsigned : 16;
    };
  };
} typeUART4_LSSBITS;
sfr volatile typeUART4_LSSBITS UART4_LSSbits absolute 0x40010094;

 typedef struct tagUART4_LTIMBITS {
  union {
    struct {
      unsigned UART_LTIM_TIMER : 16;
      unsigned : 16;
    };
  };
} typeUART4_LTIMBITS;
sfr volatile typeUART4_LTIMBITS UART4_LTIMbits absolute 0x40010098;

 typedef struct tagUART4__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART4__9BITADDRBITS;
sfr volatile typeUART4__9BITADDRBITS UART4__9BITADDRbits absolute 0x400100A4;

 typedef struct tagUART4__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART4__9BITAMASKBITS;
sfr volatile typeUART4__9BITAMASKBITS UART4__9BITAMASKbits absolute 0x400100A8;

 typedef struct tagUART4_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned : 30;
    };
  };
} typeUART4_PPBITS;
sfr volatile typeUART4_PPBITS UART4_PPbits absolute 0x40010FC0;

 typedef struct tagUART4_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART4_CCBITS;
sfr volatile typeUART4_CCBITS UART4_CCbits absolute 0x40010FC8;

 typedef struct tagUART5_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART5_DRBITS;
sfr volatile typeUART5_DRBITS UART5_DRbits absolute 0x40011000;

 typedef struct tagUART5_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART5_RSRBITS;
sfr volatile typeUART5_RSRBITS UART5_RSRbits absolute 0x40011004;

 typedef struct tagUART5_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART5_ECRBITS;
sfr volatile typeUART5_ECRBITS UART5_ECRbits absolute 0x40011004;

 typedef struct tagUART5_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART5_FRBITS;
sfr volatile typeUART5_FRBITS UART5_FRbits absolute 0x40011018;

 typedef struct tagUART5_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART5_ILPRBITS;
sfr volatile typeUART5_ILPRBITS UART5_ILPRbits absolute 0x40011020;

 typedef struct tagUART5_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART5_IBRDBITS;
sfr volatile typeUART5_IBRDBITS UART5_IBRDbits absolute 0x40011024;

 typedef struct tagUART5_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART5_FBRDBITS;
sfr volatile typeUART5_FBRDBITS UART5_FBRDbits absolute 0x40011028;

 typedef struct tagUART5_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART5_LCRHBITS;
sfr volatile typeUART5_LCRHBITS UART5_LCRHbits absolute 0x4001102C;

 typedef struct tagUART5_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned UART_CTL_LIN : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART5_CTLBITS;
sfr volatile typeUART5_CTLBITS UART5_CTLbits absolute 0x40011030;

 typedef struct tagUART5_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART5_IFLSBITS;
sfr volatile typeUART5_IFLSBITS UART5_IFLSbits absolute 0x40011034;

 typedef struct tagUART5_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned UART_IM_LMSBIM : 1;
      unsigned UART_IM_LME1IM : 1;
      unsigned UART_IM_LME5IM : 1;
      unsigned : 16;
    };
  };
} typeUART5_IMBITS;
sfr volatile typeUART5_IMBITS UART5_IMbits absolute 0x40011038;

 typedef struct tagUART5_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned UART_RIS_LMSBRIS : 1;
      unsigned UART_RIS_LME1RIS : 1;
      unsigned UART_RIS_LME5RIS : 1;
      unsigned : 16;
    };
  };
} typeUART5_RISBITS;
sfr volatile typeUART5_RISBITS UART5_RISbits absolute 0x4001103C;

 typedef struct tagUART5_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned UART_MIS_LMSBMIS : 1;
      unsigned UART_MIS_LME1MIS : 1;
      unsigned UART_MIS_LME5MIS : 1;
      unsigned : 16;
    };
  };
} typeUART5_MISBITS;
sfr volatile typeUART5_MISBITS UART5_MISbits absolute 0x40011040;

 typedef struct tagUART5_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned UART_ICR_LMSBIC : 1;
      unsigned UART_ICR_LME1IC : 1;
      unsigned UART_ICR_LME5IC : 1;
      unsigned : 16;
    };
  };
} typeUART5_ICRBITS;
sfr volatile typeUART5_ICRBITS UART5_ICRbits absolute 0x40011044;

 typedef struct tagUART5_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART5_DMACTLBITS;
sfr volatile typeUART5_DMACTLBITS UART5_DMACTLbits absolute 0x40011048;

 typedef struct tagUART5_LCTLBITS {
  union {
    struct {
      unsigned UART_LCTL_MASTER : 1;
      unsigned : 3;
      unsigned UART_LCTL_BLEN : 2;
      unsigned : 26;
    };
  };
} typeUART5_LCTLBITS;
sfr volatile typeUART5_LCTLBITS UART5_LCTLbits absolute 0x40011090;

 typedef struct tagUART5_LSSBITS {
  union {
    struct {
      unsigned UART_LSS_TSS : 16;
      unsigned : 16;
    };
  };
} typeUART5_LSSBITS;
sfr volatile typeUART5_LSSBITS UART5_LSSbits absolute 0x40011094;

 typedef struct tagUART5_LTIMBITS {
  union {
    struct {
      unsigned UART_LTIM_TIMER : 16;
      unsigned : 16;
    };
  };
} typeUART5_LTIMBITS;
sfr volatile typeUART5_LTIMBITS UART5_LTIMbits absolute 0x40011098;

 typedef struct tagUART5__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART5__9BITADDRBITS;
sfr volatile typeUART5__9BITADDRBITS UART5__9BITADDRbits absolute 0x400110A4;

 typedef struct tagUART5__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART5__9BITAMASKBITS;
sfr volatile typeUART5__9BITAMASKBITS UART5__9BITAMASKbits absolute 0x400110A8;

 typedef struct tagUART5_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned : 30;
    };
  };
} typeUART5_PPBITS;
sfr volatile typeUART5_PPBITS UART5_PPbits absolute 0x40011FC0;

 typedef struct tagUART5_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART5_CCBITS;
sfr volatile typeUART5_CCBITS UART5_CCbits absolute 0x40011FC8;

 typedef struct tagUART6_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART6_DRBITS;
sfr volatile typeUART6_DRBITS UART6_DRbits absolute 0x40012000;

 typedef struct tagUART6_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART6_RSRBITS;
sfr volatile typeUART6_RSRBITS UART6_RSRbits absolute 0x40012004;

 typedef struct tagUART6_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART6_ECRBITS;
sfr volatile typeUART6_ECRBITS UART6_ECRbits absolute 0x40012004;

 typedef struct tagUART6_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART6_FRBITS;
sfr volatile typeUART6_FRBITS UART6_FRbits absolute 0x40012018;

 typedef struct tagUART6_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART6_ILPRBITS;
sfr volatile typeUART6_ILPRBITS UART6_ILPRbits absolute 0x40012020;

 typedef struct tagUART6_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART6_IBRDBITS;
sfr volatile typeUART6_IBRDBITS UART6_IBRDbits absolute 0x40012024;

 typedef struct tagUART6_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART6_FBRDBITS;
sfr volatile typeUART6_FBRDBITS UART6_FBRDbits absolute 0x40012028;

 typedef struct tagUART6_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART6_LCRHBITS;
sfr volatile typeUART6_LCRHBITS UART6_LCRHbits absolute 0x4001202C;

 typedef struct tagUART6_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned UART_CTL_LIN : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART6_CTLBITS;
sfr volatile typeUART6_CTLBITS UART6_CTLbits absolute 0x40012030;

 typedef struct tagUART6_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART6_IFLSBITS;
sfr volatile typeUART6_IFLSBITS UART6_IFLSbits absolute 0x40012034;

 typedef struct tagUART6_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned UART_IM_LMSBIM : 1;
      unsigned UART_IM_LME1IM : 1;
      unsigned UART_IM_LME5IM : 1;
      unsigned : 16;
    };
  };
} typeUART6_IMBITS;
sfr volatile typeUART6_IMBITS UART6_IMbits absolute 0x40012038;

 typedef struct tagUART6_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned UART_RIS_LMSBRIS : 1;
      unsigned UART_RIS_LME1RIS : 1;
      unsigned UART_RIS_LME5RIS : 1;
      unsigned : 16;
    };
  };
} typeUART6_RISBITS;
sfr volatile typeUART6_RISBITS UART6_RISbits absolute 0x4001203C;

 typedef struct tagUART6_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned UART_MIS_LMSBMIS : 1;
      unsigned UART_MIS_LME1MIS : 1;
      unsigned UART_MIS_LME5MIS : 1;
      unsigned : 16;
    };
  };
} typeUART6_MISBITS;
sfr volatile typeUART6_MISBITS UART6_MISbits absolute 0x40012040;

 typedef struct tagUART6_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned UART_ICR_LMSBIC : 1;
      unsigned UART_ICR_LME1IC : 1;
      unsigned UART_ICR_LME5IC : 1;
      unsigned : 16;
    };
  };
} typeUART6_ICRBITS;
sfr volatile typeUART6_ICRBITS UART6_ICRbits absolute 0x40012044;

 typedef struct tagUART6_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART6_DMACTLBITS;
sfr volatile typeUART6_DMACTLBITS UART6_DMACTLbits absolute 0x40012048;

 typedef struct tagUART6_LCTLBITS {
  union {
    struct {
      unsigned UART_LCTL_MASTER : 1;
      unsigned : 3;
      unsigned UART_LCTL_BLEN : 2;
      unsigned : 26;
    };
  };
} typeUART6_LCTLBITS;
sfr volatile typeUART6_LCTLBITS UART6_LCTLbits absolute 0x40012090;

 typedef struct tagUART6_LSSBITS {
  union {
    struct {
      unsigned UART_LSS_TSS : 16;
      unsigned : 16;
    };
  };
} typeUART6_LSSBITS;
sfr volatile typeUART6_LSSBITS UART6_LSSbits absolute 0x40012094;

 typedef struct tagUART6_LTIMBITS {
  union {
    struct {
      unsigned UART_LTIM_TIMER : 16;
      unsigned : 16;
    };
  };
} typeUART6_LTIMBITS;
sfr volatile typeUART6_LTIMBITS UART6_LTIMbits absolute 0x40012098;

 typedef struct tagUART6__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART6__9BITADDRBITS;
sfr volatile typeUART6__9BITADDRBITS UART6__9BITADDRbits absolute 0x400120A4;

 typedef struct tagUART6__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART6__9BITAMASKBITS;
sfr volatile typeUART6__9BITAMASKBITS UART6__9BITAMASKbits absolute 0x400120A8;

 typedef struct tagUART6_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned : 30;
    };
  };
} typeUART6_PPBITS;
sfr volatile typeUART6_PPBITS UART6_PPbits absolute 0x40012FC0;

 typedef struct tagUART6_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART6_CCBITS;
sfr volatile typeUART6_CCBITS UART6_CCbits absolute 0x40012FC8;

 typedef struct tagUART7_DRBITS {
  union {
    struct {
      unsigned UART_DR_DATA : 8;
      unsigned UART_DR_FE : 1;
      unsigned UART_DR_PE : 1;
      unsigned UART_DR_BE : 1;
      unsigned UART_DR_OE : 1;
      unsigned : 20;
    };
  };
} typeUART7_DRBITS;
sfr volatile typeUART7_DRBITS UART7_DRbits absolute 0x40013000;

 typedef struct tagUART7_RSRBITS {
  union {
    struct {
      unsigned UART_RSR_FE : 1;
      unsigned UART_RSR_PE : 1;
      unsigned UART_RSR_BE : 1;
      unsigned UART_RSR_OE : 1;
      unsigned : 28;
    };
  };
} typeUART7_RSRBITS;
sfr volatile typeUART7_RSRBITS UART7_RSRbits absolute 0x40013004;

 typedef struct tagUART7_ECRBITS {
  union {
    struct {
      unsigned UART_ECR_DATA : 8;
      unsigned : 24;
    };
  };
} typeUART7_ECRBITS;
sfr volatile typeUART7_ECRBITS UART7_ECRbits absolute 0x40013004;

 typedef struct tagUART7_FRBITS {
  union {
    struct {
      unsigned UART_FR_CTS : 1;
      unsigned UART_FR_DSR : 1;
      unsigned UART_FR_DCD : 1;
      unsigned UART_FR_BUSY : 1;
      unsigned UART_FR_RXFE : 1;
      unsigned UART_FR_TXFF : 1;
      unsigned UART_FR_RXFF : 1;
      unsigned UART_FR_TXFE : 1;
      unsigned UART_FR_RI : 1;
      unsigned : 23;
    };
  };
} typeUART7_FRBITS;
sfr volatile typeUART7_FRBITS UART7_FRbits absolute 0x40013018;

 typedef struct tagUART7_ILPRBITS {
  union {
    struct {
      unsigned UART_ILPR_ILPDVSR : 8;
      unsigned : 24;
    };
  };
} typeUART7_ILPRBITS;
sfr volatile typeUART7_ILPRBITS UART7_ILPRbits absolute 0x40013020;

 typedef struct tagUART7_IBRDBITS {
  union {
    struct {
      unsigned UART_IBRD_DIVINT : 16;
      unsigned : 16;
    };
  };
} typeUART7_IBRDBITS;
sfr volatile typeUART7_IBRDBITS UART7_IBRDbits absolute 0x40013024;

 typedef struct tagUART7_FBRDBITS {
  union {
    struct {
      unsigned UART_FBRD_DIVFRAC : 6;
      unsigned : 26;
    };
  };
} typeUART7_FBRDBITS;
sfr volatile typeUART7_FBRDBITS UART7_FBRDbits absolute 0x40013028;

 typedef struct tagUART7_LCRHBITS {
  union {
    struct {
      unsigned UART_LCRH_BRK : 1;
      unsigned UART_LCRH_PEN : 1;
      unsigned UART_LCRH_EPS : 1;
      unsigned UART_LCRH_STP2 : 1;
      unsigned UART_LCRH_FEN : 1;
      unsigned UART_LCRH_WLEN : 2;
      unsigned UART_LCRH_SPS : 1;
      unsigned : 24;
    };
  };
} typeUART7_LCRHBITS;
sfr volatile typeUART7_LCRHBITS UART7_LCRHbits absolute 0x4001302C;

 typedef struct tagUART7_CTLBITS {
  union {
    struct {
      unsigned UART_CTL_UARTEN : 1;
      unsigned UART_CTL_SIREN : 1;
      unsigned UART_CTL_SIRLP : 1;
      unsigned UART_CTL_SMART : 1;
      unsigned UART_CTL_EOT : 1;
      unsigned UART_CTL_HSE : 1;
      unsigned UART_CTL_LIN : 1;
      unsigned UART_CTL_LBE : 1;
      unsigned UART_CTL_TXE : 1;
      unsigned UART_CTL_RXE : 1;
      unsigned UART_CTL_DTR : 1;
      unsigned UART_CTL_RTS : 1;
      unsigned : 2;
      unsigned UART_CTL_RTSEN : 1;
      unsigned UART_CTL_CTSEN : 1;
      unsigned : 16;
    };
  };
} typeUART7_CTLBITS;
sfr volatile typeUART7_CTLBITS UART7_CTLbits absolute 0x40013030;

 typedef struct tagUART7_IFLSBITS {
  union {
    struct {
      unsigned UART_IFLS_TX : 3;
      unsigned UART_IFLS_RX : 3;
      unsigned : 26;
    };
  };
} typeUART7_IFLSBITS;
sfr volatile typeUART7_IFLSBITS UART7_IFLSbits absolute 0x40013034;

 typedef struct tagUART7_IMBITS {
  union {
    struct {
      unsigned UART_IM_RIMIM : 1;
      unsigned UART_IM_CTSMIM : 1;
      unsigned UART_IM_DCDMIM : 1;
      unsigned UART_IM_DSRMIM : 1;
      unsigned UART_IM_RXIM : 1;
      unsigned UART_IM_TXIM : 1;
      unsigned UART_IM_RTIM : 1;
      unsigned UART_IM_FEIM : 1;
      unsigned UART_IM_PEIM : 1;
      unsigned UART_IM_BEIM : 1;
      unsigned UART_IM_OEIM : 1;
      unsigned : 1;
      unsigned UART_IM_9BITIM : 1;
      unsigned UART_IM_LMSBIM : 1;
      unsigned UART_IM_LME1IM : 1;
      unsigned UART_IM_LME5IM : 1;
      unsigned : 16;
    };
  };
} typeUART7_IMBITS;
sfr volatile typeUART7_IMBITS UART7_IMbits absolute 0x40013038;

 typedef struct tagUART7_RISBITS {
  union {
    struct {
      unsigned UART_RIS_RIRIS : 1;
      unsigned UART_RIS_CTSRIS : 1;
      unsigned UART_RIS_DCDRIS : 1;
      unsigned UART_RIS_DSRRIS : 1;
      unsigned UART_RIS_RXRIS : 1;
      unsigned UART_RIS_TXRIS : 1;
      unsigned UART_RIS_RTRIS : 1;
      unsigned UART_RIS_FERIS : 1;
      unsigned UART_RIS_PERIS : 1;
      unsigned UART_RIS_BERIS : 1;
      unsigned UART_RIS_OERIS : 1;
      unsigned : 1;
      unsigned UART_RIS_9BITRIS : 1;
      unsigned UART_RIS_LMSBRIS : 1;
      unsigned UART_RIS_LME1RIS : 1;
      unsigned UART_RIS_LME5RIS : 1;
      unsigned : 16;
    };
  };
} typeUART7_RISBITS;
sfr volatile typeUART7_RISBITS UART7_RISbits absolute 0x4001303C;

 typedef struct tagUART7_MISBITS {
  union {
    struct {
      unsigned UART_MIS_RIMIS : 1;
      unsigned UART_MIS_CTSMIS : 1;
      unsigned UART_MIS_DCDMIS : 1;
      unsigned UART_MIS_DSRMIS : 1;
      unsigned UART_MIS_RXMIS : 1;
      unsigned UART_MIS_TXMIS : 1;
      unsigned UART_MIS_RTMIS : 1;
      unsigned UART_MIS_FEMIS : 1;
      unsigned UART_MIS_PEMIS : 1;
      unsigned UART_MIS_BEMIS : 1;
      unsigned UART_MIS_OEMIS : 1;
      unsigned : 1;
      unsigned UART_MIS_9BITMIS : 1;
      unsigned UART_MIS_LMSBMIS : 1;
      unsigned UART_MIS_LME1MIS : 1;
      unsigned UART_MIS_LME5MIS : 1;
      unsigned : 16;
    };
  };
} typeUART7_MISBITS;
sfr volatile typeUART7_MISBITS UART7_MISbits absolute 0x40013040;

 typedef struct tagUART7_ICRBITS {
  union {
    struct {
      unsigned UART_ICR_RIMIC : 1;
      unsigned UART_ICR_CTSMIC : 1;
      unsigned UART_ICR_DCDMIC : 1;
      unsigned UART_ICR_DSRMIC : 1;
      unsigned UART_ICR_RXIC : 1;
      unsigned UART_ICR_TXIC : 1;
      unsigned UART_ICR_RTIC : 1;
      unsigned UART_ICR_FEIC : 1;
      unsigned UART_ICR_PEIC : 1;
      unsigned UART_ICR_BEIC : 1;
      unsigned UART_ICR_OEIC : 1;
      unsigned : 1;
      unsigned UART_ICR_9BITIC : 1;
      unsigned UART_ICR_LMSBIC : 1;
      unsigned UART_ICR_LME1IC : 1;
      unsigned UART_ICR_LME5IC : 1;
      unsigned : 16;
    };
  };
} typeUART7_ICRBITS;
sfr volatile typeUART7_ICRBITS UART7_ICRbits absolute 0x40013044;

 typedef struct tagUART7_DMACTLBITS {
  union {
    struct {
      unsigned UART_DMACTL_RXDMAE : 1;
      unsigned UART_DMACTL_TXDMAE : 1;
      unsigned UART_DMACTL_DMAERR : 1;
      unsigned : 29;
    };
  };
} typeUART7_DMACTLBITS;
sfr volatile typeUART7_DMACTLBITS UART7_DMACTLbits absolute 0x40013048;

 typedef struct tagUART7_LCTLBITS {
  union {
    struct {
      unsigned UART_LCTL_MASTER : 1;
      unsigned : 3;
      unsigned UART_LCTL_BLEN : 2;
      unsigned : 26;
    };
  };
} typeUART7_LCTLBITS;
sfr volatile typeUART7_LCTLBITS UART7_LCTLbits absolute 0x40013090;

 typedef struct tagUART7_LSSBITS {
  union {
    struct {
      unsigned UART_LSS_TSS : 16;
      unsigned : 16;
    };
  };
} typeUART7_LSSBITS;
sfr volatile typeUART7_LSSBITS UART7_LSSbits absolute 0x40013094;

 typedef struct tagUART7_LTIMBITS {
  union {
    struct {
      unsigned UART_LTIM_TIMER : 16;
      unsigned : 16;
    };
  };
} typeUART7_LTIMBITS;
sfr volatile typeUART7_LTIMBITS UART7_LTIMbits absolute 0x40013098;

 typedef struct tagUART7__9BITADDRBITS {
  union {
    struct {
      unsigned UART_9BITADDR_ADDR : 8;
      unsigned : 7;
      unsigned UART_9BITADDR_9BITEN : 1;
      unsigned : 16;
    };
  };
} typeUART7__9BITADDRBITS;
sfr volatile typeUART7__9BITADDRBITS UART7__9BITADDRbits absolute 0x400130A4;

 typedef struct tagUART7__9BITAMASKBITS {
  union {
    struct {
      unsigned UART_9BITAMASK_MASK : 8;
      unsigned : 24;
    };
  };
} typeUART7__9BITAMASKBITS;
sfr volatile typeUART7__9BITAMASKBITS UART7__9BITAMASKbits absolute 0x400130A8;

 typedef struct tagUART7_PPBITS {
  union {
    struct {
      unsigned UART_PP_SC : 1;
      unsigned UART_PP_NB : 1;
      unsigned : 30;
    };
  };
} typeUART7_PPBITS;
sfr volatile typeUART7_PPBITS UART7_PPbits absolute 0x40013FC0;

 typedef struct tagUART7_CCBITS {
  union {
    struct {
      unsigned UART_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeUART7_CCBITS;
sfr volatile typeUART7_CCBITS UART7_CCbits absolute 0x40013FC8;

 typedef struct tagI2C0_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C0_MSABITS;
sfr volatile typeI2C0_MSABITS I2C0_MSAbits absolute 0x40020000;

 typedef struct tagI2C0_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C0_SOARBITS;
sfr volatile typeI2C0_SOARBITS I2C0_SOARbits absolute 0x40020800;

 typedef struct tagI2C0_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned : 28;
    };
  };
} typeI2C0_SCSRBITS;
sfr volatile typeI2C0_SCSRBITS I2C0_SCSRbits absolute 0x40020804;

 typedef struct tagI2C0_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BUSBSY : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 24;
    };
  };
} typeI2C0_MCSBITS;
sfr volatile typeI2C0_MCSBITS I2C0_MCSbits absolute 0x40020004;

 typedef struct tagI2C0_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C0_SDRBITS;
sfr volatile typeI2C0_SDRBITS I2C0_SDRbits absolute 0x40020808;

 typedef struct tagI2C0_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C0_MDRBITS;
sfr volatile typeI2C0_MDRBITS I2C0_MDRbits absolute 0x40020008;

 typedef struct tagI2C0_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 24;
    };
  };
} typeI2C0_MTPRBITS;
sfr volatile typeI2C0_MTPRBITS I2C0_MTPRbits absolute 0x4002000C;

 typedef struct tagI2C0_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned : 29;
    };
  };
} typeI2C0_SIMRBITS;
sfr volatile typeI2C0_SIMRBITS I2C0_SIMRbits absolute 0x4002080C;

 typedef struct tagI2C0_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned : 29;
    };
  };
} typeI2C0_SRISBITS;
sfr volatile typeI2C0_SRISBITS I2C0_SRISbits absolute 0x40020810;

 typedef struct tagI2C0_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned : 30;
    };
  };
} typeI2C0_MIMRBITS;
sfr volatile typeI2C0_MIMRBITS I2C0_MIMRbits absolute 0x40020010;

 typedef struct tagI2C0_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned : 30;
    };
  };
} typeI2C0_MRISBITS;
sfr volatile typeI2C0_MRISBITS I2C0_MRISbits absolute 0x40020014;

 typedef struct tagI2C0_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned : 29;
    };
  };
} typeI2C0_SMISBITS;
sfr volatile typeI2C0_SMISBITS I2C0_SMISbits absolute 0x40020814;

 typedef struct tagI2C0_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned : 29;
    };
  };
} typeI2C0_SICRBITS;
sfr volatile typeI2C0_SICRBITS I2C0_SICRbits absolute 0x40020818;

 typedef struct tagI2C0_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned : 30;
    };
  };
} typeI2C0_MMISBITS;
sfr volatile typeI2C0_MMISBITS I2C0_MMISbits absolute 0x40020018;

 typedef struct tagI2C0_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned : 30;
    };
  };
} typeI2C0_MICRBITS;
sfr volatile typeI2C0_MICRBITS I2C0_MICRbits absolute 0x4002001C;

 typedef struct tagI2C0_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C0_SOAR2BITS;
sfr volatile typeI2C0_SOAR2BITS I2C0_SOAR2bits absolute 0x4002081C;

 typedef struct tagI2C0_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C0_MCRBITS;
sfr volatile typeI2C0_MCRBITS I2C0_MCRbits absolute 0x40020020;

 typedef struct tagI2C0_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C0_SACKCTLBITS;
sfr volatile typeI2C0_SACKCTLBITS I2C0_SACKCTLbits absolute 0x40020820;

 typedef struct tagI2C0_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C0_MCLKOCNTBITS;
sfr volatile typeI2C0_MCLKOCNTBITS I2C0_MCLKOCNTbits absolute 0x40020024;

 typedef struct tagI2C0_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C0_MBMONBITS;
sfr volatile typeI2C0_MBMONBITS I2C0_MBMONbits absolute 0x4002002C;

 typedef struct tagI2C0_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C0_PPBITS;
sfr volatile typeI2C0_PPBITS I2C0_PPbits absolute 0x40020FC0;

 typedef struct tagI2C0_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C0_PCBITS;
sfr volatile typeI2C0_PCBITS I2C0_PCbits absolute 0x40020FC4;

 typedef struct tagI2C1_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C1_MSABITS;
sfr volatile typeI2C1_MSABITS I2C1_MSAbits absolute 0x40021000;

 typedef struct tagI2C1_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C1_SOARBITS;
sfr volatile typeI2C1_SOARBITS I2C1_SOARbits absolute 0x40021800;

 typedef struct tagI2C1_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned : 28;
    };
  };
} typeI2C1_SCSRBITS;
sfr volatile typeI2C1_SCSRBITS I2C1_SCSRbits absolute 0x40021804;

 typedef struct tagI2C1_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BUSBSY : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 24;
    };
  };
} typeI2C1_MCSBITS;
sfr volatile typeI2C1_MCSBITS I2C1_MCSbits absolute 0x40021004;

 typedef struct tagI2C1_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C1_SDRBITS;
sfr volatile typeI2C1_SDRBITS I2C1_SDRbits absolute 0x40021808;

 typedef struct tagI2C1_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C1_MDRBITS;
sfr volatile typeI2C1_MDRBITS I2C1_MDRbits absolute 0x40021008;

 typedef struct tagI2C1_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 24;
    };
  };
} typeI2C1_MTPRBITS;
sfr volatile typeI2C1_MTPRBITS I2C1_MTPRbits absolute 0x4002100C;

 typedef struct tagI2C1_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned : 29;
    };
  };
} typeI2C1_SIMRBITS;
sfr volatile typeI2C1_SIMRBITS I2C1_SIMRbits absolute 0x4002180C;

 typedef struct tagI2C1_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned : 29;
    };
  };
} typeI2C1_SRISBITS;
sfr volatile typeI2C1_SRISBITS I2C1_SRISbits absolute 0x40021810;

 typedef struct tagI2C1_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned : 30;
    };
  };
} typeI2C1_MIMRBITS;
sfr volatile typeI2C1_MIMRBITS I2C1_MIMRbits absolute 0x40021010;

 typedef struct tagI2C1_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned : 30;
    };
  };
} typeI2C1_MRISBITS;
sfr volatile typeI2C1_MRISBITS I2C1_MRISbits absolute 0x40021014;

 typedef struct tagI2C1_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned : 29;
    };
  };
} typeI2C1_SMISBITS;
sfr volatile typeI2C1_SMISBITS I2C1_SMISbits absolute 0x40021814;

 typedef struct tagI2C1_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned : 29;
    };
  };
} typeI2C1_SICRBITS;
sfr volatile typeI2C1_SICRBITS I2C1_SICRbits absolute 0x40021818;

 typedef struct tagI2C1_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned : 30;
    };
  };
} typeI2C1_MMISBITS;
sfr volatile typeI2C1_MMISBITS I2C1_MMISbits absolute 0x40021018;

 typedef struct tagI2C1_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned : 30;
    };
  };
} typeI2C1_MICRBITS;
sfr volatile typeI2C1_MICRBITS I2C1_MICRbits absolute 0x4002101C;

 typedef struct tagI2C1_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C1_SOAR2BITS;
sfr volatile typeI2C1_SOAR2BITS I2C1_SOAR2bits absolute 0x4002181C;

 typedef struct tagI2C1_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C1_MCRBITS;
sfr volatile typeI2C1_MCRBITS I2C1_MCRbits absolute 0x40021020;

 typedef struct tagI2C1_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C1_SACKCTLBITS;
sfr volatile typeI2C1_SACKCTLBITS I2C1_SACKCTLbits absolute 0x40021820;

 typedef struct tagI2C1_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C1_MCLKOCNTBITS;
sfr volatile typeI2C1_MCLKOCNTBITS I2C1_MCLKOCNTbits absolute 0x40021024;

 typedef struct tagI2C1_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C1_MBMONBITS;
sfr volatile typeI2C1_MBMONBITS I2C1_MBMONbits absolute 0x4002102C;

 typedef struct tagI2C1_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C1_PPBITS;
sfr volatile typeI2C1_PPBITS I2C1_PPbits absolute 0x40021FC0;

 typedef struct tagI2C1_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C1_PCBITS;
sfr volatile typeI2C1_PCBITS I2C1_PCbits absolute 0x40021FC4;

 typedef struct tagI2C2_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C2_MSABITS;
sfr volatile typeI2C2_MSABITS I2C2_MSAbits absolute 0x40022000;

 typedef struct tagI2C2_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C2_SOARBITS;
sfr volatile typeI2C2_SOARBITS I2C2_SOARbits absolute 0x40022800;

 typedef struct tagI2C2_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned : 28;
    };
  };
} typeI2C2_SCSRBITS;
sfr volatile typeI2C2_SCSRBITS I2C2_SCSRbits absolute 0x40022804;

 typedef struct tagI2C2_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BUSBSY : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 24;
    };
  };
} typeI2C2_MCSBITS;
sfr volatile typeI2C2_MCSBITS I2C2_MCSbits absolute 0x40022004;

 typedef struct tagI2C2_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C2_SDRBITS;
sfr volatile typeI2C2_SDRBITS I2C2_SDRbits absolute 0x40022808;

 typedef struct tagI2C2_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C2_MDRBITS;
sfr volatile typeI2C2_MDRBITS I2C2_MDRbits absolute 0x40022008;

 typedef struct tagI2C2_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 24;
    };
  };
} typeI2C2_MTPRBITS;
sfr volatile typeI2C2_MTPRBITS I2C2_MTPRbits absolute 0x4002200C;

 typedef struct tagI2C2_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned : 29;
    };
  };
} typeI2C2_SIMRBITS;
sfr volatile typeI2C2_SIMRBITS I2C2_SIMRbits absolute 0x4002280C;

 typedef struct tagI2C2_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned : 29;
    };
  };
} typeI2C2_SRISBITS;
sfr volatile typeI2C2_SRISBITS I2C2_SRISbits absolute 0x40022810;

 typedef struct tagI2C2_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned : 30;
    };
  };
} typeI2C2_MIMRBITS;
sfr volatile typeI2C2_MIMRBITS I2C2_MIMRbits absolute 0x40022010;

 typedef struct tagI2C2_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned : 30;
    };
  };
} typeI2C2_MRISBITS;
sfr volatile typeI2C2_MRISBITS I2C2_MRISbits absolute 0x40022014;

 typedef struct tagI2C2_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned : 29;
    };
  };
} typeI2C2_SMISBITS;
sfr volatile typeI2C2_SMISBITS I2C2_SMISbits absolute 0x40022814;

 typedef struct tagI2C2_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned : 29;
    };
  };
} typeI2C2_SICRBITS;
sfr volatile typeI2C2_SICRBITS I2C2_SICRbits absolute 0x40022818;

 typedef struct tagI2C2_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned : 30;
    };
  };
} typeI2C2_MMISBITS;
sfr volatile typeI2C2_MMISBITS I2C2_MMISbits absolute 0x40022018;

 typedef struct tagI2C2_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned : 30;
    };
  };
} typeI2C2_MICRBITS;
sfr volatile typeI2C2_MICRBITS I2C2_MICRbits absolute 0x4002201C;

 typedef struct tagI2C2_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C2_SOAR2BITS;
sfr volatile typeI2C2_SOAR2BITS I2C2_SOAR2bits absolute 0x4002281C;

 typedef struct tagI2C2_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C2_MCRBITS;
sfr volatile typeI2C2_MCRBITS I2C2_MCRbits absolute 0x40022020;

 typedef struct tagI2C2_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C2_SACKCTLBITS;
sfr volatile typeI2C2_SACKCTLBITS I2C2_SACKCTLbits absolute 0x40022820;

 typedef struct tagI2C2_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C2_MCLKOCNTBITS;
sfr volatile typeI2C2_MCLKOCNTBITS I2C2_MCLKOCNTbits absolute 0x40022024;

 typedef struct tagI2C2_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C2_MBMONBITS;
sfr volatile typeI2C2_MBMONBITS I2C2_MBMONbits absolute 0x4002202C;

 typedef struct tagI2C2_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C2_PPBITS;
sfr volatile typeI2C2_PPBITS I2C2_PPbits absolute 0x40022FC0;

 typedef struct tagI2C2_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C2_PCBITS;
sfr volatile typeI2C2_PCBITS I2C2_PCbits absolute 0x40022FC4;

 typedef struct tagI2C3_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C3_MSABITS;
sfr volatile typeI2C3_MSABITS I2C3_MSAbits absolute 0x40023000;

 typedef struct tagI2C3_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C3_SOARBITS;
sfr volatile typeI2C3_SOARBITS I2C3_SOARbits absolute 0x40023800;

 typedef struct tagI2C3_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned : 28;
    };
  };
} typeI2C3_SCSRBITS;
sfr volatile typeI2C3_SCSRBITS I2C3_SCSRbits absolute 0x40023804;

 typedef struct tagI2C3_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BUSBSY : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 24;
    };
  };
} typeI2C3_MCSBITS;
sfr volatile typeI2C3_MCSBITS I2C3_MCSbits absolute 0x40023004;

 typedef struct tagI2C3_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C3_SDRBITS;
sfr volatile typeI2C3_SDRBITS I2C3_SDRbits absolute 0x40023808;

 typedef struct tagI2C3_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C3_MDRBITS;
sfr volatile typeI2C3_MDRBITS I2C3_MDRbits absolute 0x40023008;

 typedef struct tagI2C3_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 24;
    };
  };
} typeI2C3_MTPRBITS;
sfr volatile typeI2C3_MTPRBITS I2C3_MTPRbits absolute 0x4002300C;

 typedef struct tagI2C3_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned : 29;
    };
  };
} typeI2C3_SIMRBITS;
sfr volatile typeI2C3_SIMRBITS I2C3_SIMRbits absolute 0x4002380C;

 typedef struct tagI2C3_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned : 29;
    };
  };
} typeI2C3_SRISBITS;
sfr volatile typeI2C3_SRISBITS I2C3_SRISbits absolute 0x40023810;

 typedef struct tagI2C3_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned : 30;
    };
  };
} typeI2C3_MIMRBITS;
sfr volatile typeI2C3_MIMRBITS I2C3_MIMRbits absolute 0x40023010;

 typedef struct tagI2C3_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned : 30;
    };
  };
} typeI2C3_MRISBITS;
sfr volatile typeI2C3_MRISBITS I2C3_MRISbits absolute 0x40023014;

 typedef struct tagI2C3_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned : 29;
    };
  };
} typeI2C3_SMISBITS;
sfr volatile typeI2C3_SMISBITS I2C3_SMISbits absolute 0x40023814;

 typedef struct tagI2C3_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned : 29;
    };
  };
} typeI2C3_SICRBITS;
sfr volatile typeI2C3_SICRBITS I2C3_SICRbits absolute 0x40023818;

 typedef struct tagI2C3_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned : 30;
    };
  };
} typeI2C3_MMISBITS;
sfr volatile typeI2C3_MMISBITS I2C3_MMISbits absolute 0x40023018;

 typedef struct tagI2C3_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned : 30;
    };
  };
} typeI2C3_MICRBITS;
sfr volatile typeI2C3_MICRBITS I2C3_MICRbits absolute 0x4002301C;

 typedef struct tagI2C3_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C3_SOAR2BITS;
sfr volatile typeI2C3_SOAR2BITS I2C3_SOAR2bits absolute 0x4002381C;

 typedef struct tagI2C3_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C3_MCRBITS;
sfr volatile typeI2C3_MCRBITS I2C3_MCRbits absolute 0x40023020;

 typedef struct tagI2C3_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C3_SACKCTLBITS;
sfr volatile typeI2C3_SACKCTLBITS I2C3_SACKCTLbits absolute 0x40023820;

 typedef struct tagI2C3_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C3_MCLKOCNTBITS;
sfr volatile typeI2C3_MCLKOCNTBITS I2C3_MCLKOCNTbits absolute 0x40023024;

 typedef struct tagI2C3_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C3_MBMONBITS;
sfr volatile typeI2C3_MBMONBITS I2C3_MBMONbits absolute 0x4002302C;

 typedef struct tagI2C3_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C3_PPBITS;
sfr volatile typeI2C3_PPBITS I2C3_PPbits absolute 0x40023FC0;

 typedef struct tagI2C3_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C3_PCBITS;
sfr volatile typeI2C3_PCBITS I2C3_PCbits absolute 0x40023FC4;

 typedef struct tagGPIO_PORTE_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTE_IMBITS;
sfr volatile typeGPIO_PORTE_IMBITS GPIO_PORTE_IMbits absolute 0x40024410;

 typedef struct tagGPIO_PORTE_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTE_RISBITS;
sfr volatile typeGPIO_PORTE_RISBITS GPIO_PORTE_RISbits absolute 0x40024414;

 typedef struct tagGPIO_PORTE_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTE_MISBITS;
sfr volatile typeGPIO_PORTE_MISBITS GPIO_PORTE_MISbits absolute 0x40024418;

 typedef struct tagGPIO_PORTE_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTE_ICRBITS;
sfr volatile typeGPIO_PORTE_ICRBITS GPIO_PORTE_ICRbits absolute 0x4002441C;

 typedef struct tagGPIO_PORTE_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTE_LOCKBITS;
sfr volatile typeGPIO_PORTE_LOCKBITS GPIO_PORTE_LOCKbits absolute 0x40024520;

 typedef struct tagGPIO_PORTF_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTF_IMBITS;
sfr volatile typeGPIO_PORTF_IMBITS GPIO_PORTF_IMbits absolute 0x40025410;

 typedef struct tagGPIO_PORTF_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTF_RISBITS;
sfr volatile typeGPIO_PORTF_RISBITS GPIO_PORTF_RISbits absolute 0x40025414;

 typedef struct tagGPIO_PORTF_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTF_MISBITS;
sfr volatile typeGPIO_PORTF_MISBITS GPIO_PORTF_MISbits absolute 0x40025418;

 typedef struct tagGPIO_PORTF_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTF_ICRBITS;
sfr volatile typeGPIO_PORTF_ICRBITS GPIO_PORTF_ICRbits absolute 0x4002541C;

 typedef struct tagGPIO_PORTF_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTF_LOCKBITS;
sfr volatile typeGPIO_PORTF_LOCKBITS GPIO_PORTF_LOCKbits absolute 0x40025520;

 typedef struct tagGPIO_PORTG_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTG_IMBITS;
sfr volatile typeGPIO_PORTG_IMBITS GPIO_PORTG_IMbits absolute 0x40026410;

 typedef struct tagGPIO_PORTG_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTG_RISBITS;
sfr volatile typeGPIO_PORTG_RISBITS GPIO_PORTG_RISbits absolute 0x40026414;

 typedef struct tagGPIO_PORTG_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTG_MISBITS;
sfr volatile typeGPIO_PORTG_MISBITS GPIO_PORTG_MISbits absolute 0x40026418;

 typedef struct tagGPIO_PORTG_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTG_ICRBITS;
sfr volatile typeGPIO_PORTG_ICRBITS GPIO_PORTG_ICRbits absolute 0x4002641C;

 typedef struct tagGPIO_PORTG_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTG_LOCKBITS;
sfr volatile typeGPIO_PORTG_LOCKBITS GPIO_PORTG_LOCKbits absolute 0x40026520;

 typedef struct tagGPIO_PORTH_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTH_IMBITS;
sfr volatile typeGPIO_PORTH_IMBITS GPIO_PORTH_IMbits absolute 0x40027410;

 typedef struct tagGPIO_PORTH_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTH_RISBITS;
sfr volatile typeGPIO_PORTH_RISBITS GPIO_PORTH_RISbits absolute 0x40027414;

 typedef struct tagGPIO_PORTH_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTH_MISBITS;
sfr volatile typeGPIO_PORTH_MISBITS GPIO_PORTH_MISbits absolute 0x40027418;

 typedef struct tagGPIO_PORTH_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTH_ICRBITS;
sfr volatile typeGPIO_PORTH_ICRBITS GPIO_PORTH_ICRbits absolute 0x4002741C;

 typedef struct tagGPIO_PORTH_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTH_LOCKBITS;
sfr volatile typeGPIO_PORTH_LOCKBITS GPIO_PORTH_LOCKbits absolute 0x40027520;

 typedef struct tagPWM0_CTLBITS {
  union {
    struct {
      unsigned PWM_CTL_GLOBALSYNC0 : 1;
      unsigned PWM_CTL_GLOBALSYNC1 : 1;
      unsigned PWM_CTL_GLOBALSYNC2 : 1;
      unsigned PWM_CTL_GLOBALSYNC3 : 1;
      unsigned : 28;
    };
  };
} typePWM0_CTLBITS;
sfr volatile typePWM0_CTLBITS PWM0_CTLbits absolute 0x40028000;

 typedef struct tagPWM0_SYNCBITS {
  union {
    struct {
      unsigned PWM_SYNC_SYNC0 : 1;
      unsigned PWM_SYNC_SYNC1 : 1;
      unsigned PWM_SYNC_SYNC2 : 1;
      unsigned PWM_SYNC_SYNC3 : 1;
      unsigned : 28;
    };
  };
} typePWM0_SYNCBITS;
sfr volatile typePWM0_SYNCBITS PWM0_SYNCbits absolute 0x40028004;

 typedef struct tagPWM0_ENABLEBITS {
  union {
    struct {
      unsigned PWM_ENABLE_PWM0EN : 1;
      unsigned PWM_ENABLE_PWM1EN : 1;
      unsigned PWM_ENABLE_PWM2EN : 1;
      unsigned PWM_ENABLE_PWM3EN : 1;
      unsigned PWM_ENABLE_PWM4EN : 1;
      unsigned PWM_ENABLE_PWM5EN : 1;
      unsigned PWM_ENABLE_PWM6EN : 1;
      unsigned PWM_ENABLE_PWM7EN : 1;
      unsigned : 24;
    };
  };
} typePWM0_ENABLEBITS;
sfr volatile typePWM0_ENABLEBITS PWM0_ENABLEbits absolute 0x40028008;

 typedef struct tagPWM0_INVERTBITS {
  union {
    struct {
      unsigned PWM_INVERT_PWM0INV : 1;
      unsigned PWM_INVERT_PWM1INV : 1;
      unsigned PWM_INVERT_PWM2INV : 1;
      unsigned PWM_INVERT_PWM3INV : 1;
      unsigned PWM_INVERT_PWM4INV : 1;
      unsigned PWM_INVERT_PWM5INV : 1;
      unsigned PWM_INVERT_PWM6INV : 1;
      unsigned PWM_INVERT_PWM7INV : 1;
      unsigned : 24;
    };
  };
} typePWM0_INVERTBITS;
sfr volatile typePWM0_INVERTBITS PWM0_INVERTbits absolute 0x4002800C;

 typedef struct tagPWM0_FAULTBITS {
  union {
    struct {
      unsigned PWM_FAULT_FAULT0 : 1;
      unsigned PWM_FAULT_FAULT1 : 1;
      unsigned PWM_FAULT_FAULT2 : 1;
      unsigned PWM_FAULT_FAULT3 : 1;
      unsigned PWM_FAULT_FAULT4 : 1;
      unsigned PWM_FAULT_FAULT5 : 1;
      unsigned PWM_FAULT_FAULT6 : 1;
      unsigned PWM_FAULT_FAULT7 : 1;
      unsigned : 24;
    };
  };
} typePWM0_FAULTBITS;
sfr volatile typePWM0_FAULTBITS PWM0_FAULTbits absolute 0x40028010;

 typedef struct tagPWM0_INTENBITS {
  union {
    struct {
      unsigned PWM_INTEN_INTPWM0 : 1;
      unsigned PWM_INTEN_INTPWM1 : 1;
      unsigned PWM_INTEN_INTPWM2 : 1;
      unsigned PWM_INTEN_INTPWM3 : 1;
      unsigned : 12;
      unsigned PWM_INTEN_INTFAULT0 : 1;
      unsigned PWM_INTEN_INTFAULT1 : 1;
      unsigned PWM_INTEN_INTFAULT2 : 1;
      unsigned PWM_INTEN_INTFAULT3 : 1;
      unsigned : 12;
    };
  };
} typePWM0_INTENBITS;
sfr volatile typePWM0_INTENBITS PWM0_INTENbits absolute 0x40028014;

 typedef struct tagPWM0_RISBITS {
  union {
    struct {
      unsigned PWM_RIS_INTPWM0 : 1;
      unsigned PWM_RIS_INTPWM1 : 1;
      unsigned PWM_RIS_INTPWM2 : 1;
      unsigned PWM_RIS_INTPWM3 : 1;
      unsigned : 12;
      unsigned PWM_RIS_INTFAULT0 : 1;
      unsigned PWM_RIS_INTFAULT1 : 1;
      unsigned PWM_RIS_INTFAULT2 : 1;
      unsigned PWM_RIS_INTFAULT3 : 1;
      unsigned : 12;
    };
  };
} typePWM0_RISBITS;
sfr volatile typePWM0_RISBITS PWM0_RISbits absolute 0x40028018;

 typedef struct tagPWM0_ISCBITS {
  union {
    struct {
      unsigned PWM_ISC_INTPWM0 : 1;
      unsigned PWM_ISC_INTPWM1 : 1;
      unsigned PWM_ISC_INTPWM2 : 1;
      unsigned PWM_ISC_INTPWM3 : 1;
      unsigned : 12;
      unsigned PWM_ISC_INTFAULT0 : 1;
      unsigned PWM_ISC_INTFAULT1 : 1;
      unsigned PWM_ISC_INTFAULT2 : 1;
      unsigned PWM_ISC_INTFAULT3 : 1;
      unsigned : 12;
    };
  };
} typePWM0_ISCBITS;
sfr volatile typePWM0_ISCBITS PWM0_ISCbits absolute 0x4002801C;

 typedef struct tagPWM0_STATUSBITS {
  union {
    struct {
      unsigned PWM_STATUS_FAULT0 : 1;
      unsigned PWM_STATUS_FAULT1 : 1;
      unsigned PWM_STATUS_FAULT2 : 1;
      unsigned PWM_STATUS_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0_STATUSBITS;
sfr volatile typePWM0_STATUSBITS PWM0_STATUSbits absolute 0x40028020;

 typedef struct tagPWM0_FAULTVALBITS {
  union {
    struct {
      unsigned PWM_FAULTVAL_PWM0 : 1;
      unsigned PWM_FAULTVAL_PWM1 : 1;
      unsigned PWM_FAULTVAL_PWM2 : 1;
      unsigned PWM_FAULTVAL_PWM3 : 1;
      unsigned PWM_FAULTVAL_PWM4 : 1;
      unsigned PWM_FAULTVAL_PWM5 : 1;
      unsigned PWM_FAULTVAL_PWM6 : 1;
      unsigned PWM_FAULTVAL_PWM7 : 1;
      unsigned : 24;
    };
  };
} typePWM0_FAULTVALBITS;
sfr volatile typePWM0_FAULTVALBITS PWM0_FAULTVALbits absolute 0x40028024;

 typedef struct tagPWM0_ENUPDBITS {
  union {
    struct {
      unsigned PWM_ENUPD_ENUPD0 : 2;
      unsigned PWM_ENUPD_ENUPD1 : 2;
      unsigned PWM_ENUPD_ENUPD2 : 2;
      unsigned PWM_ENUPD_ENUPD3 : 2;
      unsigned PWM_ENUPD_ENUPD4 : 2;
      unsigned PWM_ENUPD_ENUPD5 : 2;
      unsigned PWM_ENUPD_ENUPD6 : 2;
      unsigned PWM_ENUPD_ENUPD7 : 2;
      unsigned : 16;
    };
  };
} typePWM0_ENUPDBITS;
sfr volatile typePWM0_ENUPDBITS PWM0_ENUPDbits absolute 0x40028028;

 typedef struct tagPWM0__0_CTLBITS {
  union {
    struct {
      unsigned PWM_0_CTL_ENABLE : 1;
      unsigned PWM_0_CTL_MODE : 1;
      unsigned PWM_0_CTL_DEBUG : 1;
      unsigned PWM_0_CTL_LOADUPD : 1;
      unsigned PWM_0_CTL_CMPAUPD : 1;
      unsigned PWM_0_CTL_CMPBUPD : 1;
      unsigned PWM_0_CTL_GENAUPD : 2;
      unsigned PWM_0_CTL_GENBUPD : 2;
      unsigned PWM_0_CTL_DBCTLUPD : 2;
      unsigned PWM_0_CTL_DBRISEUPD : 2;
      unsigned PWM_0_CTL_DBFALLUPD : 2;
      unsigned PWM_0_CTL_FLTSRC : 1;
      unsigned PWM_0_CTL_MINFLTPER : 1;
      unsigned PWM_0_CTL_LATCH : 1;
      unsigned : 13;
    };
  };
} typePWM0__0_CTLBITS;
sfr volatile typePWM0__0_CTLBITS PWM0__0_CTLbits absolute 0x40028040;

 typedef struct tagPWM0__0_INTENBITS {
  union {
    struct {
      unsigned PWM_0_INTEN_INTCNTZERO : 1;
      unsigned PWM_0_INTEN_INTCNTLOAD : 1;
      unsigned PWM_0_INTEN_INTCMPAU : 1;
      unsigned PWM_0_INTEN_INTCMPAD : 1;
      unsigned PWM_0_INTEN_INTCMPBU : 1;
      unsigned PWM_0_INTEN_INTCMPBD : 1;
      unsigned : 2;
      unsigned PWM_0_INTEN_TRCNTZERO : 1;
      unsigned PWM_0_INTEN_TRCNTLOAD : 1;
      unsigned PWM_0_INTEN_TRCMPAU : 1;
      unsigned PWM_0_INTEN_TRCMPAD : 1;
      unsigned PWM_0_INTEN_TRCMPBU : 1;
      unsigned PWM_0_INTEN_TRCMPBD : 1;
      unsigned : 18;
    };
  };
} typePWM0__0_INTENBITS;
sfr volatile typePWM0__0_INTENBITS PWM0__0_INTENbits absolute 0x40028044;

 typedef struct tagPWM0__0_RISBITS {
  union {
    struct {
      unsigned PWM_0_RIS_INTCNTZERO : 1;
      unsigned PWM_0_RIS_INTCNTLOAD : 1;
      unsigned PWM_0_RIS_INTCMPAU : 1;
      unsigned PWM_0_RIS_INTCMPAD : 1;
      unsigned PWM_0_RIS_INTCMPBU : 1;
      unsigned PWM_0_RIS_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__0_RISBITS;
sfr volatile typePWM0__0_RISBITS PWM0__0_RISbits absolute 0x40028048;

 typedef struct tagPWM0__0_ISCBITS {
  union {
    struct {
      unsigned PWM_0_ISC_INTCNTZERO : 1;
      unsigned PWM_0_ISC_INTCNTLOAD : 1;
      unsigned PWM_0_ISC_INTCMPAU : 1;
      unsigned PWM_0_ISC_INTCMPAD : 1;
      unsigned PWM_0_ISC_INTCMPBU : 1;
      unsigned PWM_0_ISC_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__0_ISCBITS;
sfr volatile typePWM0__0_ISCBITS PWM0__0_ISCbits absolute 0x4002804C;

 typedef struct tagPWM0__0_LOADBITS {
  union {
    struct {
      unsigned PWM_0_LOAD : 16;
      unsigned : 16;
    };
  };
} typePWM0__0_LOADBITS;
sfr volatile typePWM0__0_LOADBITS PWM0__0_LOADbits absolute 0x40028050;

 typedef struct tagPWM0__0_COUNTBITS {
  union {
    struct {
      unsigned PWM_0_COUNT : 16;
      unsigned : 16;
    };
  };
} typePWM0__0_COUNTBITS;
sfr volatile typePWM0__0_COUNTBITS PWM0__0_COUNTbits absolute 0x40028054;

 typedef struct tagPWM0__0_CMPABITS {
  union {
    struct {
      unsigned PWM_0_CMPA : 16;
      unsigned : 16;
    };
  };
} typePWM0__0_CMPABITS;
sfr volatile typePWM0__0_CMPABITS PWM0__0_CMPAbits absolute 0x40028058;

 typedef struct tagPWM0__0_CMPBBITS {
  union {
    struct {
      unsigned PWM_0_CMPB : 16;
      unsigned : 16;
    };
  };
} typePWM0__0_CMPBBITS;
sfr volatile typePWM0__0_CMPBBITS PWM0__0_CMPBbits absolute 0x4002805C;

 typedef struct tagPWM0__0_GENABITS {
  union {
    struct {
      unsigned PWM_0_GENA_ACTZERO : 2;
      unsigned PWM_0_GENA_ACTLOAD : 2;
      unsigned PWM_0_GENA_ACTCMPAU : 2;
      unsigned PWM_0_GENA_ACTCMPAD : 2;
      unsigned PWM_0_GENA_ACTCMPBU : 2;
      unsigned PWM_0_GENA_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__0_GENABITS;
sfr volatile typePWM0__0_GENABITS PWM0__0_GENAbits absolute 0x40028060;

 typedef struct tagPWM0__0_GENBBITS {
  union {
    struct {
      unsigned PWM_0_GENB_ACTZERO : 2;
      unsigned PWM_0_GENB_ACTLOAD : 2;
      unsigned PWM_0_GENB_ACTCMPAU : 2;
      unsigned PWM_0_GENB_ACTCMPAD : 2;
      unsigned PWM_0_GENB_ACTCMPBU : 2;
      unsigned PWM_0_GENB_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__0_GENBBITS;
sfr volatile typePWM0__0_GENBBITS PWM0__0_GENBbits absolute 0x40028064;

 typedef struct tagPWM0__0_DBCTLBITS {
  union {
    struct {
      unsigned PWM_0_DBCTL_ENABLE : 1;
      unsigned : 31;
    };
  };
} typePWM0__0_DBCTLBITS;
sfr volatile typePWM0__0_DBCTLBITS PWM0__0_DBCTLbits absolute 0x40028068;

 typedef struct tagPWM0__0_DBRISEBITS {
  union {
    struct {
      unsigned PWM_0_DBRISE_DELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__0_DBRISEBITS;
sfr volatile typePWM0__0_DBRISEBITS PWM0__0_DBRISEbits absolute 0x4002806C;

 typedef struct tagPWM0__0_DBFALLBITS {
  union {
    struct {
      unsigned PWM_0_DBFALL_DELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__0_DBFALLBITS;
sfr volatile typePWM0__0_DBFALLBITS PWM0__0_DBFALLbits absolute 0x40028070;

 typedef struct tagPWM0__0_FLTSRC0BITS {
  union {
    struct {
      unsigned PWM_0_FLTSRC0_FAULT0 : 1;
      unsigned PWM_0_FLTSRC0_FAULT1 : 1;
      unsigned PWM_0_FLTSRC0_FAULT2 : 1;
      unsigned PWM_0_FLTSRC0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__0_FLTSRC0BITS;
sfr volatile typePWM0__0_FLTSRC0BITS PWM0__0_FLTSRC0bits absolute 0x40028074;

 typedef struct tagPWM0__0_FLTSRC1BITS {
  union {
    struct {
      unsigned PWM_0_FLTSRC1_DCMP0 : 1;
      unsigned PWM_0_FLTSRC1_DCMP1 : 1;
      unsigned PWM_0_FLTSRC1_DCMP2 : 1;
      unsigned PWM_0_FLTSRC1_DCMP3 : 1;
      unsigned PWM_0_FLTSRC1_DCMP4 : 1;
      unsigned PWM_0_FLTSRC1_DCMP5 : 1;
      unsigned PWM_0_FLTSRC1_DCMP6 : 1;
      unsigned PWM_0_FLTSRC1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__0_FLTSRC1BITS;
sfr volatile typePWM0__0_FLTSRC1BITS PWM0__0_FLTSRC1bits absolute 0x40028078;

 typedef struct tagPWM0__0_MINFLTPERBITS {
  union {
    struct {
      unsigned PWM_0_MINFLTPER : 16;
      unsigned : 16;
    };
  };
} typePWM0__0_MINFLTPERBITS;
sfr volatile typePWM0__0_MINFLTPERBITS PWM0__0_MINFLTPERbits absolute 0x4002807C;

 typedef struct tagPWM0__1_CTLBITS {
  union {
    struct {
      unsigned PWM_1_CTL_ENABLE : 1;
      unsigned PWM_1_CTL_MODE : 1;
      unsigned PWM_1_CTL_DEBUG : 1;
      unsigned PWM_1_CTL_LOADUPD : 1;
      unsigned PWM_1_CTL_CMPAUPD : 1;
      unsigned PWM_1_CTL_CMPBUPD : 1;
      unsigned PWM_1_CTL_GENAUPD : 2;
      unsigned PWM_1_CTL_GENBUPD : 2;
      unsigned PWM_1_CTL_DBCTLUPD : 2;
      unsigned PWM_1_CTL_DBRISEUPD : 2;
      unsigned PWM_1_CTL_DBFALLUPD : 2;
      unsigned PWM_1_CTL_FLTSRC : 1;
      unsigned PWM_1_CTL_MINFLTPER : 1;
      unsigned PWM_1_CTL_LATCH : 1;
      unsigned : 13;
    };
  };
} typePWM0__1_CTLBITS;
sfr volatile typePWM0__1_CTLBITS PWM0__1_CTLbits absolute 0x40028080;

 typedef struct tagPWM0__1_INTENBITS {
  union {
    struct {
      unsigned PWM_1_INTEN_INTCNTZERO : 1;
      unsigned PWM_1_INTEN_INTCNTLOAD : 1;
      unsigned PWM_1_INTEN_INTCMPAU : 1;
      unsigned PWM_1_INTEN_INTCMPAD : 1;
      unsigned PWM_1_INTEN_INTCMPBU : 1;
      unsigned PWM_1_INTEN_INTCMPBD : 1;
      unsigned : 2;
      unsigned PWM_1_INTEN_TRCNTZERO : 1;
      unsigned PWM_1_INTEN_TRCNTLOAD : 1;
      unsigned PWM_1_INTEN_TRCMPAU : 1;
      unsigned PWM_1_INTEN_TRCMPAD : 1;
      unsigned PWM_1_INTEN_TRCMPBU : 1;
      unsigned PWM_1_INTEN_TRCMPBD : 1;
      unsigned : 18;
    };
  };
} typePWM0__1_INTENBITS;
sfr volatile typePWM0__1_INTENBITS PWM0__1_INTENbits absolute 0x40028084;

 typedef struct tagPWM0__1_RISBITS {
  union {
    struct {
      unsigned PWM_1_RIS_INTCNTZERO : 1;
      unsigned PWM_1_RIS_INTCNTLOAD : 1;
      unsigned PWM_1_RIS_INTCMPAU : 1;
      unsigned PWM_1_RIS_INTCMPAD : 1;
      unsigned PWM_1_RIS_INTCMPBU : 1;
      unsigned PWM_1_RIS_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__1_RISBITS;
sfr volatile typePWM0__1_RISBITS PWM0__1_RISbits absolute 0x40028088;

 typedef struct tagPWM0__1_ISCBITS {
  union {
    struct {
      unsigned PWM_1_ISC_INTCNTZERO : 1;
      unsigned PWM_1_ISC_INTCNTLOAD : 1;
      unsigned PWM_1_ISC_INTCMPAU : 1;
      unsigned PWM_1_ISC_INTCMPAD : 1;
      unsigned PWM_1_ISC_INTCMPBU : 1;
      unsigned PWM_1_ISC_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__1_ISCBITS;
sfr volatile typePWM0__1_ISCBITS PWM0__1_ISCbits absolute 0x4002808C;

 typedef struct tagPWM0__1_LOADBITS {
  union {
    struct {
      unsigned PWM_1_LOAD_LOAD : 16;
      unsigned : 16;
    };
  };
} typePWM0__1_LOADBITS;
sfr volatile typePWM0__1_LOADBITS PWM0__1_LOADbits absolute 0x40028090;

 typedef struct tagPWM0__1_COUNTBITS {
  union {
    struct {
      unsigned PWM_1_COUNT_COUNT : 16;
      unsigned : 16;
    };
  };
} typePWM0__1_COUNTBITS;
sfr volatile typePWM0__1_COUNTBITS PWM0__1_COUNTbits absolute 0x40028094;

 typedef struct tagPWM0__1_CMPABITS {
  union {
    struct {
      unsigned PWM_1_CMPA_COMPA : 16;
      unsigned : 16;
    };
  };
} typePWM0__1_CMPABITS;
sfr volatile typePWM0__1_CMPABITS PWM0__1_CMPAbits absolute 0x40028098;

 typedef struct tagPWM0__1_CMPBBITS {
  union {
    struct {
      unsigned PWM_1_CMPB_COMPB : 16;
      unsigned : 16;
    };
  };
} typePWM0__1_CMPBBITS;
sfr volatile typePWM0__1_CMPBBITS PWM0__1_CMPBbits absolute 0x4002809C;

 typedef struct tagPWM0__1_GENABITS {
  union {
    struct {
      unsigned PWM_1_GENA_ACTZERO : 2;
      unsigned PWM_1_GENA_ACTLOAD : 2;
      unsigned PWM_1_GENA_ACTCMPAU : 2;
      unsigned PWM_1_GENA_ACTCMPAD : 2;
      unsigned PWM_1_GENA_ACTCMPBU : 2;
      unsigned PWM_1_GENA_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__1_GENABITS;
sfr volatile typePWM0__1_GENABITS PWM0__1_GENAbits absolute 0x400280A0;

 typedef struct tagPWM0__1_GENBBITS {
  union {
    struct {
      unsigned PWM_1_GENB_ACTZERO : 2;
      unsigned PWM_1_GENB_ACTLOAD : 2;
      unsigned PWM_1_GENB_ACTCMPAU : 2;
      unsigned PWM_1_GENB_ACTCMPAD : 2;
      unsigned PWM_1_GENB_ACTCMPBU : 2;
      unsigned PWM_1_GENB_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__1_GENBBITS;
sfr volatile typePWM0__1_GENBBITS PWM0__1_GENBbits absolute 0x400280A4;

 typedef struct tagPWM0__1_DBCTLBITS {
  union {
    struct {
      unsigned PWM_1_DBCTL_ENABLE : 1;
      unsigned : 31;
    };
  };
} typePWM0__1_DBCTLBITS;
sfr volatile typePWM0__1_DBCTLBITS PWM0__1_DBCTLbits absolute 0x400280A8;

 typedef struct tagPWM0__1_DBRISEBITS {
  union {
    struct {
      unsigned PWM_1_DBRISE_RISEDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__1_DBRISEBITS;
sfr volatile typePWM0__1_DBRISEBITS PWM0__1_DBRISEbits absolute 0x400280AC;

 typedef struct tagPWM0__1_DBFALLBITS {
  union {
    struct {
      unsigned PWM_1_DBFALL_FALLDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__1_DBFALLBITS;
sfr volatile typePWM0__1_DBFALLBITS PWM0__1_DBFALLbits absolute 0x400280B0;

 typedef struct tagPWM0__1_FLTSRC0BITS {
  union {
    struct {
      unsigned PWM_1_FLTSRC0_FAULT0 : 1;
      unsigned PWM_1_FLTSRC0_FAULT1 : 1;
      unsigned PWM_1_FLTSRC0_FAULT2 : 1;
      unsigned PWM_1_FLTSRC0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__1_FLTSRC0BITS;
sfr volatile typePWM0__1_FLTSRC0BITS PWM0__1_FLTSRC0bits absolute 0x400280B4;

 typedef struct tagPWM0__1_FLTSRC1BITS {
  union {
    struct {
      unsigned PWM_1_FLTSRC1_DCMP0 : 1;
      unsigned PWM_1_FLTSRC1_DCMP1 : 1;
      unsigned PWM_1_FLTSRC1_DCMP2 : 1;
      unsigned PWM_1_FLTSRC1_DCMP3 : 1;
      unsigned PWM_1_FLTSRC1_DCMP4 : 1;
      unsigned PWM_1_FLTSRC1_DCMP5 : 1;
      unsigned PWM_1_FLTSRC1_DCMP6 : 1;
      unsigned PWM_1_FLTSRC1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__1_FLTSRC1BITS;
sfr volatile typePWM0__1_FLTSRC1BITS PWM0__1_FLTSRC1bits absolute 0x400280B8;

 typedef struct tagPWM0__1_MINFLTPERBITS {
  union {
    struct {
      unsigned PWM_1_MINFLTPER_MFP : 16;
      unsigned : 16;
    };
  };
} typePWM0__1_MINFLTPERBITS;
sfr volatile typePWM0__1_MINFLTPERBITS PWM0__1_MINFLTPERbits absolute 0x400280BC;

 typedef struct tagPWM0__2_CTLBITS {
  union {
    struct {
      unsigned PWM_2_CTL_ENABLE : 1;
      unsigned PWM_2_CTL_MODE : 1;
      unsigned PWM_2_CTL_DEBUG : 1;
      unsigned PWM_2_CTL_LOADUPD : 1;
      unsigned PWM_2_CTL_CMPAUPD : 1;
      unsigned PWM_2_CTL_CMPBUPD : 1;
      unsigned PWM_2_CTL_GENAUPD : 2;
      unsigned PWM_2_CTL_GENBUPD : 2;
      unsigned PWM_2_CTL_DBCTLUPD : 2;
      unsigned PWM_2_CTL_DBRISEUPD : 2;
      unsigned PWM_2_CTL_DBFALLUPD : 2;
      unsigned PWM_2_CTL_FLTSRC : 1;
      unsigned PWM_2_CTL_MINFLTPER : 1;
      unsigned PWM_2_CTL_LATCH : 1;
      unsigned : 13;
    };
  };
} typePWM0__2_CTLBITS;
sfr volatile typePWM0__2_CTLBITS PWM0__2_CTLbits absolute 0x400280C0;

 typedef struct tagPWM0__2_INTENBITS {
  union {
    struct {
      unsigned PWM_2_INTEN_INTCNTZERO : 1;
      unsigned PWM_2_INTEN_INTCNTLOAD : 1;
      unsigned PWM_2_INTEN_INTCMPAU : 1;
      unsigned PWM_2_INTEN_INTCMPAD : 1;
      unsigned PWM_2_INTEN_INTCMPBU : 1;
      unsigned PWM_2_INTEN_INTCMPBD : 1;
      unsigned : 2;
      unsigned PWM_2_INTEN_TRCNTZERO : 1;
      unsigned PWM_2_INTEN_TRCNTLOAD : 1;
      unsigned PWM_2_INTEN_TRCMPAU : 1;
      unsigned PWM_2_INTEN_TRCMPAD : 1;
      unsigned PWM_2_INTEN_TRCMPBU : 1;
      unsigned PWM_2_INTEN_TRCMPBD : 1;
      unsigned : 18;
    };
  };
} typePWM0__2_INTENBITS;
sfr volatile typePWM0__2_INTENBITS PWM0__2_INTENbits absolute 0x400280C4;

 typedef struct tagPWM0__2_RISBITS {
  union {
    struct {
      unsigned PWM_2_RIS_INTCNTZERO : 1;
      unsigned PWM_2_RIS_INTCNTLOAD : 1;
      unsigned PWM_2_RIS_INTCMPAU : 1;
      unsigned PWM_2_RIS_INTCMPAD : 1;
      unsigned PWM_2_RIS_INTCMPBU : 1;
      unsigned PWM_2_RIS_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__2_RISBITS;
sfr volatile typePWM0__2_RISBITS PWM0__2_RISbits absolute 0x400280C8;

 typedef struct tagPWM0__2_ISCBITS {
  union {
    struct {
      unsigned PWM_2_ISC_INTCNTZERO : 1;
      unsigned PWM_2_ISC_INTCNTLOAD : 1;
      unsigned PWM_2_ISC_INTCMPAU : 1;
      unsigned PWM_2_ISC_INTCMPAD : 1;
      unsigned PWM_2_ISC_INTCMPBU : 1;
      unsigned PWM_2_ISC_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__2_ISCBITS;
sfr volatile typePWM0__2_ISCBITS PWM0__2_ISCbits absolute 0x400280CC;

 typedef struct tagPWM0__2_LOADBITS {
  union {
    struct {
      unsigned PWM_2_LOAD_LOAD : 16;
      unsigned : 16;
    };
  };
} typePWM0__2_LOADBITS;
sfr volatile typePWM0__2_LOADBITS PWM0__2_LOADbits absolute 0x400280D0;

 typedef struct tagPWM0__2_COUNTBITS {
  union {
    struct {
      unsigned PWM_2_COUNT_COUNT : 16;
      unsigned : 16;
    };
  };
} typePWM0__2_COUNTBITS;
sfr volatile typePWM0__2_COUNTBITS PWM0__2_COUNTbits absolute 0x400280D4;

 typedef struct tagPWM0__2_CMPABITS {
  union {
    struct {
      unsigned PWM_2_CMPA_COMPA : 16;
      unsigned : 16;
    };
  };
} typePWM0__2_CMPABITS;
sfr volatile typePWM0__2_CMPABITS PWM0__2_CMPAbits absolute 0x400280D8;

 typedef struct tagPWM0__2_CMPBBITS {
  union {
    struct {
      unsigned PWM_2_CMPB_COMPB : 16;
      unsigned : 16;
    };
  };
} typePWM0__2_CMPBBITS;
sfr volatile typePWM0__2_CMPBBITS PWM0__2_CMPBbits absolute 0x400280DC;

 typedef struct tagPWM0__2_GENABITS {
  union {
    struct {
      unsigned PWM_2_GENA_ACTZERO : 2;
      unsigned PWM_2_GENA_ACTLOAD : 2;
      unsigned PWM_2_GENA_ACTCMPAU : 2;
      unsigned PWM_2_GENA_ACTCMPAD : 2;
      unsigned PWM_2_GENA_ACTCMPBU : 2;
      unsigned PWM_2_GENA_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__2_GENABITS;
sfr volatile typePWM0__2_GENABITS PWM0__2_GENAbits absolute 0x400280E0;

 typedef struct tagPWM0__2_GENBBITS {
  union {
    struct {
      unsigned PWM_2_GENB_ACTZERO : 2;
      unsigned PWM_2_GENB_ACTLOAD : 2;
      unsigned PWM_2_GENB_ACTCMPAU : 2;
      unsigned PWM_2_GENB_ACTCMPAD : 2;
      unsigned PWM_2_GENB_ACTCMPBU : 2;
      unsigned PWM_2_GENB_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__2_GENBBITS;
sfr volatile typePWM0__2_GENBBITS PWM0__2_GENBbits absolute 0x400280E4;

 typedef struct tagPWM0__2_DBCTLBITS {
  union {
    struct {
      unsigned PWM_2_DBCTL_ENABLE : 1;
      unsigned : 31;
    };
  };
} typePWM0__2_DBCTLBITS;
sfr volatile typePWM0__2_DBCTLBITS PWM0__2_DBCTLbits absolute 0x400280E8;

 typedef struct tagPWM0__2_DBRISEBITS {
  union {
    struct {
      unsigned PWM_2_DBRISE_RISEDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__2_DBRISEBITS;
sfr volatile typePWM0__2_DBRISEBITS PWM0__2_DBRISEbits absolute 0x400280EC;

 typedef struct tagPWM0__2_DBFALLBITS {
  union {
    struct {
      unsigned PWM_2_DBFALL_FALLDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__2_DBFALLBITS;
sfr volatile typePWM0__2_DBFALLBITS PWM0__2_DBFALLbits absolute 0x400280F0;

 typedef struct tagPWM0__2_FLTSRC0BITS {
  union {
    struct {
      unsigned PWM_2_FLTSRC0_FAULT0 : 1;
      unsigned PWM_2_FLTSRC0_FAULT1 : 1;
      unsigned PWM_2_FLTSRC0_FAULT2 : 1;
      unsigned PWM_2_FLTSRC0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__2_FLTSRC0BITS;
sfr volatile typePWM0__2_FLTSRC0BITS PWM0__2_FLTSRC0bits absolute 0x400280F4;

 typedef struct tagPWM0__2_FLTSRC1BITS {
  union {
    struct {
      unsigned PWM_2_FLTSRC1_DCMP0 : 1;
      unsigned PWM_2_FLTSRC1_DCMP1 : 1;
      unsigned PWM_2_FLTSRC1_DCMP2 : 1;
      unsigned PWM_2_FLTSRC1_DCMP3 : 1;
      unsigned PWM_2_FLTSRC1_DCMP4 : 1;
      unsigned PWM_2_FLTSRC1_DCMP5 : 1;
      unsigned PWM_2_FLTSRC1_DCMP6 : 1;
      unsigned PWM_2_FLTSRC1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__2_FLTSRC1BITS;
sfr volatile typePWM0__2_FLTSRC1BITS PWM0__2_FLTSRC1bits absolute 0x400280F8;

 typedef struct tagPWM0__2_MINFLTPERBITS {
  union {
    struct {
      unsigned PWM_2_MINFLTPER_MFP : 16;
      unsigned : 16;
    };
  };
} typePWM0__2_MINFLTPERBITS;
sfr volatile typePWM0__2_MINFLTPERBITS PWM0__2_MINFLTPERbits absolute 0x400280FC;

 typedef struct tagPWM0__3_CTLBITS {
  union {
    struct {
      unsigned PWM_3_CTL_ENABLE : 1;
      unsigned PWM_3_CTL_MODE : 1;
      unsigned PWM_3_CTL_DEBUG : 1;
      unsigned PWM_3_CTL_LOADUPD : 1;
      unsigned PWM_3_CTL_CMPAUPD : 1;
      unsigned PWM_3_CTL_CMPBUPD : 1;
      unsigned PWM_3_CTL_GENAUPD : 2;
      unsigned PWM_3_CTL_GENBUPD : 2;
      unsigned PWM_3_CTL_DBCTLUPD : 2;
      unsigned PWM_3_CTL_DBRISEUPD : 2;
      unsigned PWM_3_CTL_DBFALLUPD : 2;
      unsigned PWM_3_CTL_FLTSRC : 1;
      unsigned PWM_3_CTL_MINFLTPER : 1;
      unsigned PWM_3_CTL_LATCH : 1;
      unsigned : 13;
    };
  };
} typePWM0__3_CTLBITS;
sfr volatile typePWM0__3_CTLBITS PWM0__3_CTLbits absolute 0x40028100;

 typedef struct tagPWM0__3_INTENBITS {
  union {
    struct {
      unsigned PWM_3_INTEN_INTCNTZERO : 1;
      unsigned PWM_3_INTEN_INTCNTLOAD : 1;
      unsigned PWM_3_INTEN_INTCMPAU : 1;
      unsigned PWM_3_INTEN_INTCMPAD : 1;
      unsigned PWM_3_INTEN_INTCMPBU : 1;
      unsigned PWM_3_INTEN_INTCMPBD : 1;
      unsigned : 2;
      unsigned PWM_3_INTEN_TRCNTZERO : 1;
      unsigned PWM_3_INTEN_TRCNTLOAD : 1;
      unsigned PWM_3_INTEN_TRCMPAU : 1;
      unsigned PWM_3_INTEN_TRCMPAD : 1;
      unsigned PWM_3_INTEN_TRCMPBU : 1;
      unsigned PWM_3_INTEN_TRCMPBD : 1;
      unsigned : 18;
    };
  };
} typePWM0__3_INTENBITS;
sfr volatile typePWM0__3_INTENBITS PWM0__3_INTENbits absolute 0x40028104;

 typedef struct tagPWM0__3_RISBITS {
  union {
    struct {
      unsigned PWM_3_RIS_INTCNTZERO : 1;
      unsigned PWM_3_RIS_INTCNTLOAD : 1;
      unsigned PWM_3_RIS_INTCMPAU : 1;
      unsigned PWM_3_RIS_INTCMPAD : 1;
      unsigned PWM_3_RIS_INTCMPBU : 1;
      unsigned PWM_3_RIS_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__3_RISBITS;
sfr volatile typePWM0__3_RISBITS PWM0__3_RISbits absolute 0x40028108;

 typedef struct tagPWM0__3_ISCBITS {
  union {
    struct {
      unsigned PWM_3_ISC_INTCNTZERO : 1;
      unsigned PWM_3_ISC_INTCNTLOAD : 1;
      unsigned PWM_3_ISC_INTCMPAU : 1;
      unsigned PWM_3_ISC_INTCMPAD : 1;
      unsigned PWM_3_ISC_INTCMPBU : 1;
      unsigned PWM_3_ISC_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM0__3_ISCBITS;
sfr volatile typePWM0__3_ISCBITS PWM0__3_ISCbits absolute 0x4002810C;

 typedef struct tagPWM0__3_LOADBITS {
  union {
    struct {
      unsigned PWM_3_LOAD_LOAD : 16;
      unsigned : 16;
    };
  };
} typePWM0__3_LOADBITS;
sfr volatile typePWM0__3_LOADBITS PWM0__3_LOADbits absolute 0x40028110;

 typedef struct tagPWM0__3_COUNTBITS {
  union {
    struct {
      unsigned PWM_3_COUNT_COUNT : 16;
      unsigned : 16;
    };
  };
} typePWM0__3_COUNTBITS;
sfr volatile typePWM0__3_COUNTBITS PWM0__3_COUNTbits absolute 0x40028114;

 typedef struct tagPWM0__3_CMPABITS {
  union {
    struct {
      unsigned PWM_3_CMPA_COMPA : 16;
      unsigned : 16;
    };
  };
} typePWM0__3_CMPABITS;
sfr volatile typePWM0__3_CMPABITS PWM0__3_CMPAbits absolute 0x40028118;

 typedef struct tagPWM0__3_CMPBBITS {
  union {
    struct {
      unsigned PWM_3_CMPB_COMPB : 16;
      unsigned : 16;
    };
  };
} typePWM0__3_CMPBBITS;
sfr volatile typePWM0__3_CMPBBITS PWM0__3_CMPBbits absolute 0x4002811C;

 typedef struct tagPWM0__3_GENABITS {
  union {
    struct {
      unsigned PWM_3_GENA_ACTZERO : 2;
      unsigned PWM_3_GENA_ACTLOAD : 2;
      unsigned PWM_3_GENA_ACTCMPAU : 2;
      unsigned PWM_3_GENA_ACTCMPAD : 2;
      unsigned PWM_3_GENA_ACTCMPBU : 2;
      unsigned PWM_3_GENA_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__3_GENABITS;
sfr volatile typePWM0__3_GENABITS PWM0__3_GENAbits absolute 0x40028120;

 typedef struct tagPWM0__3_GENBBITS {
  union {
    struct {
      unsigned PWM_3_GENB_ACTZERO : 2;
      unsigned PWM_3_GENB_ACTLOAD : 2;
      unsigned PWM_3_GENB_ACTCMPAU : 2;
      unsigned PWM_3_GENB_ACTCMPAD : 2;
      unsigned PWM_3_GENB_ACTCMPBU : 2;
      unsigned PWM_3_GENB_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM0__3_GENBBITS;
sfr volatile typePWM0__3_GENBBITS PWM0__3_GENBbits absolute 0x40028124;

 typedef struct tagPWM0__3_DBCTLBITS {
  union {
    struct {
      unsigned PWM_3_DBCTL_ENABLE : 1;
      unsigned : 31;
    };
  };
} typePWM0__3_DBCTLBITS;
sfr volatile typePWM0__3_DBCTLBITS PWM0__3_DBCTLbits absolute 0x40028128;

 typedef struct tagPWM0__3_DBRISEBITS {
  union {
    struct {
      unsigned PWM_3_DBRISE_RISEDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__3_DBRISEBITS;
sfr volatile typePWM0__3_DBRISEBITS PWM0__3_DBRISEbits absolute 0x4002812C;

 typedef struct tagPWM0__3_DBFALLBITS {
  union {
    struct {
      unsigned PWM_3_DBFALL_FALLDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM0__3_DBFALLBITS;
sfr volatile typePWM0__3_DBFALLBITS PWM0__3_DBFALLbits absolute 0x40028130;

 typedef struct tagPWM0__3_FLTSRC0BITS {
  union {
    struct {
      unsigned PWM_3_FLTSRC0_FAULT0 : 1;
      unsigned PWM_3_FLTSRC0_FAULT1 : 1;
      unsigned PWM_3_FLTSRC0_FAULT2 : 1;
      unsigned PWM_3_FLTSRC0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__3_FLTSRC0BITS;
sfr volatile typePWM0__3_FLTSRC0BITS PWM0__3_FLTSRC0bits absolute 0x40028134;

 typedef struct tagPWM0__3_FLTSRC1BITS {
  union {
    struct {
      unsigned PWM_3_FLTSRC1_DCMP0 : 1;
      unsigned PWM_3_FLTSRC1_DCMP1 : 1;
      unsigned PWM_3_FLTSRC1_DCMP2 : 1;
      unsigned PWM_3_FLTSRC1_DCMP3 : 1;
      unsigned PWM_3_FLTSRC1_DCMP4 : 1;
      unsigned PWM_3_FLTSRC1_DCMP5 : 1;
      unsigned PWM_3_FLTSRC1_DCMP6 : 1;
      unsigned PWM_3_FLTSRC1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__3_FLTSRC1BITS;
sfr volatile typePWM0__3_FLTSRC1BITS PWM0__3_FLTSRC1bits absolute 0x40028138;

 typedef struct tagPWM0__3_MINFLTPERBITS {
  union {
    struct {
      unsigned PWM_3_MINFLTPER_MFP : 16;
      unsigned : 16;
    };
  };
} typePWM0__3_MINFLTPERBITS;
sfr volatile typePWM0__3_MINFLTPERBITS PWM0__3_MINFLTPERbits absolute 0x4002813C;

 typedef struct tagPWM0__0_FLTSENBITS {
  union {
    struct {
      unsigned PWM_0_FLTSEN_FAULT0 : 1;
      unsigned PWM_0_FLTSEN_FAULT1 : 1;
      unsigned PWM_0_FLTSEN_FAULT2 : 1;
      unsigned PWM_0_FLTSEN_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__0_FLTSENBITS;
sfr volatile typePWM0__0_FLTSENBITS PWM0__0_FLTSENbits absolute 0x40028800;

 typedef struct tagPWM0__0_FLTSTAT0BITS {
  union {
    struct {
      unsigned PWM_0_FLTSTAT0_FAULT0 : 1;
      unsigned PWM_0_FLTSTAT0_FAULT1 : 1;
      unsigned PWM_0_FLTSTAT0_FAULT2 : 1;
      unsigned PWM_0_FLTSTAT0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__0_FLTSTAT0BITS;
sfr volatile typePWM0__0_FLTSTAT0BITS PWM0__0_FLTSTAT0bits absolute 0x40028804;

 typedef struct tagPWM0__0_FLTSTAT1BITS {
  union {
    struct {
      unsigned PWM_0_FLTSTAT1_DCMP0 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP1 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP2 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP3 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP4 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP5 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP6 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__0_FLTSTAT1BITS;
sfr volatile typePWM0__0_FLTSTAT1BITS PWM0__0_FLTSTAT1bits absolute 0x40028808;

 typedef struct tagPWM0__1_FLTSENBITS {
  union {
    struct {
      unsigned PWM_1_FLTSEN_FAULT0 : 1;
      unsigned PWM_1_FLTSEN_FAULT1 : 1;
      unsigned PWM_1_FLTSEN_FAULT2 : 1;
      unsigned PWM_1_FLTSEN_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__1_FLTSENBITS;
sfr volatile typePWM0__1_FLTSENBITS PWM0__1_FLTSENbits absolute 0x40028880;

 typedef struct tagPWM0__1_FLTSTAT0BITS {
  union {
    struct {
      unsigned PWM_1_FLTSTAT0_FAULT0 : 1;
      unsigned PWM_1_FLTSTAT0_FAULT1 : 1;
      unsigned PWM_1_FLTSTAT0_FAULT2 : 1;
      unsigned PWM_1_FLTSTAT0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__1_FLTSTAT0BITS;
sfr volatile typePWM0__1_FLTSTAT0BITS PWM0__1_FLTSTAT0bits absolute 0x40028884;

 typedef struct tagPWM0__1_FLTSTAT1BITS {
  union {
    struct {
      unsigned PWM_1_FLTSTAT1_DCMP0 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP1 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP2 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP3 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP4 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP5 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP6 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__1_FLTSTAT1BITS;
sfr volatile typePWM0__1_FLTSTAT1BITS PWM0__1_FLTSTAT1bits absolute 0x40028888;

 typedef struct tagPWM0__2_FLTSENBITS {
  union {
    struct {
      unsigned PWM_2_FLTSEN_FAULT0 : 1;
      unsigned PWM_2_FLTSEN_FAULT1 : 1;
      unsigned PWM_2_FLTSEN_FAULT2 : 1;
      unsigned PWM_2_FLTSEN_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__2_FLTSENBITS;
sfr volatile typePWM0__2_FLTSENBITS PWM0__2_FLTSENbits absolute 0x40028900;

 typedef struct tagPWM0__2_FLTSTAT0BITS {
  union {
    struct {
      unsigned PWM_2_FLTSTAT0_FAULT0 : 1;
      unsigned PWM_2_FLTSTAT0_FAULT1 : 1;
      unsigned PWM_2_FLTSTAT0_FAULT2 : 1;
      unsigned PWM_2_FLTSTAT0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__2_FLTSTAT0BITS;
sfr volatile typePWM0__2_FLTSTAT0BITS PWM0__2_FLTSTAT0bits absolute 0x40028904;

 typedef struct tagPWM0__2_FLTSTAT1BITS {
  union {
    struct {
      unsigned PWM_2_FLTSTAT1_DCMP0 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP1 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP2 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP3 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP4 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP5 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP6 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__2_FLTSTAT1BITS;
sfr volatile typePWM0__2_FLTSTAT1BITS PWM0__2_FLTSTAT1bits absolute 0x40028908;

 typedef struct tagPWM0__3_FLTSENBITS {
  union {
    struct {
      unsigned PWM_3_FLTSEN_FAULT0 : 1;
      unsigned PWM_3_FLTSEN_FAULT1 : 1;
      unsigned PWM_3_FLTSEN_FAULT2 : 1;
      unsigned PWM_3_FLTSEN_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__3_FLTSENBITS;
sfr volatile typePWM0__3_FLTSENBITS PWM0__3_FLTSENbits absolute 0x40028980;

 typedef struct tagPWM0__3_FLTSTAT0BITS {
  union {
    struct {
      unsigned PWM_3_FLTSTAT0_FAULT0 : 1;
      unsigned PWM_3_FLTSTAT0_FAULT1 : 1;
      unsigned PWM_3_FLTSTAT0_FAULT2 : 1;
      unsigned PWM_3_FLTSTAT0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM0__3_FLTSTAT0BITS;
sfr volatile typePWM0__3_FLTSTAT0BITS PWM0__3_FLTSTAT0bits absolute 0x40028984;

 typedef struct tagPWM0__3_FLTSTAT1BITS {
  union {
    struct {
      unsigned PWM_3_FLTSTAT1_DCMP0 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP1 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP2 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP3 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP4 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP5 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP6 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM0__3_FLTSTAT1BITS;
sfr volatile typePWM0__3_FLTSTAT1BITS PWM0__3_FLTSTAT1bits absolute 0x40028988;

 typedef struct tagPWM0_PPBITS {
  union {
    struct {
      unsigned PWM_PP_GCNT : 4;
      unsigned PWM_PP_FCNT : 4;
      unsigned PWM_PP_ESYNC : 1;
      unsigned PWM_PP_EFAULT : 1;
      unsigned PWM_PP_ONE : 1;
      unsigned : 21;
    };
  };
} typePWM0_PPBITS;
sfr volatile typePWM0_PPBITS PWM0_PPbits absolute 0x40028FC0;

 typedef struct tagPWM0_PCBITS {
  union {
    struct {
      unsigned PWM_PC_PWMDIV : 8;
      unsigned PWM_PC_USEPWMDIV : 1;
      unsigned : 23;
    };
  };
} typePWM0_PCBITS;
sfr volatile typePWM0_PCBITS PWM0_PCbits absolute 0x40028FC4;

 typedef struct tagPWM1_CTLBITS {
  union {
    struct {
      unsigned PWM_CTL_GLOBALSYNC0 : 1;
      unsigned PWM_CTL_GLOBALSYNC1 : 1;
      unsigned PWM_CTL_GLOBALSYNC2 : 1;
      unsigned PWM_CTL_GLOBALSYNC3 : 1;
      unsigned : 28;
    };
  };
} typePWM1_CTLBITS;
sfr volatile typePWM1_CTLBITS PWM1_CTLbits absolute 0x40029000;

 typedef struct tagPWM1_SYNCBITS {
  union {
    struct {
      unsigned PWM_SYNC_SYNC0 : 1;
      unsigned PWM_SYNC_SYNC1 : 1;
      unsigned PWM_SYNC_SYNC2 : 1;
      unsigned PWM_SYNC_SYNC3 : 1;
      unsigned : 28;
    };
  };
} typePWM1_SYNCBITS;
sfr volatile typePWM1_SYNCBITS PWM1_SYNCbits absolute 0x40029004;

 typedef struct tagPWM1_ENABLEBITS {
  union {
    struct {
      unsigned PWM_ENABLE_PWM0EN : 1;
      unsigned PWM_ENABLE_PWM1EN : 1;
      unsigned PWM_ENABLE_PWM2EN : 1;
      unsigned PWM_ENABLE_PWM3EN : 1;
      unsigned PWM_ENABLE_PWM4EN : 1;
      unsigned PWM_ENABLE_PWM5EN : 1;
      unsigned PWM_ENABLE_PWM6EN : 1;
      unsigned PWM_ENABLE_PWM7EN : 1;
      unsigned : 24;
    };
  };
} typePWM1_ENABLEBITS;
sfr volatile typePWM1_ENABLEBITS PWM1_ENABLEbits absolute 0x40029008;

 typedef struct tagPWM1_INVERTBITS {
  union {
    struct {
      unsigned PWM_INVERT_PWM0INV : 1;
      unsigned PWM_INVERT_PWM1INV : 1;
      unsigned PWM_INVERT_PWM2INV : 1;
      unsigned PWM_INVERT_PWM3INV : 1;
      unsigned PWM_INVERT_PWM4INV : 1;
      unsigned PWM_INVERT_PWM5INV : 1;
      unsigned PWM_INVERT_PWM6INV : 1;
      unsigned PWM_INVERT_PWM7INV : 1;
      unsigned : 24;
    };
  };
} typePWM1_INVERTBITS;
sfr volatile typePWM1_INVERTBITS PWM1_INVERTbits absolute 0x4002900C;

 typedef struct tagPWM1_FAULTBITS {
  union {
    struct {
      unsigned PWM_FAULT_FAULT0 : 1;
      unsigned PWM_FAULT_FAULT1 : 1;
      unsigned PWM_FAULT_FAULT2 : 1;
      unsigned PWM_FAULT_FAULT3 : 1;
      unsigned PWM_FAULT_FAULT4 : 1;
      unsigned PWM_FAULT_FAULT5 : 1;
      unsigned PWM_FAULT_FAULT6 : 1;
      unsigned PWM_FAULT_FAULT7 : 1;
      unsigned : 24;
    };
  };
} typePWM1_FAULTBITS;
sfr volatile typePWM1_FAULTBITS PWM1_FAULTbits absolute 0x40029010;

 typedef struct tagPWM1_INTENBITS {
  union {
    struct {
      unsigned PWM_INTEN_INTPWM0 : 1;
      unsigned PWM_INTEN_INTPWM1 : 1;
      unsigned PWM_INTEN_INTPWM2 : 1;
      unsigned PWM_INTEN_INTPWM3 : 1;
      unsigned : 12;
      unsigned PWM_INTEN_INTFAULT0 : 1;
      unsigned PWM_INTEN_INTFAULT1 : 1;
      unsigned PWM_INTEN_INTFAULT2 : 1;
      unsigned PWM_INTEN_INTFAULT3 : 1;
      unsigned : 12;
    };
  };
} typePWM1_INTENBITS;
sfr volatile typePWM1_INTENBITS PWM1_INTENbits absolute 0x40029014;

 typedef struct tagPWM1_RISBITS {
  union {
    struct {
      unsigned PWM_RIS_INTPWM0 : 1;
      unsigned PWM_RIS_INTPWM1 : 1;
      unsigned PWM_RIS_INTPWM2 : 1;
      unsigned PWM_RIS_INTPWM3 : 1;
      unsigned : 12;
      unsigned PWM_RIS_INTFAULT0 : 1;
      unsigned PWM_RIS_INTFAULT1 : 1;
      unsigned PWM_RIS_INTFAULT2 : 1;
      unsigned PWM_RIS_INTFAULT3 : 1;
      unsigned : 12;
    };
  };
} typePWM1_RISBITS;
sfr volatile typePWM1_RISBITS PWM1_RISbits absolute 0x40029018;

 typedef struct tagPWM1_ISCBITS {
  union {
    struct {
      unsigned PWM_ISC_INTPWM0 : 1;
      unsigned PWM_ISC_INTPWM1 : 1;
      unsigned PWM_ISC_INTPWM2 : 1;
      unsigned PWM_ISC_INTPWM3 : 1;
      unsigned : 12;
      unsigned PWM_ISC_INTFAULT0 : 1;
      unsigned PWM_ISC_INTFAULT1 : 1;
      unsigned PWM_ISC_INTFAULT2 : 1;
      unsigned PWM_ISC_INTFAULT3 : 1;
      unsigned : 12;
    };
  };
} typePWM1_ISCBITS;
sfr volatile typePWM1_ISCBITS PWM1_ISCbits absolute 0x4002901C;

 typedef struct tagPWM1_STATUSBITS {
  union {
    struct {
      unsigned PWM_STATUS_FAULT0 : 1;
      unsigned PWM_STATUS_FAULT1 : 1;
      unsigned PWM_STATUS_FAULT2 : 1;
      unsigned PWM_STATUS_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1_STATUSBITS;
sfr volatile typePWM1_STATUSBITS PWM1_STATUSbits absolute 0x40029020;

 typedef struct tagPWM1_FAULTVALBITS {
  union {
    struct {
      unsigned PWM_FAULTVAL_PWM0 : 1;
      unsigned PWM_FAULTVAL_PWM1 : 1;
      unsigned PWM_FAULTVAL_PWM2 : 1;
      unsigned PWM_FAULTVAL_PWM3 : 1;
      unsigned PWM_FAULTVAL_PWM4 : 1;
      unsigned PWM_FAULTVAL_PWM5 : 1;
      unsigned PWM_FAULTVAL_PWM6 : 1;
      unsigned PWM_FAULTVAL_PWM7 : 1;
      unsigned : 24;
    };
  };
} typePWM1_FAULTVALBITS;
sfr volatile typePWM1_FAULTVALBITS PWM1_FAULTVALbits absolute 0x40029024;

 typedef struct tagPWM1_ENUPDBITS {
  union {
    struct {
      unsigned PWM_ENUPD_ENUPD0 : 2;
      unsigned PWM_ENUPD_ENUPD1 : 2;
      unsigned PWM_ENUPD_ENUPD2 : 2;
      unsigned PWM_ENUPD_ENUPD3 : 2;
      unsigned PWM_ENUPD_ENUPD4 : 2;
      unsigned PWM_ENUPD_ENUPD5 : 2;
      unsigned PWM_ENUPD_ENUPD6 : 2;
      unsigned PWM_ENUPD_ENUPD7 : 2;
      unsigned : 16;
    };
  };
} typePWM1_ENUPDBITS;
sfr volatile typePWM1_ENUPDBITS PWM1_ENUPDbits absolute 0x40029028;

 typedef struct tagPWM1__0_CTLBITS {
  union {
    struct {
      unsigned PWM_0_CTL_ENABLE : 1;
      unsigned PWM_0_CTL_MODE : 1;
      unsigned PWM_0_CTL_DEBUG : 1;
      unsigned PWM_0_CTL_LOADUPD : 1;
      unsigned PWM_0_CTL_CMPAUPD : 1;
      unsigned PWM_0_CTL_CMPBUPD : 1;
      unsigned PWM_0_CTL_GENAUPD : 2;
      unsigned PWM_0_CTL_GENBUPD : 2;
      unsigned PWM_0_CTL_DBCTLUPD : 2;
      unsigned PWM_0_CTL_DBRISEUPD : 2;
      unsigned PWM_0_CTL_DBFALLUPD : 2;
      unsigned PWM_0_CTL_FLTSRC : 1;
      unsigned PWM_0_CTL_MINFLTPER : 1;
      unsigned PWM_0_CTL_LATCH : 1;
      unsigned : 13;
    };
  };
} typePWM1__0_CTLBITS;
sfr volatile typePWM1__0_CTLBITS PWM1__0_CTLbits absolute 0x40029040;

 typedef struct tagPWM1__0_INTENBITS {
  union {
    struct {
      unsigned PWM_0_INTEN_INTCNTZERO : 1;
      unsigned PWM_0_INTEN_INTCNTLOAD : 1;
      unsigned PWM_0_INTEN_INTCMPAU : 1;
      unsigned PWM_0_INTEN_INTCMPAD : 1;
      unsigned PWM_0_INTEN_INTCMPBU : 1;
      unsigned PWM_0_INTEN_INTCMPBD : 1;
      unsigned : 2;
      unsigned PWM_0_INTEN_TRCNTZERO : 1;
      unsigned PWM_0_INTEN_TRCNTLOAD : 1;
      unsigned PWM_0_INTEN_TRCMPAU : 1;
      unsigned PWM_0_INTEN_TRCMPAD : 1;
      unsigned PWM_0_INTEN_TRCMPBU : 1;
      unsigned PWM_0_INTEN_TRCMPBD : 1;
      unsigned : 18;
    };
  };
} typePWM1__0_INTENBITS;
sfr volatile typePWM1__0_INTENBITS PWM1__0_INTENbits absolute 0x40029044;

 typedef struct tagPWM1__0_RISBITS {
  union {
    struct {
      unsigned PWM_0_RIS_INTCNTZERO : 1;
      unsigned PWM_0_RIS_INTCNTLOAD : 1;
      unsigned PWM_0_RIS_INTCMPAU : 1;
      unsigned PWM_0_RIS_INTCMPAD : 1;
      unsigned PWM_0_RIS_INTCMPBU : 1;
      unsigned PWM_0_RIS_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM1__0_RISBITS;
sfr volatile typePWM1__0_RISBITS PWM1__0_RISbits absolute 0x40029048;

 typedef struct tagPWM1__0_ISCBITS {
  union {
    struct {
      unsigned PWM_0_ISC_INTCNTZERO : 1;
      unsigned PWM_0_ISC_INTCNTLOAD : 1;
      unsigned PWM_0_ISC_INTCMPAU : 1;
      unsigned PWM_0_ISC_INTCMPAD : 1;
      unsigned PWM_0_ISC_INTCMPBU : 1;
      unsigned PWM_0_ISC_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM1__0_ISCBITS;
sfr volatile typePWM1__0_ISCBITS PWM1__0_ISCbits absolute 0x4002904C;

 typedef struct tagPWM1__0_LOADBITS {
  union {
    struct {
      unsigned PWM_0_LOAD : 16;
      unsigned : 16;
    };
  };
} typePWM1__0_LOADBITS;
sfr volatile typePWM1__0_LOADBITS PWM1__0_LOADbits absolute 0x40029050;

 typedef struct tagPWM1__0_COUNTBITS {
  union {
    struct {
      unsigned PWM_0_COUNT : 16;
      unsigned : 16;
    };
  };
} typePWM1__0_COUNTBITS;
sfr volatile typePWM1__0_COUNTBITS PWM1__0_COUNTbits absolute 0x40029054;

 typedef struct tagPWM1__0_CMPABITS {
  union {
    struct {
      unsigned PWM_0_CMPA : 16;
      unsigned : 16;
    };
  };
} typePWM1__0_CMPABITS;
sfr volatile typePWM1__0_CMPABITS PWM1__0_CMPAbits absolute 0x40029058;

 typedef struct tagPWM1__0_CMPBBITS {
  union {
    struct {
      unsigned PWM_0_CMPB : 16;
      unsigned : 16;
    };
  };
} typePWM1__0_CMPBBITS;
sfr volatile typePWM1__0_CMPBBITS PWM1__0_CMPBbits absolute 0x4002905C;

 typedef struct tagPWM1__0_GENABITS {
  union {
    struct {
      unsigned PWM_0_GENA_ACTZERO : 2;
      unsigned PWM_0_GENA_ACTLOAD : 2;
      unsigned PWM_0_GENA_ACTCMPAU : 2;
      unsigned PWM_0_GENA_ACTCMPAD : 2;
      unsigned PWM_0_GENA_ACTCMPBU : 2;
      unsigned PWM_0_GENA_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM1__0_GENABITS;
sfr volatile typePWM1__0_GENABITS PWM1__0_GENAbits absolute 0x40029060;

 typedef struct tagPWM1__0_GENBBITS {
  union {
    struct {
      unsigned PWM_0_GENB_ACTZERO : 2;
      unsigned PWM_0_GENB_ACTLOAD : 2;
      unsigned PWM_0_GENB_ACTCMPAU : 2;
      unsigned PWM_0_GENB_ACTCMPAD : 2;
      unsigned PWM_0_GENB_ACTCMPBU : 2;
      unsigned PWM_0_GENB_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM1__0_GENBBITS;
sfr volatile typePWM1__0_GENBBITS PWM1__0_GENBbits absolute 0x40029064;

 typedef struct tagPWM1__0_DBCTLBITS {
  union {
    struct {
      unsigned PWM_0_DBCTL_ENABLE : 1;
      unsigned : 31;
    };
  };
} typePWM1__0_DBCTLBITS;
sfr volatile typePWM1__0_DBCTLBITS PWM1__0_DBCTLbits absolute 0x40029068;

 typedef struct tagPWM1__0_DBRISEBITS {
  union {
    struct {
      unsigned PWM_0_DBRISE_DELAY : 12;
      unsigned : 20;
    };
  };
} typePWM1__0_DBRISEBITS;
sfr volatile typePWM1__0_DBRISEBITS PWM1__0_DBRISEbits absolute 0x4002906C;

 typedef struct tagPWM1__0_DBFALLBITS {
  union {
    struct {
      unsigned PWM_0_DBFALL_DELAY : 12;
      unsigned : 20;
    };
  };
} typePWM1__0_DBFALLBITS;
sfr volatile typePWM1__0_DBFALLBITS PWM1__0_DBFALLbits absolute 0x40029070;

 typedef struct tagPWM1__0_FLTSRC0BITS {
  union {
    struct {
      unsigned PWM_0_FLTSRC0_FAULT0 : 1;
      unsigned PWM_0_FLTSRC0_FAULT1 : 1;
      unsigned PWM_0_FLTSRC0_FAULT2 : 1;
      unsigned PWM_0_FLTSRC0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1__0_FLTSRC0BITS;
sfr volatile typePWM1__0_FLTSRC0BITS PWM1__0_FLTSRC0bits absolute 0x40029074;

 typedef struct tagPWM1__0_FLTSRC1BITS {
  union {
    struct {
      unsigned PWM_0_FLTSRC1_DCMP0 : 1;
      unsigned PWM_0_FLTSRC1_DCMP1 : 1;
      unsigned PWM_0_FLTSRC1_DCMP2 : 1;
      unsigned PWM_0_FLTSRC1_DCMP3 : 1;
      unsigned PWM_0_FLTSRC1_DCMP4 : 1;
      unsigned PWM_0_FLTSRC1_DCMP5 : 1;
      unsigned PWM_0_FLTSRC1_DCMP6 : 1;
      unsigned PWM_0_FLTSRC1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM1__0_FLTSRC1BITS;
sfr volatile typePWM1__0_FLTSRC1BITS PWM1__0_FLTSRC1bits absolute 0x40029078;

 typedef struct tagPWM1__0_MINFLTPERBITS {
  union {
    struct {
      unsigned PWM_0_MINFLTPER : 16;
      unsigned : 16;
    };
  };
} typePWM1__0_MINFLTPERBITS;
sfr volatile typePWM1__0_MINFLTPERBITS PWM1__0_MINFLTPERbits absolute 0x4002907C;

 typedef struct tagPWM1__1_CTLBITS {
  union {
    struct {
      unsigned PWM_1_CTL_ENABLE : 1;
      unsigned PWM_1_CTL_MODE : 1;
      unsigned PWM_1_CTL_DEBUG : 1;
      unsigned PWM_1_CTL_LOADUPD : 1;
      unsigned PWM_1_CTL_CMPAUPD : 1;
      unsigned PWM_1_CTL_CMPBUPD : 1;
      unsigned PWM_1_CTL_GENAUPD : 2;
      unsigned PWM_1_CTL_GENBUPD : 2;
      unsigned PWM_1_CTL_DBCTLUPD : 2;
      unsigned PWM_1_CTL_DBRISEUPD : 2;
      unsigned PWM_1_CTL_DBFALLUPD : 2;
      unsigned PWM_1_CTL_FLTSRC : 1;
      unsigned PWM_1_CTL_MINFLTPER : 1;
      unsigned PWM_1_CTL_LATCH : 1;
      unsigned : 13;
    };
  };
} typePWM1__1_CTLBITS;
sfr volatile typePWM1__1_CTLBITS PWM1__1_CTLbits absolute 0x40029080;

 typedef struct tagPWM1__1_INTENBITS {
  union {
    struct {
      unsigned PWM_1_INTEN_INTCNTZERO : 1;
      unsigned PWM_1_INTEN_INTCNTLOAD : 1;
      unsigned PWM_1_INTEN_INTCMPAU : 1;
      unsigned PWM_1_INTEN_INTCMPAD : 1;
      unsigned PWM_1_INTEN_INTCMPBU : 1;
      unsigned PWM_1_INTEN_INTCMPBD : 1;
      unsigned : 2;
      unsigned PWM_1_INTEN_TRCNTZERO : 1;
      unsigned PWM_1_INTEN_TRCNTLOAD : 1;
      unsigned PWM_1_INTEN_TRCMPAU : 1;
      unsigned PWM_1_INTEN_TRCMPAD : 1;
      unsigned PWM_1_INTEN_TRCMPBU : 1;
      unsigned PWM_1_INTEN_TRCMPBD : 1;
      unsigned : 18;
    };
  };
} typePWM1__1_INTENBITS;
sfr volatile typePWM1__1_INTENBITS PWM1__1_INTENbits absolute 0x40029084;

 typedef struct tagPWM1__1_RISBITS {
  union {
    struct {
      unsigned PWM_1_RIS_INTCNTZERO : 1;
      unsigned PWM_1_RIS_INTCNTLOAD : 1;
      unsigned PWM_1_RIS_INTCMPAU : 1;
      unsigned PWM_1_RIS_INTCMPAD : 1;
      unsigned PWM_1_RIS_INTCMPBU : 1;
      unsigned PWM_1_RIS_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM1__1_RISBITS;
sfr volatile typePWM1__1_RISBITS PWM1__1_RISbits absolute 0x40029088;

 typedef struct tagPWM1__1_ISCBITS {
  union {
    struct {
      unsigned PWM_1_ISC_INTCNTZERO : 1;
      unsigned PWM_1_ISC_INTCNTLOAD : 1;
      unsigned PWM_1_ISC_INTCMPAU : 1;
      unsigned PWM_1_ISC_INTCMPAD : 1;
      unsigned PWM_1_ISC_INTCMPBU : 1;
      unsigned PWM_1_ISC_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM1__1_ISCBITS;
sfr volatile typePWM1__1_ISCBITS PWM1__1_ISCbits absolute 0x4002908C;

 typedef struct tagPWM1__1_LOADBITS {
  union {
    struct {
      unsigned PWM_1_LOAD_LOAD : 16;
      unsigned : 16;
    };
  };
} typePWM1__1_LOADBITS;
sfr volatile typePWM1__1_LOADBITS PWM1__1_LOADbits absolute 0x40029090;

 typedef struct tagPWM1__1_COUNTBITS {
  union {
    struct {
      unsigned PWM_1_COUNT_COUNT : 16;
      unsigned : 16;
    };
  };
} typePWM1__1_COUNTBITS;
sfr volatile typePWM1__1_COUNTBITS PWM1__1_COUNTbits absolute 0x40029094;

 typedef struct tagPWM1__1_CMPABITS {
  union {
    struct {
      unsigned PWM_1_CMPA_COMPA : 16;
      unsigned : 16;
    };
  };
} typePWM1__1_CMPABITS;
sfr volatile typePWM1__1_CMPABITS PWM1__1_CMPAbits absolute 0x40029098;

 typedef struct tagPWM1__1_CMPBBITS {
  union {
    struct {
      unsigned PWM_1_CMPB_COMPB : 16;
      unsigned : 16;
    };
  };
} typePWM1__1_CMPBBITS;
sfr volatile typePWM1__1_CMPBBITS PWM1__1_CMPBbits absolute 0x4002909C;

 typedef struct tagPWM1__1_GENABITS {
  union {
    struct {
      unsigned PWM_1_GENA_ACTZERO : 2;
      unsigned PWM_1_GENA_ACTLOAD : 2;
      unsigned PWM_1_GENA_ACTCMPAU : 2;
      unsigned PWM_1_GENA_ACTCMPAD : 2;
      unsigned PWM_1_GENA_ACTCMPBU : 2;
      unsigned PWM_1_GENA_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM1__1_GENABITS;
sfr volatile typePWM1__1_GENABITS PWM1__1_GENAbits absolute 0x400290A0;

 typedef struct tagPWM1__1_GENBBITS {
  union {
    struct {
      unsigned PWM_1_GENB_ACTZERO : 2;
      unsigned PWM_1_GENB_ACTLOAD : 2;
      unsigned PWM_1_GENB_ACTCMPAU : 2;
      unsigned PWM_1_GENB_ACTCMPAD : 2;
      unsigned PWM_1_GENB_ACTCMPBU : 2;
      unsigned PWM_1_GENB_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM1__1_GENBBITS;
sfr volatile typePWM1__1_GENBBITS PWM1__1_GENBbits absolute 0x400290A4;

 typedef struct tagPWM1__1_DBCTLBITS {
  union {
    struct {
      unsigned PWM_1_DBCTL_ENABLE : 1;
      unsigned : 31;
    };
  };
} typePWM1__1_DBCTLBITS;
sfr volatile typePWM1__1_DBCTLBITS PWM1__1_DBCTLbits absolute 0x400290A8;

 typedef struct tagPWM1__1_DBRISEBITS {
  union {
    struct {
      unsigned PWM_1_DBRISE_RISEDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM1__1_DBRISEBITS;
sfr volatile typePWM1__1_DBRISEBITS PWM1__1_DBRISEbits absolute 0x400290AC;

 typedef struct tagPWM1__1_DBFALLBITS {
  union {
    struct {
      unsigned PWM_1_DBFALL_FALLDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM1__1_DBFALLBITS;
sfr volatile typePWM1__1_DBFALLBITS PWM1__1_DBFALLbits absolute 0x400290B0;

 typedef struct tagPWM1__1_FLTSRC0BITS {
  union {
    struct {
      unsigned PWM_1_FLTSRC0_FAULT0 : 1;
      unsigned PWM_1_FLTSRC0_FAULT1 : 1;
      unsigned PWM_1_FLTSRC0_FAULT2 : 1;
      unsigned PWM_1_FLTSRC0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1__1_FLTSRC0BITS;
sfr volatile typePWM1__1_FLTSRC0BITS PWM1__1_FLTSRC0bits absolute 0x400290B4;

 typedef struct tagPWM1__1_FLTSRC1BITS {
  union {
    struct {
      unsigned PWM_1_FLTSRC1_DCMP0 : 1;
      unsigned PWM_1_FLTSRC1_DCMP1 : 1;
      unsigned PWM_1_FLTSRC1_DCMP2 : 1;
      unsigned PWM_1_FLTSRC1_DCMP3 : 1;
      unsigned PWM_1_FLTSRC1_DCMP4 : 1;
      unsigned PWM_1_FLTSRC1_DCMP5 : 1;
      unsigned PWM_1_FLTSRC1_DCMP6 : 1;
      unsigned PWM_1_FLTSRC1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM1__1_FLTSRC1BITS;
sfr volatile typePWM1__1_FLTSRC1BITS PWM1__1_FLTSRC1bits absolute 0x400290B8;

 typedef struct tagPWM1__1_MINFLTPERBITS {
  union {
    struct {
      unsigned PWM_1_MINFLTPER_MFP : 16;
      unsigned : 16;
    };
  };
} typePWM1__1_MINFLTPERBITS;
sfr volatile typePWM1__1_MINFLTPERBITS PWM1__1_MINFLTPERbits absolute 0x400290BC;

 typedef struct tagPWM1__2_CTLBITS {
  union {
    struct {
      unsigned PWM_2_CTL_ENABLE : 1;
      unsigned PWM_2_CTL_MODE : 1;
      unsigned PWM_2_CTL_DEBUG : 1;
      unsigned PWM_2_CTL_LOADUPD : 1;
      unsigned PWM_2_CTL_CMPAUPD : 1;
      unsigned PWM_2_CTL_CMPBUPD : 1;
      unsigned PWM_2_CTL_GENAUPD : 2;
      unsigned PWM_2_CTL_GENBUPD : 2;
      unsigned PWM_2_CTL_DBCTLUPD : 2;
      unsigned PWM_2_CTL_DBRISEUPD : 2;
      unsigned PWM_2_CTL_DBFALLUPD : 2;
      unsigned PWM_2_CTL_FLTSRC : 1;
      unsigned PWM_2_CTL_MINFLTPER : 1;
      unsigned PWM_2_CTL_LATCH : 1;
      unsigned : 13;
    };
  };
} typePWM1__2_CTLBITS;
sfr volatile typePWM1__2_CTLBITS PWM1__2_CTLbits absolute 0x400290C0;

 typedef struct tagPWM1__2_INTENBITS {
  union {
    struct {
      unsigned PWM_2_INTEN_INTCNTZERO : 1;
      unsigned PWM_2_INTEN_INTCNTLOAD : 1;
      unsigned PWM_2_INTEN_INTCMPAU : 1;
      unsigned PWM_2_INTEN_INTCMPAD : 1;
      unsigned PWM_2_INTEN_INTCMPBU : 1;
      unsigned PWM_2_INTEN_INTCMPBD : 1;
      unsigned : 2;
      unsigned PWM_2_INTEN_TRCNTZERO : 1;
      unsigned PWM_2_INTEN_TRCNTLOAD : 1;
      unsigned PWM_2_INTEN_TRCMPAU : 1;
      unsigned PWM_2_INTEN_TRCMPAD : 1;
      unsigned PWM_2_INTEN_TRCMPBU : 1;
      unsigned PWM_2_INTEN_TRCMPBD : 1;
      unsigned : 18;
    };
  };
} typePWM1__2_INTENBITS;
sfr volatile typePWM1__2_INTENBITS PWM1__2_INTENbits absolute 0x400290C4;

 typedef struct tagPWM1__2_RISBITS {
  union {
    struct {
      unsigned PWM_2_RIS_INTCNTZERO : 1;
      unsigned PWM_2_RIS_INTCNTLOAD : 1;
      unsigned PWM_2_RIS_INTCMPAU : 1;
      unsigned PWM_2_RIS_INTCMPAD : 1;
      unsigned PWM_2_RIS_INTCMPBU : 1;
      unsigned PWM_2_RIS_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM1__2_RISBITS;
sfr volatile typePWM1__2_RISBITS PWM1__2_RISbits absolute 0x400290C8;

 typedef struct tagPWM1__2_ISCBITS {
  union {
    struct {
      unsigned PWM_2_ISC_INTCNTZERO : 1;
      unsigned PWM_2_ISC_INTCNTLOAD : 1;
      unsigned PWM_2_ISC_INTCMPAU : 1;
      unsigned PWM_2_ISC_INTCMPAD : 1;
      unsigned PWM_2_ISC_INTCMPBU : 1;
      unsigned PWM_2_ISC_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM1__2_ISCBITS;
sfr volatile typePWM1__2_ISCBITS PWM1__2_ISCbits absolute 0x400290CC;

 typedef struct tagPWM1__2_LOADBITS {
  union {
    struct {
      unsigned PWM_2_LOAD_LOAD : 16;
      unsigned : 16;
    };
  };
} typePWM1__2_LOADBITS;
sfr volatile typePWM1__2_LOADBITS PWM1__2_LOADbits absolute 0x400290D0;

 typedef struct tagPWM1__2_COUNTBITS {
  union {
    struct {
      unsigned PWM_2_COUNT_COUNT : 16;
      unsigned : 16;
    };
  };
} typePWM1__2_COUNTBITS;
sfr volatile typePWM1__2_COUNTBITS PWM1__2_COUNTbits absolute 0x400290D4;

 typedef struct tagPWM1__2_CMPABITS {
  union {
    struct {
      unsigned PWM_2_CMPA_COMPA : 16;
      unsigned : 16;
    };
  };
} typePWM1__2_CMPABITS;
sfr volatile typePWM1__2_CMPABITS PWM1__2_CMPAbits absolute 0x400290D8;

 typedef struct tagPWM1__2_CMPBBITS {
  union {
    struct {
      unsigned PWM_2_CMPB_COMPB : 16;
      unsigned : 16;
    };
  };
} typePWM1__2_CMPBBITS;
sfr volatile typePWM1__2_CMPBBITS PWM1__2_CMPBbits absolute 0x400290DC;

 typedef struct tagPWM1__2_GENABITS {
  union {
    struct {
      unsigned PWM_2_GENA_ACTZERO : 2;
      unsigned PWM_2_GENA_ACTLOAD : 2;
      unsigned PWM_2_GENA_ACTCMPAU : 2;
      unsigned PWM_2_GENA_ACTCMPAD : 2;
      unsigned PWM_2_GENA_ACTCMPBU : 2;
      unsigned PWM_2_GENA_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM1__2_GENABITS;
sfr volatile typePWM1__2_GENABITS PWM1__2_GENAbits absolute 0x400290E0;

 typedef struct tagPWM1__2_GENBBITS {
  union {
    struct {
      unsigned PWM_2_GENB_ACTZERO : 2;
      unsigned PWM_2_GENB_ACTLOAD : 2;
      unsigned PWM_2_GENB_ACTCMPAU : 2;
      unsigned PWM_2_GENB_ACTCMPAD : 2;
      unsigned PWM_2_GENB_ACTCMPBU : 2;
      unsigned PWM_2_GENB_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM1__2_GENBBITS;
sfr volatile typePWM1__2_GENBBITS PWM1__2_GENBbits absolute 0x400290E4;

 typedef struct tagPWM1__2_DBCTLBITS {
  union {
    struct {
      unsigned PWM_2_DBCTL_ENABLE : 1;
      unsigned : 31;
    };
  };
} typePWM1__2_DBCTLBITS;
sfr volatile typePWM1__2_DBCTLBITS PWM1__2_DBCTLbits absolute 0x400290E8;

 typedef struct tagPWM1__2_DBRISEBITS {
  union {
    struct {
      unsigned PWM_2_DBRISE_RISEDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM1__2_DBRISEBITS;
sfr volatile typePWM1__2_DBRISEBITS PWM1__2_DBRISEbits absolute 0x400290EC;

 typedef struct tagPWM1__2_DBFALLBITS {
  union {
    struct {
      unsigned PWM_2_DBFALL_FALLDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM1__2_DBFALLBITS;
sfr volatile typePWM1__2_DBFALLBITS PWM1__2_DBFALLbits absolute 0x400290F0;

 typedef struct tagPWM1__2_FLTSRC0BITS {
  union {
    struct {
      unsigned PWM_2_FLTSRC0_FAULT0 : 1;
      unsigned PWM_2_FLTSRC0_FAULT1 : 1;
      unsigned PWM_2_FLTSRC0_FAULT2 : 1;
      unsigned PWM_2_FLTSRC0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1__2_FLTSRC0BITS;
sfr volatile typePWM1__2_FLTSRC0BITS PWM1__2_FLTSRC0bits absolute 0x400290F4;

 typedef struct tagPWM1__2_FLTSRC1BITS {
  union {
    struct {
      unsigned PWM_2_FLTSRC1_DCMP0 : 1;
      unsigned PWM_2_FLTSRC1_DCMP1 : 1;
      unsigned PWM_2_FLTSRC1_DCMP2 : 1;
      unsigned PWM_2_FLTSRC1_DCMP3 : 1;
      unsigned PWM_2_FLTSRC1_DCMP4 : 1;
      unsigned PWM_2_FLTSRC1_DCMP5 : 1;
      unsigned PWM_2_FLTSRC1_DCMP6 : 1;
      unsigned PWM_2_FLTSRC1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM1__2_FLTSRC1BITS;
sfr volatile typePWM1__2_FLTSRC1BITS PWM1__2_FLTSRC1bits absolute 0x400290F8;

 typedef struct tagPWM1__2_MINFLTPERBITS {
  union {
    struct {
      unsigned PWM_2_MINFLTPER_MFP : 16;
      unsigned : 16;
    };
  };
} typePWM1__2_MINFLTPERBITS;
sfr volatile typePWM1__2_MINFLTPERBITS PWM1__2_MINFLTPERbits absolute 0x400290FC;

 typedef struct tagPWM1__3_CTLBITS {
  union {
    struct {
      unsigned PWM_3_CTL_ENABLE : 1;
      unsigned PWM_3_CTL_MODE : 1;
      unsigned PWM_3_CTL_DEBUG : 1;
      unsigned PWM_3_CTL_LOADUPD : 1;
      unsigned PWM_3_CTL_CMPAUPD : 1;
      unsigned PWM_3_CTL_CMPBUPD : 1;
      unsigned PWM_3_CTL_GENAUPD : 2;
      unsigned PWM_3_CTL_GENBUPD : 2;
      unsigned PWM_3_CTL_DBCTLUPD : 2;
      unsigned PWM_3_CTL_DBRISEUPD : 2;
      unsigned PWM_3_CTL_DBFALLUPD : 2;
      unsigned PWM_3_CTL_FLTSRC : 1;
      unsigned PWM_3_CTL_MINFLTPER : 1;
      unsigned PWM_3_CTL_LATCH : 1;
      unsigned : 13;
    };
  };
} typePWM1__3_CTLBITS;
sfr volatile typePWM1__3_CTLBITS PWM1__3_CTLbits absolute 0x40029100;

 typedef struct tagPWM1__3_INTENBITS {
  union {
    struct {
      unsigned PWM_3_INTEN_INTCNTZERO : 1;
      unsigned PWM_3_INTEN_INTCNTLOAD : 1;
      unsigned PWM_3_INTEN_INTCMPAU : 1;
      unsigned PWM_3_INTEN_INTCMPAD : 1;
      unsigned PWM_3_INTEN_INTCMPBU : 1;
      unsigned PWM_3_INTEN_INTCMPBD : 1;
      unsigned : 2;
      unsigned PWM_3_INTEN_TRCNTZERO : 1;
      unsigned PWM_3_INTEN_TRCNTLOAD : 1;
      unsigned PWM_3_INTEN_TRCMPAU : 1;
      unsigned PWM_3_INTEN_TRCMPAD : 1;
      unsigned PWM_3_INTEN_TRCMPBU : 1;
      unsigned PWM_3_INTEN_TRCMPBD : 1;
      unsigned : 18;
    };
  };
} typePWM1__3_INTENBITS;
sfr volatile typePWM1__3_INTENBITS PWM1__3_INTENbits absolute 0x40029104;

 typedef struct tagPWM1__3_RISBITS {
  union {
    struct {
      unsigned PWM_3_RIS_INTCNTZERO : 1;
      unsigned PWM_3_RIS_INTCNTLOAD : 1;
      unsigned PWM_3_RIS_INTCMPAU : 1;
      unsigned PWM_3_RIS_INTCMPAD : 1;
      unsigned PWM_3_RIS_INTCMPBU : 1;
      unsigned PWM_3_RIS_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM1__3_RISBITS;
sfr volatile typePWM1__3_RISBITS PWM1__3_RISbits absolute 0x40029108;

 typedef struct tagPWM1__3_ISCBITS {
  union {
    struct {
      unsigned PWM_3_ISC_INTCNTZERO : 1;
      unsigned PWM_3_ISC_INTCNTLOAD : 1;
      unsigned PWM_3_ISC_INTCMPAU : 1;
      unsigned PWM_3_ISC_INTCMPAD : 1;
      unsigned PWM_3_ISC_INTCMPBU : 1;
      unsigned PWM_3_ISC_INTCMPBD : 1;
      unsigned : 26;
    };
  };
} typePWM1__3_ISCBITS;
sfr volatile typePWM1__3_ISCBITS PWM1__3_ISCbits absolute 0x4002910C;

 typedef struct tagPWM1__3_LOADBITS {
  union {
    struct {
      unsigned PWM_3_LOAD_LOAD : 16;
      unsigned : 16;
    };
  };
} typePWM1__3_LOADBITS;
sfr volatile typePWM1__3_LOADBITS PWM1__3_LOADbits absolute 0x40029110;

 typedef struct tagPWM1__3_COUNTBITS {
  union {
    struct {
      unsigned PWM_3_COUNT_COUNT : 16;
      unsigned : 16;
    };
  };
} typePWM1__3_COUNTBITS;
sfr volatile typePWM1__3_COUNTBITS PWM1__3_COUNTbits absolute 0x40029114;

 typedef struct tagPWM1__3_CMPABITS {
  union {
    struct {
      unsigned PWM_3_CMPA_COMPA : 16;
      unsigned : 16;
    };
  };
} typePWM1__3_CMPABITS;
sfr volatile typePWM1__3_CMPABITS PWM1__3_CMPAbits absolute 0x40029118;

 typedef struct tagPWM1__3_CMPBBITS {
  union {
    struct {
      unsigned PWM_3_CMPB_COMPB : 16;
      unsigned : 16;
    };
  };
} typePWM1__3_CMPBBITS;
sfr volatile typePWM1__3_CMPBBITS PWM1__3_CMPBbits absolute 0x4002911C;

 typedef struct tagPWM1__3_GENABITS {
  union {
    struct {
      unsigned PWM_3_GENA_ACTZERO : 2;
      unsigned PWM_3_GENA_ACTLOAD : 2;
      unsigned PWM_3_GENA_ACTCMPAU : 2;
      unsigned PWM_3_GENA_ACTCMPAD : 2;
      unsigned PWM_3_GENA_ACTCMPBU : 2;
      unsigned PWM_3_GENA_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM1__3_GENABITS;
sfr volatile typePWM1__3_GENABITS PWM1__3_GENAbits absolute 0x40029120;

 typedef struct tagPWM1__3_GENBBITS {
  union {
    struct {
      unsigned PWM_3_GENB_ACTZERO : 2;
      unsigned PWM_3_GENB_ACTLOAD : 2;
      unsigned PWM_3_GENB_ACTCMPAU : 2;
      unsigned PWM_3_GENB_ACTCMPAD : 2;
      unsigned PWM_3_GENB_ACTCMPBU : 2;
      unsigned PWM_3_GENB_ACTCMPBD : 2;
      unsigned : 20;
    };
  };
} typePWM1__3_GENBBITS;
sfr volatile typePWM1__3_GENBBITS PWM1__3_GENBbits absolute 0x40029124;

 typedef struct tagPWM1__3_DBCTLBITS {
  union {
    struct {
      unsigned PWM_3_DBCTL_ENABLE : 1;
      unsigned : 31;
    };
  };
} typePWM1__3_DBCTLBITS;
sfr volatile typePWM1__3_DBCTLBITS PWM1__3_DBCTLbits absolute 0x40029128;

 typedef struct tagPWM1__3_DBRISEBITS {
  union {
    struct {
      unsigned PWM_3_DBRISE_RISEDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM1__3_DBRISEBITS;
sfr volatile typePWM1__3_DBRISEBITS PWM1__3_DBRISEbits absolute 0x4002912C;

 typedef struct tagPWM1__3_DBFALLBITS {
  union {
    struct {
      unsigned PWM_3_DBFALL_FALLDELAY : 12;
      unsigned : 20;
    };
  };
} typePWM1__3_DBFALLBITS;
sfr volatile typePWM1__3_DBFALLBITS PWM1__3_DBFALLbits absolute 0x40029130;

 typedef struct tagPWM1__3_FLTSRC0BITS {
  union {
    struct {
      unsigned PWM_3_FLTSRC0_FAULT0 : 1;
      unsigned PWM_3_FLTSRC0_FAULT1 : 1;
      unsigned PWM_3_FLTSRC0_FAULT2 : 1;
      unsigned PWM_3_FLTSRC0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1__3_FLTSRC0BITS;
sfr volatile typePWM1__3_FLTSRC0BITS PWM1__3_FLTSRC0bits absolute 0x40029134;

 typedef struct tagPWM1__3_FLTSRC1BITS {
  union {
    struct {
      unsigned PWM_3_FLTSRC1_DCMP0 : 1;
      unsigned PWM_3_FLTSRC1_DCMP1 : 1;
      unsigned PWM_3_FLTSRC1_DCMP2 : 1;
      unsigned PWM_3_FLTSRC1_DCMP3 : 1;
      unsigned PWM_3_FLTSRC1_DCMP4 : 1;
      unsigned PWM_3_FLTSRC1_DCMP5 : 1;
      unsigned PWM_3_FLTSRC1_DCMP6 : 1;
      unsigned PWM_3_FLTSRC1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM1__3_FLTSRC1BITS;
sfr volatile typePWM1__3_FLTSRC1BITS PWM1__3_FLTSRC1bits absolute 0x40029138;

 typedef struct tagPWM1__3_MINFLTPERBITS {
  union {
    struct {
      unsigned PWM_3_MINFLTPER_MFP : 16;
      unsigned : 16;
    };
  };
} typePWM1__3_MINFLTPERBITS;
sfr volatile typePWM1__3_MINFLTPERBITS PWM1__3_MINFLTPERbits absolute 0x4002913C;

 typedef struct tagPWM1__0_FLTSENBITS {
  union {
    struct {
      unsigned PWM_0_FLTSEN_FAULT0 : 1;
      unsigned PWM_0_FLTSEN_FAULT1 : 1;
      unsigned PWM_0_FLTSEN_FAULT2 : 1;
      unsigned PWM_0_FLTSEN_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1__0_FLTSENBITS;
sfr volatile typePWM1__0_FLTSENBITS PWM1__0_FLTSENbits absolute 0x40029800;

 typedef struct tagPWM1__0_FLTSTAT0BITS {
  union {
    struct {
      unsigned PWM_0_FLTSTAT0_FAULT0 : 1;
      unsigned PWM_0_FLTSTAT0_FAULT1 : 1;
      unsigned PWM_0_FLTSTAT0_FAULT2 : 1;
      unsigned PWM_0_FLTSTAT0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1__0_FLTSTAT0BITS;
sfr volatile typePWM1__0_FLTSTAT0BITS PWM1__0_FLTSTAT0bits absolute 0x40029804;

 typedef struct tagPWM1__0_FLTSTAT1BITS {
  union {
    struct {
      unsigned PWM_0_FLTSTAT1_DCMP0 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP1 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP2 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP3 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP4 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP5 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP6 : 1;
      unsigned PWM_0_FLTSTAT1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM1__0_FLTSTAT1BITS;
sfr volatile typePWM1__0_FLTSTAT1BITS PWM1__0_FLTSTAT1bits absolute 0x40029808;

 typedef struct tagPWM1__1_FLTSENBITS {
  union {
    struct {
      unsigned PWM_1_FLTSEN_FAULT0 : 1;
      unsigned PWM_1_FLTSEN_FAULT1 : 1;
      unsigned PWM_1_FLTSEN_FAULT2 : 1;
      unsigned PWM_1_FLTSEN_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1__1_FLTSENBITS;
sfr volatile typePWM1__1_FLTSENBITS PWM1__1_FLTSENbits absolute 0x40029880;

 typedef struct tagPWM1__1_FLTSTAT0BITS {
  union {
    struct {
      unsigned PWM_1_FLTSTAT0_FAULT0 : 1;
      unsigned PWM_1_FLTSTAT0_FAULT1 : 1;
      unsigned PWM_1_FLTSTAT0_FAULT2 : 1;
      unsigned PWM_1_FLTSTAT0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1__1_FLTSTAT0BITS;
sfr volatile typePWM1__1_FLTSTAT0BITS PWM1__1_FLTSTAT0bits absolute 0x40029884;

 typedef struct tagPWM1__1_FLTSTAT1BITS {
  union {
    struct {
      unsigned PWM_1_FLTSTAT1_DCMP0 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP1 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP2 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP3 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP4 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP5 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP6 : 1;
      unsigned PWM_1_FLTSTAT1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM1__1_FLTSTAT1BITS;
sfr volatile typePWM1__1_FLTSTAT1BITS PWM1__1_FLTSTAT1bits absolute 0x40029888;

 typedef struct tagPWM1__2_FLTSENBITS {
  union {
    struct {
      unsigned PWM_2_FLTSEN_FAULT0 : 1;
      unsigned PWM_2_FLTSEN_FAULT1 : 1;
      unsigned PWM_2_FLTSEN_FAULT2 : 1;
      unsigned PWM_2_FLTSEN_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1__2_FLTSENBITS;
sfr volatile typePWM1__2_FLTSENBITS PWM1__2_FLTSENbits absolute 0x40029900;

 typedef struct tagPWM1__2_FLTSTAT0BITS {
  union {
    struct {
      unsigned PWM_2_FLTSTAT0_FAULT0 : 1;
      unsigned PWM_2_FLTSTAT0_FAULT1 : 1;
      unsigned PWM_2_FLTSTAT0_FAULT2 : 1;
      unsigned PWM_2_FLTSTAT0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1__2_FLTSTAT0BITS;
sfr volatile typePWM1__2_FLTSTAT0BITS PWM1__2_FLTSTAT0bits absolute 0x40029904;

 typedef struct tagPWM1__2_FLTSTAT1BITS {
  union {
    struct {
      unsigned PWM_2_FLTSTAT1_DCMP0 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP1 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP2 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP3 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP4 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP5 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP6 : 1;
      unsigned PWM_2_FLTSTAT1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM1__2_FLTSTAT1BITS;
sfr volatile typePWM1__2_FLTSTAT1BITS PWM1__2_FLTSTAT1bits absolute 0x40029908;

 typedef struct tagPWM1__3_FLTSENBITS {
  union {
    struct {
      unsigned PWM_3_FLTSEN_FAULT0 : 1;
      unsigned PWM_3_FLTSEN_FAULT1 : 1;
      unsigned PWM_3_FLTSEN_FAULT2 : 1;
      unsigned PWM_3_FLTSEN_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1__3_FLTSENBITS;
sfr volatile typePWM1__3_FLTSENBITS PWM1__3_FLTSENbits absolute 0x40029980;

 typedef struct tagPWM1__3_FLTSTAT0BITS {
  union {
    struct {
      unsigned PWM_3_FLTSTAT0_FAULT0 : 1;
      unsigned PWM_3_FLTSTAT0_FAULT1 : 1;
      unsigned PWM_3_FLTSTAT0_FAULT2 : 1;
      unsigned PWM_3_FLTSTAT0_FAULT3 : 1;
      unsigned : 28;
    };
  };
} typePWM1__3_FLTSTAT0BITS;
sfr volatile typePWM1__3_FLTSTAT0BITS PWM1__3_FLTSTAT0bits absolute 0x40029984;

 typedef struct tagPWM1__3_FLTSTAT1BITS {
  union {
    struct {
      unsigned PWM_3_FLTSTAT1_DCMP0 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP1 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP2 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP3 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP4 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP5 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP6 : 1;
      unsigned PWM_3_FLTSTAT1_DCMP7 : 1;
      unsigned : 24;
    };
  };
} typePWM1__3_FLTSTAT1BITS;
sfr volatile typePWM1__3_FLTSTAT1BITS PWM1__3_FLTSTAT1bits absolute 0x40029988;

 typedef struct tagPWM1_PPBITS {
  union {
    struct {
      unsigned PWM_PP_GCNT : 4;
      unsigned PWM_PP_FCNT : 4;
      unsigned PWM_PP_ESYNC : 1;
      unsigned PWM_PP_EFAULT : 1;
      unsigned PWM_PP_ONE : 1;
      unsigned : 21;
    };
  };
} typePWM1_PPBITS;
sfr volatile typePWM1_PPBITS PWM1_PPbits absolute 0x40029FC0;

 typedef struct tagPWM1_PCBITS {
  union {
    struct {
      unsigned PWM_PC_PWMDIV : 8;
      unsigned PWM_PC_USEPWMDIV : 1;
      unsigned : 23;
    };
  };
} typePWM1_PCBITS;
sfr volatile typePWM1_PCBITS PWM1_PCbits absolute 0x40029FC4;

 typedef struct tagQEI0_CTLBITS {
  union {
    struct {
      unsigned QEI_CTL_ENABLE : 1;
      unsigned QEI_CTL_SWAP : 1;
      unsigned QEI_CTL_SIGMODE : 1;
      unsigned QEI_CTL_CAPMODE : 1;
      unsigned QEI_CTL_RESMODE : 1;
      unsigned QEI_CTL_VELEN : 1;
      unsigned QEI_CTL_VELDIV : 3;
      unsigned QEI_CTL_INVA : 1;
      unsigned QEI_CTL_INVB : 1;
      unsigned QEI_CTL_INVI : 1;
      unsigned QEI_CTL_STALLEN : 1;
      unsigned QEI_CTL_FILTEN : 1;
      unsigned : 2;
      unsigned QEI_CTL_FILTCNT : 4;
      unsigned : 12;
    };
  };
} typeQEI0_CTLBITS;
sfr volatile typeQEI0_CTLBITS QEI0_CTLbits absolute 0x4002C000;

 typedef struct tagQEI0_STATBITS {
  union {
    struct {
      unsigned QEI_STAT_ERROR : 1;
      unsigned QEI_STAT_DIRECTION : 1;
      unsigned : 30;
    };
  };
} typeQEI0_STATBITS;
sfr volatile typeQEI0_STATBITS QEI0_STATbits absolute 0x4002C004;

 typedef struct tagQEI0_POSBITS {
  union {
    struct {
      unsigned QEI_POS : 32;
    };
  };
} typeQEI0_POSBITS;
sfr volatile typeQEI0_POSBITS QEI0_POSbits absolute 0x4002C008;

 typedef struct tagQEI0_MAXPOSBITS {
  union {
    struct {
      unsigned QEI_MAXPOS : 32;
    };
  };
} typeQEI0_MAXPOSBITS;
sfr volatile typeQEI0_MAXPOSBITS QEI0_MAXPOSbits absolute 0x4002C00C;

 typedef struct tagQEI0_LOADBITS {
  union {
    struct {
      unsigned QEI_LOAD : 32;
    };
  };
} typeQEI0_LOADBITS;
sfr volatile typeQEI0_LOADBITS QEI0_LOADbits absolute 0x4002C010;

 typedef struct tagQEI0_TIMEBITS {
  union {
    struct {
      unsigned QEI_TIME : 32;
    };
  };
} typeQEI0_TIMEBITS;
sfr volatile typeQEI0_TIMEBITS QEI0_TIMEbits absolute 0x4002C014;

 typedef struct tagQEI0_COUNTBITS {
  union {
    struct {
      unsigned QEI_COUNT : 32;
    };
  };
} typeQEI0_COUNTBITS;
sfr volatile typeQEI0_COUNTBITS QEI0_COUNTbits absolute 0x4002C018;

 typedef struct tagQEI0_SPEEDBITS {
  union {
    struct {
      unsigned QEI_SPEED : 32;
    };
  };
} typeQEI0_SPEEDBITS;
sfr volatile typeQEI0_SPEEDBITS QEI0_SPEEDbits absolute 0x4002C01C;

 typedef struct tagQEI0_INTENBITS {
  union {
    struct {
      unsigned QEI_INTEN_INDEX : 1;
      unsigned QEI_INTEN_TIMER : 1;
      unsigned QEI_INTEN_DIR : 1;
      unsigned QEI_INTEN_ERROR : 1;
      unsigned : 28;
    };
  };
} typeQEI0_INTENBITS;
sfr volatile typeQEI0_INTENBITS QEI0_INTENbits absolute 0x4002C020;

 typedef struct tagQEI0_RISBITS {
  union {
    struct {
      unsigned QEI_RIS_INDEX : 1;
      unsigned QEI_RIS_TIMER : 1;
      unsigned QEI_RIS_DIR : 1;
      unsigned QEI_RIS_ERROR : 1;
      unsigned : 28;
    };
  };
} typeQEI0_RISBITS;
sfr volatile typeQEI0_RISBITS QEI0_RISbits absolute 0x4002C024;

 typedef struct tagQEI0_ISCBITS {
  union {
    struct {
      unsigned QEI_ISC_INDEX : 1;
      unsigned QEI_ISC_TIMER : 1;
      unsigned QEI_ISC_DIR : 1;
      unsigned QEI_ISC_ERROR : 1;
      unsigned : 28;
    };
  };
} typeQEI0_ISCBITS;
sfr volatile typeQEI0_ISCBITS QEI0_ISCbits absolute 0x4002C028;

 typedef struct tagQEI1_CTLBITS {
  union {
    struct {
      unsigned QEI_CTL_ENABLE : 1;
      unsigned QEI_CTL_SWAP : 1;
      unsigned QEI_CTL_SIGMODE : 1;
      unsigned QEI_CTL_CAPMODE : 1;
      unsigned QEI_CTL_RESMODE : 1;
      unsigned QEI_CTL_VELEN : 1;
      unsigned QEI_CTL_VELDIV : 3;
      unsigned QEI_CTL_INVA : 1;
      unsigned QEI_CTL_INVB : 1;
      unsigned QEI_CTL_INVI : 1;
      unsigned QEI_CTL_STALLEN : 1;
      unsigned QEI_CTL_FILTEN : 1;
      unsigned : 2;
      unsigned QEI_CTL_FILTCNT : 4;
      unsigned : 12;
    };
  };
} typeQEI1_CTLBITS;
sfr volatile typeQEI1_CTLBITS QEI1_CTLbits absolute 0x4002D000;

 typedef struct tagQEI1_STATBITS {
  union {
    struct {
      unsigned QEI_STAT_ERROR : 1;
      unsigned QEI_STAT_DIRECTION : 1;
      unsigned : 30;
    };
  };
} typeQEI1_STATBITS;
sfr volatile typeQEI1_STATBITS QEI1_STATbits absolute 0x4002D004;

 typedef struct tagQEI1_POSBITS {
  union {
    struct {
      unsigned QEI_POS : 32;
    };
  };
} typeQEI1_POSBITS;
sfr volatile typeQEI1_POSBITS QEI1_POSbits absolute 0x4002D008;

 typedef struct tagQEI1_MAXPOSBITS {
  union {
    struct {
      unsigned QEI_MAXPOS : 32;
    };
  };
} typeQEI1_MAXPOSBITS;
sfr volatile typeQEI1_MAXPOSBITS QEI1_MAXPOSbits absolute 0x4002D00C;

 typedef struct tagQEI1_LOADBITS {
  union {
    struct {
      unsigned QEI_LOAD : 32;
    };
  };
} typeQEI1_LOADBITS;
sfr volatile typeQEI1_LOADBITS QEI1_LOADbits absolute 0x4002D010;

 typedef struct tagQEI1_TIMEBITS {
  union {
    struct {
      unsigned QEI_TIME : 32;
    };
  };
} typeQEI1_TIMEBITS;
sfr volatile typeQEI1_TIMEBITS QEI1_TIMEbits absolute 0x4002D014;

 typedef struct tagQEI1_COUNTBITS {
  union {
    struct {
      unsigned QEI_COUNT : 32;
    };
  };
} typeQEI1_COUNTBITS;
sfr volatile typeQEI1_COUNTBITS QEI1_COUNTbits absolute 0x4002D018;

 typedef struct tagQEI1_SPEEDBITS {
  union {
    struct {
      unsigned QEI_SPEED : 32;
    };
  };
} typeQEI1_SPEEDBITS;
sfr volatile typeQEI1_SPEEDBITS QEI1_SPEEDbits absolute 0x4002D01C;

 typedef struct tagQEI1_INTENBITS {
  union {
    struct {
      unsigned QEI_INTEN_INDEX : 1;
      unsigned QEI_INTEN_TIMER : 1;
      unsigned QEI_INTEN_DIR : 1;
      unsigned QEI_INTEN_ERROR : 1;
      unsigned : 28;
    };
  };
} typeQEI1_INTENBITS;
sfr volatile typeQEI1_INTENBITS QEI1_INTENbits absolute 0x4002D020;

 typedef struct tagQEI1_RISBITS {
  union {
    struct {
      unsigned QEI_RIS_INDEX : 1;
      unsigned QEI_RIS_TIMER : 1;
      unsigned QEI_RIS_DIR : 1;
      unsigned QEI_RIS_ERROR : 1;
      unsigned : 28;
    };
  };
} typeQEI1_RISBITS;
sfr volatile typeQEI1_RISBITS QEI1_RISbits absolute 0x4002D024;

 typedef struct tagQEI1_ISCBITS {
  union {
    struct {
      unsigned QEI_ISC_INDEX : 1;
      unsigned QEI_ISC_TIMER : 1;
      unsigned QEI_ISC_DIR : 1;
      unsigned QEI_ISC_ERROR : 1;
      unsigned : 28;
    };
  };
} typeQEI1_ISCBITS;
sfr volatile typeQEI1_ISCBITS QEI1_ISCbits absolute 0x4002D028;

 typedef struct tagTIMER0_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER0_CFGBITS;
sfr volatile typeTIMER0_CFGBITS TIMER0_CFGbits absolute 0x40030000;

 typedef struct tagTIMER0_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned : 20;
    };
  };
} typeTIMER0_TAMRBITS;
sfr volatile typeTIMER0_TAMRBITS TIMER0_TAMRbits absolute 0x40030004;

 typedef struct tagTIMER0_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned : 20;
    };
  };
} typeTIMER0_TBMRBITS;
sfr volatile typeTIMER0_TBMRBITS TIMER0_TBMRbits absolute 0x40030008;

 typedef struct tagTIMER0_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER0_CTLBITS;
sfr volatile typeTIMER0_CTLBITS TIMER0_CTLbits absolute 0x4003000C;

 typedef struct tagTIMER0_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCWT0 : 2;
      unsigned TIMER_SYNC_SYNCWT1 : 2;
      unsigned TIMER_SYNC_SYNCWT2 : 2;
      unsigned TIMER_SYNC_SYNCWT3 : 2;
      unsigned TIMER_SYNC_SYNCWT4 : 2;
      unsigned TIMER_SYNC_SYNCWT5 : 2;
      unsigned : 8;
    };
  };
} typeTIMER0_SYNCBITS;
sfr volatile typeTIMER0_SYNCBITS TIMER0_SYNCbits absolute 0x40030010;

 typedef struct tagTIMER0_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned : 3;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 4;
      unsigned TIMER_IMR_WUEIM : 1;
      unsigned : 15;
    };
  };
} typeTIMER0_IMRBITS;
sfr volatile typeTIMER0_IMRBITS TIMER0_IMRbits absolute 0x40030018;

 typedef struct tagTIMER0_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned : 3;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 4;
      unsigned TIMER_RIS_WUERIS : 1;
      unsigned : 15;
    };
  };
} typeTIMER0_RISBITS;
sfr volatile typeTIMER0_RISBITS TIMER0_RISbits absolute 0x4003001C;

 typedef struct tagTIMER0_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned : 3;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 4;
      unsigned TIMER_MIS_WUEMIS : 1;
      unsigned : 15;
    };
  };
} typeTIMER0_MISBITS;
sfr volatile typeTIMER0_MISBITS TIMER0_MISbits absolute 0x40030020;

 typedef struct tagTIMER0_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned : 3;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 4;
      unsigned TIMER_ICR_WUECINT : 1;
      unsigned : 15;
    };
  };
} typeTIMER0_ICRBITS;
sfr volatile typeTIMER0_ICRBITS TIMER0_ICRbits absolute 0x40030024;

 typedef struct tagTIMER0_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned TIMER_TAPR_TAPSRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER0_TAPRBITS;
sfr volatile typeTIMER0_TAPRBITS TIMER0_TAPRbits absolute 0x40030038;

 typedef struct tagTIMER0_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned TIMER_TBPR_TBPSRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER0_TBPRBITS;
sfr volatile typeTIMER0_TBPRBITS TIMER0_TBPRbits absolute 0x4003003C;

 typedef struct tagTIMER0_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned TIMER_TAPMR_TAPSMRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER0_TAPMRBITS;
sfr volatile typeTIMER0_TAPMRBITS TIMER0_TAPMRbits absolute 0x40030040;

 typedef struct tagTIMER0_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned TIMER_TBPMR_TBPSMRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER0_TBPMRBITS;
sfr volatile typeTIMER0_TBPMRBITS TIMER0_TBPMRbits absolute 0x40030044;

 typedef struct tagTIMER0_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER0_RTCPDBITS;
sfr volatile typeTIMER0_RTCPDBITS TIMER0_RTCPDbits absolute 0x40030058;

 typedef struct tagTIMER0_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER0_TAPSBITS;
sfr volatile typeTIMER0_TAPSBITS TIMER0_TAPSbits absolute 0x4003005C;

 typedef struct tagTIMER0_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER0_TBPSBITS;
sfr volatile typeTIMER0_TBPSBITS TIMER0_TBPSbits absolute 0x40030060;

 typedef struct tagTIMER0_TAPVBITS {
  union {
    struct {
      unsigned TIMER_TAPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeTIMER0_TAPVBITS;
sfr volatile typeTIMER0_TAPVBITS TIMER0_TAPVbits absolute 0x40030064;

 typedef struct tagTIMER0_TBPVBITS {
  union {
    struct {
      unsigned TIMER_TBPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeTIMER0_TBPVBITS;
sfr volatile typeTIMER0_TBPVBITS TIMER0_TBPVbits absolute 0x40030068;

 typedef struct tagTIMER0_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned : 28;
    };
  };
} typeTIMER0_PPBITS;
sfr volatile typeTIMER0_PPBITS TIMER0_PPbits absolute 0x40030FC0;

 typedef struct tagTIMER1_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER1_CFGBITS;
sfr volatile typeTIMER1_CFGBITS TIMER1_CFGbits absolute 0x40031000;

 typedef struct tagTIMER1_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned : 20;
    };
  };
} typeTIMER1_TAMRBITS;
sfr volatile typeTIMER1_TAMRBITS TIMER1_TAMRbits absolute 0x40031004;

 typedef struct tagTIMER1_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned : 20;
    };
  };
} typeTIMER1_TBMRBITS;
sfr volatile typeTIMER1_TBMRBITS TIMER1_TBMRbits absolute 0x40031008;

 typedef struct tagTIMER1_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER1_CTLBITS;
sfr volatile typeTIMER1_CTLBITS TIMER1_CTLbits absolute 0x4003100C;

 typedef struct tagTIMER1_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCWT0 : 2;
      unsigned TIMER_SYNC_SYNCWT1 : 2;
      unsigned TIMER_SYNC_SYNCWT2 : 2;
      unsigned TIMER_SYNC_SYNCWT3 : 2;
      unsigned TIMER_SYNC_SYNCWT4 : 2;
      unsigned TIMER_SYNC_SYNCWT5 : 2;
      unsigned : 8;
    };
  };
} typeTIMER1_SYNCBITS;
sfr volatile typeTIMER1_SYNCBITS TIMER1_SYNCbits absolute 0x40031010;

 typedef struct tagTIMER1_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned : 3;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 4;
      unsigned TIMER_IMR_WUEIM : 1;
      unsigned : 15;
    };
  };
} typeTIMER1_IMRBITS;
sfr volatile typeTIMER1_IMRBITS TIMER1_IMRbits absolute 0x40031018;

 typedef struct tagTIMER1_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned : 3;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 4;
      unsigned TIMER_RIS_WUERIS : 1;
      unsigned : 15;
    };
  };
} typeTIMER1_RISBITS;
sfr volatile typeTIMER1_RISBITS TIMER1_RISbits absolute 0x4003101C;

 typedef struct tagTIMER1_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned : 3;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 4;
      unsigned TIMER_MIS_WUEMIS : 1;
      unsigned : 15;
    };
  };
} typeTIMER1_MISBITS;
sfr volatile typeTIMER1_MISBITS TIMER1_MISbits absolute 0x40031020;

 typedef struct tagTIMER1_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned : 3;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 4;
      unsigned TIMER_ICR_WUECINT : 1;
      unsigned : 15;
    };
  };
} typeTIMER1_ICRBITS;
sfr volatile typeTIMER1_ICRBITS TIMER1_ICRbits absolute 0x40031024;

 typedef struct tagTIMER1_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned TIMER_TAPR_TAPSRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER1_TAPRBITS;
sfr volatile typeTIMER1_TAPRBITS TIMER1_TAPRbits absolute 0x40031038;

 typedef struct tagTIMER1_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned TIMER_TBPR_TBPSRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER1_TBPRBITS;
sfr volatile typeTIMER1_TBPRBITS TIMER1_TBPRbits absolute 0x4003103C;

 typedef struct tagTIMER1_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned TIMER_TAPMR_TAPSMRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER1_TAPMRBITS;
sfr volatile typeTIMER1_TAPMRBITS TIMER1_TAPMRbits absolute 0x40031040;

 typedef struct tagTIMER1_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned TIMER_TBPMR_TBPSMRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER1_TBPMRBITS;
sfr volatile typeTIMER1_TBPMRBITS TIMER1_TBPMRbits absolute 0x40031044;

 typedef struct tagTIMER1_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER1_RTCPDBITS;
sfr volatile typeTIMER1_RTCPDBITS TIMER1_RTCPDbits absolute 0x40031058;

 typedef struct tagTIMER1_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER1_TAPSBITS;
sfr volatile typeTIMER1_TAPSBITS TIMER1_TAPSbits absolute 0x4003105C;

 typedef struct tagTIMER1_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER1_TBPSBITS;
sfr volatile typeTIMER1_TBPSBITS TIMER1_TBPSbits absolute 0x40031060;

 typedef struct tagTIMER1_TAPVBITS {
  union {
    struct {
      unsigned TIMER_TAPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeTIMER1_TAPVBITS;
sfr volatile typeTIMER1_TAPVBITS TIMER1_TAPVbits absolute 0x40031064;

 typedef struct tagTIMER1_TBPVBITS {
  union {
    struct {
      unsigned TIMER_TBPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeTIMER1_TBPVBITS;
sfr volatile typeTIMER1_TBPVBITS TIMER1_TBPVbits absolute 0x40031068;

 typedef struct tagTIMER1_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned : 28;
    };
  };
} typeTIMER1_PPBITS;
sfr volatile typeTIMER1_PPBITS TIMER1_PPbits absolute 0x40031FC0;

 typedef struct tagTIMER2_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER2_CFGBITS;
sfr volatile typeTIMER2_CFGBITS TIMER2_CFGbits absolute 0x40032000;

 typedef struct tagTIMER2_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned : 20;
    };
  };
} typeTIMER2_TAMRBITS;
sfr volatile typeTIMER2_TAMRBITS TIMER2_TAMRbits absolute 0x40032004;

 typedef struct tagTIMER2_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned : 20;
    };
  };
} typeTIMER2_TBMRBITS;
sfr volatile typeTIMER2_TBMRBITS TIMER2_TBMRbits absolute 0x40032008;

 typedef struct tagTIMER2_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER2_CTLBITS;
sfr volatile typeTIMER2_CTLBITS TIMER2_CTLbits absolute 0x4003200C;

 typedef struct tagTIMER2_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCWT0 : 2;
      unsigned TIMER_SYNC_SYNCWT1 : 2;
      unsigned TIMER_SYNC_SYNCWT2 : 2;
      unsigned TIMER_SYNC_SYNCWT3 : 2;
      unsigned TIMER_SYNC_SYNCWT4 : 2;
      unsigned TIMER_SYNC_SYNCWT5 : 2;
      unsigned : 8;
    };
  };
} typeTIMER2_SYNCBITS;
sfr volatile typeTIMER2_SYNCBITS TIMER2_SYNCbits absolute 0x40032010;

 typedef struct tagTIMER2_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned : 3;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 4;
      unsigned TIMER_IMR_WUEIM : 1;
      unsigned : 15;
    };
  };
} typeTIMER2_IMRBITS;
sfr volatile typeTIMER2_IMRBITS TIMER2_IMRbits absolute 0x40032018;

 typedef struct tagTIMER2_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned : 3;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 4;
      unsigned TIMER_RIS_WUERIS : 1;
      unsigned : 15;
    };
  };
} typeTIMER2_RISBITS;
sfr volatile typeTIMER2_RISBITS TIMER2_RISbits absolute 0x4003201C;

 typedef struct tagTIMER2_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned : 3;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 4;
      unsigned TIMER_MIS_WUEMIS : 1;
      unsigned : 15;
    };
  };
} typeTIMER2_MISBITS;
sfr volatile typeTIMER2_MISBITS TIMER2_MISbits absolute 0x40032020;

 typedef struct tagTIMER2_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned : 3;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 4;
      unsigned TIMER_ICR_WUECINT : 1;
      unsigned : 15;
    };
  };
} typeTIMER2_ICRBITS;
sfr volatile typeTIMER2_ICRBITS TIMER2_ICRbits absolute 0x40032024;

 typedef struct tagTIMER2_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned TIMER_TAPR_TAPSRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER2_TAPRBITS;
sfr volatile typeTIMER2_TAPRBITS TIMER2_TAPRbits absolute 0x40032038;

 typedef struct tagTIMER2_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned TIMER_TBPR_TBPSRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER2_TBPRBITS;
sfr volatile typeTIMER2_TBPRBITS TIMER2_TBPRbits absolute 0x4003203C;

 typedef struct tagTIMER2_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned TIMER_TAPMR_TAPSMRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER2_TAPMRBITS;
sfr volatile typeTIMER2_TAPMRBITS TIMER2_TAPMRbits absolute 0x40032040;

 typedef struct tagTIMER2_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned TIMER_TBPMR_TBPSMRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER2_TBPMRBITS;
sfr volatile typeTIMER2_TBPMRBITS TIMER2_TBPMRbits absolute 0x40032044;

 typedef struct tagTIMER2_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER2_RTCPDBITS;
sfr volatile typeTIMER2_RTCPDBITS TIMER2_RTCPDbits absolute 0x40032058;

 typedef struct tagTIMER2_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER2_TAPSBITS;
sfr volatile typeTIMER2_TAPSBITS TIMER2_TAPSbits absolute 0x4003205C;

 typedef struct tagTIMER2_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER2_TBPSBITS;
sfr volatile typeTIMER2_TBPSBITS TIMER2_TBPSbits absolute 0x40032060;

 typedef struct tagTIMER2_TAPVBITS {
  union {
    struct {
      unsigned TIMER_TAPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeTIMER2_TAPVBITS;
sfr volatile typeTIMER2_TAPVBITS TIMER2_TAPVbits absolute 0x40032064;

 typedef struct tagTIMER2_TBPVBITS {
  union {
    struct {
      unsigned TIMER_TBPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeTIMER2_TBPVBITS;
sfr volatile typeTIMER2_TBPVBITS TIMER2_TBPVbits absolute 0x40032068;

 typedef struct tagTIMER2_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned : 28;
    };
  };
} typeTIMER2_PPBITS;
sfr volatile typeTIMER2_PPBITS TIMER2_PPbits absolute 0x40032FC0;

 typedef struct tagTIMER3_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER3_CFGBITS;
sfr volatile typeTIMER3_CFGBITS TIMER3_CFGbits absolute 0x40033000;

 typedef struct tagTIMER3_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned : 20;
    };
  };
} typeTIMER3_TAMRBITS;
sfr volatile typeTIMER3_TAMRBITS TIMER3_TAMRbits absolute 0x40033004;

 typedef struct tagTIMER3_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned : 20;
    };
  };
} typeTIMER3_TBMRBITS;
sfr volatile typeTIMER3_TBMRBITS TIMER3_TBMRbits absolute 0x40033008;

 typedef struct tagTIMER3_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER3_CTLBITS;
sfr volatile typeTIMER3_CTLBITS TIMER3_CTLbits absolute 0x4003300C;

 typedef struct tagTIMER3_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCWT0 : 2;
      unsigned TIMER_SYNC_SYNCWT1 : 2;
      unsigned TIMER_SYNC_SYNCWT2 : 2;
      unsigned TIMER_SYNC_SYNCWT3 : 2;
      unsigned TIMER_SYNC_SYNCWT4 : 2;
      unsigned TIMER_SYNC_SYNCWT5 : 2;
      unsigned : 8;
    };
  };
} typeTIMER3_SYNCBITS;
sfr volatile typeTIMER3_SYNCBITS TIMER3_SYNCbits absolute 0x40033010;

 typedef struct tagTIMER3_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned : 3;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 4;
      unsigned TIMER_IMR_WUEIM : 1;
      unsigned : 15;
    };
  };
} typeTIMER3_IMRBITS;
sfr volatile typeTIMER3_IMRBITS TIMER3_IMRbits absolute 0x40033018;

 typedef struct tagTIMER3_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned : 3;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 4;
      unsigned TIMER_RIS_WUERIS : 1;
      unsigned : 15;
    };
  };
} typeTIMER3_RISBITS;
sfr volatile typeTIMER3_RISBITS TIMER3_RISbits absolute 0x4003301C;

 typedef struct tagTIMER3_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned : 3;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 4;
      unsigned TIMER_MIS_WUEMIS : 1;
      unsigned : 15;
    };
  };
} typeTIMER3_MISBITS;
sfr volatile typeTIMER3_MISBITS TIMER3_MISbits absolute 0x40033020;

 typedef struct tagTIMER3_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned : 3;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 4;
      unsigned TIMER_ICR_WUECINT : 1;
      unsigned : 15;
    };
  };
} typeTIMER3_ICRBITS;
sfr volatile typeTIMER3_ICRBITS TIMER3_ICRbits absolute 0x40033024;

 typedef struct tagTIMER3_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned TIMER_TAPR_TAPSRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER3_TAPRBITS;
sfr volatile typeTIMER3_TAPRBITS TIMER3_TAPRbits absolute 0x40033038;

 typedef struct tagTIMER3_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned TIMER_TBPR_TBPSRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER3_TBPRBITS;
sfr volatile typeTIMER3_TBPRBITS TIMER3_TBPRbits absolute 0x4003303C;

 typedef struct tagTIMER3_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned TIMER_TAPMR_TAPSMRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER3_TAPMRBITS;
sfr volatile typeTIMER3_TAPMRBITS TIMER3_TAPMRbits absolute 0x40033040;

 typedef struct tagTIMER3_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned TIMER_TBPMR_TBPSMRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER3_TBPMRBITS;
sfr volatile typeTIMER3_TBPMRBITS TIMER3_TBPMRbits absolute 0x40033044;

 typedef struct tagTIMER3_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER3_RTCPDBITS;
sfr volatile typeTIMER3_RTCPDBITS TIMER3_RTCPDbits absolute 0x40033058;

 typedef struct tagTIMER3_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER3_TAPSBITS;
sfr volatile typeTIMER3_TAPSBITS TIMER3_TAPSbits absolute 0x4003305C;

 typedef struct tagTIMER3_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER3_TBPSBITS;
sfr volatile typeTIMER3_TBPSBITS TIMER3_TBPSbits absolute 0x40033060;

 typedef struct tagTIMER3_TAPVBITS {
  union {
    struct {
      unsigned TIMER_TAPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeTIMER3_TAPVBITS;
sfr volatile typeTIMER3_TAPVBITS TIMER3_TAPVbits absolute 0x40033064;

 typedef struct tagTIMER3_TBPVBITS {
  union {
    struct {
      unsigned TIMER_TBPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeTIMER3_TBPVBITS;
sfr volatile typeTIMER3_TBPVBITS TIMER3_TBPVbits absolute 0x40033068;

 typedef struct tagTIMER3_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned : 28;
    };
  };
} typeTIMER3_PPBITS;
sfr volatile typeTIMER3_PPBITS TIMER3_PPbits absolute 0x40033FC0;

 typedef struct tagTIMER4_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER4_CFGBITS;
sfr volatile typeTIMER4_CFGBITS TIMER4_CFGbits absolute 0x40034000;

 typedef struct tagTIMER4_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned : 20;
    };
  };
} typeTIMER4_TAMRBITS;
sfr volatile typeTIMER4_TAMRBITS TIMER4_TAMRbits absolute 0x40034004;

 typedef struct tagTIMER4_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned : 20;
    };
  };
} typeTIMER4_TBMRBITS;
sfr volatile typeTIMER4_TBMRBITS TIMER4_TBMRbits absolute 0x40034008;

 typedef struct tagTIMER4_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER4_CTLBITS;
sfr volatile typeTIMER4_CTLBITS TIMER4_CTLbits absolute 0x4003400C;

 typedef struct tagTIMER4_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCWT0 : 2;
      unsigned TIMER_SYNC_SYNCWT1 : 2;
      unsigned TIMER_SYNC_SYNCWT2 : 2;
      unsigned TIMER_SYNC_SYNCWT3 : 2;
      unsigned TIMER_SYNC_SYNCWT4 : 2;
      unsigned TIMER_SYNC_SYNCWT5 : 2;
      unsigned : 8;
    };
  };
} typeTIMER4_SYNCBITS;
sfr volatile typeTIMER4_SYNCBITS TIMER4_SYNCbits absolute 0x40034010;

 typedef struct tagTIMER4_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned : 3;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 4;
      unsigned TIMER_IMR_WUEIM : 1;
      unsigned : 15;
    };
  };
} typeTIMER4_IMRBITS;
sfr volatile typeTIMER4_IMRBITS TIMER4_IMRbits absolute 0x40034018;

 typedef struct tagTIMER4_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned : 3;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 4;
      unsigned TIMER_RIS_WUERIS : 1;
      unsigned : 15;
    };
  };
} typeTIMER4_RISBITS;
sfr volatile typeTIMER4_RISBITS TIMER4_RISbits absolute 0x4003401C;

 typedef struct tagTIMER4_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned : 3;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 4;
      unsigned TIMER_MIS_WUEMIS : 1;
      unsigned : 15;
    };
  };
} typeTIMER4_MISBITS;
sfr volatile typeTIMER4_MISBITS TIMER4_MISbits absolute 0x40034020;

 typedef struct tagTIMER4_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned : 3;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 4;
      unsigned TIMER_ICR_WUECINT : 1;
      unsigned : 15;
    };
  };
} typeTIMER4_ICRBITS;
sfr volatile typeTIMER4_ICRBITS TIMER4_ICRbits absolute 0x40034024;

 typedef struct tagTIMER4_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned TIMER_TAPR_TAPSRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER4_TAPRBITS;
sfr volatile typeTIMER4_TAPRBITS TIMER4_TAPRbits absolute 0x40034038;

 typedef struct tagTIMER4_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned TIMER_TBPR_TBPSRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER4_TBPRBITS;
sfr volatile typeTIMER4_TBPRBITS TIMER4_TBPRbits absolute 0x4003403C;

 typedef struct tagTIMER4_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned TIMER_TAPMR_TAPSMRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER4_TAPMRBITS;
sfr volatile typeTIMER4_TAPMRBITS TIMER4_TAPMRbits absolute 0x40034040;

 typedef struct tagTIMER4_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned TIMER_TBPMR_TBPSMRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER4_TBPMRBITS;
sfr volatile typeTIMER4_TBPMRBITS TIMER4_TBPMRbits absolute 0x40034044;

 typedef struct tagTIMER4_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER4_RTCPDBITS;
sfr volatile typeTIMER4_RTCPDBITS TIMER4_RTCPDbits absolute 0x40034058;

 typedef struct tagTIMER4_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER4_TAPSBITS;
sfr volatile typeTIMER4_TAPSBITS TIMER4_TAPSbits absolute 0x4003405C;

 typedef struct tagTIMER4_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER4_TBPSBITS;
sfr volatile typeTIMER4_TBPSBITS TIMER4_TBPSbits absolute 0x40034060;

 typedef struct tagTIMER4_TAPVBITS {
  union {
    struct {
      unsigned TIMER_TAPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeTIMER4_TAPVBITS;
sfr volatile typeTIMER4_TAPVBITS TIMER4_TAPVbits absolute 0x40034064;

 typedef struct tagTIMER4_TBPVBITS {
  union {
    struct {
      unsigned TIMER_TBPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeTIMER4_TBPVBITS;
sfr volatile typeTIMER4_TBPVBITS TIMER4_TBPVbits absolute 0x40034068;

 typedef struct tagTIMER4_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned : 28;
    };
  };
} typeTIMER4_PPBITS;
sfr volatile typeTIMER4_PPBITS TIMER4_PPbits absolute 0x40034FC0;

 typedef struct tagTIMER5_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeTIMER5_CFGBITS;
sfr volatile typeTIMER5_CFGBITS TIMER5_CFGbits absolute 0x40035000;

 typedef struct tagTIMER5_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned : 20;
    };
  };
} typeTIMER5_TAMRBITS;
sfr volatile typeTIMER5_TAMRBITS TIMER5_TAMRbits absolute 0x40035004;

 typedef struct tagTIMER5_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned : 20;
    };
  };
} typeTIMER5_TBMRBITS;
sfr volatile typeTIMER5_TBMRBITS TIMER5_TBMRbits absolute 0x40035008;

 typedef struct tagTIMER5_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeTIMER5_CTLBITS;
sfr volatile typeTIMER5_CTLBITS TIMER5_CTLbits absolute 0x4003500C;

 typedef struct tagTIMER5_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCWT0 : 2;
      unsigned TIMER_SYNC_SYNCWT1 : 2;
      unsigned TIMER_SYNC_SYNCWT2 : 2;
      unsigned TIMER_SYNC_SYNCWT3 : 2;
      unsigned TIMER_SYNC_SYNCWT4 : 2;
      unsigned TIMER_SYNC_SYNCWT5 : 2;
      unsigned : 8;
    };
  };
} typeTIMER5_SYNCBITS;
sfr volatile typeTIMER5_SYNCBITS TIMER5_SYNCbits absolute 0x40035010;

 typedef struct tagTIMER5_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned : 3;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 4;
      unsigned TIMER_IMR_WUEIM : 1;
      unsigned : 15;
    };
  };
} typeTIMER5_IMRBITS;
sfr volatile typeTIMER5_IMRBITS TIMER5_IMRbits absolute 0x40035018;

 typedef struct tagTIMER5_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned : 3;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 4;
      unsigned TIMER_RIS_WUERIS : 1;
      unsigned : 15;
    };
  };
} typeTIMER5_RISBITS;
sfr volatile typeTIMER5_RISBITS TIMER5_RISbits absolute 0x4003501C;

 typedef struct tagTIMER5_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned : 3;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 4;
      unsigned TIMER_MIS_WUEMIS : 1;
      unsigned : 15;
    };
  };
} typeTIMER5_MISBITS;
sfr volatile typeTIMER5_MISBITS TIMER5_MISbits absolute 0x40035020;

 typedef struct tagTIMER5_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned : 3;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 4;
      unsigned TIMER_ICR_WUECINT : 1;
      unsigned : 15;
    };
  };
} typeTIMER5_ICRBITS;
sfr volatile typeTIMER5_ICRBITS TIMER5_ICRbits absolute 0x40035024;

 typedef struct tagTIMER5_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned TIMER_TAPR_TAPSRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER5_TAPRBITS;
sfr volatile typeTIMER5_TAPRBITS TIMER5_TAPRbits absolute 0x40035038;

 typedef struct tagTIMER5_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned TIMER_TBPR_TBPSRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER5_TBPRBITS;
sfr volatile typeTIMER5_TBPRBITS TIMER5_TBPRbits absolute 0x4003503C;

 typedef struct tagTIMER5_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned TIMER_TAPMR_TAPSMRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER5_TAPMRBITS;
sfr volatile typeTIMER5_TAPMRBITS TIMER5_TAPMRbits absolute 0x40035040;

 typedef struct tagTIMER5_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned TIMER_TBPMR_TBPSMRH : 8;
      unsigned : 16;
    };
  };
} typeTIMER5_TBPMRBITS;
sfr volatile typeTIMER5_TBPMRBITS TIMER5_TBPMRbits absolute 0x40035044;

 typedef struct tagTIMER5_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeTIMER5_RTCPDBITS;
sfr volatile typeTIMER5_RTCPDBITS TIMER5_RTCPDbits absolute 0x40035058;

 typedef struct tagTIMER5_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER5_TAPSBITS;
sfr volatile typeTIMER5_TAPSBITS TIMER5_TAPSbits absolute 0x4003505C;

 typedef struct tagTIMER5_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeTIMER5_TBPSBITS;
sfr volatile typeTIMER5_TBPSBITS TIMER5_TBPSbits absolute 0x40035060;

 typedef struct tagTIMER5_TAPVBITS {
  union {
    struct {
      unsigned TIMER_TAPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeTIMER5_TAPVBITS;
sfr volatile typeTIMER5_TAPVBITS TIMER5_TAPVbits absolute 0x40035064;

 typedef struct tagTIMER5_TBPVBITS {
  union {
    struct {
      unsigned TIMER_TBPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeTIMER5_TBPVBITS;
sfr volatile typeTIMER5_TBPVBITS TIMER5_TBPVbits absolute 0x40035068;

 typedef struct tagTIMER5_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned : 28;
    };
  };
} typeTIMER5_PPBITS;
sfr volatile typeTIMER5_PPBITS TIMER5_PPbits absolute 0x40035FC0;

 typedef struct tagWTIMER0_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeWTIMER0_CFGBITS;
sfr volatile typeWTIMER0_CFGBITS WTIMER0_CFGbits absolute 0x40036000;

 typedef struct tagWTIMER0_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned : 20;
    };
  };
} typeWTIMER0_TAMRBITS;
sfr volatile typeWTIMER0_TAMRBITS WTIMER0_TAMRbits absolute 0x40036004;

 typedef struct tagWTIMER0_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned : 20;
    };
  };
} typeWTIMER0_TBMRBITS;
sfr volatile typeWTIMER0_TBMRBITS WTIMER0_TBMRbits absolute 0x40036008;

 typedef struct tagWTIMER0_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeWTIMER0_CTLBITS;
sfr volatile typeWTIMER0_CTLBITS WTIMER0_CTLbits absolute 0x4003600C;

 typedef struct tagWTIMER0_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCWT0 : 2;
      unsigned TIMER_SYNC_SYNCWT1 : 2;
      unsigned TIMER_SYNC_SYNCWT2 : 2;
      unsigned TIMER_SYNC_SYNCWT3 : 2;
      unsigned TIMER_SYNC_SYNCWT4 : 2;
      unsigned TIMER_SYNC_SYNCWT5 : 2;
      unsigned : 8;
    };
  };
} typeWTIMER0_SYNCBITS;
sfr volatile typeWTIMER0_SYNCBITS WTIMER0_SYNCbits absolute 0x40036010;

 typedef struct tagWTIMER0_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned : 3;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 4;
      unsigned TIMER_IMR_WUEIM : 1;
      unsigned : 15;
    };
  };
} typeWTIMER0_IMRBITS;
sfr volatile typeWTIMER0_IMRBITS WTIMER0_IMRbits absolute 0x40036018;

 typedef struct tagWTIMER0_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned : 3;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 4;
      unsigned TIMER_RIS_WUERIS : 1;
      unsigned : 15;
    };
  };
} typeWTIMER0_RISBITS;
sfr volatile typeWTIMER0_RISBITS WTIMER0_RISbits absolute 0x4003601C;

 typedef struct tagWTIMER0_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned : 3;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 4;
      unsigned TIMER_MIS_WUEMIS : 1;
      unsigned : 15;
    };
  };
} typeWTIMER0_MISBITS;
sfr volatile typeWTIMER0_MISBITS WTIMER0_MISbits absolute 0x40036020;

 typedef struct tagWTIMER0_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned : 3;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 4;
      unsigned TIMER_ICR_WUECINT : 1;
      unsigned : 15;
    };
  };
} typeWTIMER0_ICRBITS;
sfr volatile typeWTIMER0_ICRBITS WTIMER0_ICRbits absolute 0x40036024;

 typedef struct tagWTIMER0_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned TIMER_TAPR_TAPSRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER0_TAPRBITS;
sfr volatile typeWTIMER0_TAPRBITS WTIMER0_TAPRbits absolute 0x40036038;

 typedef struct tagWTIMER0_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned TIMER_TBPR_TBPSRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER0_TBPRBITS;
sfr volatile typeWTIMER0_TBPRBITS WTIMER0_TBPRbits absolute 0x4003603C;

 typedef struct tagWTIMER0_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned TIMER_TAPMR_TAPSMRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER0_TAPMRBITS;
sfr volatile typeWTIMER0_TAPMRBITS WTIMER0_TAPMRbits absolute 0x40036040;

 typedef struct tagWTIMER0_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned TIMER_TBPMR_TBPSMRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER0_TBPMRBITS;
sfr volatile typeWTIMER0_TBPMRBITS WTIMER0_TBPMRbits absolute 0x40036044;

 typedef struct tagWTIMER0_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeWTIMER0_RTCPDBITS;
sfr volatile typeWTIMER0_RTCPDBITS WTIMER0_RTCPDbits absolute 0x40036058;

 typedef struct tagWTIMER0_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeWTIMER0_TAPSBITS;
sfr volatile typeWTIMER0_TAPSBITS WTIMER0_TAPSbits absolute 0x4003605C;

 typedef struct tagWTIMER0_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeWTIMER0_TBPSBITS;
sfr volatile typeWTIMER0_TBPSBITS WTIMER0_TBPSbits absolute 0x40036060;

 typedef struct tagWTIMER0_TAPVBITS {
  union {
    struct {
      unsigned TIMER_TAPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeWTIMER0_TAPVBITS;
sfr volatile typeWTIMER0_TAPVBITS WTIMER0_TAPVbits absolute 0x40036064;

 typedef struct tagWTIMER0_TBPVBITS {
  union {
    struct {
      unsigned TIMER_TBPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeWTIMER0_TBPVBITS;
sfr volatile typeWTIMER0_TBPVBITS WTIMER0_TBPVbits absolute 0x40036068;

 typedef struct tagWTIMER0_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned : 28;
    };
  };
} typeWTIMER0_PPBITS;
sfr volatile typeWTIMER0_PPBITS WTIMER0_PPbits absolute 0x40036FC0;

 typedef struct tagWTIMER1_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeWTIMER1_CFGBITS;
sfr volatile typeWTIMER1_CFGBITS WTIMER1_CFGbits absolute 0x40037000;

 typedef struct tagWTIMER1_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned : 20;
    };
  };
} typeWTIMER1_TAMRBITS;
sfr volatile typeWTIMER1_TAMRBITS WTIMER1_TAMRbits absolute 0x40037004;

 typedef struct tagWTIMER1_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned : 20;
    };
  };
} typeWTIMER1_TBMRBITS;
sfr volatile typeWTIMER1_TBMRBITS WTIMER1_TBMRbits absolute 0x40037008;

 typedef struct tagWTIMER1_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeWTIMER1_CTLBITS;
sfr volatile typeWTIMER1_CTLBITS WTIMER1_CTLbits absolute 0x4003700C;

 typedef struct tagWTIMER1_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCWT0 : 2;
      unsigned TIMER_SYNC_SYNCWT1 : 2;
      unsigned TIMER_SYNC_SYNCWT2 : 2;
      unsigned TIMER_SYNC_SYNCWT3 : 2;
      unsigned TIMER_SYNC_SYNCWT4 : 2;
      unsigned TIMER_SYNC_SYNCWT5 : 2;
      unsigned : 8;
    };
  };
} typeWTIMER1_SYNCBITS;
sfr volatile typeWTIMER1_SYNCBITS WTIMER1_SYNCbits absolute 0x40037010;

 typedef struct tagWTIMER1_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned : 3;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 4;
      unsigned TIMER_IMR_WUEIM : 1;
      unsigned : 15;
    };
  };
} typeWTIMER1_IMRBITS;
sfr volatile typeWTIMER1_IMRBITS WTIMER1_IMRbits absolute 0x40037018;

 typedef struct tagWTIMER1_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned : 3;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 4;
      unsigned TIMER_RIS_WUERIS : 1;
      unsigned : 15;
    };
  };
} typeWTIMER1_RISBITS;
sfr volatile typeWTIMER1_RISBITS WTIMER1_RISbits absolute 0x4003701C;

 typedef struct tagWTIMER1_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned : 3;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 4;
      unsigned TIMER_MIS_WUEMIS : 1;
      unsigned : 15;
    };
  };
} typeWTIMER1_MISBITS;
sfr volatile typeWTIMER1_MISBITS WTIMER1_MISbits absolute 0x40037020;

 typedef struct tagWTIMER1_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned : 3;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 4;
      unsigned TIMER_ICR_WUECINT : 1;
      unsigned : 15;
    };
  };
} typeWTIMER1_ICRBITS;
sfr volatile typeWTIMER1_ICRBITS WTIMER1_ICRbits absolute 0x40037024;

 typedef struct tagWTIMER1_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned TIMER_TAPR_TAPSRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER1_TAPRBITS;
sfr volatile typeWTIMER1_TAPRBITS WTIMER1_TAPRbits absolute 0x40037038;

 typedef struct tagWTIMER1_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned TIMER_TBPR_TBPSRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER1_TBPRBITS;
sfr volatile typeWTIMER1_TBPRBITS WTIMER1_TBPRbits absolute 0x4003703C;

 typedef struct tagWTIMER1_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned TIMER_TAPMR_TAPSMRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER1_TAPMRBITS;
sfr volatile typeWTIMER1_TAPMRBITS WTIMER1_TAPMRbits absolute 0x40037040;

 typedef struct tagWTIMER1_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned TIMER_TBPMR_TBPSMRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER1_TBPMRBITS;
sfr volatile typeWTIMER1_TBPMRBITS WTIMER1_TBPMRbits absolute 0x40037044;

 typedef struct tagWTIMER1_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeWTIMER1_RTCPDBITS;
sfr volatile typeWTIMER1_RTCPDBITS WTIMER1_RTCPDbits absolute 0x40037058;

 typedef struct tagWTIMER1_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeWTIMER1_TAPSBITS;
sfr volatile typeWTIMER1_TAPSBITS WTIMER1_TAPSbits absolute 0x4003705C;

 typedef struct tagWTIMER1_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeWTIMER1_TBPSBITS;
sfr volatile typeWTIMER1_TBPSBITS WTIMER1_TBPSbits absolute 0x40037060;

 typedef struct tagWTIMER1_TAPVBITS {
  union {
    struct {
      unsigned TIMER_TAPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeWTIMER1_TAPVBITS;
sfr volatile typeWTIMER1_TAPVBITS WTIMER1_TAPVbits absolute 0x40037064;

 typedef struct tagWTIMER1_TBPVBITS {
  union {
    struct {
      unsigned TIMER_TBPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeWTIMER1_TBPVBITS;
sfr volatile typeWTIMER1_TBPVBITS WTIMER1_TBPVbits absolute 0x40037068;

 typedef struct tagWTIMER1_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned : 28;
    };
  };
} typeWTIMER1_PPBITS;
sfr volatile typeWTIMER1_PPBITS WTIMER1_PPbits absolute 0x40037FC0;

 typedef struct tagADC0_ACTSSBITS {
  union {
    struct {
      unsigned ADC_ACTSS_ASEN0 : 1;
      unsigned ADC_ACTSS_ASEN1 : 1;
      unsigned ADC_ACTSS_ASEN2 : 1;
      unsigned ADC_ACTSS_ASEN3 : 1;
      unsigned : 28;
    };
  };
} typeADC0_ACTSSBITS;
sfr volatile typeADC0_ACTSSBITS ADC0_ACTSSbits absolute 0x40038000;

 typedef struct tagADC0_RISBITS {
  union {
    struct {
      unsigned ADC_RIS_INR0 : 1;
      unsigned ADC_RIS_INR1 : 1;
      unsigned ADC_RIS_INR2 : 1;
      unsigned ADC_RIS_INR3 : 1;
      unsigned : 12;
      unsigned ADC_RIS_INRDC : 1;
      unsigned : 15;
    };
  };
} typeADC0_RISBITS;
sfr volatile typeADC0_RISBITS ADC0_RISbits absolute 0x40038004;

 typedef struct tagADC0_IMBITS {
  union {
    struct {
      unsigned ADC_IM_MASK0 : 1;
      unsigned ADC_IM_MASK1 : 1;
      unsigned ADC_IM_MASK2 : 1;
      unsigned ADC_IM_MASK3 : 1;
      unsigned : 12;
      unsigned ADC_IM_DCONSS0 : 1;
      unsigned ADC_IM_DCONSS1 : 1;
      unsigned ADC_IM_DCONSS2 : 1;
      unsigned ADC_IM_DCONSS3 : 1;
      unsigned : 12;
    };
  };
} typeADC0_IMBITS;
sfr volatile typeADC0_IMBITS ADC0_IMbits absolute 0x40038008;

 typedef struct tagADC0_ISCBITS {
  union {
    struct {
      unsigned ADC_ISC_IN0 : 1;
      unsigned ADC_ISC_IN1 : 1;
      unsigned ADC_ISC_IN2 : 1;
      unsigned ADC_ISC_IN3 : 1;
      unsigned : 12;
      unsigned ADC_ISC_DCINSS0 : 1;
      unsigned ADC_ISC_DCINSS1 : 1;
      unsigned ADC_ISC_DCINSS2 : 1;
      unsigned ADC_ISC_DCINSS3 : 1;
      unsigned : 12;
    };
  };
} typeADC0_ISCBITS;
sfr volatile typeADC0_ISCBITS ADC0_ISCbits absolute 0x4003800C;

 typedef struct tagADC0_OSTATBITS {
  union {
    struct {
      unsigned ADC_OSTAT_OV0 : 1;
      unsigned ADC_OSTAT_OV1 : 1;
      unsigned ADC_OSTAT_OV2 : 1;
      unsigned ADC_OSTAT_OV3 : 1;
      unsigned : 28;
    };
  };
} typeADC0_OSTATBITS;
sfr volatile typeADC0_OSTATBITS ADC0_OSTATbits absolute 0x40038010;

 typedef struct tagADC0_EMUXBITS {
  union {
    struct {
      unsigned ADC_EMUX_EM0 : 4;
      unsigned ADC_EMUX_EM1 : 4;
      unsigned ADC_EMUX_EM2 : 4;
      unsigned ADC_EMUX_EM3 : 4;
      unsigned : 16;
    };
  };
} typeADC0_EMUXBITS;
sfr volatile typeADC0_EMUXBITS ADC0_EMUXbits absolute 0x40038014;

 typedef struct tagADC0_USTATBITS {
  union {
    struct {
      unsigned ADC_USTAT_UV0 : 1;
      unsigned ADC_USTAT_UV1 : 1;
      unsigned ADC_USTAT_UV2 : 1;
      unsigned ADC_USTAT_UV3 : 1;
      unsigned : 28;
    };
  };
} typeADC0_USTATBITS;
sfr volatile typeADC0_USTATBITS ADC0_USTATbits absolute 0x40038018;

 typedef struct tagADC0_TSSELBITS {
  union {
    struct {
      unsigned : 4;
      unsigned ADC_TSSEL_PS0 : 2;
      unsigned : 6;
      unsigned ADC_TSSEL_PS1 : 2;
      unsigned : 6;
      unsigned ADC_TSSEL_PS2 : 2;
      unsigned : 6;
      unsigned ADC_TSSEL_PS3 : 2;
      unsigned : 2;
    };
  };
} typeADC0_TSSELBITS;
sfr volatile typeADC0_TSSELBITS ADC0_TSSELbits absolute 0x4003801C;

 typedef struct tagADC0_SSPRIBITS {
  union {
    struct {
      unsigned ADC_SSPRI_SS0 : 2;
      unsigned : 2;
      unsigned ADC_SSPRI_SS1 : 2;
      unsigned : 2;
      unsigned ADC_SSPRI_SS2 : 2;
      unsigned : 2;
      unsigned ADC_SSPRI_SS3 : 2;
      unsigned : 18;
    };
  };
} typeADC0_SSPRIBITS;
sfr volatile typeADC0_SSPRIBITS ADC0_SSPRIbits absolute 0x40038020;

 typedef struct tagADC0_SPCBITS {
  union {
    struct {
      unsigned ADC_SPC_PHASE : 4;
      unsigned : 28;
    };
  };
} typeADC0_SPCBITS;
sfr volatile typeADC0_SPCBITS ADC0_SPCbits absolute 0x40038024;

 typedef struct tagADC0_PSSIBITS {
  union {
    struct {
      unsigned ADC_PSSI_SS0 : 1;
      unsigned ADC_PSSI_SS1 : 1;
      unsigned ADC_PSSI_SS2 : 1;
      unsigned ADC_PSSI_SS3 : 1;
      unsigned : 23;
      unsigned ADC_PSSI_SYNCWAIT : 1;
      unsigned : 3;
      unsigned ADC_PSSI_GSYNC : 1;
    };
  };
} typeADC0_PSSIBITS;
sfr volatile typeADC0_PSSIBITS ADC0_PSSIbits absolute 0x40038028;

 typedef struct tagADC0_SACBITS {
  union {
    struct {
      unsigned ADC_SAC_AVG : 3;
      unsigned : 29;
    };
  };
} typeADC0_SACBITS;
sfr volatile typeADC0_SACBITS ADC0_SACbits absolute 0x40038030;

 typedef struct tagADC0_DCISCBITS {
  union {
    struct {
      unsigned ADC_DCISC_DCINT0 : 1;
      unsigned ADC_DCISC_DCINT1 : 1;
      unsigned ADC_DCISC_DCINT2 : 1;
      unsigned ADC_DCISC_DCINT3 : 1;
      unsigned ADC_DCISC_DCINT4 : 1;
      unsigned ADC_DCISC_DCINT5 : 1;
      unsigned ADC_DCISC_DCINT6 : 1;
      unsigned ADC_DCISC_DCINT7 : 1;
      unsigned : 24;
    };
  };
} typeADC0_DCISCBITS;
sfr volatile typeADC0_DCISCBITS ADC0_DCISCbits absolute 0x40038034;

 typedef struct tagADC0_CTLBITS {
  union {
    struct {
      unsigned ADC_CTL_VREF : 2;
      unsigned : 30;
    };
  };
} typeADC0_CTLBITS;
sfr volatile typeADC0_CTLBITS ADC0_CTLbits absolute 0x40038038;

 typedef struct tagADC0_SSMUX0BITS {
  union {
    struct {
      unsigned ADC_SSMUX0_MUX0 : 4;
      unsigned ADC_SSMUX0_MUX1 : 4;
      unsigned ADC_SSMUX0_MUX2 : 4;
      unsigned ADC_SSMUX0_MUX3 : 4;
      unsigned ADC_SSMUX0_MUX4 : 4;
      unsigned ADC_SSMUX0_MUX5 : 4;
      unsigned ADC_SSMUX0_MUX6 : 4;
      unsigned ADC_SSMUX0_MUX7 : 4;
    };
  };
} typeADC0_SSMUX0BITS;
sfr volatile typeADC0_SSMUX0BITS ADC0_SSMUX0bits absolute 0x40038040;

 typedef struct tagADC0_SSCTL0BITS {
  union {
    struct {
      unsigned ADC_SSCTL0_D0 : 1;
      unsigned ADC_SSCTL0_END0 : 1;
      unsigned ADC_SSCTL0_IE0 : 1;
      unsigned ADC_SSCTL0_TS0 : 1;
      unsigned ADC_SSCTL0_D1 : 1;
      unsigned ADC_SSCTL0_END1 : 1;
      unsigned ADC_SSCTL0_IE1 : 1;
      unsigned ADC_SSCTL0_TS1 : 1;
      unsigned ADC_SSCTL0_D2 : 1;
      unsigned ADC_SSCTL0_END2 : 1;
      unsigned ADC_SSCTL0_IE2 : 1;
      unsigned ADC_SSCTL0_TS2 : 1;
      unsigned ADC_SSCTL0_D3 : 1;
      unsigned ADC_SSCTL0_END3 : 1;
      unsigned ADC_SSCTL0_IE3 : 1;
      unsigned ADC_SSCTL0_TS3 : 1;
      unsigned ADC_SSCTL0_D4 : 1;
      unsigned ADC_SSCTL0_END4 : 1;
      unsigned ADC_SSCTL0_IE4 : 1;
      unsigned ADC_SSCTL0_TS4 : 1;
      unsigned ADC_SSCTL0_D5 : 1;
      unsigned ADC_SSCTL0_END5 : 1;
      unsigned ADC_SSCTL0_IE5 : 1;
      unsigned ADC_SSCTL0_TS5 : 1;
      unsigned ADC_SSCTL0_D6 : 1;
      unsigned ADC_SSCTL0_END6 : 1;
      unsigned ADC_SSCTL0_IE6 : 1;
      unsigned ADC_SSCTL0_TS6 : 1;
      unsigned ADC_SSCTL0_D7 : 1;
      unsigned ADC_SSCTL0_END7 : 1;
      unsigned ADC_SSCTL0_IE7 : 1;
      unsigned ADC_SSCTL0_TS7 : 1;
    };
  };
} typeADC0_SSCTL0BITS;
sfr volatile typeADC0_SSCTL0BITS ADC0_SSCTL0bits absolute 0x40038044;

 typedef struct tagADC0_SSFIFO0BITS {
  union {
    struct {
      unsigned ADC_SSFIFO0_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC0_SSFIFO0BITS;
sfr volatile typeADC0_SSFIFO0BITS ADC0_SSFIFO0bits absolute 0x40038048;

 typedef struct tagADC0_SSFSTAT0BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT0_TPTR : 4;
      unsigned ADC_SSFSTAT0_HPTR : 4;
      unsigned ADC_SSFSTAT0_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT0_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSFSTAT0BITS;
sfr volatile typeADC0_SSFSTAT0BITS ADC0_SSFSTAT0bits absolute 0x4003804C;

 typedef struct tagADC0_SSOP0BITS {
  union {
    struct {
      unsigned ADC_SSOP0_S0DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S1DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S2DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S3DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S4DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S5DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S6DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S7DCOP : 1;
      unsigned : 3;
    };
  };
} typeADC0_SSOP0BITS;
sfr volatile typeADC0_SSOP0BITS ADC0_SSOP0bits absolute 0x40038050;

 typedef struct tagADC0_SSDC0BITS {
  union {
    struct {
      unsigned ADC_SSDC0_S0DCSEL : 4;
      unsigned ADC_SSDC0_S1DCSEL : 4;
      unsigned ADC_SSDC0_S2DCSEL : 4;
      unsigned ADC_SSDC0_S3DCSEL : 4;
      unsigned ADC_SSDC0_S4DCSEL : 4;
      unsigned ADC_SSDC0_S5DCSEL : 4;
      unsigned ADC_SSDC0_S6DCSEL : 4;
      unsigned ADC_SSDC0_S7DCSEL : 4;
    };
  };
} typeADC0_SSDC0BITS;
sfr volatile typeADC0_SSDC0BITS ADC0_SSDC0bits absolute 0x40038054;

 typedef struct tagADC0_SSEMUX0BITS {
  union {
    struct {
      unsigned ADC_SSEMUX0_EMUX0 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX1 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX2 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX3 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX4 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX5 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX6 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX7 : 1;
      unsigned : 3;
    };
  };
} typeADC0_SSEMUX0BITS;
sfr volatile typeADC0_SSEMUX0BITS ADC0_SSEMUX0bits absolute 0x40038058;

 typedef struct tagADC0_SSMUX1BITS {
  union {
    struct {
      unsigned ADC_SSMUX1_MUX0 : 4;
      unsigned ADC_SSMUX1_MUX1 : 4;
      unsigned ADC_SSMUX1_MUX2 : 4;
      unsigned ADC_SSMUX1_MUX3 : 4;
      unsigned : 16;
    };
  };
} typeADC0_SSMUX1BITS;
sfr volatile typeADC0_SSMUX1BITS ADC0_SSMUX1bits absolute 0x40038060;

 typedef struct tagADC0_SSCTL1BITS {
  union {
    struct {
      unsigned ADC_SSCTL1_D0 : 1;
      unsigned ADC_SSCTL1_END0 : 1;
      unsigned ADC_SSCTL1_IE0 : 1;
      unsigned ADC_SSCTL1_TS0 : 1;
      unsigned ADC_SSCTL1_D1 : 1;
      unsigned ADC_SSCTL1_END1 : 1;
      unsigned ADC_SSCTL1_IE1 : 1;
      unsigned ADC_SSCTL1_TS1 : 1;
      unsigned ADC_SSCTL1_D2 : 1;
      unsigned ADC_SSCTL1_END2 : 1;
      unsigned ADC_SSCTL1_IE2 : 1;
      unsigned ADC_SSCTL1_TS2 : 1;
      unsigned ADC_SSCTL1_D3 : 1;
      unsigned ADC_SSCTL1_END3 : 1;
      unsigned ADC_SSCTL1_IE3 : 1;
      unsigned ADC_SSCTL1_TS3 : 1;
      unsigned : 16;
    };
  };
} typeADC0_SSCTL1BITS;
sfr volatile typeADC0_SSCTL1BITS ADC0_SSCTL1bits absolute 0x40038064;

 typedef struct tagADC0_SSFIFO1BITS {
  union {
    struct {
      unsigned ADC_SSFIFO1_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC0_SSFIFO1BITS;
sfr volatile typeADC0_SSFIFO1BITS ADC0_SSFIFO1bits absolute 0x40038068;

 typedef struct tagADC0_SSFSTAT1BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT1_TPTR : 4;
      unsigned ADC_SSFSTAT1_HPTR : 4;
      unsigned ADC_SSFSTAT1_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT1_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSFSTAT1BITS;
sfr volatile typeADC0_SSFSTAT1BITS ADC0_SSFSTAT1bits absolute 0x4003806C;

 typedef struct tagADC0_SSOP1BITS {
  union {
    struct {
      unsigned ADC_SSOP1_S0DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP1_S1DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP1_S2DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP1_S3DCOP : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSOP1BITS;
sfr volatile typeADC0_SSOP1BITS ADC0_SSOP1bits absolute 0x40038070;

 typedef struct tagADC0_SSDC1BITS {
  union {
    struct {
      unsigned ADC_SSDC1_S0DCSEL : 4;
      unsigned ADC_SSDC1_S1DCSEL : 4;
      unsigned ADC_SSDC1_S2DCSEL : 4;
      unsigned ADC_SSDC1_S3DCSEL : 4;
      unsigned : 16;
    };
  };
} typeADC0_SSDC1BITS;
sfr volatile typeADC0_SSDC1BITS ADC0_SSDC1bits absolute 0x40038074;

 typedef struct tagADC0_SSEMUX1BITS {
  union {
    struct {
      unsigned ADC_SSEMUX1_EMUX0 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX1_EMUX1 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX1_EMUX2 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX1_EMUX3 : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSEMUX1BITS;
sfr volatile typeADC0_SSEMUX1BITS ADC0_SSEMUX1bits absolute 0x40038078;

 typedef struct tagADC0_SSMUX2BITS {
  union {
    struct {
      unsigned ADC_SSMUX2_MUX0 : 4;
      unsigned ADC_SSMUX2_MUX1 : 4;
      unsigned ADC_SSMUX2_MUX2 : 4;
      unsigned ADC_SSMUX2_MUX3 : 4;
      unsigned : 16;
    };
  };
} typeADC0_SSMUX2BITS;
sfr volatile typeADC0_SSMUX2BITS ADC0_SSMUX2bits absolute 0x40038080;

 typedef struct tagADC0_SSCTL2BITS {
  union {
    struct {
      unsigned ADC_SSCTL2_D0 : 1;
      unsigned ADC_SSCTL2_END0 : 1;
      unsigned ADC_SSCTL2_IE0 : 1;
      unsigned ADC_SSCTL2_TS0 : 1;
      unsigned ADC_SSCTL2_D1 : 1;
      unsigned ADC_SSCTL2_END1 : 1;
      unsigned ADC_SSCTL2_IE1 : 1;
      unsigned ADC_SSCTL2_TS1 : 1;
      unsigned ADC_SSCTL2_D2 : 1;
      unsigned ADC_SSCTL2_END2 : 1;
      unsigned ADC_SSCTL2_IE2 : 1;
      unsigned ADC_SSCTL2_TS2 : 1;
      unsigned ADC_SSCTL2_D3 : 1;
      unsigned ADC_SSCTL2_END3 : 1;
      unsigned ADC_SSCTL2_IE3 : 1;
      unsigned ADC_SSCTL2_TS3 : 1;
      unsigned : 16;
    };
  };
} typeADC0_SSCTL2BITS;
sfr volatile typeADC0_SSCTL2BITS ADC0_SSCTL2bits absolute 0x40038084;

 typedef struct tagADC0_SSFIFO2BITS {
  union {
    struct {
      unsigned ADC_SSFIFO2_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC0_SSFIFO2BITS;
sfr volatile typeADC0_SSFIFO2BITS ADC0_SSFIFO2bits absolute 0x40038088;

 typedef struct tagADC0_SSFSTAT2BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT2_TPTR : 4;
      unsigned ADC_SSFSTAT2_HPTR : 4;
      unsigned ADC_SSFSTAT2_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT2_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSFSTAT2BITS;
sfr volatile typeADC0_SSFSTAT2BITS ADC0_SSFSTAT2bits absolute 0x4003808C;

 typedef struct tagADC0_SSOP2BITS {
  union {
    struct {
      unsigned ADC_SSOP2_S0DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP2_S1DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP2_S2DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP2_S3DCOP : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSOP2BITS;
sfr volatile typeADC0_SSOP2BITS ADC0_SSOP2bits absolute 0x40038090;

 typedef struct tagADC0_SSDC2BITS {
  union {
    struct {
      unsigned ADC_SSDC2_S0DCSEL : 4;
      unsigned ADC_SSDC2_S1DCSEL : 4;
      unsigned ADC_SSDC2_S2DCSEL : 4;
      unsigned ADC_SSDC2_S3DCSEL : 4;
      unsigned : 16;
    };
  };
} typeADC0_SSDC2BITS;
sfr volatile typeADC0_SSDC2BITS ADC0_SSDC2bits absolute 0x40038094;

 typedef struct tagADC0_SSEMUX2BITS {
  union {
    struct {
      unsigned ADC_SSEMUX2_EMUX0 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX2_EMUX1 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX2_EMUX2 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX2_EMUX3 : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSEMUX2BITS;
sfr volatile typeADC0_SSEMUX2BITS ADC0_SSEMUX2bits absolute 0x40038098;

 typedef struct tagADC0_SSMUX3BITS {
  union {
    struct {
      unsigned ADC_SSMUX3_MUX0 : 4;
      unsigned : 28;
    };
  };
} typeADC0_SSMUX3BITS;
sfr volatile typeADC0_SSMUX3BITS ADC0_SSMUX3bits absolute 0x400380A0;

 typedef struct tagADC0_SSCTL3BITS {
  union {
    struct {
      unsigned ADC_SSCTL3_D0 : 1;
      unsigned ADC_SSCTL3_END0 : 1;
      unsigned ADC_SSCTL3_IE0 : 1;
      unsigned ADC_SSCTL3_TS0 : 1;
      unsigned : 28;
    };
  };
} typeADC0_SSCTL3BITS;
sfr volatile typeADC0_SSCTL3BITS ADC0_SSCTL3bits absolute 0x400380A4;

 typedef struct tagADC0_SSFIFO3BITS {
  union {
    struct {
      unsigned ADC_SSFIFO3_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC0_SSFIFO3BITS;
sfr volatile typeADC0_SSFIFO3BITS ADC0_SSFIFO3bits absolute 0x400380A8;

 typedef struct tagADC0_SSFSTAT3BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT3_TPTR : 4;
      unsigned ADC_SSFSTAT3_HPTR : 4;
      unsigned ADC_SSFSTAT3_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT3_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC0_SSFSTAT3BITS;
sfr volatile typeADC0_SSFSTAT3BITS ADC0_SSFSTAT3bits absolute 0x400380AC;

 typedef struct tagADC0_SSOP3BITS {
  union {
    struct {
      unsigned ADC_SSOP3_S0DCOP : 1;
      unsigned : 31;
    };
  };
} typeADC0_SSOP3BITS;
sfr volatile typeADC0_SSOP3BITS ADC0_SSOP3bits absolute 0x400380B0;

 typedef struct tagADC0_SSDC3BITS {
  union {
    struct {
      unsigned ADC_SSDC3_S0DCSEL : 4;
      unsigned : 28;
    };
  };
} typeADC0_SSDC3BITS;
sfr volatile typeADC0_SSDC3BITS ADC0_SSDC3bits absolute 0x400380B4;

 typedef struct tagADC0_SSEMUX3BITS {
  union {
    struct {
      unsigned ADC_SSEMUX3_EMUX0 : 1;
      unsigned : 31;
    };
  };
} typeADC0_SSEMUX3BITS;
sfr volatile typeADC0_SSEMUX3BITS ADC0_SSEMUX3bits absolute 0x400380B8;

 typedef struct tagADC0_DCRICBITS {
  union {
    struct {
      unsigned ADC_DCRIC_DCINT0 : 1;
      unsigned ADC_DCRIC_DCINT1 : 1;
      unsigned ADC_DCRIC_DCINT2 : 1;
      unsigned ADC_DCRIC_DCINT3 : 1;
      unsigned ADC_DCRIC_DCINT4 : 1;
      unsigned ADC_DCRIC_DCINT5 : 1;
      unsigned ADC_DCRIC_DCINT6 : 1;
      unsigned ADC_DCRIC_DCINT7 : 1;
      unsigned : 8;
      unsigned ADC_DCRIC_DCTRIG0 : 1;
      unsigned ADC_DCRIC_DCTRIG1 : 1;
      unsigned ADC_DCRIC_DCTRIG2 : 1;
      unsigned ADC_DCRIC_DCTRIG3 : 1;
      unsigned ADC_DCRIC_DCTRIG4 : 1;
      unsigned ADC_DCRIC_DCTRIG5 : 1;
      unsigned ADC_DCRIC_DCTRIG6 : 1;
      unsigned ADC_DCRIC_DCTRIG7 : 1;
      unsigned : 8;
    };
  };
} typeADC0_DCRICBITS;
sfr volatile typeADC0_DCRICBITS ADC0_DCRICbits absolute 0x40038D00;

 typedef struct tagADC0_DCCTL0BITS {
  union {
    struct {
      unsigned ADC_DCCTL0_CIM : 2;
      unsigned ADC_DCCTL0_CIC : 2;
      unsigned ADC_DCCTL0_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL0_CTM : 2;
      unsigned ADC_DCCTL0_CTC : 2;
      unsigned ADC_DCCTL0_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL0BITS;
sfr volatile typeADC0_DCCTL0BITS ADC0_DCCTL0bits absolute 0x40038E00;

 typedef struct tagADC0_DCCTL1BITS {
  union {
    struct {
      unsigned ADC_DCCTL1_CIM : 2;
      unsigned ADC_DCCTL1_CIC : 2;
      unsigned ADC_DCCTL1_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL1_CTM : 2;
      unsigned ADC_DCCTL1_CTC : 2;
      unsigned ADC_DCCTL1_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL1BITS;
sfr volatile typeADC0_DCCTL1BITS ADC0_DCCTL1bits absolute 0x40038E04;

 typedef struct tagADC0_DCCTL2BITS {
  union {
    struct {
      unsigned ADC_DCCTL2_CIM : 2;
      unsigned ADC_DCCTL2_CIC : 2;
      unsigned ADC_DCCTL2_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL2_CTM : 2;
      unsigned ADC_DCCTL2_CTC : 2;
      unsigned ADC_DCCTL2_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL2BITS;
sfr volatile typeADC0_DCCTL2BITS ADC0_DCCTL2bits absolute 0x40038E08;

 typedef struct tagADC0_DCCTL3BITS {
  union {
    struct {
      unsigned ADC_DCCTL3_CIM : 2;
      unsigned ADC_DCCTL3_CIC : 2;
      unsigned ADC_DCCTL3_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL3_CTM : 2;
      unsigned ADC_DCCTL3_CTC : 2;
      unsigned ADC_DCCTL3_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL3BITS;
sfr volatile typeADC0_DCCTL3BITS ADC0_DCCTL3bits absolute 0x40038E0C;

 typedef struct tagADC0_DCCTL4BITS {
  union {
    struct {
      unsigned ADC_DCCTL4_CIM : 2;
      unsigned ADC_DCCTL4_CIC : 2;
      unsigned ADC_DCCTL4_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL4_CTM : 2;
      unsigned ADC_DCCTL4_CTC : 2;
      unsigned ADC_DCCTL4_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL4BITS;
sfr volatile typeADC0_DCCTL4BITS ADC0_DCCTL4bits absolute 0x40038E10;

 typedef struct tagADC0_DCCTL5BITS {
  union {
    struct {
      unsigned ADC_DCCTL5_CIM : 2;
      unsigned ADC_DCCTL5_CIC : 2;
      unsigned ADC_DCCTL5_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL5_CTM : 2;
      unsigned ADC_DCCTL5_CTC : 2;
      unsigned ADC_DCCTL5_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL5BITS;
sfr volatile typeADC0_DCCTL5BITS ADC0_DCCTL5bits absolute 0x40038E14;

 typedef struct tagADC0_DCCTL6BITS {
  union {
    struct {
      unsigned ADC_DCCTL6_CIM : 2;
      unsigned ADC_DCCTL6_CIC : 2;
      unsigned ADC_DCCTL6_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL6_CTM : 2;
      unsigned ADC_DCCTL6_CTC : 2;
      unsigned ADC_DCCTL6_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL6BITS;
sfr volatile typeADC0_DCCTL6BITS ADC0_DCCTL6bits absolute 0x40038E18;

 typedef struct tagADC0_DCCTL7BITS {
  union {
    struct {
      unsigned ADC_DCCTL7_CIM : 2;
      unsigned ADC_DCCTL7_CIC : 2;
      unsigned ADC_DCCTL7_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL7_CTM : 2;
      unsigned ADC_DCCTL7_CTC : 2;
      unsigned ADC_DCCTL7_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC0_DCCTL7BITS;
sfr volatile typeADC0_DCCTL7BITS ADC0_DCCTL7bits absolute 0x40038E1C;

 typedef struct tagADC0_DCCMP0BITS {
  union {
    struct {
      unsigned ADC_DCCMP0_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP0_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP0BITS;
sfr volatile typeADC0_DCCMP0BITS ADC0_DCCMP0bits absolute 0x40038E40;

 typedef struct tagADC0_DCCMP1BITS {
  union {
    struct {
      unsigned ADC_DCCMP1_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP1_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP1BITS;
sfr volatile typeADC0_DCCMP1BITS ADC0_DCCMP1bits absolute 0x40038E44;

 typedef struct tagADC0_DCCMP2BITS {
  union {
    struct {
      unsigned ADC_DCCMP2_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP2_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP2BITS;
sfr volatile typeADC0_DCCMP2BITS ADC0_DCCMP2bits absolute 0x40038E48;

 typedef struct tagADC0_DCCMP3BITS {
  union {
    struct {
      unsigned ADC_DCCMP3_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP3_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP3BITS;
sfr volatile typeADC0_DCCMP3BITS ADC0_DCCMP3bits absolute 0x40038E4C;

 typedef struct tagADC0_DCCMP4BITS {
  union {
    struct {
      unsigned ADC_DCCMP4_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP4_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP4BITS;
sfr volatile typeADC0_DCCMP4BITS ADC0_DCCMP4bits absolute 0x40038E50;

 typedef struct tagADC0_DCCMP5BITS {
  union {
    struct {
      unsigned ADC_DCCMP5_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP5_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP5BITS;
sfr volatile typeADC0_DCCMP5BITS ADC0_DCCMP5bits absolute 0x40038E54;

 typedef struct tagADC0_DCCMP6BITS {
  union {
    struct {
      unsigned ADC_DCCMP6_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP6_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP6BITS;
sfr volatile typeADC0_DCCMP6BITS ADC0_DCCMP6bits absolute 0x40038E58;

 typedef struct tagADC0_DCCMP7BITS {
  union {
    struct {
      unsigned ADC_DCCMP7_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP7_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC0_DCCMP7BITS;
sfr volatile typeADC0_DCCMP7BITS ADC0_DCCMP7bits absolute 0x40038E5C;

 typedef struct tagADC0_PPBITS {
  union {
    struct {
      unsigned ADC_PP_MSR : 4;
      unsigned ADC_PP_CH : 6;
      unsigned ADC_PP_DC : 6;
      unsigned ADC_PP_TYPE : 2;
      unsigned ADC_PP_RSL : 5;
      unsigned ADC_PP_TS : 1;
      unsigned : 8;
    };
  };
} typeADC0_PPBITS;
sfr volatile typeADC0_PPBITS ADC0_PPbits absolute 0x40038FC0;

 typedef struct tagADC0_PCBITS {
  union {
    struct {
      unsigned ADC_PC_SR : 4;
      unsigned : 28;
    };
  };
} typeADC0_PCBITS;
sfr volatile typeADC0_PCBITS ADC0_PCbits absolute 0x40038FC4;

 typedef struct tagADC0_CCBITS {
  union {
    struct {
      unsigned ADC_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeADC0_CCBITS;
sfr volatile typeADC0_CCBITS ADC0_CCbits absolute 0x40038FC8;

 typedef struct tagADC1_ACTSSBITS {
  union {
    struct {
      unsigned ADC_ACTSS_ASEN0 : 1;
      unsigned ADC_ACTSS_ASEN1 : 1;
      unsigned ADC_ACTSS_ASEN2 : 1;
      unsigned ADC_ACTSS_ASEN3 : 1;
      unsigned : 28;
    };
  };
} typeADC1_ACTSSBITS;
sfr volatile typeADC1_ACTSSBITS ADC1_ACTSSbits absolute 0x40039000;

 typedef struct tagADC1_RISBITS {
  union {
    struct {
      unsigned ADC_RIS_INR0 : 1;
      unsigned ADC_RIS_INR1 : 1;
      unsigned ADC_RIS_INR2 : 1;
      unsigned ADC_RIS_INR3 : 1;
      unsigned : 12;
      unsigned ADC_RIS_INRDC : 1;
      unsigned : 15;
    };
  };
} typeADC1_RISBITS;
sfr volatile typeADC1_RISBITS ADC1_RISbits absolute 0x40039004;

 typedef struct tagADC1_IMBITS {
  union {
    struct {
      unsigned ADC_IM_MASK0 : 1;
      unsigned ADC_IM_MASK1 : 1;
      unsigned ADC_IM_MASK2 : 1;
      unsigned ADC_IM_MASK3 : 1;
      unsigned : 12;
      unsigned ADC_IM_DCONSS0 : 1;
      unsigned ADC_IM_DCONSS1 : 1;
      unsigned ADC_IM_DCONSS2 : 1;
      unsigned ADC_IM_DCONSS3 : 1;
      unsigned : 12;
    };
  };
} typeADC1_IMBITS;
sfr volatile typeADC1_IMBITS ADC1_IMbits absolute 0x40039008;

 typedef struct tagADC1_ISCBITS {
  union {
    struct {
      unsigned ADC_ISC_IN0 : 1;
      unsigned ADC_ISC_IN1 : 1;
      unsigned ADC_ISC_IN2 : 1;
      unsigned ADC_ISC_IN3 : 1;
      unsigned : 12;
      unsigned ADC_ISC_DCINSS0 : 1;
      unsigned ADC_ISC_DCINSS1 : 1;
      unsigned ADC_ISC_DCINSS2 : 1;
      unsigned ADC_ISC_DCINSS3 : 1;
      unsigned : 12;
    };
  };
} typeADC1_ISCBITS;
sfr volatile typeADC1_ISCBITS ADC1_ISCbits absolute 0x4003900C;

 typedef struct tagADC1_OSTATBITS {
  union {
    struct {
      unsigned ADC_OSTAT_OV0 : 1;
      unsigned ADC_OSTAT_OV1 : 1;
      unsigned ADC_OSTAT_OV2 : 1;
      unsigned ADC_OSTAT_OV3 : 1;
      unsigned : 28;
    };
  };
} typeADC1_OSTATBITS;
sfr volatile typeADC1_OSTATBITS ADC1_OSTATbits absolute 0x40039010;

 typedef struct tagADC1_EMUXBITS {
  union {
    struct {
      unsigned ADC_EMUX_EM0 : 4;
      unsigned ADC_EMUX_EM1 : 4;
      unsigned ADC_EMUX_EM2 : 4;
      unsigned ADC_EMUX_EM3 : 4;
      unsigned : 16;
    };
  };
} typeADC1_EMUXBITS;
sfr volatile typeADC1_EMUXBITS ADC1_EMUXbits absolute 0x40039014;

 typedef struct tagADC1_USTATBITS {
  union {
    struct {
      unsigned ADC_USTAT_UV0 : 1;
      unsigned ADC_USTAT_UV1 : 1;
      unsigned ADC_USTAT_UV2 : 1;
      unsigned ADC_USTAT_UV3 : 1;
      unsigned : 28;
    };
  };
} typeADC1_USTATBITS;
sfr volatile typeADC1_USTATBITS ADC1_USTATbits absolute 0x40039018;

 typedef struct tagADC1_TSSELBITS {
  union {
    struct {
      unsigned : 4;
      unsigned ADC_TSSEL_PS0 : 2;
      unsigned : 6;
      unsigned ADC_TSSEL_PS1 : 2;
      unsigned : 6;
      unsigned ADC_TSSEL_PS2 : 2;
      unsigned : 6;
      unsigned ADC_TSSEL_PS3 : 2;
      unsigned : 2;
    };
  };
} typeADC1_TSSELBITS;
sfr volatile typeADC1_TSSELBITS ADC1_TSSELbits absolute 0x4003901C;

 typedef struct tagADC1_SSPRIBITS {
  union {
    struct {
      unsigned ADC_SSPRI_SS0 : 2;
      unsigned : 2;
      unsigned ADC_SSPRI_SS1 : 2;
      unsigned : 2;
      unsigned ADC_SSPRI_SS2 : 2;
      unsigned : 2;
      unsigned ADC_SSPRI_SS3 : 2;
      unsigned : 18;
    };
  };
} typeADC1_SSPRIBITS;
sfr volatile typeADC1_SSPRIBITS ADC1_SSPRIbits absolute 0x40039020;

 typedef struct tagADC1_SPCBITS {
  union {
    struct {
      unsigned ADC_SPC_PHASE : 4;
      unsigned : 28;
    };
  };
} typeADC1_SPCBITS;
sfr volatile typeADC1_SPCBITS ADC1_SPCbits absolute 0x40039024;

 typedef struct tagADC1_PSSIBITS {
  union {
    struct {
      unsigned ADC_PSSI_SS0 : 1;
      unsigned ADC_PSSI_SS1 : 1;
      unsigned ADC_PSSI_SS2 : 1;
      unsigned ADC_PSSI_SS3 : 1;
      unsigned : 23;
      unsigned ADC_PSSI_SYNCWAIT : 1;
      unsigned : 3;
      unsigned ADC_PSSI_GSYNC : 1;
    };
  };
} typeADC1_PSSIBITS;
sfr volatile typeADC1_PSSIBITS ADC1_PSSIbits absolute 0x40039028;

 typedef struct tagADC1_SACBITS {
  union {
    struct {
      unsigned ADC_SAC_AVG : 3;
      unsigned : 29;
    };
  };
} typeADC1_SACBITS;
sfr volatile typeADC1_SACBITS ADC1_SACbits absolute 0x40039030;

 typedef struct tagADC1_DCISCBITS {
  union {
    struct {
      unsigned ADC_DCISC_DCINT0 : 1;
      unsigned ADC_DCISC_DCINT1 : 1;
      unsigned ADC_DCISC_DCINT2 : 1;
      unsigned ADC_DCISC_DCINT3 : 1;
      unsigned ADC_DCISC_DCINT4 : 1;
      unsigned ADC_DCISC_DCINT5 : 1;
      unsigned ADC_DCISC_DCINT6 : 1;
      unsigned ADC_DCISC_DCINT7 : 1;
      unsigned : 24;
    };
  };
} typeADC1_DCISCBITS;
sfr volatile typeADC1_DCISCBITS ADC1_DCISCbits absolute 0x40039034;

 typedef struct tagADC1_CTLBITS {
  union {
    struct {
      unsigned ADC_CTL_VREF : 2;
      unsigned : 30;
    };
  };
} typeADC1_CTLBITS;
sfr volatile typeADC1_CTLBITS ADC1_CTLbits absolute 0x40039038;

 typedef struct tagADC1_SSMUX0BITS {
  union {
    struct {
      unsigned ADC_SSMUX0_MUX0 : 4;
      unsigned ADC_SSMUX0_MUX1 : 4;
      unsigned ADC_SSMUX0_MUX2 : 4;
      unsigned ADC_SSMUX0_MUX3 : 4;
      unsigned ADC_SSMUX0_MUX4 : 4;
      unsigned ADC_SSMUX0_MUX5 : 4;
      unsigned ADC_SSMUX0_MUX6 : 4;
      unsigned ADC_SSMUX0_MUX7 : 4;
    };
  };
} typeADC1_SSMUX0BITS;
sfr volatile typeADC1_SSMUX0BITS ADC1_SSMUX0bits absolute 0x40039040;

 typedef struct tagADC1_SSCTL0BITS {
  union {
    struct {
      unsigned ADC_SSCTL0_D0 : 1;
      unsigned ADC_SSCTL0_END0 : 1;
      unsigned ADC_SSCTL0_IE0 : 1;
      unsigned ADC_SSCTL0_TS0 : 1;
      unsigned ADC_SSCTL0_D1 : 1;
      unsigned ADC_SSCTL0_END1 : 1;
      unsigned ADC_SSCTL0_IE1 : 1;
      unsigned ADC_SSCTL0_TS1 : 1;
      unsigned ADC_SSCTL0_D2 : 1;
      unsigned ADC_SSCTL0_END2 : 1;
      unsigned ADC_SSCTL0_IE2 : 1;
      unsigned ADC_SSCTL0_TS2 : 1;
      unsigned ADC_SSCTL0_D3 : 1;
      unsigned ADC_SSCTL0_END3 : 1;
      unsigned ADC_SSCTL0_IE3 : 1;
      unsigned ADC_SSCTL0_TS3 : 1;
      unsigned ADC_SSCTL0_D4 : 1;
      unsigned ADC_SSCTL0_END4 : 1;
      unsigned ADC_SSCTL0_IE4 : 1;
      unsigned ADC_SSCTL0_TS4 : 1;
      unsigned ADC_SSCTL0_D5 : 1;
      unsigned ADC_SSCTL0_END5 : 1;
      unsigned ADC_SSCTL0_IE5 : 1;
      unsigned ADC_SSCTL0_TS5 : 1;
      unsigned ADC_SSCTL0_D6 : 1;
      unsigned ADC_SSCTL0_END6 : 1;
      unsigned ADC_SSCTL0_IE6 : 1;
      unsigned ADC_SSCTL0_TS6 : 1;
      unsigned ADC_SSCTL0_D7 : 1;
      unsigned ADC_SSCTL0_END7 : 1;
      unsigned ADC_SSCTL0_IE7 : 1;
      unsigned ADC_SSCTL0_TS7 : 1;
    };
  };
} typeADC1_SSCTL0BITS;
sfr volatile typeADC1_SSCTL0BITS ADC1_SSCTL0bits absolute 0x40039044;

 typedef struct tagADC1_SSFIFO0BITS {
  union {
    struct {
      unsigned ADC_SSFIFO0_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC1_SSFIFO0BITS;
sfr volatile typeADC1_SSFIFO0BITS ADC1_SSFIFO0bits absolute 0x40039048;

 typedef struct tagADC1_SSFSTAT0BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT0_TPTR : 4;
      unsigned ADC_SSFSTAT0_HPTR : 4;
      unsigned ADC_SSFSTAT0_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT0_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSFSTAT0BITS;
sfr volatile typeADC1_SSFSTAT0BITS ADC1_SSFSTAT0bits absolute 0x4003904C;

 typedef struct tagADC1_SSOP0BITS {
  union {
    struct {
      unsigned ADC_SSOP0_S0DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S1DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S2DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S3DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S4DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S5DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S6DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP0_S7DCOP : 1;
      unsigned : 3;
    };
  };
} typeADC1_SSOP0BITS;
sfr volatile typeADC1_SSOP0BITS ADC1_SSOP0bits absolute 0x40039050;

 typedef struct tagADC1_SSDC0BITS {
  union {
    struct {
      unsigned ADC_SSDC0_S0DCSEL : 4;
      unsigned ADC_SSDC0_S1DCSEL : 4;
      unsigned ADC_SSDC0_S2DCSEL : 4;
      unsigned ADC_SSDC0_S3DCSEL : 4;
      unsigned ADC_SSDC0_S4DCSEL : 4;
      unsigned ADC_SSDC0_S5DCSEL : 4;
      unsigned ADC_SSDC0_S6DCSEL : 4;
      unsigned ADC_SSDC0_S7DCSEL : 4;
    };
  };
} typeADC1_SSDC0BITS;
sfr volatile typeADC1_SSDC0BITS ADC1_SSDC0bits absolute 0x40039054;

 typedef struct tagADC1_SSEMUX0BITS {
  union {
    struct {
      unsigned ADC_SSEMUX0_EMUX0 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX1 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX2 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX3 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX4 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX5 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX6 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX0_EMUX7 : 1;
      unsigned : 3;
    };
  };
} typeADC1_SSEMUX0BITS;
sfr volatile typeADC1_SSEMUX0BITS ADC1_SSEMUX0bits absolute 0x40039058;

 typedef struct tagADC1_SSMUX1BITS {
  union {
    struct {
      unsigned ADC_SSMUX1_MUX0 : 4;
      unsigned ADC_SSMUX1_MUX1 : 4;
      unsigned ADC_SSMUX1_MUX2 : 4;
      unsigned ADC_SSMUX1_MUX3 : 4;
      unsigned : 16;
    };
  };
} typeADC1_SSMUX1BITS;
sfr volatile typeADC1_SSMUX1BITS ADC1_SSMUX1bits absolute 0x40039060;

 typedef struct tagADC1_SSCTL1BITS {
  union {
    struct {
      unsigned ADC_SSCTL1_D0 : 1;
      unsigned ADC_SSCTL1_END0 : 1;
      unsigned ADC_SSCTL1_IE0 : 1;
      unsigned ADC_SSCTL1_TS0 : 1;
      unsigned ADC_SSCTL1_D1 : 1;
      unsigned ADC_SSCTL1_END1 : 1;
      unsigned ADC_SSCTL1_IE1 : 1;
      unsigned ADC_SSCTL1_TS1 : 1;
      unsigned ADC_SSCTL1_D2 : 1;
      unsigned ADC_SSCTL1_END2 : 1;
      unsigned ADC_SSCTL1_IE2 : 1;
      unsigned ADC_SSCTL1_TS2 : 1;
      unsigned ADC_SSCTL1_D3 : 1;
      unsigned ADC_SSCTL1_END3 : 1;
      unsigned ADC_SSCTL1_IE3 : 1;
      unsigned ADC_SSCTL1_TS3 : 1;
      unsigned : 16;
    };
  };
} typeADC1_SSCTL1BITS;
sfr volatile typeADC1_SSCTL1BITS ADC1_SSCTL1bits absolute 0x40039064;

 typedef struct tagADC1_SSFIFO1BITS {
  union {
    struct {
      unsigned ADC_SSFIFO1_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC1_SSFIFO1BITS;
sfr volatile typeADC1_SSFIFO1BITS ADC1_SSFIFO1bits absolute 0x40039068;

 typedef struct tagADC1_SSFSTAT1BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT1_TPTR : 4;
      unsigned ADC_SSFSTAT1_HPTR : 4;
      unsigned ADC_SSFSTAT1_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT1_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSFSTAT1BITS;
sfr volatile typeADC1_SSFSTAT1BITS ADC1_SSFSTAT1bits absolute 0x4003906C;

 typedef struct tagADC1_SSOP1BITS {
  union {
    struct {
      unsigned ADC_SSOP1_S0DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP1_S1DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP1_S2DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP1_S3DCOP : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSOP1BITS;
sfr volatile typeADC1_SSOP1BITS ADC1_SSOP1bits absolute 0x40039070;

 typedef struct tagADC1_SSDC1BITS {
  union {
    struct {
      unsigned ADC_SSDC1_S0DCSEL : 4;
      unsigned ADC_SSDC1_S1DCSEL : 4;
      unsigned ADC_SSDC1_S2DCSEL : 4;
      unsigned ADC_SSDC1_S3DCSEL : 4;
      unsigned : 16;
    };
  };
} typeADC1_SSDC1BITS;
sfr volatile typeADC1_SSDC1BITS ADC1_SSDC1bits absolute 0x40039074;

 typedef struct tagADC1_SSEMUX1BITS {
  union {
    struct {
      unsigned ADC_SSEMUX1_EMUX0 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX1_EMUX1 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX1_EMUX2 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX1_EMUX3 : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSEMUX1BITS;
sfr volatile typeADC1_SSEMUX1BITS ADC1_SSEMUX1bits absolute 0x40039078;

 typedef struct tagADC1_SSMUX2BITS {
  union {
    struct {
      unsigned ADC_SSMUX2_MUX0 : 4;
      unsigned ADC_SSMUX2_MUX1 : 4;
      unsigned ADC_SSMUX2_MUX2 : 4;
      unsigned ADC_SSMUX2_MUX3 : 4;
      unsigned : 16;
    };
  };
} typeADC1_SSMUX2BITS;
sfr volatile typeADC1_SSMUX2BITS ADC1_SSMUX2bits absolute 0x40039080;

 typedef struct tagADC1_SSCTL2BITS {
  union {
    struct {
      unsigned ADC_SSCTL2_D0 : 1;
      unsigned ADC_SSCTL2_END0 : 1;
      unsigned ADC_SSCTL2_IE0 : 1;
      unsigned ADC_SSCTL2_TS0 : 1;
      unsigned ADC_SSCTL2_D1 : 1;
      unsigned ADC_SSCTL2_END1 : 1;
      unsigned ADC_SSCTL2_IE1 : 1;
      unsigned ADC_SSCTL2_TS1 : 1;
      unsigned ADC_SSCTL2_D2 : 1;
      unsigned ADC_SSCTL2_END2 : 1;
      unsigned ADC_SSCTL2_IE2 : 1;
      unsigned ADC_SSCTL2_TS2 : 1;
      unsigned ADC_SSCTL2_D3 : 1;
      unsigned ADC_SSCTL2_END3 : 1;
      unsigned ADC_SSCTL2_IE3 : 1;
      unsigned ADC_SSCTL2_TS3 : 1;
      unsigned : 16;
    };
  };
} typeADC1_SSCTL2BITS;
sfr volatile typeADC1_SSCTL2BITS ADC1_SSCTL2bits absolute 0x40039084;

 typedef struct tagADC1_SSFIFO2BITS {
  union {
    struct {
      unsigned ADC_SSFIFO2_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC1_SSFIFO2BITS;
sfr volatile typeADC1_SSFIFO2BITS ADC1_SSFIFO2bits absolute 0x40039088;

 typedef struct tagADC1_SSFSTAT2BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT2_TPTR : 4;
      unsigned ADC_SSFSTAT2_HPTR : 4;
      unsigned ADC_SSFSTAT2_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT2_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSFSTAT2BITS;
sfr volatile typeADC1_SSFSTAT2BITS ADC1_SSFSTAT2bits absolute 0x4003908C;

 typedef struct tagADC1_SSOP2BITS {
  union {
    struct {
      unsigned ADC_SSOP2_S0DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP2_S1DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP2_S2DCOP : 1;
      unsigned : 3;
      unsigned ADC_SSOP2_S3DCOP : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSOP2BITS;
sfr volatile typeADC1_SSOP2BITS ADC1_SSOP2bits absolute 0x40039090;

 typedef struct tagADC1_SSDC2BITS {
  union {
    struct {
      unsigned ADC_SSDC2_S0DCSEL : 4;
      unsigned ADC_SSDC2_S1DCSEL : 4;
      unsigned ADC_SSDC2_S2DCSEL : 4;
      unsigned ADC_SSDC2_S3DCSEL : 4;
      unsigned : 16;
    };
  };
} typeADC1_SSDC2BITS;
sfr volatile typeADC1_SSDC2BITS ADC1_SSDC2bits absolute 0x40039094;

 typedef struct tagADC1_SSEMUX2BITS {
  union {
    struct {
      unsigned ADC_SSEMUX2_EMUX0 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX2_EMUX1 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX2_EMUX2 : 1;
      unsigned : 3;
      unsigned ADC_SSEMUX2_EMUX3 : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSEMUX2BITS;
sfr volatile typeADC1_SSEMUX2BITS ADC1_SSEMUX2bits absolute 0x40039098;

 typedef struct tagADC1_SSMUX3BITS {
  union {
    struct {
      unsigned ADC_SSMUX3_MUX0 : 4;
      unsigned : 28;
    };
  };
} typeADC1_SSMUX3BITS;
sfr volatile typeADC1_SSMUX3BITS ADC1_SSMUX3bits absolute 0x400390A0;

 typedef struct tagADC1_SSCTL3BITS {
  union {
    struct {
      unsigned ADC_SSCTL3_D0 : 1;
      unsigned ADC_SSCTL3_END0 : 1;
      unsigned ADC_SSCTL3_IE0 : 1;
      unsigned ADC_SSCTL3_TS0 : 1;
      unsigned : 28;
    };
  };
} typeADC1_SSCTL3BITS;
sfr volatile typeADC1_SSCTL3BITS ADC1_SSCTL3bits absolute 0x400390A4;

 typedef struct tagADC1_SSFIFO3BITS {
  union {
    struct {
      unsigned ADC_SSFIFO3_DATA : 12;
      unsigned : 20;
    };
  };
} typeADC1_SSFIFO3BITS;
sfr volatile typeADC1_SSFIFO3BITS ADC1_SSFIFO3bits absolute 0x400390A8;

 typedef struct tagADC1_SSFSTAT3BITS {
  union {
    struct {
      unsigned ADC_SSFSTAT3_TPTR : 4;
      unsigned ADC_SSFSTAT3_HPTR : 4;
      unsigned ADC_SSFSTAT3_EMPTY : 1;
      unsigned : 3;
      unsigned ADC_SSFSTAT3_FULL : 1;
      unsigned : 19;
    };
  };
} typeADC1_SSFSTAT3BITS;
sfr volatile typeADC1_SSFSTAT3BITS ADC1_SSFSTAT3bits absolute 0x400390AC;

 typedef struct tagADC1_SSOP3BITS {
  union {
    struct {
      unsigned ADC_SSOP3_S0DCOP : 1;
      unsigned : 31;
    };
  };
} typeADC1_SSOP3BITS;
sfr volatile typeADC1_SSOP3BITS ADC1_SSOP3bits absolute 0x400390B0;

 typedef struct tagADC1_SSDC3BITS {
  union {
    struct {
      unsigned ADC_SSDC3_S0DCSEL : 4;
      unsigned : 28;
    };
  };
} typeADC1_SSDC3BITS;
sfr volatile typeADC1_SSDC3BITS ADC1_SSDC3bits absolute 0x400390B4;

 typedef struct tagADC1_SSEMUX3BITS {
  union {
    struct {
      unsigned ADC_SSEMUX3_EMUX0 : 1;
      unsigned : 31;
    };
  };
} typeADC1_SSEMUX3BITS;
sfr volatile typeADC1_SSEMUX3BITS ADC1_SSEMUX3bits absolute 0x400390B8;

 typedef struct tagADC1_DCRICBITS {
  union {
    struct {
      unsigned ADC_DCRIC_DCINT0 : 1;
      unsigned ADC_DCRIC_DCINT1 : 1;
      unsigned ADC_DCRIC_DCINT2 : 1;
      unsigned ADC_DCRIC_DCINT3 : 1;
      unsigned ADC_DCRIC_DCINT4 : 1;
      unsigned ADC_DCRIC_DCINT5 : 1;
      unsigned ADC_DCRIC_DCINT6 : 1;
      unsigned ADC_DCRIC_DCINT7 : 1;
      unsigned : 8;
      unsigned ADC_DCRIC_DCTRIG0 : 1;
      unsigned ADC_DCRIC_DCTRIG1 : 1;
      unsigned ADC_DCRIC_DCTRIG2 : 1;
      unsigned ADC_DCRIC_DCTRIG3 : 1;
      unsigned ADC_DCRIC_DCTRIG4 : 1;
      unsigned ADC_DCRIC_DCTRIG5 : 1;
      unsigned ADC_DCRIC_DCTRIG6 : 1;
      unsigned ADC_DCRIC_DCTRIG7 : 1;
      unsigned : 8;
    };
  };
} typeADC1_DCRICBITS;
sfr volatile typeADC1_DCRICBITS ADC1_DCRICbits absolute 0x40039D00;

 typedef struct tagADC1_DCCTL0BITS {
  union {
    struct {
      unsigned ADC_DCCTL0_CIM : 2;
      unsigned ADC_DCCTL0_CIC : 2;
      unsigned ADC_DCCTL0_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL0_CTM : 2;
      unsigned ADC_DCCTL0_CTC : 2;
      unsigned ADC_DCCTL0_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL0BITS;
sfr volatile typeADC1_DCCTL0BITS ADC1_DCCTL0bits absolute 0x40039E00;

 typedef struct tagADC1_DCCTL1BITS {
  union {
    struct {
      unsigned ADC_DCCTL1_CIM : 2;
      unsigned ADC_DCCTL1_CIC : 2;
      unsigned ADC_DCCTL1_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL1_CTM : 2;
      unsigned ADC_DCCTL1_CTC : 2;
      unsigned ADC_DCCTL1_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL1BITS;
sfr volatile typeADC1_DCCTL1BITS ADC1_DCCTL1bits absolute 0x40039E04;

 typedef struct tagADC1_DCCTL2BITS {
  union {
    struct {
      unsigned ADC_DCCTL2_CIM : 2;
      unsigned ADC_DCCTL2_CIC : 2;
      unsigned ADC_DCCTL2_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL2_CTM : 2;
      unsigned ADC_DCCTL2_CTC : 2;
      unsigned ADC_DCCTL2_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL2BITS;
sfr volatile typeADC1_DCCTL2BITS ADC1_DCCTL2bits absolute 0x40039E08;

 typedef struct tagADC1_DCCTL3BITS {
  union {
    struct {
      unsigned ADC_DCCTL3_CIM : 2;
      unsigned ADC_DCCTL3_CIC : 2;
      unsigned ADC_DCCTL3_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL3_CTM : 2;
      unsigned ADC_DCCTL3_CTC : 2;
      unsigned ADC_DCCTL3_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL3BITS;
sfr volatile typeADC1_DCCTL3BITS ADC1_DCCTL3bits absolute 0x40039E0C;

 typedef struct tagADC1_DCCTL4BITS {
  union {
    struct {
      unsigned ADC_DCCTL4_CIM : 2;
      unsigned ADC_DCCTL4_CIC : 2;
      unsigned ADC_DCCTL4_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL4_CTM : 2;
      unsigned ADC_DCCTL4_CTC : 2;
      unsigned ADC_DCCTL4_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL4BITS;
sfr volatile typeADC1_DCCTL4BITS ADC1_DCCTL4bits absolute 0x40039E10;

 typedef struct tagADC1_DCCTL5BITS {
  union {
    struct {
      unsigned ADC_DCCTL5_CIM : 2;
      unsigned ADC_DCCTL5_CIC : 2;
      unsigned ADC_DCCTL5_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL5_CTM : 2;
      unsigned ADC_DCCTL5_CTC : 2;
      unsigned ADC_DCCTL5_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL5BITS;
sfr volatile typeADC1_DCCTL5BITS ADC1_DCCTL5bits absolute 0x40039E14;

 typedef struct tagADC1_DCCTL6BITS {
  union {
    struct {
      unsigned ADC_DCCTL6_CIM : 2;
      unsigned ADC_DCCTL6_CIC : 2;
      unsigned ADC_DCCTL6_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL6_CTM : 2;
      unsigned ADC_DCCTL6_CTC : 2;
      unsigned ADC_DCCTL6_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL6BITS;
sfr volatile typeADC1_DCCTL6BITS ADC1_DCCTL6bits absolute 0x40039E18;

 typedef struct tagADC1_DCCTL7BITS {
  union {
    struct {
      unsigned ADC_DCCTL7_CIM : 2;
      unsigned ADC_DCCTL7_CIC : 2;
      unsigned ADC_DCCTL7_CIE : 1;
      unsigned : 3;
      unsigned ADC_DCCTL7_CTM : 2;
      unsigned ADC_DCCTL7_CTC : 2;
      unsigned ADC_DCCTL7_CTE : 1;
      unsigned : 19;
    };
  };
} typeADC1_DCCTL7BITS;
sfr volatile typeADC1_DCCTL7BITS ADC1_DCCTL7bits absolute 0x40039E1C;

 typedef struct tagADC1_DCCMP0BITS {
  union {
    struct {
      unsigned ADC_DCCMP0_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP0_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP0BITS;
sfr volatile typeADC1_DCCMP0BITS ADC1_DCCMP0bits absolute 0x40039E40;

 typedef struct tagADC1_DCCMP1BITS {
  union {
    struct {
      unsigned ADC_DCCMP1_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP1_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP1BITS;
sfr volatile typeADC1_DCCMP1BITS ADC1_DCCMP1bits absolute 0x40039E44;

 typedef struct tagADC1_DCCMP2BITS {
  union {
    struct {
      unsigned ADC_DCCMP2_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP2_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP2BITS;
sfr volatile typeADC1_DCCMP2BITS ADC1_DCCMP2bits absolute 0x40039E48;

 typedef struct tagADC1_DCCMP3BITS {
  union {
    struct {
      unsigned ADC_DCCMP3_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP3_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP3BITS;
sfr volatile typeADC1_DCCMP3BITS ADC1_DCCMP3bits absolute 0x40039E4C;

 typedef struct tagADC1_DCCMP4BITS {
  union {
    struct {
      unsigned ADC_DCCMP4_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP4_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP4BITS;
sfr volatile typeADC1_DCCMP4BITS ADC1_DCCMP4bits absolute 0x40039E50;

 typedef struct tagADC1_DCCMP5BITS {
  union {
    struct {
      unsigned ADC_DCCMP5_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP5_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP5BITS;
sfr volatile typeADC1_DCCMP5BITS ADC1_DCCMP5bits absolute 0x40039E54;

 typedef struct tagADC1_DCCMP6BITS {
  union {
    struct {
      unsigned ADC_DCCMP6_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP6_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP6BITS;
sfr volatile typeADC1_DCCMP6BITS ADC1_DCCMP6bits absolute 0x40039E58;

 typedef struct tagADC1_DCCMP7BITS {
  union {
    struct {
      unsigned ADC_DCCMP7_COMP0 : 12;
      unsigned : 4;
      unsigned ADC_DCCMP7_COMP1 : 12;
      unsigned : 4;
    };
  };
} typeADC1_DCCMP7BITS;
sfr volatile typeADC1_DCCMP7BITS ADC1_DCCMP7bits absolute 0x40039E5C;

 typedef struct tagADC1_PPBITS {
  union {
    struct {
      unsigned ADC_PP_MSR : 4;
      unsigned ADC_PP_CH : 6;
      unsigned ADC_PP_DC : 6;
      unsigned ADC_PP_TYPE : 2;
      unsigned ADC_PP_RSL : 5;
      unsigned ADC_PP_TS : 1;
      unsigned : 8;
    };
  };
} typeADC1_PPBITS;
sfr volatile typeADC1_PPBITS ADC1_PPbits absolute 0x40039FC0;

 typedef struct tagADC1_PCBITS {
  union {
    struct {
      unsigned ADC_PC_SR : 4;
      unsigned : 28;
    };
  };
} typeADC1_PCBITS;
sfr volatile typeADC1_PCBITS ADC1_PCbits absolute 0x40039FC4;

 typedef struct tagADC1_CCBITS {
  union {
    struct {
      unsigned ADC_CC_CS : 4;
      unsigned : 28;
    };
  };
} typeADC1_CCBITS;
sfr volatile typeADC1_CCBITS ADC1_CCbits absolute 0x40039FC8;

 typedef struct tagCOMP_ACMISBITS {
  union {
    struct {
      unsigned COMP_ACMIS_IN0 : 1;
      unsigned COMP_ACMIS_IN1 : 1;
      unsigned COMP_ACMIS_IN2 : 1;
      unsigned : 29;
    };
  };
} typeCOMP_ACMISBITS;
sfr volatile typeCOMP_ACMISBITS COMP_ACMISbits absolute 0x4003C000;

 typedef struct tagCOMP_ACRISBITS {
  union {
    struct {
      unsigned COMP_ACRIS_IN0 : 1;
      unsigned COMP_ACRIS_IN1 : 1;
      unsigned COMP_ACRIS_IN2 : 1;
      unsigned : 29;
    };
  };
} typeCOMP_ACRISBITS;
sfr volatile typeCOMP_ACRISBITS COMP_ACRISbits absolute 0x4003C004;

 typedef struct tagCOMP_ACINTENBITS {
  union {
    struct {
      unsigned COMP_ACINTEN_IN0 : 1;
      unsigned COMP_ACINTEN_IN1 : 1;
      unsigned COMP_ACINTEN_IN2 : 1;
      unsigned : 29;
    };
  };
} typeCOMP_ACINTENBITS;
sfr volatile typeCOMP_ACINTENBITS COMP_ACINTENbits absolute 0x4003C008;

 typedef struct tagCOMP_ACREFCTLBITS {
  union {
    struct {
      unsigned COMP_ACREFCTL_VREF : 4;
      unsigned : 4;
      unsigned COMP_ACREFCTL_RNG : 1;
      unsigned COMP_ACREFCTL_EN : 1;
      unsigned : 22;
    };
  };
} typeCOMP_ACREFCTLBITS;
sfr volatile typeCOMP_ACREFCTLBITS COMP_ACREFCTLbits absolute 0x4003C010;

 typedef struct tagCOMP_ACSTAT0BITS {
  union {
    struct {
      unsigned : 1;
      unsigned COMP_ACSTAT0_OVAL : 1;
      unsigned : 30;
    };
  };
} typeCOMP_ACSTAT0BITS;
sfr volatile typeCOMP_ACSTAT0BITS COMP_ACSTAT0bits absolute 0x4003C020;

 typedef struct tagCOMP_ACCTL0BITS {
  union {
    struct {
      unsigned : 1;
      unsigned COMP_ACCTL0_CINV : 1;
      unsigned COMP_ACCTL0_ISEN : 2;
      unsigned COMP_ACCTL0_ISLVAL : 1;
      unsigned COMP_ACCTL0_TSEN : 2;
      unsigned COMP_ACCTL0_TSLVAL : 1;
      unsigned : 1;
      unsigned COMP_ACCTL0_ASRCP : 2;
      unsigned COMP_ACCTL0_TOEN : 1;
      unsigned : 20;
    };
  };
} typeCOMP_ACCTL0BITS;
sfr volatile typeCOMP_ACCTL0BITS COMP_ACCTL0bits absolute 0x4003C024;

 typedef struct tagCOMP_ACSTAT1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned COMP_ACSTAT1_OVAL : 1;
      unsigned : 30;
    };
  };
} typeCOMP_ACSTAT1BITS;
sfr volatile typeCOMP_ACSTAT1BITS COMP_ACSTAT1bits absolute 0x4003C040;

 typedef struct tagCOMP_ACCTL1BITS {
  union {
    struct {
      unsigned : 1;
      unsigned COMP_ACCTL1_CINV : 1;
      unsigned COMP_ACCTL1_ISEN : 2;
      unsigned COMP_ACCTL1_ISLVAL : 1;
      unsigned COMP_ACCTL1_TSEN : 2;
      unsigned COMP_ACCTL1_TSLVAL : 1;
      unsigned : 1;
      unsigned COMP_ACCTL1_ASRCP : 2;
      unsigned COMP_ACCTL1_TOEN : 1;
      unsigned : 20;
    };
  };
} typeCOMP_ACCTL1BITS;
sfr volatile typeCOMP_ACCTL1BITS COMP_ACCTL1bits absolute 0x4003C044;

 typedef struct tagCOMP_ACSTAT2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned COMP_ACSTAT2_OVAL : 1;
      unsigned : 30;
    };
  };
} typeCOMP_ACSTAT2BITS;
sfr volatile typeCOMP_ACSTAT2BITS COMP_ACSTAT2bits absolute 0x4003C060;

 typedef struct tagCOMP_ACCTL2BITS {
  union {
    struct {
      unsigned : 1;
      unsigned COMP_ACCTL2_CINV : 1;
      unsigned COMP_ACCTL2_ISEN : 2;
      unsigned COMP_ACCTL2_ISLVAL : 1;
      unsigned COMP_ACCTL2_TSEN : 2;
      unsigned COMP_ACCTL2_TSLVAL : 1;
      unsigned : 1;
      unsigned COMP_ACCTL2_ASRCP : 2;
      unsigned COMP_ACCTL2_TOEN : 1;
      unsigned : 20;
    };
  };
} typeCOMP_ACCTL2BITS;
sfr volatile typeCOMP_ACCTL2BITS COMP_ACCTL2bits absolute 0x4003C064;

 typedef struct tagCOMP_PPBITS {
  union {
    struct {
      unsigned COMP_PP_CMP0 : 1;
      unsigned COMP_PP_CMP1 : 1;
      unsigned COMP_PP_CMP2 : 1;
      unsigned : 13;
      unsigned COMP_PP_C0O : 1;
      unsigned COMP_PP_C1O : 1;
      unsigned COMP_PP_C2O : 1;
      unsigned : 13;
    };
  };
} typeCOMP_PPBITS;
sfr volatile typeCOMP_PPBITS COMP_PPbits absolute 0x4003CFC0;

 typedef struct tagGPIO_PORTJ_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTJ_IMBITS;
sfr volatile typeGPIO_PORTJ_IMBITS GPIO_PORTJ_IMbits absolute 0x4003D410;

 typedef struct tagGPIO_PORTJ_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTJ_RISBITS;
sfr volatile typeGPIO_PORTJ_RISBITS GPIO_PORTJ_RISbits absolute 0x4003D414;

 typedef struct tagGPIO_PORTJ_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTJ_MISBITS;
sfr volatile typeGPIO_PORTJ_MISBITS GPIO_PORTJ_MISbits absolute 0x4003D418;

 typedef struct tagGPIO_PORTJ_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTJ_ICRBITS;
sfr volatile typeGPIO_PORTJ_ICRBITS GPIO_PORTJ_ICRbits absolute 0x4003D41C;

 typedef struct tagGPIO_PORTJ_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTJ_LOCKBITS;
sfr volatile typeGPIO_PORTJ_LOCKBITS GPIO_PORTJ_LOCKbits absolute 0x4003D520;

 typedef struct tagCAN0_CTLBITS {
  union {
    struct {
      unsigned CAN_CTL_INIT : 1;
      unsigned CAN_CTL_IE : 1;
      unsigned CAN_CTL_SIE : 1;
      unsigned CAN_CTL_EIE : 1;
      unsigned : 1;
      unsigned CAN_CTL_DAR : 1;
      unsigned CAN_CTL_CCE : 1;
      unsigned CAN_CTL_TEST : 1;
      unsigned : 24;
    };
  };
} typeCAN0_CTLBITS;
sfr volatile typeCAN0_CTLBITS CAN0_CTLbits absolute 0x40040000;

 typedef struct tagCAN0_STSBITS {
  union {
    struct {
      unsigned CAN_STS_LEC : 3;
      unsigned CAN_STS_TXOK : 1;
      unsigned CAN_STS_RXOK : 1;
      unsigned CAN_STS_EPASS : 1;
      unsigned CAN_STS_EWARN : 1;
      unsigned CAN_STS_BOFF : 1;
      unsigned : 24;
    };
  };
} typeCAN0_STSBITS;
sfr volatile typeCAN0_STSBITS CAN0_STSbits absolute 0x40040004;

 typedef struct tagCAN0_ERRBITS {
  union {
    struct {
      unsigned CAN_ERR_TEC : 8;
      unsigned CAN_ERR_REC : 7;
      unsigned CAN_ERR_RP : 1;
      unsigned : 16;
    };
  };
} typeCAN0_ERRBITS;
sfr volatile typeCAN0_ERRBITS CAN0_ERRbits absolute 0x40040008;

 typedef struct tagCAN0_BITBITS {
  union {
    struct {
      unsigned CAN_BIT_BRP : 6;
      unsigned CAN_BIT_SJW : 2;
      unsigned CAN_BIT_TSEG1 : 4;
      unsigned CAN_BIT_TSEG2 : 3;
      unsigned : 17;
    };
  };
} typeCAN0_BITBITS;
sfr volatile typeCAN0_BITBITS CAN0_BITbits absolute 0x4004000C;

 typedef struct tagCAN0_INTBITS {
  union {
    struct {
      unsigned CAN_INT_INTID : 16;
      unsigned : 16;
    };
  };
} typeCAN0_INTBITS;
sfr volatile typeCAN0_INTBITS CAN0_INTbits absolute 0x40040010;

 typedef struct tagCAN0_TSTBITS {
  union {
    struct {
      unsigned : 2;
      unsigned CAN_TST_BASIC : 1;
      unsigned CAN_TST_SILENT : 1;
      unsigned CAN_TST_LBACK : 1;
      unsigned CAN_TST_TX : 2;
      unsigned CAN_TST_RX : 1;
      unsigned : 24;
    };
  };
} typeCAN0_TSTBITS;
sfr volatile typeCAN0_TSTBITS CAN0_TSTbits absolute 0x40040014;

 typedef struct tagCAN0_BRPEBITS {
  union {
    struct {
      unsigned CAN_BRPE_BRPE : 4;
      unsigned : 28;
    };
  };
} typeCAN0_BRPEBITS;
sfr volatile typeCAN0_BRPEBITS CAN0_BRPEbits absolute 0x40040018;

 typedef struct tagCAN0_IF1CRQBITS {
  union {
    struct {
      unsigned CAN_IF1CRQ_MNUM : 6;
      unsigned : 9;
      unsigned CAN_IF1CRQ_BUSY : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF1CRQBITS;
sfr volatile typeCAN0_IF1CRQBITS CAN0_IF1CRQbits absolute 0x40040020;

 typedef struct tagCAN0_IF1CMSKBITS {
  union {
    struct {
      unsigned CAN_IF1CMSK_DATAB : 1;
      unsigned CAN_IF1CMSK_DATAA : 1;
      unsigned CAN_IF1CMSK_NEWDAT : 1;
      unsigned CAN_IF1CMSK_CLRINTPND : 1;
      unsigned CAN_IF1CMSK_CONTROL : 1;
      unsigned CAN_IF1CMSK_ARB : 1;
      unsigned CAN_IF1CMSK_MASK : 1;
      unsigned CAN_IF1CMSK_WRNRD : 1;
      unsigned : 24;
    };
  };
} typeCAN0_IF1CMSKBITS;
sfr volatile typeCAN0_IF1CMSKBITS CAN0_IF1CMSKbits absolute 0x40040024;

 typedef struct tagCAN0_IF1MSK1BITS {
  union {
    struct {
      unsigned CAN_IF1MSK1_IDMSK : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF1MSK1BITS;
sfr volatile typeCAN0_IF1MSK1BITS CAN0_IF1MSK1bits absolute 0x40040028;

 typedef struct tagCAN0_IF1MSK2BITS {
  union {
    struct {
      unsigned CAN_IF1MSK2_IDMSK : 13;
      unsigned : 1;
      unsigned CAN_IF1MSK2_MDIR : 1;
      unsigned CAN_IF1MSK2_MXTD : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF1MSK2BITS;
sfr volatile typeCAN0_IF1MSK2BITS CAN0_IF1MSK2bits absolute 0x4004002C;

 typedef struct tagCAN0_IF1ARB1BITS {
  union {
    struct {
      unsigned CAN_IF1ARB1_ID : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF1ARB1BITS;
sfr volatile typeCAN0_IF1ARB1BITS CAN0_IF1ARB1bits absolute 0x40040030;

 typedef struct tagCAN0_IF1ARB2BITS {
  union {
    struct {
      unsigned CAN_IF1ARB2_ID : 13;
      unsigned CAN_IF1ARB2_DIR : 1;
      unsigned CAN_IF1ARB2_XTD : 1;
      unsigned CAN_IF1ARB2_MSGVAL : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF1ARB2BITS;
sfr volatile typeCAN0_IF1ARB2BITS CAN0_IF1ARB2bits absolute 0x40040034;

 typedef struct tagCAN0_IF1MCTLBITS {
  union {
    struct {
      unsigned CAN_IF1MCTL_DLC : 4;
      unsigned : 3;
      unsigned CAN_IF1MCTL_EOB : 1;
      unsigned CAN_IF1MCTL_TXRQST : 1;
      unsigned CAN_IF1MCTL_RMTEN : 1;
      unsigned CAN_IF1MCTL_RXIE : 1;
      unsigned CAN_IF1MCTL_TXIE : 1;
      unsigned CAN_IF1MCTL_UMASK : 1;
      unsigned CAN_IF1MCTL_INTPND : 1;
      unsigned CAN_IF1MCTL_MSGLST : 1;
      unsigned CAN_IF1MCTL_NEWDAT : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF1MCTLBITS;
sfr volatile typeCAN0_IF1MCTLBITS CAN0_IF1MCTLbits absolute 0x40040038;

 typedef struct tagCAN0_IF1DA1BITS {
  union {
    struct {
      unsigned CAN_IF1DA1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF1DA1BITS;
sfr volatile typeCAN0_IF1DA1BITS CAN0_IF1DA1bits absolute 0x4004003C;

 typedef struct tagCAN0_IF1DA2BITS {
  union {
    struct {
      unsigned CAN_IF1DA2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF1DA2BITS;
sfr volatile typeCAN0_IF1DA2BITS CAN0_IF1DA2bits absolute 0x40040040;

 typedef struct tagCAN0_IF1DB1BITS {
  union {
    struct {
      unsigned CAN_IF1DB1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF1DB1BITS;
sfr volatile typeCAN0_IF1DB1BITS CAN0_IF1DB1bits absolute 0x40040044;

 typedef struct tagCAN0_IF1DB2BITS {
  union {
    struct {
      unsigned CAN_IF1DB2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF1DB2BITS;
sfr volatile typeCAN0_IF1DB2BITS CAN0_IF1DB2bits absolute 0x40040048;

 typedef struct tagCAN0_IF2CRQBITS {
  union {
    struct {
      unsigned CAN_IF2CRQ_MNUM : 6;
      unsigned : 9;
      unsigned CAN_IF2CRQ_BUSY : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF2CRQBITS;
sfr volatile typeCAN0_IF2CRQBITS CAN0_IF2CRQbits absolute 0x40040080;

 typedef struct tagCAN0_IF2CMSKBITS {
  union {
    struct {
      unsigned CAN_IF2CMSK_DATAB : 1;
      unsigned CAN_IF2CMSK_DATAA : 1;
      unsigned CAN_IF2CMSK_NEWDAT : 1;
      unsigned CAN_IF2CMSK_CLRINTPND : 1;
      unsigned CAN_IF2CMSK_CONTROL : 1;
      unsigned CAN_IF2CMSK_ARB : 1;
      unsigned CAN_IF2CMSK_MASK : 1;
      unsigned CAN_IF2CMSK_WRNRD : 1;
      unsigned : 24;
    };
  };
} typeCAN0_IF2CMSKBITS;
sfr volatile typeCAN0_IF2CMSKBITS CAN0_IF2CMSKbits absolute 0x40040084;

 typedef struct tagCAN0_IF2MSK1BITS {
  union {
    struct {
      unsigned CAN_IF2MSK1_IDMSK : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF2MSK1BITS;
sfr volatile typeCAN0_IF2MSK1BITS CAN0_IF2MSK1bits absolute 0x40040088;

 typedef struct tagCAN0_IF2MSK2BITS {
  union {
    struct {
      unsigned CAN_IF2MSK2_IDMSK : 13;
      unsigned : 1;
      unsigned CAN_IF2MSK2_MDIR : 1;
      unsigned CAN_IF2MSK2_MXTD : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF2MSK2BITS;
sfr volatile typeCAN0_IF2MSK2BITS CAN0_IF2MSK2bits absolute 0x4004008C;

 typedef struct tagCAN0_IF2ARB1BITS {
  union {
    struct {
      unsigned CAN_IF2ARB1_ID : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF2ARB1BITS;
sfr volatile typeCAN0_IF2ARB1BITS CAN0_IF2ARB1bits absolute 0x40040090;

 typedef struct tagCAN0_IF2ARB2BITS {
  union {
    struct {
      unsigned CAN_IF2ARB2_ID : 13;
      unsigned CAN_IF2ARB2_DIR : 1;
      unsigned CAN_IF2ARB2_XTD : 1;
      unsigned CAN_IF2ARB2_MSGVAL : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF2ARB2BITS;
sfr volatile typeCAN0_IF2ARB2BITS CAN0_IF2ARB2bits absolute 0x40040094;

 typedef struct tagCAN0_IF2MCTLBITS {
  union {
    struct {
      unsigned CAN_IF2MCTL_DLC : 4;
      unsigned : 3;
      unsigned CAN_IF2MCTL_EOB : 1;
      unsigned CAN_IF2MCTL_TXRQST : 1;
      unsigned CAN_IF2MCTL_RMTEN : 1;
      unsigned CAN_IF2MCTL_RXIE : 1;
      unsigned CAN_IF2MCTL_TXIE : 1;
      unsigned CAN_IF2MCTL_UMASK : 1;
      unsigned CAN_IF2MCTL_INTPND : 1;
      unsigned CAN_IF2MCTL_MSGLST : 1;
      unsigned CAN_IF2MCTL_NEWDAT : 1;
      unsigned : 16;
    };
  };
} typeCAN0_IF2MCTLBITS;
sfr volatile typeCAN0_IF2MCTLBITS CAN0_IF2MCTLbits absolute 0x40040098;

 typedef struct tagCAN0_IF2DA1BITS {
  union {
    struct {
      unsigned CAN_IF2DA1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF2DA1BITS;
sfr volatile typeCAN0_IF2DA1BITS CAN0_IF2DA1bits absolute 0x4004009C;

 typedef struct tagCAN0_IF2DA2BITS {
  union {
    struct {
      unsigned CAN_IF2DA2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF2DA2BITS;
sfr volatile typeCAN0_IF2DA2BITS CAN0_IF2DA2bits absolute 0x400400A0;

 typedef struct tagCAN0_IF2DB1BITS {
  union {
    struct {
      unsigned CAN_IF2DB1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF2DB1BITS;
sfr volatile typeCAN0_IF2DB1BITS CAN0_IF2DB1bits absolute 0x400400A4;

 typedef struct tagCAN0_IF2DB2BITS {
  union {
    struct {
      unsigned CAN_IF2DB2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN0_IF2DB2BITS;
sfr volatile typeCAN0_IF2DB2BITS CAN0_IF2DB2bits absolute 0x400400A8;

 typedef struct tagCAN0_TXRQ1BITS {
  union {
    struct {
      unsigned CAN_TXRQ1_TXRQST : 16;
      unsigned : 16;
    };
  };
} typeCAN0_TXRQ1BITS;
sfr volatile typeCAN0_TXRQ1BITS CAN0_TXRQ1bits absolute 0x40040100;

 typedef struct tagCAN0_TXRQ2BITS {
  union {
    struct {
      unsigned CAN_TXRQ2_TXRQST : 16;
      unsigned : 16;
    };
  };
} typeCAN0_TXRQ2BITS;
sfr volatile typeCAN0_TXRQ2BITS CAN0_TXRQ2bits absolute 0x40040104;

 typedef struct tagCAN0_NWDA1BITS {
  union {
    struct {
      unsigned CAN_NWDA1_NEWDAT : 16;
      unsigned : 16;
    };
  };
} typeCAN0_NWDA1BITS;
sfr volatile typeCAN0_NWDA1BITS CAN0_NWDA1bits absolute 0x40040120;

 typedef struct tagCAN0_NWDA2BITS {
  union {
    struct {
      unsigned CAN_NWDA2_NEWDAT : 16;
      unsigned : 16;
    };
  };
} typeCAN0_NWDA2BITS;
sfr volatile typeCAN0_NWDA2BITS CAN0_NWDA2bits absolute 0x40040124;

 typedef struct tagCAN0_MSG1INTBITS {
  union {
    struct {
      unsigned CAN_MSG1INT_INTPND : 16;
      unsigned : 16;
    };
  };
} typeCAN0_MSG1INTBITS;
sfr volatile typeCAN0_MSG1INTBITS CAN0_MSG1INTbits absolute 0x40040140;

 typedef struct tagCAN0_MSG2INTBITS {
  union {
    struct {
      unsigned CAN_MSG2INT_INTPND : 16;
      unsigned : 16;
    };
  };
} typeCAN0_MSG2INTBITS;
sfr volatile typeCAN0_MSG2INTBITS CAN0_MSG2INTbits absolute 0x40040144;

 typedef struct tagCAN0_MSG1VALBITS {
  union {
    struct {
      unsigned CAN_MSG1VAL_MSGVAL : 16;
      unsigned : 16;
    };
  };
} typeCAN0_MSG1VALBITS;
sfr volatile typeCAN0_MSG1VALBITS CAN0_MSG1VALbits absolute 0x40040160;

 typedef struct tagCAN0_MSG2VALBITS {
  union {
    struct {
      unsigned CAN_MSG2VAL_MSGVAL : 16;
      unsigned : 16;
    };
  };
} typeCAN0_MSG2VALBITS;
sfr volatile typeCAN0_MSG2VALBITS CAN0_MSG2VALbits absolute 0x40040164;

 typedef struct tagCAN1_CTLBITS {
  union {
    struct {
      unsigned CAN_CTL_INIT : 1;
      unsigned CAN_CTL_IE : 1;
      unsigned CAN_CTL_SIE : 1;
      unsigned CAN_CTL_EIE : 1;
      unsigned : 1;
      unsigned CAN_CTL_DAR : 1;
      unsigned CAN_CTL_CCE : 1;
      unsigned CAN_CTL_TEST : 1;
      unsigned : 24;
    };
  };
} typeCAN1_CTLBITS;
sfr volatile typeCAN1_CTLBITS CAN1_CTLbits absolute 0x40041000;

 typedef struct tagCAN1_STSBITS {
  union {
    struct {
      unsigned CAN_STS_LEC : 3;
      unsigned CAN_STS_TXOK : 1;
      unsigned CAN_STS_RXOK : 1;
      unsigned CAN_STS_EPASS : 1;
      unsigned CAN_STS_EWARN : 1;
      unsigned CAN_STS_BOFF : 1;
      unsigned : 24;
    };
  };
} typeCAN1_STSBITS;
sfr volatile typeCAN1_STSBITS CAN1_STSbits absolute 0x40041004;

 typedef struct tagCAN1_ERRBITS {
  union {
    struct {
      unsigned CAN_ERR_TEC : 8;
      unsigned CAN_ERR_REC : 7;
      unsigned CAN_ERR_RP : 1;
      unsigned : 16;
    };
  };
} typeCAN1_ERRBITS;
sfr volatile typeCAN1_ERRBITS CAN1_ERRbits absolute 0x40041008;

 typedef struct tagCAN1_BITBITS {
  union {
    struct {
      unsigned CAN_BIT_BRP : 6;
      unsigned CAN_BIT_SJW : 2;
      unsigned CAN_BIT_TSEG1 : 4;
      unsigned CAN_BIT_TSEG2 : 3;
      unsigned : 17;
    };
  };
} typeCAN1_BITBITS;
sfr volatile typeCAN1_BITBITS CAN1_BITbits absolute 0x4004100C;

 typedef struct tagCAN1_INTBITS {
  union {
    struct {
      unsigned CAN_INT_INTID : 16;
      unsigned : 16;
    };
  };
} typeCAN1_INTBITS;
sfr volatile typeCAN1_INTBITS CAN1_INTbits absolute 0x40041010;

 typedef struct tagCAN1_TSTBITS {
  union {
    struct {
      unsigned : 2;
      unsigned CAN_TST_BASIC : 1;
      unsigned CAN_TST_SILENT : 1;
      unsigned CAN_TST_LBACK : 1;
      unsigned CAN_TST_TX : 2;
      unsigned CAN_TST_RX : 1;
      unsigned : 24;
    };
  };
} typeCAN1_TSTBITS;
sfr volatile typeCAN1_TSTBITS CAN1_TSTbits absolute 0x40041014;

 typedef struct tagCAN1_BRPEBITS {
  union {
    struct {
      unsigned CAN_BRPE_BRPE : 4;
      unsigned : 28;
    };
  };
} typeCAN1_BRPEBITS;
sfr volatile typeCAN1_BRPEBITS CAN1_BRPEbits absolute 0x40041018;

 typedef struct tagCAN1_IF1CRQBITS {
  union {
    struct {
      unsigned CAN_IF1CRQ_MNUM : 6;
      unsigned : 9;
      unsigned CAN_IF1CRQ_BUSY : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF1CRQBITS;
sfr volatile typeCAN1_IF1CRQBITS CAN1_IF1CRQbits absolute 0x40041020;

 typedef struct tagCAN1_IF1CMSKBITS {
  union {
    struct {
      unsigned CAN_IF1CMSK_DATAB : 1;
      unsigned CAN_IF1CMSK_DATAA : 1;
      unsigned CAN_IF1CMSK_NEWDAT : 1;
      unsigned CAN_IF1CMSK_CLRINTPND : 1;
      unsigned CAN_IF1CMSK_CONTROL : 1;
      unsigned CAN_IF1CMSK_ARB : 1;
      unsigned CAN_IF1CMSK_MASK : 1;
      unsigned CAN_IF1CMSK_WRNRD : 1;
      unsigned : 24;
    };
  };
} typeCAN1_IF1CMSKBITS;
sfr volatile typeCAN1_IF1CMSKBITS CAN1_IF1CMSKbits absolute 0x40041024;

 typedef struct tagCAN1_IF1MSK1BITS {
  union {
    struct {
      unsigned CAN_IF1MSK1_IDMSK : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF1MSK1BITS;
sfr volatile typeCAN1_IF1MSK1BITS CAN1_IF1MSK1bits absolute 0x40041028;

 typedef struct tagCAN1_IF1MSK2BITS {
  union {
    struct {
      unsigned CAN_IF1MSK2_IDMSK : 13;
      unsigned : 1;
      unsigned CAN_IF1MSK2_MDIR : 1;
      unsigned CAN_IF1MSK2_MXTD : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF1MSK2BITS;
sfr volatile typeCAN1_IF1MSK2BITS CAN1_IF1MSK2bits absolute 0x4004102C;

 typedef struct tagCAN1_IF1ARB1BITS {
  union {
    struct {
      unsigned CAN_IF1ARB1_ID : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF1ARB1BITS;
sfr volatile typeCAN1_IF1ARB1BITS CAN1_IF1ARB1bits absolute 0x40041030;

 typedef struct tagCAN1_IF1ARB2BITS {
  union {
    struct {
      unsigned CAN_IF1ARB2_ID : 13;
      unsigned CAN_IF1ARB2_DIR : 1;
      unsigned CAN_IF1ARB2_XTD : 1;
      unsigned CAN_IF1ARB2_MSGVAL : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF1ARB2BITS;
sfr volatile typeCAN1_IF1ARB2BITS CAN1_IF1ARB2bits absolute 0x40041034;

 typedef struct tagCAN1_IF1MCTLBITS {
  union {
    struct {
      unsigned CAN_IF1MCTL_DLC : 4;
      unsigned : 3;
      unsigned CAN_IF1MCTL_EOB : 1;
      unsigned CAN_IF1MCTL_TXRQST : 1;
      unsigned CAN_IF1MCTL_RMTEN : 1;
      unsigned CAN_IF1MCTL_RXIE : 1;
      unsigned CAN_IF1MCTL_TXIE : 1;
      unsigned CAN_IF1MCTL_UMASK : 1;
      unsigned CAN_IF1MCTL_INTPND : 1;
      unsigned CAN_IF1MCTL_MSGLST : 1;
      unsigned CAN_IF1MCTL_NEWDAT : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF1MCTLBITS;
sfr volatile typeCAN1_IF1MCTLBITS CAN1_IF1MCTLbits absolute 0x40041038;

 typedef struct tagCAN1_IF1DA1BITS {
  union {
    struct {
      unsigned CAN_IF1DA1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF1DA1BITS;
sfr volatile typeCAN1_IF1DA1BITS CAN1_IF1DA1bits absolute 0x4004103C;

 typedef struct tagCAN1_IF1DA2BITS {
  union {
    struct {
      unsigned CAN_IF1DA2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF1DA2BITS;
sfr volatile typeCAN1_IF1DA2BITS CAN1_IF1DA2bits absolute 0x40041040;

 typedef struct tagCAN1_IF1DB1BITS {
  union {
    struct {
      unsigned CAN_IF1DB1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF1DB1BITS;
sfr volatile typeCAN1_IF1DB1BITS CAN1_IF1DB1bits absolute 0x40041044;

 typedef struct tagCAN1_IF1DB2BITS {
  union {
    struct {
      unsigned CAN_IF1DB2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF1DB2BITS;
sfr volatile typeCAN1_IF1DB2BITS CAN1_IF1DB2bits absolute 0x40041048;

 typedef struct tagCAN1_IF2CRQBITS {
  union {
    struct {
      unsigned CAN_IF2CRQ_MNUM : 6;
      unsigned : 9;
      unsigned CAN_IF2CRQ_BUSY : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF2CRQBITS;
sfr volatile typeCAN1_IF2CRQBITS CAN1_IF2CRQbits absolute 0x40041080;

 typedef struct tagCAN1_IF2CMSKBITS {
  union {
    struct {
      unsigned CAN_IF2CMSK_DATAB : 1;
      unsigned CAN_IF2CMSK_DATAA : 1;
      unsigned CAN_IF2CMSK_NEWDAT : 1;
      unsigned CAN_IF2CMSK_CLRINTPND : 1;
      unsigned CAN_IF2CMSK_CONTROL : 1;
      unsigned CAN_IF2CMSK_ARB : 1;
      unsigned CAN_IF2CMSK_MASK : 1;
      unsigned CAN_IF2CMSK_WRNRD : 1;
      unsigned : 24;
    };
  };
} typeCAN1_IF2CMSKBITS;
sfr volatile typeCAN1_IF2CMSKBITS CAN1_IF2CMSKbits absolute 0x40041084;

 typedef struct tagCAN1_IF2MSK1BITS {
  union {
    struct {
      unsigned CAN_IF2MSK1_IDMSK : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF2MSK1BITS;
sfr volatile typeCAN1_IF2MSK1BITS CAN1_IF2MSK1bits absolute 0x40041088;

 typedef struct tagCAN1_IF2MSK2BITS {
  union {
    struct {
      unsigned CAN_IF2MSK2_IDMSK : 13;
      unsigned : 1;
      unsigned CAN_IF2MSK2_MDIR : 1;
      unsigned CAN_IF2MSK2_MXTD : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF2MSK2BITS;
sfr volatile typeCAN1_IF2MSK2BITS CAN1_IF2MSK2bits absolute 0x4004108C;

 typedef struct tagCAN1_IF2ARB1BITS {
  union {
    struct {
      unsigned CAN_IF2ARB1_ID : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF2ARB1BITS;
sfr volatile typeCAN1_IF2ARB1BITS CAN1_IF2ARB1bits absolute 0x40041090;

 typedef struct tagCAN1_IF2ARB2BITS {
  union {
    struct {
      unsigned CAN_IF2ARB2_ID : 13;
      unsigned CAN_IF2ARB2_DIR : 1;
      unsigned CAN_IF2ARB2_XTD : 1;
      unsigned CAN_IF2ARB2_MSGVAL : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF2ARB2BITS;
sfr volatile typeCAN1_IF2ARB2BITS CAN1_IF2ARB2bits absolute 0x40041094;

 typedef struct tagCAN1_IF2MCTLBITS {
  union {
    struct {
      unsigned CAN_IF2MCTL_DLC : 4;
      unsigned : 3;
      unsigned CAN_IF2MCTL_EOB : 1;
      unsigned CAN_IF2MCTL_TXRQST : 1;
      unsigned CAN_IF2MCTL_RMTEN : 1;
      unsigned CAN_IF2MCTL_RXIE : 1;
      unsigned CAN_IF2MCTL_TXIE : 1;
      unsigned CAN_IF2MCTL_UMASK : 1;
      unsigned CAN_IF2MCTL_INTPND : 1;
      unsigned CAN_IF2MCTL_MSGLST : 1;
      unsigned CAN_IF2MCTL_NEWDAT : 1;
      unsigned : 16;
    };
  };
} typeCAN1_IF2MCTLBITS;
sfr volatile typeCAN1_IF2MCTLBITS CAN1_IF2MCTLbits absolute 0x40041098;

 typedef struct tagCAN1_IF2DA1BITS {
  union {
    struct {
      unsigned CAN_IF2DA1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF2DA1BITS;
sfr volatile typeCAN1_IF2DA1BITS CAN1_IF2DA1bits absolute 0x4004109C;

 typedef struct tagCAN1_IF2DA2BITS {
  union {
    struct {
      unsigned CAN_IF2DA2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF2DA2BITS;
sfr volatile typeCAN1_IF2DA2BITS CAN1_IF2DA2bits absolute 0x400410A0;

 typedef struct tagCAN1_IF2DB1BITS {
  union {
    struct {
      unsigned CAN_IF2DB1_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF2DB1BITS;
sfr volatile typeCAN1_IF2DB1BITS CAN1_IF2DB1bits absolute 0x400410A4;

 typedef struct tagCAN1_IF2DB2BITS {
  union {
    struct {
      unsigned CAN_IF2DB2_DATA : 16;
      unsigned : 16;
    };
  };
} typeCAN1_IF2DB2BITS;
sfr volatile typeCAN1_IF2DB2BITS CAN1_IF2DB2bits absolute 0x400410A8;

 typedef struct tagCAN1_TXRQ1BITS {
  union {
    struct {
      unsigned CAN_TXRQ1_TXRQST : 16;
      unsigned : 16;
    };
  };
} typeCAN1_TXRQ1BITS;
sfr volatile typeCAN1_TXRQ1BITS CAN1_TXRQ1bits absolute 0x40041100;

 typedef struct tagCAN1_TXRQ2BITS {
  union {
    struct {
      unsigned CAN_TXRQ2_TXRQST : 16;
      unsigned : 16;
    };
  };
} typeCAN1_TXRQ2BITS;
sfr volatile typeCAN1_TXRQ2BITS CAN1_TXRQ2bits absolute 0x40041104;

 typedef struct tagCAN1_NWDA1BITS {
  union {
    struct {
      unsigned CAN_NWDA1_NEWDAT : 16;
      unsigned : 16;
    };
  };
} typeCAN1_NWDA1BITS;
sfr volatile typeCAN1_NWDA1BITS CAN1_NWDA1bits absolute 0x40041120;

 typedef struct tagCAN1_NWDA2BITS {
  union {
    struct {
      unsigned CAN_NWDA2_NEWDAT : 16;
      unsigned : 16;
    };
  };
} typeCAN1_NWDA2BITS;
sfr volatile typeCAN1_NWDA2BITS CAN1_NWDA2bits absolute 0x40041124;

 typedef struct tagCAN1_MSG1INTBITS {
  union {
    struct {
      unsigned CAN_MSG1INT_INTPND : 16;
      unsigned : 16;
    };
  };
} typeCAN1_MSG1INTBITS;
sfr volatile typeCAN1_MSG1INTBITS CAN1_MSG1INTbits absolute 0x40041140;

 typedef struct tagCAN1_MSG2INTBITS {
  union {
    struct {
      unsigned CAN_MSG2INT_INTPND : 16;
      unsigned : 16;
    };
  };
} typeCAN1_MSG2INTBITS;
sfr volatile typeCAN1_MSG2INTBITS CAN1_MSG2INTbits absolute 0x40041144;

 typedef struct tagCAN1_MSG1VALBITS {
  union {
    struct {
      unsigned CAN_MSG1VAL_MSGVAL : 16;
      unsigned : 16;
    };
  };
} typeCAN1_MSG1VALBITS;
sfr volatile typeCAN1_MSG1VALBITS CAN1_MSG1VALbits absolute 0x40041160;

 typedef struct tagCAN1_MSG2VALBITS {
  union {
    struct {
      unsigned CAN_MSG2VAL_MSGVAL : 16;
      unsigned : 16;
    };
  };
} typeCAN1_MSG2VALBITS;
sfr volatile typeCAN1_MSG2VALBITS CAN1_MSG2VALbits absolute 0x40041164;

 typedef struct tagWTIMER2_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeWTIMER2_CFGBITS;
sfr volatile typeWTIMER2_CFGBITS WTIMER2_CFGbits absolute 0x4004C000;

 typedef struct tagWTIMER2_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned : 20;
    };
  };
} typeWTIMER2_TAMRBITS;
sfr volatile typeWTIMER2_TAMRBITS WTIMER2_TAMRbits absolute 0x4004C004;

 typedef struct tagWTIMER2_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned : 20;
    };
  };
} typeWTIMER2_TBMRBITS;
sfr volatile typeWTIMER2_TBMRBITS WTIMER2_TBMRbits absolute 0x4004C008;

 typedef struct tagWTIMER2_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeWTIMER2_CTLBITS;
sfr volatile typeWTIMER2_CTLBITS WTIMER2_CTLbits absolute 0x4004C00C;

 typedef struct tagWTIMER2_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCWT0 : 2;
      unsigned TIMER_SYNC_SYNCWT1 : 2;
      unsigned TIMER_SYNC_SYNCWT2 : 2;
      unsigned TIMER_SYNC_SYNCWT3 : 2;
      unsigned TIMER_SYNC_SYNCWT4 : 2;
      unsigned TIMER_SYNC_SYNCWT5 : 2;
      unsigned : 8;
    };
  };
} typeWTIMER2_SYNCBITS;
sfr volatile typeWTIMER2_SYNCBITS WTIMER2_SYNCbits absolute 0x4004C010;

 typedef struct tagWTIMER2_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned : 3;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 4;
      unsigned TIMER_IMR_WUEIM : 1;
      unsigned : 15;
    };
  };
} typeWTIMER2_IMRBITS;
sfr volatile typeWTIMER2_IMRBITS WTIMER2_IMRbits absolute 0x4004C018;

 typedef struct tagWTIMER2_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned : 3;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 4;
      unsigned TIMER_RIS_WUERIS : 1;
      unsigned : 15;
    };
  };
} typeWTIMER2_RISBITS;
sfr volatile typeWTIMER2_RISBITS WTIMER2_RISbits absolute 0x4004C01C;

 typedef struct tagWTIMER2_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned : 3;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 4;
      unsigned TIMER_MIS_WUEMIS : 1;
      unsigned : 15;
    };
  };
} typeWTIMER2_MISBITS;
sfr volatile typeWTIMER2_MISBITS WTIMER2_MISbits absolute 0x4004C020;

 typedef struct tagWTIMER2_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned : 3;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 4;
      unsigned TIMER_ICR_WUECINT : 1;
      unsigned : 15;
    };
  };
} typeWTIMER2_ICRBITS;
sfr volatile typeWTIMER2_ICRBITS WTIMER2_ICRbits absolute 0x4004C024;

 typedef struct tagWTIMER2_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned TIMER_TAPR_TAPSRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER2_TAPRBITS;
sfr volatile typeWTIMER2_TAPRBITS WTIMER2_TAPRbits absolute 0x4004C038;

 typedef struct tagWTIMER2_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned TIMER_TBPR_TBPSRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER2_TBPRBITS;
sfr volatile typeWTIMER2_TBPRBITS WTIMER2_TBPRbits absolute 0x4004C03C;

 typedef struct tagWTIMER2_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned TIMER_TAPMR_TAPSMRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER2_TAPMRBITS;
sfr volatile typeWTIMER2_TAPMRBITS WTIMER2_TAPMRbits absolute 0x4004C040;

 typedef struct tagWTIMER2_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned TIMER_TBPMR_TBPSMRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER2_TBPMRBITS;
sfr volatile typeWTIMER2_TBPMRBITS WTIMER2_TBPMRbits absolute 0x4004C044;

 typedef struct tagWTIMER2_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeWTIMER2_RTCPDBITS;
sfr volatile typeWTIMER2_RTCPDBITS WTIMER2_RTCPDbits absolute 0x4004C058;

 typedef struct tagWTIMER2_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeWTIMER2_TAPSBITS;
sfr volatile typeWTIMER2_TAPSBITS WTIMER2_TAPSbits absolute 0x4004C05C;

 typedef struct tagWTIMER2_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeWTIMER2_TBPSBITS;
sfr volatile typeWTIMER2_TBPSBITS WTIMER2_TBPSbits absolute 0x4004C060;

 typedef struct tagWTIMER2_TAPVBITS {
  union {
    struct {
      unsigned TIMER_TAPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeWTIMER2_TAPVBITS;
sfr volatile typeWTIMER2_TAPVBITS WTIMER2_TAPVbits absolute 0x4004C064;

 typedef struct tagWTIMER2_TBPVBITS {
  union {
    struct {
      unsigned TIMER_TBPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeWTIMER2_TBPVBITS;
sfr volatile typeWTIMER2_TBPVBITS WTIMER2_TBPVbits absolute 0x4004C068;

 typedef struct tagWTIMER2_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned : 28;
    };
  };
} typeWTIMER2_PPBITS;
sfr volatile typeWTIMER2_PPBITS WTIMER2_PPbits absolute 0x4004CFC0;

 typedef struct tagWTIMER3_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeWTIMER3_CFGBITS;
sfr volatile typeWTIMER3_CFGBITS WTIMER3_CFGbits absolute 0x4004D000;

 typedef struct tagWTIMER3_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned : 20;
    };
  };
} typeWTIMER3_TAMRBITS;
sfr volatile typeWTIMER3_TAMRBITS WTIMER3_TAMRbits absolute 0x4004D004;

 typedef struct tagWTIMER3_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned : 20;
    };
  };
} typeWTIMER3_TBMRBITS;
sfr volatile typeWTIMER3_TBMRBITS WTIMER3_TBMRbits absolute 0x4004D008;

 typedef struct tagWTIMER3_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeWTIMER3_CTLBITS;
sfr volatile typeWTIMER3_CTLBITS WTIMER3_CTLbits absolute 0x4004D00C;

 typedef struct tagWTIMER3_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCWT0 : 2;
      unsigned TIMER_SYNC_SYNCWT1 : 2;
      unsigned TIMER_SYNC_SYNCWT2 : 2;
      unsigned TIMER_SYNC_SYNCWT3 : 2;
      unsigned TIMER_SYNC_SYNCWT4 : 2;
      unsigned TIMER_SYNC_SYNCWT5 : 2;
      unsigned : 8;
    };
  };
} typeWTIMER3_SYNCBITS;
sfr volatile typeWTIMER3_SYNCBITS WTIMER3_SYNCbits absolute 0x4004D010;

 typedef struct tagWTIMER3_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned : 3;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 4;
      unsigned TIMER_IMR_WUEIM : 1;
      unsigned : 15;
    };
  };
} typeWTIMER3_IMRBITS;
sfr volatile typeWTIMER3_IMRBITS WTIMER3_IMRbits absolute 0x4004D018;

 typedef struct tagWTIMER3_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned : 3;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 4;
      unsigned TIMER_RIS_WUERIS : 1;
      unsigned : 15;
    };
  };
} typeWTIMER3_RISBITS;
sfr volatile typeWTIMER3_RISBITS WTIMER3_RISbits absolute 0x4004D01C;

 typedef struct tagWTIMER3_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned : 3;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 4;
      unsigned TIMER_MIS_WUEMIS : 1;
      unsigned : 15;
    };
  };
} typeWTIMER3_MISBITS;
sfr volatile typeWTIMER3_MISBITS WTIMER3_MISbits absolute 0x4004D020;

 typedef struct tagWTIMER3_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned : 3;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 4;
      unsigned TIMER_ICR_WUECINT : 1;
      unsigned : 15;
    };
  };
} typeWTIMER3_ICRBITS;
sfr volatile typeWTIMER3_ICRBITS WTIMER3_ICRbits absolute 0x4004D024;

 typedef struct tagWTIMER3_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned TIMER_TAPR_TAPSRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER3_TAPRBITS;
sfr volatile typeWTIMER3_TAPRBITS WTIMER3_TAPRbits absolute 0x4004D038;

 typedef struct tagWTIMER3_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned TIMER_TBPR_TBPSRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER3_TBPRBITS;
sfr volatile typeWTIMER3_TBPRBITS WTIMER3_TBPRbits absolute 0x4004D03C;

 typedef struct tagWTIMER3_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned TIMER_TAPMR_TAPSMRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER3_TAPMRBITS;
sfr volatile typeWTIMER3_TAPMRBITS WTIMER3_TAPMRbits absolute 0x4004D040;

 typedef struct tagWTIMER3_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned TIMER_TBPMR_TBPSMRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER3_TBPMRBITS;
sfr volatile typeWTIMER3_TBPMRBITS WTIMER3_TBPMRbits absolute 0x4004D044;

 typedef struct tagWTIMER3_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeWTIMER3_RTCPDBITS;
sfr volatile typeWTIMER3_RTCPDBITS WTIMER3_RTCPDbits absolute 0x4004D058;

 typedef struct tagWTIMER3_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeWTIMER3_TAPSBITS;
sfr volatile typeWTIMER3_TAPSBITS WTIMER3_TAPSbits absolute 0x4004D05C;

 typedef struct tagWTIMER3_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeWTIMER3_TBPSBITS;
sfr volatile typeWTIMER3_TBPSBITS WTIMER3_TBPSbits absolute 0x4004D060;

 typedef struct tagWTIMER3_TAPVBITS {
  union {
    struct {
      unsigned TIMER_TAPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeWTIMER3_TAPVBITS;
sfr volatile typeWTIMER3_TAPVBITS WTIMER3_TAPVbits absolute 0x4004D064;

 typedef struct tagWTIMER3_TBPVBITS {
  union {
    struct {
      unsigned TIMER_TBPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeWTIMER3_TBPVBITS;
sfr volatile typeWTIMER3_TBPVBITS WTIMER3_TBPVbits absolute 0x4004D068;

 typedef struct tagWTIMER3_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned : 28;
    };
  };
} typeWTIMER3_PPBITS;
sfr volatile typeWTIMER3_PPBITS WTIMER3_PPbits absolute 0x4004DFC0;

 typedef struct tagWTIMER4_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeWTIMER4_CFGBITS;
sfr volatile typeWTIMER4_CFGBITS WTIMER4_CFGbits absolute 0x4004E000;

 typedef struct tagWTIMER4_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned : 20;
    };
  };
} typeWTIMER4_TAMRBITS;
sfr volatile typeWTIMER4_TAMRBITS WTIMER4_TAMRbits absolute 0x4004E004;

 typedef struct tagWTIMER4_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned : 20;
    };
  };
} typeWTIMER4_TBMRBITS;
sfr volatile typeWTIMER4_TBMRBITS WTIMER4_TBMRbits absolute 0x4004E008;

 typedef struct tagWTIMER4_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeWTIMER4_CTLBITS;
sfr volatile typeWTIMER4_CTLBITS WTIMER4_CTLbits absolute 0x4004E00C;

 typedef struct tagWTIMER4_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCWT0 : 2;
      unsigned TIMER_SYNC_SYNCWT1 : 2;
      unsigned TIMER_SYNC_SYNCWT2 : 2;
      unsigned TIMER_SYNC_SYNCWT3 : 2;
      unsigned TIMER_SYNC_SYNCWT4 : 2;
      unsigned TIMER_SYNC_SYNCWT5 : 2;
      unsigned : 8;
    };
  };
} typeWTIMER4_SYNCBITS;
sfr volatile typeWTIMER4_SYNCBITS WTIMER4_SYNCbits absolute 0x4004E010;

 typedef struct tagWTIMER4_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned : 3;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 4;
      unsigned TIMER_IMR_WUEIM : 1;
      unsigned : 15;
    };
  };
} typeWTIMER4_IMRBITS;
sfr volatile typeWTIMER4_IMRBITS WTIMER4_IMRbits absolute 0x4004E018;

 typedef struct tagWTIMER4_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned : 3;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 4;
      unsigned TIMER_RIS_WUERIS : 1;
      unsigned : 15;
    };
  };
} typeWTIMER4_RISBITS;
sfr volatile typeWTIMER4_RISBITS WTIMER4_RISbits absolute 0x4004E01C;

 typedef struct tagWTIMER4_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned : 3;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 4;
      unsigned TIMER_MIS_WUEMIS : 1;
      unsigned : 15;
    };
  };
} typeWTIMER4_MISBITS;
sfr volatile typeWTIMER4_MISBITS WTIMER4_MISbits absolute 0x4004E020;

 typedef struct tagWTIMER4_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned : 3;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 4;
      unsigned TIMER_ICR_WUECINT : 1;
      unsigned : 15;
    };
  };
} typeWTIMER4_ICRBITS;
sfr volatile typeWTIMER4_ICRBITS WTIMER4_ICRbits absolute 0x4004E024;

 typedef struct tagWTIMER4_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned TIMER_TAPR_TAPSRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER4_TAPRBITS;
sfr volatile typeWTIMER4_TAPRBITS WTIMER4_TAPRbits absolute 0x4004E038;

 typedef struct tagWTIMER4_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned TIMER_TBPR_TBPSRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER4_TBPRBITS;
sfr volatile typeWTIMER4_TBPRBITS WTIMER4_TBPRbits absolute 0x4004E03C;

 typedef struct tagWTIMER4_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned TIMER_TAPMR_TAPSMRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER4_TAPMRBITS;
sfr volatile typeWTIMER4_TAPMRBITS WTIMER4_TAPMRbits absolute 0x4004E040;

 typedef struct tagWTIMER4_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned TIMER_TBPMR_TBPSMRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER4_TBPMRBITS;
sfr volatile typeWTIMER4_TBPMRBITS WTIMER4_TBPMRbits absolute 0x4004E044;

 typedef struct tagWTIMER4_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeWTIMER4_RTCPDBITS;
sfr volatile typeWTIMER4_RTCPDBITS WTIMER4_RTCPDbits absolute 0x4004E058;

 typedef struct tagWTIMER4_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeWTIMER4_TAPSBITS;
sfr volatile typeWTIMER4_TAPSBITS WTIMER4_TAPSbits absolute 0x4004E05C;

 typedef struct tagWTIMER4_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeWTIMER4_TBPSBITS;
sfr volatile typeWTIMER4_TBPSBITS WTIMER4_TBPSbits absolute 0x4004E060;

 typedef struct tagWTIMER4_TAPVBITS {
  union {
    struct {
      unsigned TIMER_TAPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeWTIMER4_TAPVBITS;
sfr volatile typeWTIMER4_TAPVBITS WTIMER4_TAPVbits absolute 0x4004E064;

 typedef struct tagWTIMER4_TBPVBITS {
  union {
    struct {
      unsigned TIMER_TBPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeWTIMER4_TBPVBITS;
sfr volatile typeWTIMER4_TBPVBITS WTIMER4_TBPVbits absolute 0x4004E068;

 typedef struct tagWTIMER4_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned : 28;
    };
  };
} typeWTIMER4_PPBITS;
sfr volatile typeWTIMER4_PPBITS WTIMER4_PPbits absolute 0x4004EFC0;

 typedef struct tagWTIMER5_CFGBITS {
  union {
    struct {
      unsigned TIMER_CFG : 3;
      unsigned : 29;
    };
  };
} typeWTIMER5_CFGBITS;
sfr volatile typeWTIMER5_CFGBITS WTIMER5_CFGbits absolute 0x4004F000;

 typedef struct tagWTIMER5_TAMRBITS {
  union {
    struct {
      unsigned TIMER_TAMR_TAMR : 2;
      unsigned TIMER_TAMR_TACMR : 1;
      unsigned TIMER_TAMR_TAAMS : 1;
      unsigned TIMER_TAMR_TACDIR : 1;
      unsigned TIMER_TAMR_TAMIE : 1;
      unsigned TIMER_TAMR_TAWOT : 1;
      unsigned TIMER_TAMR_TASNAPS : 1;
      unsigned TIMER_TAMR_TAILD : 1;
      unsigned TIMER_TAMR_TAPWMIE : 1;
      unsigned TIMER_TAMR_TAMRSU : 1;
      unsigned TIMER_TAMR_TAPLO : 1;
      unsigned : 20;
    };
  };
} typeWTIMER5_TAMRBITS;
sfr volatile typeWTIMER5_TAMRBITS WTIMER5_TAMRbits absolute 0x4004F004;

 typedef struct tagWTIMER5_TBMRBITS {
  union {
    struct {
      unsigned TIMER_TBMR_TBMR : 2;
      unsigned TIMER_TBMR_TBCMR : 1;
      unsigned TIMER_TBMR_TBAMS : 1;
      unsigned TIMER_TBMR_TBCDIR : 1;
      unsigned TIMER_TBMR_TBMIE : 1;
      unsigned TIMER_TBMR_TBWOT : 1;
      unsigned TIMER_TBMR_TBSNAPS : 1;
      unsigned TIMER_TBMR_TBILD : 1;
      unsigned TIMER_TBMR_TBPWMIE : 1;
      unsigned TIMER_TBMR_TBMRSU : 1;
      unsigned TIMER_TBMR_TBPLO : 1;
      unsigned : 20;
    };
  };
} typeWTIMER5_TBMRBITS;
sfr volatile typeWTIMER5_TBMRBITS WTIMER5_TBMRbits absolute 0x4004F008;

 typedef struct tagWTIMER5_CTLBITS {
  union {
    struct {
      unsigned TIMER_CTL_TAEN : 1;
      unsigned TIMER_CTL_TASTALL : 1;
      unsigned TIMER_CTL_TAEVENT : 2;
      unsigned TIMER_CTL_RTCEN : 1;
      unsigned TIMER_CTL_TAOTE : 1;
      unsigned TIMER_CTL_TAPWML : 1;
      unsigned : 1;
      unsigned TIMER_CTL_TBEN : 1;
      unsigned TIMER_CTL_TBSTALL : 1;
      unsigned TIMER_CTL_TBEVENT : 2;
      unsigned : 1;
      unsigned TIMER_CTL_TBOTE : 1;
      unsigned TIMER_CTL_TBPWML : 1;
      unsigned : 17;
    };
  };
} typeWTIMER5_CTLBITS;
sfr volatile typeWTIMER5_CTLBITS WTIMER5_CTLbits absolute 0x4004F00C;

 typedef struct tagWTIMER5_SYNCBITS {
  union {
    struct {
      unsigned TIMER_SYNC_SYNCT0 : 2;
      unsigned TIMER_SYNC_SYNCT1 : 2;
      unsigned TIMER_SYNC_SYNCT2 : 2;
      unsigned TIMER_SYNC_SYNCT3 : 2;
      unsigned TIMER_SYNC_SYNCT4 : 2;
      unsigned TIMER_SYNC_SYNCT5 : 2;
      unsigned TIMER_SYNC_SYNCWT0 : 2;
      unsigned TIMER_SYNC_SYNCWT1 : 2;
      unsigned TIMER_SYNC_SYNCWT2 : 2;
      unsigned TIMER_SYNC_SYNCWT3 : 2;
      unsigned TIMER_SYNC_SYNCWT4 : 2;
      unsigned TIMER_SYNC_SYNCWT5 : 2;
      unsigned : 8;
    };
  };
} typeWTIMER5_SYNCBITS;
sfr volatile typeWTIMER5_SYNCBITS WTIMER5_SYNCbits absolute 0x4004F010;

 typedef struct tagWTIMER5_IMRBITS {
  union {
    struct {
      unsigned TIMER_IMR_TATOIM : 1;
      unsigned TIMER_IMR_CAMIM : 1;
      unsigned TIMER_IMR_CAEIM : 1;
      unsigned TIMER_IMR_RTCIM : 1;
      unsigned TIMER_IMR_TAMIM : 1;
      unsigned : 3;
      unsigned TIMER_IMR_TBTOIM : 1;
      unsigned TIMER_IMR_CBMIM : 1;
      unsigned TIMER_IMR_CBEIM : 1;
      unsigned TIMER_IMR_TBMIM : 1;
      unsigned : 4;
      unsigned TIMER_IMR_WUEIM : 1;
      unsigned : 15;
    };
  };
} typeWTIMER5_IMRBITS;
sfr volatile typeWTIMER5_IMRBITS WTIMER5_IMRbits absolute 0x4004F018;

 typedef struct tagWTIMER5_RISBITS {
  union {
    struct {
      unsigned TIMER_RIS_TATORIS : 1;
      unsigned TIMER_RIS_CAMRIS : 1;
      unsigned TIMER_RIS_CAERIS : 1;
      unsigned TIMER_RIS_RTCRIS : 1;
      unsigned TIMER_RIS_TAMRIS : 1;
      unsigned : 3;
      unsigned TIMER_RIS_TBTORIS : 1;
      unsigned TIMER_RIS_CBMRIS : 1;
      unsigned TIMER_RIS_CBERIS : 1;
      unsigned TIMER_RIS_TBMRIS : 1;
      unsigned : 4;
      unsigned TIMER_RIS_WUERIS : 1;
      unsigned : 15;
    };
  };
} typeWTIMER5_RISBITS;
sfr volatile typeWTIMER5_RISBITS WTIMER5_RISbits absolute 0x4004F01C;

 typedef struct tagWTIMER5_MISBITS {
  union {
    struct {
      unsigned TIMER_MIS_TATOMIS : 1;
      unsigned TIMER_MIS_CAMMIS : 1;
      unsigned TIMER_MIS_CAEMIS : 1;
      unsigned TIMER_MIS_RTCMIS : 1;
      unsigned TIMER_MIS_TAMMIS : 1;
      unsigned : 3;
      unsigned TIMER_MIS_TBTOMIS : 1;
      unsigned TIMER_MIS_CBMMIS : 1;
      unsigned TIMER_MIS_CBEMIS : 1;
      unsigned TIMER_MIS_TBMMIS : 1;
      unsigned : 4;
      unsigned TIMER_MIS_WUEMIS : 1;
      unsigned : 15;
    };
  };
} typeWTIMER5_MISBITS;
sfr volatile typeWTIMER5_MISBITS WTIMER5_MISbits absolute 0x4004F020;

 typedef struct tagWTIMER5_ICRBITS {
  union {
    struct {
      unsigned TIMER_ICR_TATOCINT : 1;
      unsigned TIMER_ICR_CAMCINT : 1;
      unsigned TIMER_ICR_CAECINT : 1;
      unsigned TIMER_ICR_RTCCINT : 1;
      unsigned TIMER_ICR_TAMCINT : 1;
      unsigned : 3;
      unsigned TIMER_ICR_TBTOCINT : 1;
      unsigned TIMER_ICR_CBMCINT : 1;
      unsigned TIMER_ICR_CBECINT : 1;
      unsigned TIMER_ICR_TBMCINT : 1;
      unsigned : 4;
      unsigned TIMER_ICR_WUECINT : 1;
      unsigned : 15;
    };
  };
} typeWTIMER5_ICRBITS;
sfr volatile typeWTIMER5_ICRBITS WTIMER5_ICRbits absolute 0x4004F024;

 typedef struct tagWTIMER5_TAPRBITS {
  union {
    struct {
      unsigned TIMER_TAPR_TAPSR : 8;
      unsigned TIMER_TAPR_TAPSRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER5_TAPRBITS;
sfr volatile typeWTIMER5_TAPRBITS WTIMER5_TAPRbits absolute 0x4004F038;

 typedef struct tagWTIMER5_TBPRBITS {
  union {
    struct {
      unsigned TIMER_TBPR_TBPSR : 8;
      unsigned TIMER_TBPR_TBPSRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER5_TBPRBITS;
sfr volatile typeWTIMER5_TBPRBITS WTIMER5_TBPRbits absolute 0x4004F03C;

 typedef struct tagWTIMER5_TAPMRBITS {
  union {
    struct {
      unsigned TIMER_TAPMR_TAPSMR : 8;
      unsigned TIMER_TAPMR_TAPSMRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER5_TAPMRBITS;
sfr volatile typeWTIMER5_TAPMRBITS WTIMER5_TAPMRbits absolute 0x4004F040;

 typedef struct tagWTIMER5_TBPMRBITS {
  union {
    struct {
      unsigned TIMER_TBPMR_TBPSMR : 8;
      unsigned TIMER_TBPMR_TBPSMRH : 8;
      unsigned : 16;
    };
  };
} typeWTIMER5_TBPMRBITS;
sfr volatile typeWTIMER5_TBPMRBITS WTIMER5_TBPMRbits absolute 0x4004F044;

 typedef struct tagWTIMER5_RTCPDBITS {
  union {
    struct {
      unsigned TIMER_RTCPD_RTCPD : 16;
      unsigned : 16;
    };
  };
} typeWTIMER5_RTCPDBITS;
sfr volatile typeWTIMER5_RTCPDBITS WTIMER5_RTCPDbits absolute 0x4004F058;

 typedef struct tagWTIMER5_TAPSBITS {
  union {
    struct {
      unsigned TIMER_TAPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeWTIMER5_TAPSBITS;
sfr volatile typeWTIMER5_TAPSBITS WTIMER5_TAPSbits absolute 0x4004F05C;

 typedef struct tagWTIMER5_TBPSBITS {
  union {
    struct {
      unsigned TIMER_TBPS_PSS : 16;
      unsigned : 16;
    };
  };
} typeWTIMER5_TBPSBITS;
sfr volatile typeWTIMER5_TBPSBITS WTIMER5_TBPSbits absolute 0x4004F060;

 typedef struct tagWTIMER5_TAPVBITS {
  union {
    struct {
      unsigned TIMER_TAPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeWTIMER5_TAPVBITS;
sfr volatile typeWTIMER5_TAPVBITS WTIMER5_TAPVbits absolute 0x4004F064;

 typedef struct tagWTIMER5_TBPVBITS {
  union {
    struct {
      unsigned TIMER_TBPV_PSV : 16;
      unsigned : 16;
    };
  };
} typeWTIMER5_TBPVBITS;
sfr volatile typeWTIMER5_TBPVBITS WTIMER5_TBPVbits absolute 0x4004F068;

 typedef struct tagWTIMER5_PPBITS {
  union {
    struct {
      unsigned TIMER_PP_SIZE : 4;
      unsigned : 28;
    };
  };
} typeWTIMER5_PPBITS;
sfr volatile typeWTIMER5_PPBITS WTIMER5_PPbits absolute 0x4004FFC0;

 typedef struct tagGPIO_PORTA_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTA_AHB_IMBITS;
sfr volatile typeGPIO_PORTA_AHB_IMBITS GPIO_PORTA_AHB_IMbits absolute 0x40058410;

 typedef struct tagGPIO_PORTA_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTA_AHB_RISBITS;
sfr volatile typeGPIO_PORTA_AHB_RISBITS GPIO_PORTA_AHB_RISbits absolute 0x40058414;

 typedef struct tagGPIO_PORTA_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTA_AHB_MISBITS;
sfr volatile typeGPIO_PORTA_AHB_MISBITS GPIO_PORTA_AHB_MISbits absolute 0x40058418;

 typedef struct tagGPIO_PORTA_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTA_AHB_ICRBITS;
sfr volatile typeGPIO_PORTA_AHB_ICRBITS GPIO_PORTA_AHB_ICRbits absolute 0x4005841C;

 typedef struct tagGPIO_PORTA_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTA_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTA_AHB_LOCKBITS GPIO_PORTA_AHB_LOCKbits absolute 0x40058520;

 typedef struct tagGPIO_PORTB_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTB_AHB_IMBITS;
sfr volatile typeGPIO_PORTB_AHB_IMBITS GPIO_PORTB_AHB_IMbits absolute 0x40059410;

 typedef struct tagGPIO_PORTB_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTB_AHB_RISBITS;
sfr volatile typeGPIO_PORTB_AHB_RISBITS GPIO_PORTB_AHB_RISbits absolute 0x40059414;

 typedef struct tagGPIO_PORTB_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTB_AHB_MISBITS;
sfr volatile typeGPIO_PORTB_AHB_MISBITS GPIO_PORTB_AHB_MISbits absolute 0x40059418;

 typedef struct tagGPIO_PORTB_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTB_AHB_ICRBITS;
sfr volatile typeGPIO_PORTB_AHB_ICRBITS GPIO_PORTB_AHB_ICRbits absolute 0x4005941C;

 typedef struct tagGPIO_PORTB_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTB_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTB_AHB_LOCKBITS GPIO_PORTB_AHB_LOCKbits absolute 0x40059520;

 typedef struct tagGPIO_PORTC_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTC_AHB_IMBITS;
sfr volatile typeGPIO_PORTC_AHB_IMBITS GPIO_PORTC_AHB_IMbits absolute 0x4005A410;

 typedef struct tagGPIO_PORTC_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTC_AHB_RISBITS;
sfr volatile typeGPIO_PORTC_AHB_RISBITS GPIO_PORTC_AHB_RISbits absolute 0x4005A414;

 typedef struct tagGPIO_PORTC_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTC_AHB_MISBITS;
sfr volatile typeGPIO_PORTC_AHB_MISBITS GPIO_PORTC_AHB_MISbits absolute 0x4005A418;

 typedef struct tagGPIO_PORTC_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTC_AHB_ICRBITS;
sfr volatile typeGPIO_PORTC_AHB_ICRBITS GPIO_PORTC_AHB_ICRbits absolute 0x4005A41C;

 typedef struct tagGPIO_PORTC_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTC_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTC_AHB_LOCKBITS GPIO_PORTC_AHB_LOCKbits absolute 0x4005A520;

 typedef struct tagGPIO_PORTD_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTD_AHB_IMBITS;
sfr volatile typeGPIO_PORTD_AHB_IMBITS GPIO_PORTD_AHB_IMbits absolute 0x4005B410;

 typedef struct tagGPIO_PORTD_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTD_AHB_RISBITS;
sfr volatile typeGPIO_PORTD_AHB_RISBITS GPIO_PORTD_AHB_RISbits absolute 0x4005B414;

 typedef struct tagGPIO_PORTD_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTD_AHB_MISBITS;
sfr volatile typeGPIO_PORTD_AHB_MISBITS GPIO_PORTD_AHB_MISbits absolute 0x4005B418;

 typedef struct tagGPIO_PORTD_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTD_AHB_ICRBITS;
sfr volatile typeGPIO_PORTD_AHB_ICRBITS GPIO_PORTD_AHB_ICRbits absolute 0x4005B41C;

 typedef struct tagGPIO_PORTD_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTD_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTD_AHB_LOCKBITS GPIO_PORTD_AHB_LOCKbits absolute 0x4005B520;

 typedef struct tagGPIO_PORTE_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTE_AHB_IMBITS;
sfr volatile typeGPIO_PORTE_AHB_IMBITS GPIO_PORTE_AHB_IMbits absolute 0x4005C410;

 typedef struct tagGPIO_PORTE_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTE_AHB_RISBITS;
sfr volatile typeGPIO_PORTE_AHB_RISBITS GPIO_PORTE_AHB_RISbits absolute 0x4005C414;

 typedef struct tagGPIO_PORTE_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTE_AHB_MISBITS;
sfr volatile typeGPIO_PORTE_AHB_MISBITS GPIO_PORTE_AHB_MISbits absolute 0x4005C418;

 typedef struct tagGPIO_PORTE_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTE_AHB_ICRBITS;
sfr volatile typeGPIO_PORTE_AHB_ICRBITS GPIO_PORTE_AHB_ICRbits absolute 0x4005C41C;

 typedef struct tagGPIO_PORTE_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTE_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTE_AHB_LOCKBITS GPIO_PORTE_AHB_LOCKbits absolute 0x4005C520;

 typedef struct tagGPIO_PORTF_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTF_AHB_IMBITS;
sfr volatile typeGPIO_PORTF_AHB_IMBITS GPIO_PORTF_AHB_IMbits absolute 0x4005D410;

 typedef struct tagGPIO_PORTF_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTF_AHB_RISBITS;
sfr volatile typeGPIO_PORTF_AHB_RISBITS GPIO_PORTF_AHB_RISbits absolute 0x4005D414;

 typedef struct tagGPIO_PORTF_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTF_AHB_MISBITS;
sfr volatile typeGPIO_PORTF_AHB_MISBITS GPIO_PORTF_AHB_MISbits absolute 0x4005D418;

 typedef struct tagGPIO_PORTF_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTF_AHB_ICRBITS;
sfr volatile typeGPIO_PORTF_AHB_ICRBITS GPIO_PORTF_AHB_ICRbits absolute 0x4005D41C;

 typedef struct tagGPIO_PORTF_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTF_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTF_AHB_LOCKBITS GPIO_PORTF_AHB_LOCKbits absolute 0x4005D520;

 typedef struct tagGPIO_PORTG_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTG_AHB_IMBITS;
sfr volatile typeGPIO_PORTG_AHB_IMBITS GPIO_PORTG_AHB_IMbits absolute 0x4005E410;

 typedef struct tagGPIO_PORTG_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTG_AHB_RISBITS;
sfr volatile typeGPIO_PORTG_AHB_RISBITS GPIO_PORTG_AHB_RISbits absolute 0x4005E414;

 typedef struct tagGPIO_PORTG_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTG_AHB_MISBITS;
sfr volatile typeGPIO_PORTG_AHB_MISBITS GPIO_PORTG_AHB_MISbits absolute 0x4005E418;

 typedef struct tagGPIO_PORTG_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTG_AHB_ICRBITS;
sfr volatile typeGPIO_PORTG_AHB_ICRBITS GPIO_PORTG_AHB_ICRbits absolute 0x4005E41C;

 typedef struct tagGPIO_PORTG_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTG_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTG_AHB_LOCKBITS GPIO_PORTG_AHB_LOCKbits absolute 0x4005E520;

 typedef struct tagGPIO_PORTH_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTH_AHB_IMBITS;
sfr volatile typeGPIO_PORTH_AHB_IMBITS GPIO_PORTH_AHB_IMbits absolute 0x4005F410;

 typedef struct tagGPIO_PORTH_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTH_AHB_RISBITS;
sfr volatile typeGPIO_PORTH_AHB_RISBITS GPIO_PORTH_AHB_RISbits absolute 0x4005F414;

 typedef struct tagGPIO_PORTH_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTH_AHB_MISBITS;
sfr volatile typeGPIO_PORTH_AHB_MISBITS GPIO_PORTH_AHB_MISbits absolute 0x4005F418;

 typedef struct tagGPIO_PORTH_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTH_AHB_ICRBITS;
sfr volatile typeGPIO_PORTH_AHB_ICRBITS GPIO_PORTH_AHB_ICRbits absolute 0x4005F41C;

 typedef struct tagGPIO_PORTH_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTH_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTH_AHB_LOCKBITS GPIO_PORTH_AHB_LOCKbits absolute 0x4005F520;

 typedef struct tagGPIO_PORTJ_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTJ_AHB_IMBITS;
sfr volatile typeGPIO_PORTJ_AHB_IMBITS GPIO_PORTJ_AHB_IMbits absolute 0x40060410;

 typedef struct tagGPIO_PORTJ_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTJ_AHB_RISBITS;
sfr volatile typeGPIO_PORTJ_AHB_RISBITS GPIO_PORTJ_AHB_RISbits absolute 0x40060414;

 typedef struct tagGPIO_PORTJ_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTJ_AHB_MISBITS;
sfr volatile typeGPIO_PORTJ_AHB_MISBITS GPIO_PORTJ_AHB_MISbits absolute 0x40060418;

 typedef struct tagGPIO_PORTJ_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTJ_AHB_ICRBITS;
sfr volatile typeGPIO_PORTJ_AHB_ICRBITS GPIO_PORTJ_AHB_ICRbits absolute 0x4006041C;

 typedef struct tagGPIO_PORTJ_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTJ_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTJ_AHB_LOCKBITS GPIO_PORTJ_AHB_LOCKbits absolute 0x40060520;

 typedef struct tagGPIO_PORTK_AHB_IMBITS {
  union {
    struct {
      unsigned GPIO_IM_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTK_AHB_IMBITS;
sfr volatile typeGPIO_PORTK_AHB_IMBITS GPIO_PORTK_AHB_IMbits absolute 0x40061410;

 typedef struct tagGPIO_PORTK_AHB_RISBITS {
  union {
    struct {
      unsigned GPIO_RIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTK_AHB_RISBITS;
sfr volatile typeGPIO_PORTK_AHB_RISBITS GPIO_PORTK_AHB_RISbits absolute 0x40061414;

 typedef struct tagGPIO_PORTK_AHB_MISBITS {
  union {
    struct {
      unsigned GPIO_MIS_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTK_AHB_MISBITS;
sfr volatile typeGPIO_PORTK_AHB_MISBITS GPIO_PORTK_AHB_MISbits absolute 0x40061418;

 typedef struct tagGPIO_PORTK_AHB_ICRBITS {
  union {
    struct {
      unsigned GPIO_ICR_GPIO : 8;
      unsigned : 24;
    };
  };
} typeGPIO_PORTK_AHB_ICRBITS;
sfr volatile typeGPIO_PORTK_AHB_ICRBITS GPIO_PORTK_AHB_ICRbits absolute 0x4006141C;

 typedef struct tagGPIO_PORTK_AHB_LOCKBITS {
  union {
    struct {
      unsigned GPIO_LOCK : 32;
    };
  };
} typeGPIO_PORTK_AHB_LOCKBITS;
sfr volatile typeGPIO_PORTK_AHB_LOCKBITS GPIO_PORTK_AHB_LOCKbits absolute 0x40061520;

 typedef struct tagEEPROM_EESIZEBITS {
  union {
    struct {
      unsigned EEPROM_EESIZE_WORDCNT : 16;
      unsigned EEPROM_EESIZE_BLKCNT : 11;
      unsigned : 5;
    };
  };
} typeEEPROM_EESIZEBITS;
sfr volatile typeEEPROM_EESIZEBITS EEPROM_EESIZEbits absolute 0x400AF000;

 typedef struct tagEEPROM_EEBLOCKBITS {
  union {
    struct {
      unsigned EEPROM_EEBLOCK_BLOCK : 16;
      unsigned : 16;
    };
  };
} typeEEPROM_EEBLOCKBITS;
sfr volatile typeEEPROM_EEBLOCKBITS EEPROM_EEBLOCKbits absolute 0x400AF004;

 typedef struct tagEEPROM_EEOFFSETBITS {
  union {
    struct {
      unsigned EEPROM_EEOFFSET_OFFSET : 4;
      unsigned : 28;
    };
  };
} typeEEPROM_EEOFFSETBITS;
sfr volatile typeEEPROM_EEOFFSETBITS EEPROM_EEOFFSETbits absolute 0x400AF008;

 typedef struct tagEEPROM_EERDWRBITS {
  union {
    struct {
      unsigned EEPROM_EERDWR_VALUE : 32;
    };
  };
} typeEEPROM_EERDWRBITS;
sfr volatile typeEEPROM_EERDWRBITS EEPROM_EERDWRbits absolute 0x400AF010;

 typedef struct tagEEPROM_EERDWRINCBITS {
  union {
    struct {
      unsigned EEPROM_EERDWRINC_VALUE : 32;
    };
  };
} typeEEPROM_EERDWRINCBITS;
sfr volatile typeEEPROM_EERDWRINCBITS EEPROM_EERDWRINCbits absolute 0x400AF014;

 typedef struct tagEEPROM_EEDONEBITS {
  union {
    struct {
      unsigned EEPROM_EEDONE_WORKING : 1;
      unsigned : 1;
      unsigned EEPROM_EEDONE_WKERASE : 1;
      unsigned EEPROM_EEDONE_WKCOPY : 1;
      unsigned EEPROM_EEDONE_NOPERM : 1;
      unsigned EEPROM_EEDONE_WRBUSY : 1;
      unsigned : 2;
      unsigned EEPROM_EEDONE_INVPL : 1;
      unsigned : 23;
    };
  };
} typeEEPROM_EEDONEBITS;
sfr volatile typeEEPROM_EEDONEBITS EEPROM_EEDONEbits absolute 0x400AF018;

 typedef struct tagEEPROM_EESUPPBITS {
  union {
    struct {
      unsigned EEPROM_EESUPP_START : 1;
      unsigned EEPROM_EESUPP_EREQ : 1;
      unsigned EEPROM_EESUPP_ERETRY : 1;
      unsigned EEPROM_EESUPP_PRETRY : 1;
      unsigned : 28;
    };
  };
} typeEEPROM_EESUPPBITS;
sfr volatile typeEEPROM_EESUPPBITS EEPROM_EESUPPbits absolute 0x400AF01C;

 typedef struct tagEEPROM_EEUNLOCKBITS {
  union {
    struct {
      unsigned EEPROM_EEUNLOCK_UNLOCK : 32;
    };
  };
} typeEEPROM_EEUNLOCKBITS;
sfr volatile typeEEPROM_EEUNLOCKBITS EEPROM_EEUNLOCKbits absolute 0x400AF020;

 typedef struct tagEEPROM_EEPROTBITS {
  union {
    struct {
      unsigned EEPROM_EEPROT_PROT : 3;
      unsigned EEPROM_EEPROT_ACC : 1;
      unsigned : 28;
    };
  };
} typeEEPROM_EEPROTBITS;
sfr volatile typeEEPROM_EEPROTBITS EEPROM_EEPROTbits absolute 0x400AF030;

 typedef struct tagEEPROM_EEPASS0BITS {
  union {
    struct {
      unsigned EEPROM_EEPASS0_PASS : 32;
    };
  };
} typeEEPROM_EEPASS0BITS;
sfr volatile typeEEPROM_EEPASS0BITS EEPROM_EEPASS0bits absolute 0x400AF034;

 typedef struct tagEEPROM_EEPASS1BITS {
  union {
    struct {
      unsigned EEPROM_EEPASS1_PASS : 32;
    };
  };
} typeEEPROM_EEPASS1BITS;
sfr volatile typeEEPROM_EEPASS1BITS EEPROM_EEPASS1bits absolute 0x400AF038;

 typedef struct tagEEPROM_EEPASS2BITS {
  union {
    struct {
      unsigned EEPROM_EEPASS2_PASS : 32;
    };
  };
} typeEEPROM_EEPASS2BITS;
sfr volatile typeEEPROM_EEPASS2BITS EEPROM_EEPASS2bits absolute 0x400AF03C;

 typedef struct tagEEPROM_EEINTBITS {
  union {
    struct {
      unsigned EEPROM_EEINT_INT : 1;
      unsigned : 31;
    };
  };
} typeEEPROM_EEINTBITS;
sfr volatile typeEEPROM_EEINTBITS EEPROM_EEINTbits absolute 0x400AF040;

 typedef struct tagEEPROM_EEHIDEBITS {
  union {
    struct {
      unsigned : 1;
      unsigned EEPROM_EEHIDE_HN : 31;
    };
  };
} typeEEPROM_EEHIDEBITS;
sfr volatile typeEEPROM_EEHIDEBITS EEPROM_EEHIDEbits absolute 0x400AF050;

 typedef struct tagEEPROM_EEDBGMEBITS {
  union {
    struct {
      unsigned EEPROM_EEDBGME_ME : 1;
      unsigned : 15;
      unsigned EEPROM_EEDBGME_KEY : 16;
    };
  };
} typeEEPROM_EEDBGMEBITS;
sfr volatile typeEEPROM_EEDBGMEBITS EEPROM_EEDBGMEbits absolute 0x400AF080;

 typedef struct tagEEPROM_PPBITS {
  union {
    struct {
      unsigned EEPROM_PP_SIZE : 5;
      unsigned : 27;
    };
  };
} typeEEPROM_PPBITS;
sfr volatile typeEEPROM_PPBITS EEPROM_PPbits absolute 0x400AFFC0;

 typedef struct tagI2C4_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C4_MSABITS;
sfr volatile typeI2C4_MSABITS I2C4_MSAbits absolute 0x400C0000;

 typedef struct tagI2C4_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C4_SOARBITS;
sfr volatile typeI2C4_SOARBITS I2C4_SOARbits absolute 0x400C0800;

 typedef struct tagI2C4_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned : 28;
    };
  };
} typeI2C4_SCSRBITS;
sfr volatile typeI2C4_SCSRBITS I2C4_SCSRbits absolute 0x400C0804;

 typedef struct tagI2C4_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BUSBSY : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 24;
    };
  };
} typeI2C4_MCSBITS;
sfr volatile typeI2C4_MCSBITS I2C4_MCSbits absolute 0x400C0004;

 typedef struct tagI2C4_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C4_SDRBITS;
sfr volatile typeI2C4_SDRBITS I2C4_SDRbits absolute 0x400C0808;

 typedef struct tagI2C4_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C4_MDRBITS;
sfr volatile typeI2C4_MDRBITS I2C4_MDRbits absolute 0x400C0008;

 typedef struct tagI2C4_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 24;
    };
  };
} typeI2C4_MTPRBITS;
sfr volatile typeI2C4_MTPRBITS I2C4_MTPRbits absolute 0x400C000C;

 typedef struct tagI2C4_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned : 29;
    };
  };
} typeI2C4_SIMRBITS;
sfr volatile typeI2C4_SIMRBITS I2C4_SIMRbits absolute 0x400C080C;

 typedef struct tagI2C4_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned : 29;
    };
  };
} typeI2C4_SRISBITS;
sfr volatile typeI2C4_SRISBITS I2C4_SRISbits absolute 0x400C0810;

 typedef struct tagI2C4_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned : 30;
    };
  };
} typeI2C4_MIMRBITS;
sfr volatile typeI2C4_MIMRBITS I2C4_MIMRbits absolute 0x400C0010;

 typedef struct tagI2C4_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned : 30;
    };
  };
} typeI2C4_MRISBITS;
sfr volatile typeI2C4_MRISBITS I2C4_MRISbits absolute 0x400C0014;

 typedef struct tagI2C4_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned : 29;
    };
  };
} typeI2C4_SMISBITS;
sfr volatile typeI2C4_SMISBITS I2C4_SMISbits absolute 0x400C0814;

 typedef struct tagI2C4_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned : 29;
    };
  };
} typeI2C4_SICRBITS;
sfr volatile typeI2C4_SICRBITS I2C4_SICRbits absolute 0x400C0818;

 typedef struct tagI2C4_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned : 30;
    };
  };
} typeI2C4_MMISBITS;
sfr volatile typeI2C4_MMISBITS I2C4_MMISbits absolute 0x400C0018;

 typedef struct tagI2C4_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned : 30;
    };
  };
} typeI2C4_MICRBITS;
sfr volatile typeI2C4_MICRBITS I2C4_MICRbits absolute 0x400C001C;

 typedef struct tagI2C4_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C4_SOAR2BITS;
sfr volatile typeI2C4_SOAR2BITS I2C4_SOAR2bits absolute 0x400C081C;

 typedef struct tagI2C4_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C4_MCRBITS;
sfr volatile typeI2C4_MCRBITS I2C4_MCRbits absolute 0x400C0020;

 typedef struct tagI2C4_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C4_SACKCTLBITS;
sfr volatile typeI2C4_SACKCTLBITS I2C4_SACKCTLbits absolute 0x400C0820;

 typedef struct tagI2C4_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C4_MCLKOCNTBITS;
sfr volatile typeI2C4_MCLKOCNTBITS I2C4_MCLKOCNTbits absolute 0x400C0024;

 typedef struct tagI2C4_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C4_MBMONBITS;
sfr volatile typeI2C4_MBMONBITS I2C4_MBMONbits absolute 0x400C002C;

 typedef struct tagI2C4_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C4_PPBITS;
sfr volatile typeI2C4_PPBITS I2C4_PPbits absolute 0x400C0FC0;

 typedef struct tagI2C4_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C4_PCBITS;
sfr volatile typeI2C4_PCBITS I2C4_PCbits absolute 0x400C0FC4;

 typedef struct tagI2C5_MSABITS {
  union {
    struct {
      unsigned I2C_MSA_RS : 1;
      unsigned I2C_MSA_SA : 7;
      unsigned : 24;
    };
  };
} typeI2C5_MSABITS;
sfr volatile typeI2C5_MSABITS I2C5_MSAbits absolute 0x400C1000;

 typedef struct tagI2C5_SOARBITS {
  union {
    struct {
      unsigned I2C_SOAR_OAR : 7;
      unsigned : 25;
    };
  };
} typeI2C5_SOARBITS;
sfr volatile typeI2C5_SOARBITS I2C5_SOARbits absolute 0x400C1800;

 typedef struct tagI2C5_SCSRBITS {
  union {
    struct {
      unsigned I2C_SCSR_RREQ : 1;
      unsigned : 1;
      unsigned I2C_SCSR_FBR : 1;
      unsigned I2C_SCSR_OAR2SEL : 1;
      unsigned : 28;
    };
  };
} typeI2C5_SCSRBITS;
sfr volatile typeI2C5_SCSRBITS I2C5_SCSRbits absolute 0x400C1804;

 typedef struct tagI2C5_MCSBITS {
  union {
    struct {
      unsigned I2C_MCS_RUN : 1;
      unsigned I2C_MCS_START : 1;
      unsigned I2C_MCS_ADRACK : 1;
      unsigned I2C_MCS_ACK : 1;
      unsigned I2C_MCS_ARBLST : 1;
      unsigned I2C_MCS_IDLE : 1;
      unsigned I2C_MCS_BUSBSY : 1;
      unsigned I2C_MCS_CLKTO : 1;
      unsigned : 24;
    };
  };
} typeI2C5_MCSBITS;
sfr volatile typeI2C5_MCSBITS I2C5_MCSbits absolute 0x400C1004;

 typedef struct tagI2C5_SDRBITS {
  union {
    struct {
      unsigned I2C_SDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C5_SDRBITS;
sfr volatile typeI2C5_SDRBITS I2C5_SDRbits absolute 0x400C1808;

 typedef struct tagI2C5_MDRBITS {
  union {
    struct {
      unsigned I2C_MDR_DATA : 8;
      unsigned : 24;
    };
  };
} typeI2C5_MDRBITS;
sfr volatile typeI2C5_MDRBITS I2C5_MDRbits absolute 0x400C1008;

 typedef struct tagI2C5_MTPRBITS {
  union {
    struct {
      unsigned I2C_MTPR_TPR : 7;
      unsigned I2C_MTPR_HS : 1;
      unsigned : 24;
    };
  };
} typeI2C5_MTPRBITS;
sfr volatile typeI2C5_MTPRBITS I2C5_MTPRbits absolute 0x400C100C;

 typedef struct tagI2C5_SIMRBITS {
  union {
    struct {
      unsigned I2C_SIMR_DATAIM : 1;
      unsigned I2C_SIMR_STARTIM : 1;
      unsigned I2C_SIMR_STOPIM : 1;
      unsigned : 29;
    };
  };
} typeI2C5_SIMRBITS;
sfr volatile typeI2C5_SIMRBITS I2C5_SIMRbits absolute 0x400C180C;

 typedef struct tagI2C5_SRISBITS {
  union {
    struct {
      unsigned I2C_SRIS_DATARIS : 1;
      unsigned I2C_SRIS_STARTRIS : 1;
      unsigned I2C_SRIS_STOPRIS : 1;
      unsigned : 29;
    };
  };
} typeI2C5_SRISBITS;
sfr volatile typeI2C5_SRISBITS I2C5_SRISbits absolute 0x400C1810;

 typedef struct tagI2C5_MIMRBITS {
  union {
    struct {
      unsigned I2C_MIMR_IM : 1;
      unsigned I2C_MIMR_CLKIM : 1;
      unsigned : 30;
    };
  };
} typeI2C5_MIMRBITS;
sfr volatile typeI2C5_MIMRBITS I2C5_MIMRbits absolute 0x400C1010;

 typedef struct tagI2C5_MRISBITS {
  union {
    struct {
      unsigned I2C_MRIS_RIS : 1;
      unsigned I2C_MRIS_CLKRIS : 1;
      unsigned : 30;
    };
  };
} typeI2C5_MRISBITS;
sfr volatile typeI2C5_MRISBITS I2C5_MRISbits absolute 0x400C1014;

 typedef struct tagI2C5_SMISBITS {
  union {
    struct {
      unsigned I2C_SMIS_DATAMIS : 1;
      unsigned I2C_SMIS_STARTMIS : 1;
      unsigned I2C_SMIS_STOPMIS : 1;
      unsigned : 29;
    };
  };
} typeI2C5_SMISBITS;
sfr volatile typeI2C5_SMISBITS I2C5_SMISbits absolute 0x400C1814;

 typedef struct tagI2C5_SICRBITS {
  union {
    struct {
      unsigned I2C_SICR_DATAIC : 1;
      unsigned I2C_SICR_STARTIC : 1;
      unsigned I2C_SICR_STOPIC : 1;
      unsigned : 29;
    };
  };
} typeI2C5_SICRBITS;
sfr volatile typeI2C5_SICRBITS I2C5_SICRbits absolute 0x400C1818;

 typedef struct tagI2C5_MMISBITS {
  union {
    struct {
      unsigned I2C_MMIS_MIS : 1;
      unsigned I2C_MMIS_CLKMIS : 1;
      unsigned : 30;
    };
  };
} typeI2C5_MMISBITS;
sfr volatile typeI2C5_MMISBITS I2C5_MMISbits absolute 0x400C1018;

 typedef struct tagI2C5_MICRBITS {
  union {
    struct {
      unsigned I2C_MICR_IC : 1;
      unsigned I2C_MICR_CLKIC : 1;
      unsigned : 30;
    };
  };
} typeI2C5_MICRBITS;
sfr volatile typeI2C5_MICRBITS I2C5_MICRbits absolute 0x400C101C;

 typedef struct tagI2C5_SOAR2BITS {
  union {
    struct {
      unsigned I2C_SOAR2_OAR2 : 7;
      unsigned I2C_SOAR2_OAR2EN : 1;
      unsigned : 24;
    };
  };
} typeI2C5_SOAR2BITS;
sfr volatile typeI2C5_SOAR2BITS I2C5_SOAR2bits absolute 0x400C181C;

 typedef struct tagI2C5_MCRBITS {
  union {
    struct {
      unsigned I2C_MCR_LPBK : 1;
      unsigned : 3;
      unsigned I2C_MCR_MFE : 1;
      unsigned I2C_MCR_SFE : 1;
      unsigned : 26;
    };
  };
} typeI2C5_MCRBITS;
sfr volatile typeI2C5_MCRBITS I2C5_MCRbits absolute 0x400C1020;

 typedef struct tagI2C5_SACKCTLBITS {
  union {
    struct {
      unsigned I2C_SACKCTL_ACKOEN : 1;
      unsigned I2C_SACKCTL_ACKOVAL : 1;
      unsigned : 30;
    };
  };
} typeI2C5_SACKCTLBITS;
sfr volatile typeI2C5_SACKCTLBITS I2C5_SACKCTLbits absolute 0x400C1820;

 typedef struct tagI2C5_MCLKOCNTBITS {
  union {
    struct {
      unsigned I2C_MCLKOCNT_CNTL : 8;
      unsigned : 24;
    };
  };
} typeI2C5_MCLKOCNTBITS;
sfr volatile typeI2C5_MCLKOCNTBITS I2C5_MCLKOCNTbits absolute 0x400C1024;

 typedef struct tagI2C5_MBMONBITS {
  union {
    struct {
      unsigned I2C_MBMON_SCL : 1;
      unsigned I2C_MBMON_SDA : 1;
      unsigned : 30;
    };
  };
} typeI2C5_MBMONBITS;
sfr volatile typeI2C5_MBMONBITS I2C5_MBMONbits absolute 0x400C102C;

 typedef struct tagI2C5_PPBITS {
  union {
    struct {
      unsigned I2C_PP_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C5_PPBITS;
sfr volatile typeI2C5_PPBITS I2C5_PPbits absolute 0x400C1FC0;

 typedef struct tagI2C5_PCBITS {
  union {
    struct {
      unsigned I2C_PC_HS : 1;
      unsigned : 31;
    };
  };
} typeI2C5_PCBITS;
sfr volatile typeI2C5_PCBITS I2C5_PCbits absolute 0x400C1FC4;

 typedef struct tagSYSEXC_RISBITS {
  union {
    struct {
      unsigned SYSEXC_RIS_FPIDCRIS : 1;
      unsigned SYSEXC_RIS_FPDZCRIS : 1;
      unsigned SYSEXC_RIS_FPIOCRIS : 1;
      unsigned SYSEXC_RIS_FPUFCRIS : 1;
      unsigned SYSEXC_RIS_FPOFCRIS : 1;
      unsigned SYSEXC_RIS_FPIXCRIS : 1;
      unsigned : 26;
    };
  };
} typeSYSEXC_RISBITS;
sfr volatile typeSYSEXC_RISBITS SYSEXC_RISbits absolute 0x400F9000;

 typedef struct tagSYSEXC_IMBITS {
  union {
    struct {
      unsigned SYSEXC_IM_FPIDCIM : 1;
      unsigned SYSEXC_IM_FPDZCIM : 1;
      unsigned SYSEXC_IM_FPIOCIM : 1;
      unsigned SYSEXC_IM_FPUFCIM : 1;
      unsigned SYSEXC_IM_FPOFCIM : 1;
      unsigned SYSEXC_IM_FPIXCIM : 1;
      unsigned : 26;
    };
  };
} typeSYSEXC_IMBITS;
sfr volatile typeSYSEXC_IMBITS SYSEXC_IMbits absolute 0x400F9004;

 typedef struct tagSYSEXC_MISBITS {
  union {
    struct {
      unsigned SYSEXC_MIS_FPIDCMIS : 1;
      unsigned SYSEXC_MIS_FPDZCMIS : 1;
      unsigned SYSEXC_MIS_FPIOCMIS : 1;
      unsigned SYSEXC_MIS_FPUFCMIS : 1;
      unsigned SYSEXC_MIS_FPOFCMIS : 1;
      unsigned SYSEXC_MIS_FPIXCMIS : 1;
      unsigned : 26;
    };
  };
} typeSYSEXC_MISBITS;
sfr volatile typeSYSEXC_MISBITS SYSEXC_MISbits absolute 0x400F9008;

 typedef struct tagSYSEXC_ICBITS {
  union {
    struct {
      unsigned SYSEXC_IC_FPIDCIC : 1;
      unsigned SYSEXC_IC_FPDZCIC : 1;
      unsigned SYSEXC_IC_FPIOCIC : 1;
      unsigned SYSEXC_IC_FPUFCIC : 1;
      unsigned SYSEXC_IC_FPOFCIC : 1;
      unsigned SYSEXC_IC_FPIXCIC : 1;
      unsigned : 26;
    };
  };
} typeSYSEXC_ICBITS;
sfr volatile typeSYSEXC_ICBITS SYSEXC_ICbits absolute 0x400F900C;

 typedef struct tagHIB_RTCCBITS {
  union {
    struct {
      unsigned HIB_RTCC : 32;
    };
  };
} typeHIB_RTCCBITS;
sfr volatile typeHIB_RTCCBITS HIB_RTCCbits absolute 0x400FC000;

 typedef struct tagHIB_RTCM0BITS {
  union {
    struct {
      unsigned HIB_RTCM0 : 32;
    };
  };
} typeHIB_RTCM0BITS;
sfr volatile typeHIB_RTCM0BITS HIB_RTCM0bits absolute 0x400FC004;

 typedef struct tagHIB_RTCLDBITS {
  union {
    struct {
      unsigned HIB_RTCLD : 32;
    };
  };
} typeHIB_RTCLDBITS;
sfr volatile typeHIB_RTCLDBITS HIB_RTCLDbits absolute 0x400FC00C;

 typedef struct tagHIB_CTLBITS {
  union {
    struct {
      unsigned HIB_CTL_RTCEN : 1;
      unsigned HIB_CTL_HIBREQ : 1;
      unsigned : 1;
      unsigned HIB_CTL_RTCWEN : 1;
      unsigned HIB_CTL_PINWEN : 1;
      unsigned HIB_CTL_LOWBATEN : 1;
      unsigned HIB_CTL_CLK32EN : 1;
      unsigned HIB_CTL_VABORT : 1;
      unsigned HIB_CTL_VDD3ON : 1;
      unsigned HIB_CTL_BATWKEN : 1;
      unsigned HIB_CTL_BATCHK : 1;
      unsigned : 2;
      unsigned HIB_CTL_VBATSEL : 2;
      unsigned : 1;
      unsigned HIB_CTL_OSCBYP : 1;
      unsigned HIB_CTL_OSCDRV : 1;
      unsigned : 13;
      unsigned HIB_CTL_WRC : 1;
    };
  };
} typeHIB_CTLBITS;
sfr volatile typeHIB_CTLBITS HIB_CTLbits absolute 0x400FC010;

 typedef struct tagHIB_IMBITS {
  union {
    struct {
      unsigned HIB_IM_RTCALT0 : 1;
      unsigned : 1;
      unsigned HIB_IM_LOWBAT : 1;
      unsigned HIB_IM_EXTW : 1;
      unsigned HIB_IM_WC : 1;
      unsigned : 27;
    };
  };
} typeHIB_IMBITS;
sfr volatile typeHIB_IMBITS HIB_IMbits absolute 0x400FC014;

 typedef struct tagHIB_RISBITS {
  union {
    struct {
      unsigned HIB_RIS_RTCALT0 : 1;
      unsigned : 1;
      unsigned HIB_RIS_LOWBAT : 1;
      unsigned HIB_RIS_EXTW : 1;
      unsigned HIB_RIS_WC : 1;
      unsigned : 27;
    };
  };
} typeHIB_RISBITS;
sfr volatile typeHIB_RISBITS HIB_RISbits absolute 0x400FC018;

 typedef struct tagHIB_MISBITS {
  union {
    struct {
      unsigned HIB_MIS_RTCALT0 : 1;
      unsigned : 1;
      unsigned HIB_MIS_LOWBAT : 1;
      unsigned HIB_MIS_EXTW : 1;
      unsigned HIB_MIS_WC : 1;
      unsigned : 27;
    };
  };
} typeHIB_MISBITS;
sfr volatile typeHIB_MISBITS HIB_MISbits absolute 0x400FC01C;

 typedef struct tagHIB_ICBITS {
  union {
    struct {
      unsigned HIB_IC_RTCALT0 : 1;
      unsigned : 1;
      unsigned HIB_IC_LOWBAT : 1;
      unsigned HIB_IC_EXTW : 1;
      unsigned HIB_IC_WC : 1;
      unsigned : 27;
    };
  };
} typeHIB_ICBITS;
sfr volatile typeHIB_ICBITS HIB_ICbits absolute 0x400FC020;

 typedef struct tagHIB_RTCTBITS {
  union {
    struct {
      unsigned HIB_RTCT_TRIM : 16;
      unsigned : 16;
    };
  };
} typeHIB_RTCTBITS;
sfr volatile typeHIB_RTCTBITS HIB_RTCTbits absolute 0x400FC024;

 typedef struct tagHIB_RTCSSBITS {
  union {
    struct {
      unsigned HIB_RTCSS_RTCSSC : 15;
      unsigned : 1;
      unsigned HIB_RTCSS_RTCSSM : 15;
      unsigned : 1;
    };
  };
} typeHIB_RTCSSBITS;
sfr volatile typeHIB_RTCSSBITS HIB_RTCSSbits absolute 0x400FC028;

 typedef struct tagHIB_DATABITS {
  union {
    struct {
      unsigned HIB_DATA_RTD : 32;
    };
  };
} typeHIB_DATABITS;
sfr volatile typeHIB_DATABITS HIB_DATAbits absolute 0x400FC030;

 typedef struct tagFLASH_CTRL_FMABITS {
  union {
    struct {
      unsigned FLASH_FMA_OFFSET : 17;
      unsigned : 15;
    };
  };
} typeFLASH_CTRL_FMABITS;
sfr volatile typeFLASH_CTRL_FMABITS FLASH_CTRL_FMAbits absolute 0x400FD000;

 typedef struct tagFLASH_CTRL_FMDBITS {
  union {
    struct {
      unsigned FLASH_FMD_DATA : 32;
    };
  };
} typeFLASH_CTRL_FMDBITS;
sfr volatile typeFLASH_CTRL_FMDBITS FLASH_CTRL_FMDbits absolute 0x400FD004;

 typedef struct tagFLASH_CTRL_FMCBITS {
  union {
    struct {
      unsigned FLASH_FMC_WRITE : 1;
      unsigned FLASH_FMC_ERASE : 1;
      unsigned FLASH_FMC_MERASE : 1;
      unsigned FLASH_FMC_COMT : 1;
      unsigned : 13;
      unsigned FLASH_FMC_WRKEY : 15;
    };
  };
} typeFLASH_CTRL_FMCBITS;
sfr volatile typeFLASH_CTRL_FMCBITS FLASH_CTRL_FMCbits absolute 0x400FD008;

 typedef struct tagFLASH_CTRL_FCRISBITS {
  union {
    struct {
      unsigned FLASH_FCRIS_ARIS : 1;
      unsigned FLASH_FCRIS_PRIS : 1;
      unsigned FLASH_FCRIS_ERIS : 1;
      unsigned : 6;
      unsigned FLASH_FCRIS_VOLTRIS : 1;
      unsigned FLASH_FCRIS_INVDRIS : 1;
      unsigned FLASH_FCRIS_ERRIS : 1;
      unsigned : 1;
      unsigned FLASH_FCRIS_PROGRIS : 1;
      unsigned : 18;
    };
  };
} typeFLASH_CTRL_FCRISBITS;
sfr volatile typeFLASH_CTRL_FCRISBITS FLASH_CTRL_FCRISbits absolute 0x400FD00C;

 typedef struct tagFLASH_CTRL_FCIMBITS {
  union {
    struct {
      unsigned FLASH_FCIM_AMASK : 1;
      unsigned FLASH_FCIM_PMASK : 1;
      unsigned FLASH_FCIM_EMASK : 1;
      unsigned : 6;
      unsigned FLASH_FCIM_VOLTMASK : 1;
      unsigned FLASH_FCIM_INVDMASK : 1;
      unsigned FLASH_FCIM_ERMASK : 1;
      unsigned : 1;
      unsigned FLASH_FCIM_PROGMASK : 1;
      unsigned : 18;
    };
  };
} typeFLASH_CTRL_FCIMBITS;
sfr volatile typeFLASH_CTRL_FCIMBITS FLASH_CTRL_FCIMbits absolute 0x400FD010;

 typedef struct tagFLASH_CTRL_FCMISCBITS {
  union {
    struct {
      unsigned FLASH_FCMISC_AMISC : 1;
      unsigned FLASH_FCMISC_PMISC : 1;
      unsigned FLASH_FCMISC_EMISC : 1;
      unsigned : 6;
      unsigned FLASH_FCMISC_VOLTMISC : 1;
      unsigned FLASH_FCMISC_INVDMISC : 1;
      unsigned FLASH_FCMISC_ERMISC : 1;
      unsigned : 1;
      unsigned FLASH_FCMISC_PROGMISC : 1;
      unsigned : 18;
    };
  };
} typeFLASH_CTRL_FCMISCBITS;
sfr volatile typeFLASH_CTRL_FCMISCBITS FLASH_CTRL_FCMISCbits absolute 0x400FD014;

 typedef struct tagFLASH_CTRL_FMC2BITS {
  union {
    struct {
      unsigned FLASH_FMC2_WRBUF : 1;
      unsigned : 31;
    };
  };
} typeFLASH_CTRL_FMC2BITS;
sfr volatile typeFLASH_CTRL_FMC2BITS FLASH_CTRL_FMC2bits absolute 0x400FD020;

 typedef struct tagFLASH_CTRL_FWBVALBITS {
  union {
    struct {
      unsigned FLASH_FWBVAL_FWB : 32;
    };
  };
} typeFLASH_CTRL_FWBVALBITS;
sfr volatile typeFLASH_CTRL_FWBVALBITS FLASH_CTRL_FWBVALbits absolute 0x400FD030;

 typedef struct tagFLASH_CTRL_FWBNBITS {
  union {
    struct {
      unsigned FLASH_FWBN_DATA : 32;
    };
  };
} typeFLASH_CTRL_FWBNBITS;
sfr volatile typeFLASH_CTRL_FWBNBITS FLASH_CTRL_FWBNbits absolute 0x400FD100;

 typedef struct tagFLASH_CTRL_FSIZEBITS {
  union {
    struct {
      unsigned FLASH_FSIZE_SIZE : 16;
      unsigned : 16;
    };
  };
} typeFLASH_CTRL_FSIZEBITS;
sfr volatile typeFLASH_CTRL_FSIZEBITS FLASH_CTRL_FSIZEbits absolute 0x400FDFC0;

 typedef struct tagFLASH_CTRL_SSIZEBITS {
  union {
    struct {
      unsigned FLASH_SSIZE_SIZE : 16;
      unsigned : 16;
    };
  };
} typeFLASH_CTRL_SSIZEBITS;
sfr volatile typeFLASH_CTRL_SSIZEBITS FLASH_CTRL_SSIZEbits absolute 0x400FDFC4;

 typedef struct tagFLASH_CTRL_RMCTLBITS {
  union {
    struct {
      unsigned FLASH_RMCTL_BA : 1;
      unsigned : 31;
    };
  };
} typeFLASH_CTRL_RMCTLBITS;
sfr volatile typeFLASH_CTRL_RMCTLBITS FLASH_CTRL_RMCTLbits absolute 0x400FE0F0;

 typedef struct tagFLASH_CTRL_BOOTCFGBITS {
  union {
    struct {
      unsigned FLASH_BOOTCFG_DBG0 : 1;
      unsigned FLASH_BOOTCFG_DBG1 : 1;
      unsigned : 6;
      unsigned FLASH_BOOTCFG_EN : 1;
      unsigned FLASH_BOOTCFG_POL : 1;
      unsigned FLASH_BOOTCFG_PIN : 3;
      unsigned FLASH_BOOTCFG_PORT : 3;
      unsigned : 15;
      unsigned FLASH_BOOTCFG_NW : 1;
    };
  };
} typeFLASH_CTRL_BOOTCFGBITS;
sfr volatile typeFLASH_CTRL_BOOTCFGBITS FLASH_CTRL_BOOTCFGbits absolute 0x400FE1D0;

 typedef struct tagFLASH_CTRL_USERREG0BITS {
  union {
    struct {
      unsigned FLASH_USERREG0_DATA : 32;
    };
  };
} typeFLASH_CTRL_USERREG0BITS;
sfr volatile typeFLASH_CTRL_USERREG0BITS FLASH_CTRL_USERREG0bits absolute 0x400FE1E0;

 typedef struct tagFLASH_CTRL_USERREG1BITS {
  union {
    struct {
      unsigned FLASH_USERREG1_DATA : 32;
    };
  };
} typeFLASH_CTRL_USERREG1BITS;
sfr volatile typeFLASH_CTRL_USERREG1BITS FLASH_CTRL_USERREG1bits absolute 0x400FE1E4;

 typedef struct tagFLASH_CTRL_USERREG2BITS {
  union {
    struct {
      unsigned FLASH_USERREG2_DATA : 32;
    };
  };
} typeFLASH_CTRL_USERREG2BITS;
sfr volatile typeFLASH_CTRL_USERREG2BITS FLASH_CTRL_USERREG2bits absolute 0x400FE1E8;

 typedef struct tagFLASH_CTRL_USERREG3BITS {
  union {
    struct {
      unsigned FLASH_USERREG3_DATA : 32;
    };
  };
} typeFLASH_CTRL_USERREG3BITS;
sfr volatile typeFLASH_CTRL_USERREG3BITS FLASH_CTRL_USERREG3bits absolute 0x400FE1EC;

 typedef struct tagSYSCTL_DID0BITS {
  union {
    struct {
      unsigned SYSCTL_DID0_MIN : 8;
      unsigned SYSCTL_DID0_MAJ : 8;
      unsigned SYSCTL_DID0_CLASS : 8;
      unsigned : 4;
      unsigned SYSCTL_DID0_VER : 3;
      unsigned : 1;
    };
  };
} typeSYSCTL_DID0BITS;
sfr volatile typeSYSCTL_DID0BITS SYSCTL_DID0bits absolute 0x400FE000;

 typedef struct tagSYSCTL_DID1BITS {
  union {
    struct {
      unsigned SYSCTL_DID1_QUAL : 2;
      unsigned SYSCTL_DID1_ROHS : 1;
      unsigned SYSCTL_DID1_PKG : 2;
      unsigned SYSCTL_DID1_TEMP : 3;
      unsigned : 5;
      unsigned SYSCTL_DID1_PINCNT : 3;
      unsigned SYSCTL_DID1_PRTNO : 8;
      unsigned SYSCTL_DID1_FAM : 4;
      unsigned SYSCTL_DID1_VER : 4;
    };
  };
} typeSYSCTL_DID1BITS;
sfr volatile typeSYSCTL_DID1BITS SYSCTL_DID1bits absolute 0x400FE004;

 typedef struct tagSYSCTL_DC0BITS {
  union {
    struct {
      unsigned SYSCTL_DC0_FLASHSZ : 16;
      unsigned SYSCTL_DC0_SRAMSZ : 16;
    };
  };
} typeSYSCTL_DC0BITS;
sfr volatile typeSYSCTL_DC0BITS SYSCTL_DC0bits absolute 0x400FE008;

 typedef struct tagSYSCTL_DC1BITS {
  union {
    struct {
      unsigned SYSCTL_DC1_JTAG : 1;
      unsigned SYSCTL_DC1_SWD : 1;
      unsigned SYSCTL_DC1_SWO : 1;
      unsigned SYSCTL_DC1_WDT0 : 1;
      unsigned SYSCTL_DC1_PLL : 1;
      unsigned SYSCTL_DC1_TEMP : 1;
      unsigned SYSCTL_DC1_HIB : 1;
      unsigned SYSCTL_DC1_MPU : 1;
      unsigned SYSCTL_DC1_ADC0SPD : 2;
      unsigned SYSCTL_DC1_ADC1SPD : 2;
      unsigned SYSCTL_DC1_MINSYSDIV : 4;
      unsigned SYSCTL_DC1_ADC0 : 1;
      unsigned SYSCTL_DC1_ADC1 : 1;
      unsigned : 2;
      unsigned SYSCTL_DC1_PWM0 : 1;
      unsigned SYSCTL_DC1_PWM1 : 1;
      unsigned : 2;
      unsigned SYSCTL_DC1_CAN0 : 1;
      unsigned SYSCTL_DC1_CAN1 : 1;
      unsigned : 2;
      unsigned SYSCTL_DC1_WDT1 : 1;
      unsigned : 3;
    };
  };
} typeSYSCTL_DC1BITS;
sfr volatile typeSYSCTL_DC1BITS SYSCTL_DC1bits absolute 0x400FE010;

 typedef struct tagSYSCTL_DC2BITS {
  union {
    struct {
      unsigned SYSCTL_DC2_UART0 : 1;
      unsigned SYSCTL_DC2_UART1 : 1;
      unsigned SYSCTL_DC2_UART2 : 1;
      unsigned : 1;
      unsigned SYSCTL_DC2_SSI0 : 1;
      unsigned SYSCTL_DC2_SSI1 : 1;
      unsigned : 2;
      unsigned SYSCTL_DC2_QEI0 : 1;
      unsigned SYSCTL_DC2_QEI1 : 1;
      unsigned : 2;
      unsigned SYSCTL_DC2_I2C0 : 1;
      unsigned SYSCTL_DC2_I2C0HS : 1;
      unsigned SYSCTL_DC2_I2C1 : 1;
      unsigned SYSCTL_DC2_I2C1HS : 1;
      unsigned SYSCTL_DC2_TIMER0 : 1;
      unsigned SYSCTL_DC2_TIMER1 : 1;
      unsigned SYSCTL_DC2_TIMER2 : 1;
      unsigned SYSCTL_DC2_TIMER3 : 1;
      unsigned : 4;
      unsigned SYSCTL_DC2_COMP0 : 1;
      unsigned SYSCTL_DC2_COMP1 : 1;
      unsigned SYSCTL_DC2_COMP2 : 1;
      unsigned : 1;
      unsigned SYSCTL_DC2_I2S0 : 1;
      unsigned : 1;
      unsigned SYSCTL_DC2_EPI0 : 1;
      unsigned : 1;
    };
  };
} typeSYSCTL_DC2BITS;
sfr volatile typeSYSCTL_DC2BITS SYSCTL_DC2bits absolute 0x400FE014;

 typedef struct tagSYSCTL_DC3BITS {
  union {
    struct {
      unsigned SYSCTL_DC3_PWM0 : 1;
      unsigned SYSCTL_DC3_PWM1 : 1;
      unsigned SYSCTL_DC3_PWM2 : 1;
      unsigned SYSCTL_DC3_PWM3 : 1;
      unsigned SYSCTL_DC3_PWM4 : 1;
      unsigned SYSCTL_DC3_PWM5 : 1;
      unsigned SYSCTL_DC3_C0MINUS : 1;
      unsigned SYSCTL_DC3_C0PLUS : 1;
      unsigned SYSCTL_DC3_C0O : 1;
      unsigned SYSCTL_DC3_C1MINUS : 1;
      unsigned SYSCTL_DC3_C1PLUS : 1;
      unsigned SYSCTL_DC3_C1O : 1;
      unsigned SYSCTL_DC3_C2MINUS : 1;
      unsigned SYSCTL_DC3_C2PLUS : 1;
      unsigned SYSCTL_DC3_C2O : 1;
      unsigned SYSCTL_DC3_PWMFAULT : 1;
      unsigned SYSCTL_DC3_ADC0AIN0 : 1;
      unsigned SYSCTL_DC3_ADC0AIN1 : 1;
      unsigned SYSCTL_DC3_ADC0AIN2 : 1;
      unsigned SYSCTL_DC3_ADC0AIN3 : 1;
      unsigned SYSCTL_DC3_ADC0AIN4 : 1;
      unsigned SYSCTL_DC3_ADC0AIN5 : 1;
      unsigned SYSCTL_DC3_ADC0AIN6 : 1;
      unsigned SYSCTL_DC3_ADC0AIN7 : 1;
      unsigned SYSCTL_DC3_CCP0 : 1;
      unsigned SYSCTL_DC3_CCP1 : 1;
      unsigned SYSCTL_DC3_CCP2 : 1;
      unsigned SYSCTL_DC3_CCP3 : 1;
      unsigned SYSCTL_DC3_CCP4 : 1;
      unsigned SYSCTL_DC3_CCP5 : 1;
      unsigned : 1;
      unsigned SYSCTL_DC3_32KHZ : 1;
    };
  };
} typeSYSCTL_DC3BITS;
sfr volatile typeSYSCTL_DC3BITS SYSCTL_DC3bits absolute 0x400FE018;

 typedef struct tagSYSCTL_DC4BITS {
  union {
    struct {
      unsigned SYSCTL_DC4_GPIOA : 1;
      unsigned SYSCTL_DC4_GPIOB : 1;
      unsigned SYSCTL_DC4_GPIOC : 1;
      unsigned SYSCTL_DC4_GPIOD : 1;
      unsigned SYSCTL_DC4_GPIOE : 1;
      unsigned SYSCTL_DC4_GPIOF : 1;
      unsigned SYSCTL_DC4_GPIOG : 1;
      unsigned SYSCTL_DC4_GPIOH : 1;
      unsigned SYSCTL_DC4_GPIOJ : 1;
      unsigned : 3;
      unsigned SYSCTL_DC4_ROM : 1;
      unsigned SYSCTL_DC4_UDMA : 1;
      unsigned SYSCTL_DC4_CCP6 : 1;
      unsigned SYSCTL_DC4_CCP7 : 1;
      unsigned : 2;
      unsigned SYSCTL_DC4_PICAL : 1;
      unsigned : 5;
      unsigned SYSCTL_DC4_E1588 : 1;
      unsigned : 3;
      unsigned SYSCTL_DC4_EMAC0 : 1;
      unsigned : 1;
      unsigned SYSCTL_DC4_EPHY0 : 1;
      unsigned : 1;
    };
  };
} typeSYSCTL_DC4BITS;
sfr volatile typeSYSCTL_DC4BITS SYSCTL_DC4bits absolute 0x400FE01C;

 typedef struct tagSYSCTL_DC5BITS {
  union {
    struct {
      unsigned SYSCTL_DC5_PWM0 : 1;
      unsigned SYSCTL_DC5_PWM1 : 1;
      unsigned SYSCTL_DC5_PWM2 : 1;
      unsigned SYSCTL_DC5_PWM3 : 1;
      unsigned SYSCTL_DC5_PWM4 : 1;
      unsigned SYSCTL_DC5_PWM5 : 1;
      unsigned SYSCTL_DC5_PWM6 : 1;
      unsigned SYSCTL_DC5_PWM7 : 1;
      unsigned : 12;
      unsigned SYSCTL_DC5_PWMESYNC : 1;
      unsigned SYSCTL_DC5_PWMEFLT : 1;
      unsigned : 2;
      unsigned SYSCTL_DC5_PWMFAULT0 : 1;
      unsigned SYSCTL_DC5_PWMFAULT1 : 1;
      unsigned SYSCTL_DC5_PWMFAULT2 : 1;
      unsigned SYSCTL_DC5_PWMFAULT3 : 1;
      unsigned : 4;
    };
  };
} typeSYSCTL_DC5BITS;
sfr volatile typeSYSCTL_DC5BITS SYSCTL_DC5bits absolute 0x400FE020;

 typedef struct tagSYSCTL_DC6BITS {
  union {
    struct {
      unsigned SYSCTL_DC6_USB0 : 2;
      unsigned : 2;
      unsigned SYSCTL_DC6_USB0PHY : 1;
      unsigned : 27;
    };
  };
} typeSYSCTL_DC6BITS;
sfr volatile typeSYSCTL_DC6BITS SYSCTL_DC6bits absolute 0x400FE024;

 typedef struct tagSYSCTL_DC7BITS {
  union {
    struct {
      unsigned SYSCTL_DC7_DMACH0 : 1;
      unsigned SYSCTL_DC7_DMACH1 : 1;
      unsigned SYSCTL_DC7_DMACH2 : 1;
      unsigned SYSCTL_DC7_DMACH3 : 1;
      unsigned SYSCTL_DC7_DMACH4 : 1;
      unsigned SYSCTL_DC7_DMACH5 : 1;
      unsigned SYSCTL_DC7_DMACH6 : 1;
      unsigned SYSCTL_DC7_DMACH7 : 1;
      unsigned SYSCTL_DC7_DMACH8 : 1;
      unsigned SYSCTL_DC7_DMACH9 : 1;
      unsigned SYSCTL_DC7_DMACH10 : 1;
      unsigned SYSCTL_DC7_DMACH11 : 1;
      unsigned SYSCTL_DC7_DMACH12 : 1;
      unsigned SYSCTL_DC7_DMACH13 : 1;
      unsigned SYSCTL_DC7_DMACH14 : 1;
      unsigned SYSCTL_DC7_DMACH15 : 1;
      unsigned SYSCTL_DC7_DMACH16 : 1;
      unsigned SYSCTL_DC7_DMACH17 : 1;
      unsigned SYSCTL_DC7_DMACH18 : 1;
      unsigned SYSCTL_DC7_DMACH19 : 1;
      unsigned SYSCTL_DC7_DMACH20 : 1;
      unsigned SYSCTL_DC7_DMACH21 : 1;
      unsigned SYSCTL_DC7_DMACH22 : 1;
      unsigned SYSCTL_DC7_DMACH23 : 1;
      unsigned SYSCTL_DC7_DMACH24 : 1;
      unsigned SYSCTL_DC7_DMACH25 : 1;
      unsigned SYSCTL_DC7_DMACH26 : 1;
      unsigned SYSCTL_DC7_DMACH27 : 1;
      unsigned SYSCTL_DC7_DMACH28 : 1;
      unsigned SYSCTL_DC7_DMACH29 : 1;
      unsigned SYSCTL_DC7_DMACH30 : 1;
      unsigned : 1;
    };
  };
} typeSYSCTL_DC7BITS;
sfr volatile typeSYSCTL_DC7BITS SYSCTL_DC7bits absolute 0x400FE028;

 typedef struct tagSYSCTL_DC8BITS {
  union {
    struct {
      unsigned SYSCTL_DC8_ADC0AIN0 : 1;
      unsigned SYSCTL_DC8_ADC0AIN1 : 1;
      unsigned SYSCTL_DC8_ADC0AIN2 : 1;
      unsigned SYSCTL_DC8_ADC0AIN3 : 1;
      unsigned SYSCTL_DC8_ADC0AIN4 : 1;
      unsigned SYSCTL_DC8_ADC0AIN5 : 1;
      unsigned SYSCTL_DC8_ADC0AIN6 : 1;
      unsigned SYSCTL_DC8_ADC0AIN7 : 1;
      unsigned SYSCTL_DC8_ADC0AIN8 : 1;
      unsigned SYSCTL_DC8_ADC0AIN9 : 1;
      unsigned SYSCTL_DC8_ADC0AIN10 : 1;
      unsigned SYSCTL_DC8_ADC0AIN11 : 1;
      unsigned SYSCTL_DC8_ADC0AIN12 : 1;
      unsigned SYSCTL_DC8_ADC0AIN13 : 1;
      unsigned SYSCTL_DC8_ADC0AIN14 : 1;
      unsigned SYSCTL_DC8_ADC0AIN15 : 1;
      unsigned SYSCTL_DC8_ADC1AIN0 : 1;
      unsigned SYSCTL_DC8_ADC1AIN1 : 1;
      unsigned SYSCTL_DC8_ADC1AIN2 : 1;
      unsigned SYSCTL_DC8_ADC1AIN3 : 1;
      unsigned SYSCTL_DC8_ADC1AIN4 : 1;
      unsigned SYSCTL_DC8_ADC1AIN5 : 1;
      unsigned SYSCTL_DC8_ADC1AIN6 : 1;
      unsigned SYSCTL_DC8_ADC1AIN7 : 1;
      unsigned SYSCTL_DC8_ADC1AIN8 : 1;
      unsigned SYSCTL_DC8_ADC1AIN9 : 1;
      unsigned SYSCTL_DC8_ADC1AIN10 : 1;
      unsigned SYSCTL_DC8_ADC1AIN11 : 1;
      unsigned SYSCTL_DC8_ADC1AIN12 : 1;
      unsigned SYSCTL_DC8_ADC1AIN13 : 1;
      unsigned SYSCTL_DC8_ADC1AIN14 : 1;
      unsigned SYSCTL_DC8_ADC1AIN15 : 1;
    };
  };
} typeSYSCTL_DC8BITS;
sfr volatile typeSYSCTL_DC8BITS SYSCTL_DC8bits absolute 0x400FE02C;

 typedef struct tagSYSCTL_PBORCTLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SYSCTL_PBORCTL_BORIOR : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PBORCTLBITS;
sfr volatile typeSYSCTL_PBORCTLBITS SYSCTL_PBORCTLbits absolute 0x400FE030;

 typedef struct tagSYSCTL_SRCR0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned SYSCTL_SRCR0_WDT0 : 1;
      unsigned : 2;
      unsigned SYSCTL_SRCR0_HIB : 1;
      unsigned : 9;
      unsigned SYSCTL_SRCR0_ADC0 : 1;
      unsigned SYSCTL_SRCR0_ADC1 : 1;
      unsigned : 2;
      unsigned SYSCTL_SRCR0_PWM0 : 1;
      unsigned : 3;
      unsigned SYSCTL_SRCR0_CAN0 : 1;
      unsigned SYSCTL_SRCR0_CAN1 : 1;
      unsigned : 2;
      unsigned SYSCTL_SRCR0_WDT1 : 1;
      unsigned : 3;
    };
  };
} typeSYSCTL_SRCR0BITS;
sfr volatile typeSYSCTL_SRCR0BITS SYSCTL_SRCR0bits absolute 0x400FE040;

 typedef struct tagSYSCTL_SRCR1BITS {
  union {
    struct {
      unsigned SYSCTL_SRCR1_UART0 : 1;
      unsigned SYSCTL_SRCR1_UART1 : 1;
      unsigned SYSCTL_SRCR1_UART2 : 1;
      unsigned : 1;
      unsigned SYSCTL_SRCR1_SSI0 : 1;
      unsigned SYSCTL_SRCR1_SSI1 : 1;
      unsigned : 2;
      unsigned SYSCTL_SRCR1_QEI0 : 1;
      unsigned SYSCTL_SRCR1_QEI1 : 1;
      unsigned : 2;
      unsigned SYSCTL_SRCR1_I2C0 : 1;
      unsigned : 1;
      unsigned SYSCTL_SRCR1_I2C1 : 1;
      unsigned : 1;
      unsigned SYSCTL_SRCR1_TIMER0 : 1;
      unsigned SYSCTL_SRCR1_TIMER1 : 1;
      unsigned SYSCTL_SRCR1_TIMER2 : 1;
      unsigned SYSCTL_SRCR1_TIMER3 : 1;
      unsigned : 4;
      unsigned SYSCTL_SRCR1_COMP0 : 1;
      unsigned SYSCTL_SRCR1_COMP1 : 1;
      unsigned SYSCTL_SRCR1_COMP2 : 1;
      unsigned : 5;
    };
  };
} typeSYSCTL_SRCR1BITS;
sfr volatile typeSYSCTL_SRCR1BITS SYSCTL_SRCR1bits absolute 0x400FE044;

 typedef struct tagSYSCTL_SRCR2BITS {
  union {
    struct {
      unsigned SYSCTL_SRCR2_GPIOA : 1;
      unsigned SYSCTL_SRCR2_GPIOB : 1;
      unsigned SYSCTL_SRCR2_GPIOC : 1;
      unsigned SYSCTL_SRCR2_GPIOD : 1;
      unsigned SYSCTL_SRCR2_GPIOE : 1;
      unsigned SYSCTL_SRCR2_GPIOF : 1;
      unsigned SYSCTL_SRCR2_GPIOG : 1;
      unsigned SYSCTL_SRCR2_GPIOH : 1;
      unsigned SYSCTL_SRCR2_GPIOJ : 1;
      unsigned : 4;
      unsigned SYSCTL_SRCR2_UDMA : 1;
      unsigned : 2;
      unsigned SYSCTL_SRCR2_USB0 : 1;
      unsigned : 15;
    };
  };
} typeSYSCTL_SRCR2BITS;
sfr volatile typeSYSCTL_SRCR2BITS SYSCTL_SRCR2bits absolute 0x400FE048;

 typedef struct tagSYSCTL_RISBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SYSCTL_RIS_BORRIS : 1;
      unsigned : 1;
      unsigned SYSCTL_RIS_MOFRIS : 1;
      unsigned : 2;
      unsigned SYSCTL_RIS_PLLLRIS : 1;
      unsigned : 1;
      unsigned SYSCTL_RIS_MOSCPUPRIS : 1;
      unsigned : 23;
    };
  };
} typeSYSCTL_RISBITS;
sfr volatile typeSYSCTL_RISBITS SYSCTL_RISbits absolute 0x400FE050;

 typedef struct tagSYSCTL_IMCBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SYSCTL_IMC_BORIM : 1;
      unsigned : 1;
      unsigned SYSCTL_IMC_MOFIM : 1;
      unsigned : 2;
      unsigned SYSCTL_IMC_PLLLIM : 1;
      unsigned : 1;
      unsigned SYSCTL_IMC_MOSCPUPIM : 1;
      unsigned : 23;
    };
  };
} typeSYSCTL_IMCBITS;
sfr volatile typeSYSCTL_IMCBITS SYSCTL_IMCbits absolute 0x400FE054;

 typedef struct tagSYSCTL_MISCBITS {
  union {
    struct {
      unsigned : 1;
      unsigned SYSCTL_MISC_BORMIS : 1;
      unsigned : 1;
      unsigned SYSCTL_MISC_MOFMIS : 1;
      unsigned : 2;
      unsigned SYSCTL_MISC_PLLLMIS : 1;
      unsigned : 1;
      unsigned SYSCTL_MISC_MOSCPUPMIS : 1;
      unsigned : 23;
    };
  };
} typeSYSCTL_MISCBITS;
sfr volatile typeSYSCTL_MISCBITS SYSCTL_MISCbits absolute 0x400FE058;

 typedef struct tagSYSCTL_RESCBITS {
  union {
    struct {
      unsigned SYSCTL_RESC_EXT : 1;
      unsigned SYSCTL_RESC_POR : 1;
      unsigned SYSCTL_RESC_BOR : 1;
      unsigned SYSCTL_RESC_WDT0 : 1;
      unsigned SYSCTL_RESC_SW : 1;
      unsigned SYSCTL_RESC_WDT1 : 1;
      unsigned : 10;
      unsigned SYSCTL_RESC_MOSCFAIL : 1;
      unsigned : 15;
    };
  };
} typeSYSCTL_RESCBITS;
sfr volatile typeSYSCTL_RESCBITS SYSCTL_RESCbits absolute 0x400FE05C;

 typedef struct tagSYSCTL_RCCBITS {
  union {
    struct {
      unsigned SYSCTL_RCC_MOSCDIS : 1;
      unsigned SYSCTL_RCC_IOSCDIS : 1;
      unsigned : 2;
      unsigned SYSCTL_RCC_OSCSRC : 2;
      unsigned SYSCTL_RCC_XTAL : 5;
      unsigned SYSCTL_RCC_BYPASS : 1;
      unsigned : 1;
      unsigned SYSCTL_RCC_PWRDN : 1;
      unsigned : 3;
      unsigned SYSCTL_RCC_PWMDIV : 3;
      unsigned SYSCTL_RCC_USEPWMDIV : 1;
      unsigned : 1;
      unsigned SYSCTL_RCC_USESYSDIV : 1;
      unsigned SYSCTL_RCC_SYSDIV : 4;
      unsigned SYSCTL_RCC_ACG : 1;
      unsigned : 4;
    };
  };
} typeSYSCTL_RCCBITS;
sfr volatile typeSYSCTL_RCCBITS SYSCTL_RCCbits absolute 0x400FE060;

 typedef struct tagSYSCTL_GPIOHBCTLBITS {
  union {
    struct {
      unsigned SYSCTL_GPIOHBCTL_PORTA : 1;
      unsigned SYSCTL_GPIOHBCTL_PORTB : 1;
      unsigned SYSCTL_GPIOHBCTL_PORTC : 1;
      unsigned SYSCTL_GPIOHBCTL_PORTD : 1;
      unsigned SYSCTL_GPIOHBCTL_PORTE : 1;
      unsigned SYSCTL_GPIOHBCTL_PORTF : 1;
      unsigned SYSCTL_GPIOHBCTL_PORTG : 1;
      unsigned SYSCTL_GPIOHBCTL_PORTH : 1;
      unsigned SYSCTL_GPIOHBCTL_PORTJ : 1;
      unsigned : 23;
    };
  };
} typeSYSCTL_GPIOHBCTLBITS;
sfr volatile typeSYSCTL_GPIOHBCTLBITS SYSCTL_GPIOHBCTLbits absolute 0x400FE06C;

 typedef struct tagSYSCTL_RCC2BITS {
  union {
    struct {
      unsigned : 4;
      unsigned SYSCTL_RCC2_OSCSRC2 : 3;
      unsigned : 4;
      unsigned SYSCTL_RCC2_BYPASS2 : 1;
      unsigned : 1;
      unsigned SYSCTL_RCC2_PWRDN2 : 1;
      unsigned : 8;
      unsigned SYSCTL_RCC2_SYSDIV2LSB : 1;
      unsigned SYSCTL_RCC2_SYSDIV2 : 6;
      unsigned : 1;
      unsigned SYSCTL_RCC2_DIV400 : 1;
      unsigned SYSCTL_RCC2_USERCC2 : 1;
    };
  };
} typeSYSCTL_RCC2BITS;
sfr volatile typeSYSCTL_RCC2BITS SYSCTL_RCC2bits absolute 0x400FE070;

 typedef struct tagSYSCTL_MOSCCTLBITS {
  union {
    struct {
      unsigned SYSCTL_MOSCCTL_CVAL : 1;
      unsigned SYSCTL_MOSCCTL_MOSCIM : 1;
      unsigned SYSCTL_MOSCCTL_NOXTAL : 1;
      unsigned : 29;
    };
  };
} typeSYSCTL_MOSCCTLBITS;
sfr volatile typeSYSCTL_MOSCCTLBITS SYSCTL_MOSCCTLbits absolute 0x400FE07C;

 typedef struct tagSYSCTL_RCGC0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned SYSCTL_RCGC0_WDT0 : 1;
      unsigned : 2;
      unsigned SYSCTL_RCGC0_HIB : 1;
      unsigned : 1;
      unsigned SYSCTL_RCGC0_ADC0SPD : 2;
      unsigned SYSCTL_RCGC0_ADC1SPD : 2;
      unsigned : 4;
      unsigned SYSCTL_RCGC0_ADC0 : 1;
      unsigned SYSCTL_RCGC0_ADC1 : 1;
      unsigned : 2;
      unsigned SYSCTL_RCGC0_PWM0 : 1;
      unsigned : 3;
      unsigned SYSCTL_RCGC0_CAN0 : 1;
      unsigned SYSCTL_RCGC0_CAN1 : 1;
      unsigned : 2;
      unsigned SYSCTL_RCGC0_WDT1 : 1;
      unsigned : 3;
    };
  };
} typeSYSCTL_RCGC0BITS;
sfr volatile typeSYSCTL_RCGC0BITS SYSCTL_RCGC0bits absolute 0x400FE100;

 typedef struct tagSYSCTL_RCGC1BITS {
  union {
    struct {
      unsigned SYSCTL_RCGC1_UART0 : 1;
      unsigned SYSCTL_RCGC1_UART1 : 1;
      unsigned SYSCTL_RCGC1_UART2 : 1;
      unsigned : 1;
      unsigned SYSCTL_RCGC1_SSI0 : 1;
      unsigned SYSCTL_RCGC1_SSI1 : 1;
      unsigned : 2;
      unsigned SYSCTL_RCGC1_QEI0 : 1;
      unsigned SYSCTL_RCGC1_QEI1 : 1;
      unsigned : 2;
      unsigned SYSCTL_RCGC1_I2C0 : 1;
      unsigned : 1;
      unsigned SYSCTL_RCGC1_I2C1 : 1;
      unsigned : 1;
      unsigned SYSCTL_RCGC1_TIMER0 : 1;
      unsigned SYSCTL_RCGC1_TIMER1 : 1;
      unsigned SYSCTL_RCGC1_TIMER2 : 1;
      unsigned SYSCTL_RCGC1_TIMER3 : 1;
      unsigned : 4;
      unsigned SYSCTL_RCGC1_COMP0 : 1;
      unsigned SYSCTL_RCGC1_COMP1 : 1;
      unsigned SYSCTL_RCGC1_COMP2 : 1;
      unsigned : 5;
    };
  };
} typeSYSCTL_RCGC1BITS;
sfr volatile typeSYSCTL_RCGC1BITS SYSCTL_RCGC1bits absolute 0x400FE104;

 typedef struct tagSYSCTL_RCGC2BITS {
  union {
    struct {
      unsigned SYSCTL_RCGC2_GPIOA : 1;
      unsigned SYSCTL_RCGC2_GPIOB : 1;
      unsigned SYSCTL_RCGC2_GPIOC : 1;
      unsigned SYSCTL_RCGC2_GPIOD : 1;
      unsigned SYSCTL_RCGC2_GPIOE : 1;
      unsigned SYSCTL_RCGC2_GPIOF : 1;
      unsigned SYSCTL_RCGC2_GPIOG : 1;
      unsigned SYSCTL_RCGC2_GPIOH : 1;
      unsigned SYSCTL_RCGC2_GPIOJ : 1;
      unsigned : 4;
      unsigned SYSCTL_RCGC2_UDMA : 1;
      unsigned : 2;
      unsigned SYSCTL_RCGC2_USB0 : 1;
      unsigned : 15;
    };
  };
} typeSYSCTL_RCGC2BITS;
sfr volatile typeSYSCTL_RCGC2BITS SYSCTL_RCGC2bits absolute 0x400FE108;

 typedef struct tagSYSCTL_SCGC0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned SYSCTL_SCGC0_WDT0 : 1;
      unsigned : 2;
      unsigned SYSCTL_SCGC0_HIB : 1;
      unsigned : 9;
      unsigned SYSCTL_SCGC0_ADC0 : 1;
      unsigned SYSCTL_SCGC0_ADC1 : 1;
      unsigned : 2;
      unsigned SYSCTL_SCGC0_PWM0 : 1;
      unsigned : 3;
      unsigned SYSCTL_SCGC0_CAN0 : 1;
      unsigned SYSCTL_SCGC0_CAN1 : 1;
      unsigned : 2;
      unsigned SYSCTL_SCGC0_WDT1 : 1;
      unsigned : 3;
    };
  };
} typeSYSCTL_SCGC0BITS;
sfr volatile typeSYSCTL_SCGC0BITS SYSCTL_SCGC0bits absolute 0x400FE110;

 typedef struct tagSYSCTL_SCGC1BITS {
  union {
    struct {
      unsigned SYSCTL_SCGC1_UART0 : 1;
      unsigned SYSCTL_SCGC1_UART1 : 1;
      unsigned SYSCTL_SCGC1_UART2 : 1;
      unsigned : 1;
      unsigned SYSCTL_SCGC1_SSI0 : 1;
      unsigned SYSCTL_SCGC1_SSI1 : 1;
      unsigned : 2;
      unsigned SYSCTL_SCGC1_QEI0 : 1;
      unsigned SYSCTL_SCGC1_QEI1 : 1;
      unsigned : 2;
      unsigned SYSCTL_SCGC1_I2C0 : 1;
      unsigned : 1;
      unsigned SYSCTL_SCGC1_I2C1 : 1;
      unsigned : 1;
      unsigned SYSCTL_SCGC1_TIMER0 : 1;
      unsigned SYSCTL_SCGC1_TIMER1 : 1;
      unsigned SYSCTL_SCGC1_TIMER2 : 1;
      unsigned SYSCTL_SCGC1_TIMER3 : 1;
      unsigned : 4;
      unsigned SYSCTL_SCGC1_COMP0 : 1;
      unsigned SYSCTL_SCGC1_COMP1 : 1;
      unsigned SYSCTL_SCGC1_COMP2 : 1;
      unsigned : 5;
    };
  };
} typeSYSCTL_SCGC1BITS;
sfr volatile typeSYSCTL_SCGC1BITS SYSCTL_SCGC1bits absolute 0x400FE114;

 typedef struct tagSYSCTL_SCGC2BITS {
  union {
    struct {
      unsigned SYSCTL_SCGC2_GPIOA : 1;
      unsigned SYSCTL_SCGC2_GPIOB : 1;
      unsigned SYSCTL_SCGC2_GPIOC : 1;
      unsigned SYSCTL_SCGC2_GPIOD : 1;
      unsigned SYSCTL_SCGC2_GPIOE : 1;
      unsigned SYSCTL_SCGC2_GPIOF : 1;
      unsigned SYSCTL_SCGC2_GPIOG : 1;
      unsigned SYSCTL_SCGC2_GPIOH : 1;
      unsigned SYSCTL_SCGC2_GPIOJ : 1;
      unsigned : 4;
      unsigned SYSCTL_SCGC2_UDMA : 1;
      unsigned : 2;
      unsigned SYSCTL_SCGC2_USB0 : 1;
      unsigned : 15;
    };
  };
} typeSYSCTL_SCGC2BITS;
sfr volatile typeSYSCTL_SCGC2BITS SYSCTL_SCGC2bits absolute 0x400FE118;

 typedef struct tagSYSCTL_DCGC0BITS {
  union {
    struct {
      unsigned : 3;
      unsigned SYSCTL_DCGC0_WDT0 : 1;
      unsigned : 2;
      unsigned SYSCTL_DCGC0_HIB : 1;
      unsigned : 9;
      unsigned SYSCTL_DCGC0_ADC0 : 1;
      unsigned SYSCTL_DCGC0_ADC1 : 1;
      unsigned : 2;
      unsigned SYSCTL_DCGC0_PWM0 : 1;
      unsigned : 3;
      unsigned SYSCTL_DCGC0_CAN0 : 1;
      unsigned SYSCTL_DCGC0_CAN1 : 1;
      unsigned : 2;
      unsigned SYSCTL_DCGC0_WDT1 : 1;
      unsigned : 3;
    };
  };
} typeSYSCTL_DCGC0BITS;
sfr volatile typeSYSCTL_DCGC0BITS SYSCTL_DCGC0bits absolute 0x400FE120;

 typedef struct tagSYSCTL_DCGC1BITS {
  union {
    struct {
      unsigned SYSCTL_DCGC1_UART0 : 1;
      unsigned SYSCTL_DCGC1_UART1 : 1;
      unsigned SYSCTL_DCGC1_UART2 : 1;
      unsigned : 1;
      unsigned SYSCTL_DCGC1_SSI0 : 1;
      unsigned SYSCTL_DCGC1_SSI1 : 1;
      unsigned : 2;
      unsigned SYSCTL_DCGC1_QEI0 : 1;
      unsigned SYSCTL_DCGC1_QEI1 : 1;
      unsigned : 2;
      unsigned SYSCTL_DCGC1_I2C0 : 1;
      unsigned : 1;
      unsigned SYSCTL_DCGC1_I2C1 : 1;
      unsigned : 1;
      unsigned SYSCTL_DCGC1_TIMER0 : 1;
      unsigned SYSCTL_DCGC1_TIMER1 : 1;
      unsigned SYSCTL_DCGC1_TIMER2 : 1;
      unsigned SYSCTL_DCGC1_TIMER3 : 1;
      unsigned : 4;
      unsigned SYSCTL_DCGC1_COMP0 : 1;
      unsigned SYSCTL_DCGC1_COMP1 : 1;
      unsigned SYSCTL_DCGC1_COMP2 : 1;
      unsigned : 5;
    };
  };
} typeSYSCTL_DCGC1BITS;
sfr volatile typeSYSCTL_DCGC1BITS SYSCTL_DCGC1bits absolute 0x400FE124;

 typedef struct tagSYSCTL_DCGC2BITS {
  union {
    struct {
      unsigned SYSCTL_DCGC2_GPIOA : 1;
      unsigned SYSCTL_DCGC2_GPIOB : 1;
      unsigned SYSCTL_DCGC2_GPIOC : 1;
      unsigned SYSCTL_DCGC2_GPIOD : 1;
      unsigned SYSCTL_DCGC2_GPIOE : 1;
      unsigned SYSCTL_DCGC2_GPIOF : 1;
      unsigned SYSCTL_DCGC2_GPIOG : 1;
      unsigned SYSCTL_DCGC2_GPIOH : 1;
      unsigned SYSCTL_DCGC2_GPIOJ : 1;
      unsigned : 4;
      unsigned SYSCTL_DCGC2_UDMA : 1;
      unsigned : 2;
      unsigned SYSCTL_DCGC2_USB0 : 1;
      unsigned : 15;
    };
  };
} typeSYSCTL_DCGC2BITS;
sfr volatile typeSYSCTL_DCGC2BITS SYSCTL_DCGC2bits absolute 0x400FE128;

 typedef struct tagSYSCTL_DSLPCLKCFGBITS {
  union {
    struct {
      unsigned : 4;
      unsigned SYSCTL_DSLPCLKCFG_O : 3;
      unsigned : 16;
      unsigned SYSCTL_DSLPCLKCFG_D : 6;
      unsigned : 3;
    };
  };
} typeSYSCTL_DSLPCLKCFGBITS;
sfr volatile typeSYSCTL_DSLPCLKCFGBITS SYSCTL_DSLPCLKCFGbits absolute 0x400FE144;

 typedef struct tagSYSCTL_SYSPROPBITS {
  union {
    struct {
      unsigned SYSCTL_SYSPROP_FPU : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SYSPROPBITS;
sfr volatile typeSYSCTL_SYSPROPBITS SYSCTL_SYSPROPbits absolute 0x400FE14C;

 typedef struct tagSYSCTL_PIOSCCALBITS {
  union {
    struct {
      unsigned SYSCTL_PIOSCCAL_UT : 7;
      unsigned : 1;
      unsigned SYSCTL_PIOSCCAL_UPDATE : 1;
      unsigned SYSCTL_PIOSCCAL_CAL : 1;
      unsigned : 21;
      unsigned SYSCTL_PIOSCCAL_UTEN : 1;
    };
  };
} typeSYSCTL_PIOSCCALBITS;
sfr volatile typeSYSCTL_PIOSCCALBITS SYSCTL_PIOSCCALbits absolute 0x400FE150;

 typedef struct tagSYSCTL_PIOSCSTATBITS {
  union {
    struct {
      unsigned SYSCTL_PIOSCSTAT_CT : 7;
      unsigned : 1;
      unsigned SYSCTL_PIOSCSTAT_CR : 2;
      unsigned : 6;
      unsigned SYSCTL_PIOSCSTAT_DT : 7;
      unsigned : 9;
    };
  };
} typeSYSCTL_PIOSCSTATBITS;
sfr volatile typeSYSCTL_PIOSCSTATBITS SYSCTL_PIOSCSTATbits absolute 0x400FE154;

 typedef struct tagSYSCTL_PLLFREQ0BITS {
  union {
    struct {
      unsigned SYSCTL_PLLFREQ0_MINT : 10;
      unsigned SYSCTL_PLLFREQ0_MFRAC : 10;
      unsigned : 12;
    };
  };
} typeSYSCTL_PLLFREQ0BITS;
sfr volatile typeSYSCTL_PLLFREQ0BITS SYSCTL_PLLFREQ0bits absolute 0x400FE160;

 typedef struct tagSYSCTL_PLLFREQ1BITS {
  union {
    struct {
      unsigned SYSCTL_PLLFREQ1_N : 5;
      unsigned : 3;
      unsigned SYSCTL_PLLFREQ1_Q : 5;
      unsigned : 19;
    };
  };
} typeSYSCTL_PLLFREQ1BITS;
sfr volatile typeSYSCTL_PLLFREQ1BITS SYSCTL_PLLFREQ1bits absolute 0x400FE164;

 typedef struct tagSYSCTL_PLLSTATBITS {
  union {
    struct {
      unsigned SYSCTL_PLLSTAT_LOCK : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PLLSTATBITS;
sfr volatile typeSYSCTL_PLLSTATBITS SYSCTL_PLLSTATbits absolute 0x400FE168;

 typedef struct tagSYSCTL_DC9BITS {
  union {
    struct {
      unsigned SYSCTL_DC9_ADC0DC0 : 1;
      unsigned SYSCTL_DC9_ADC0DC1 : 1;
      unsigned SYSCTL_DC9_ADC0DC2 : 1;
      unsigned SYSCTL_DC9_ADC0DC3 : 1;
      unsigned SYSCTL_DC9_ADC0DC4 : 1;
      unsigned SYSCTL_DC9_ADC0DC5 : 1;
      unsigned SYSCTL_DC9_ADC0DC6 : 1;
      unsigned SYSCTL_DC9_ADC0DC7 : 1;
      unsigned : 8;
      unsigned SYSCTL_DC9_ADC1DC0 : 1;
      unsigned SYSCTL_DC9_ADC1DC1 : 1;
      unsigned SYSCTL_DC9_ADC1DC2 : 1;
      unsigned SYSCTL_DC9_ADC1DC3 : 1;
      unsigned SYSCTL_DC9_ADC1DC4 : 1;
      unsigned SYSCTL_DC9_ADC1DC5 : 1;
      unsigned SYSCTL_DC9_ADC1DC6 : 1;
      unsigned SYSCTL_DC9_ADC1DC7 : 1;
      unsigned : 8;
    };
  };
} typeSYSCTL_DC9BITS;
sfr volatile typeSYSCTL_DC9BITS SYSCTL_DC9bits absolute 0x400FE190;

 typedef struct tagSYSCTL_NVMSTATBITS {
  union {
    struct {
      unsigned SYSCTL_NVMSTAT_FWB : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_NVMSTATBITS;
sfr volatile typeSYSCTL_NVMSTATBITS SYSCTL_NVMSTATbits absolute 0x400FE1A0;

 typedef struct tagSYSCTL_PPWDBITS {
  union {
    struct {
      unsigned SYSCTL_PPWD_P0 : 1;
      unsigned SYSCTL_PPWD_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PPWDBITS;
sfr volatile typeSYSCTL_PPWDBITS SYSCTL_PPWDbits absolute 0x400FE300;

 typedef struct tagSYSCTL_PPTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_PPTIMER_P0 : 1;
      unsigned SYSCTL_PPTIMER_P1 : 1;
      unsigned SYSCTL_PPTIMER_P2 : 1;
      unsigned SYSCTL_PPTIMER_P3 : 1;
      unsigned SYSCTL_PPTIMER_P4 : 1;
      unsigned SYSCTL_PPTIMER_P5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_PPTIMERBITS;
sfr volatile typeSYSCTL_PPTIMERBITS SYSCTL_PPTIMERbits absolute 0x400FE304;

 typedef struct tagSYSCTL_PPGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_PPGPIO_P0 : 1;
      unsigned SYSCTL_PPGPIO_P1 : 1;
      unsigned SYSCTL_PPGPIO_P2 : 1;
      unsigned SYSCTL_PPGPIO_P3 : 1;
      unsigned SYSCTL_PPGPIO_P4 : 1;
      unsigned SYSCTL_PPGPIO_P5 : 1;
      unsigned SYSCTL_PPGPIO_P6 : 1;
      unsigned SYSCTL_PPGPIO_P7 : 1;
      unsigned SYSCTL_PPGPIO_P8 : 1;
      unsigned SYSCTL_PPGPIO_P9 : 1;
      unsigned SYSCTL_PPGPIO_P10 : 1;
      unsigned SYSCTL_PPGPIO_P11 : 1;
      unsigned SYSCTL_PPGPIO_P12 : 1;
      unsigned SYSCTL_PPGPIO_P13 : 1;
      unsigned SYSCTL_PPGPIO_P14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_PPGPIOBITS;
sfr volatile typeSYSCTL_PPGPIOBITS SYSCTL_PPGPIObits absolute 0x400FE308;

 typedef struct tagSYSCTL_PPDMABITS {
  union {
    struct {
      unsigned SYSCTL_PPDMA_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPDMABITS;
sfr volatile typeSYSCTL_PPDMABITS SYSCTL_PPDMAbits absolute 0x400FE30C;

 typedef struct tagSYSCTL_PPHIBBITS {
  union {
    struct {
      unsigned SYSCTL_PPHIB_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPHIBBITS;
sfr volatile typeSYSCTL_PPHIBBITS SYSCTL_PPHIBbits absolute 0x400FE314;

 typedef struct tagSYSCTL_PPUARTBITS {
  union {
    struct {
      unsigned SYSCTL_PPUART_P0 : 1;
      unsigned SYSCTL_PPUART_P1 : 1;
      unsigned SYSCTL_PPUART_P2 : 1;
      unsigned SYSCTL_PPUART_P3 : 1;
      unsigned SYSCTL_PPUART_P4 : 1;
      unsigned SYSCTL_PPUART_P5 : 1;
      unsigned SYSCTL_PPUART_P6 : 1;
      unsigned SYSCTL_PPUART_P7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_PPUARTBITS;
sfr volatile typeSYSCTL_PPUARTBITS SYSCTL_PPUARTbits absolute 0x400FE318;

 typedef struct tagSYSCTL_PPSSIBITS {
  union {
    struct {
      unsigned SYSCTL_PPSSI_P0 : 1;
      unsigned SYSCTL_PPSSI_P1 : 1;
      unsigned SYSCTL_PPSSI_P2 : 1;
      unsigned SYSCTL_PPSSI_P3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_PPSSIBITS;
sfr volatile typeSYSCTL_PPSSIBITS SYSCTL_PPSSIbits absolute 0x400FE31C;

 typedef struct tagSYSCTL_PPI2CBITS {
  union {
    struct {
      unsigned SYSCTL_PPI2C_P0 : 1;
      unsigned SYSCTL_PPI2C_P1 : 1;
      unsigned SYSCTL_PPI2C_P2 : 1;
      unsigned SYSCTL_PPI2C_P3 : 1;
      unsigned SYSCTL_PPI2C_P4 : 1;
      unsigned SYSCTL_PPI2C_P5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_PPI2CBITS;
sfr volatile typeSYSCTL_PPI2CBITS SYSCTL_PPI2Cbits absolute 0x400FE320;

 typedef struct tagSYSCTL_PPUSBBITS {
  union {
    struct {
      unsigned SYSCTL_PPUSB_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPUSBBITS;
sfr volatile typeSYSCTL_PPUSBBITS SYSCTL_PPUSBbits absolute 0x400FE328;

 typedef struct tagSYSCTL_PPCANBITS {
  union {
    struct {
      unsigned SYSCTL_PPCAN_P0 : 1;
      unsigned SYSCTL_PPCAN_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PPCANBITS;
sfr volatile typeSYSCTL_PPCANBITS SYSCTL_PPCANbits absolute 0x400FE334;

 typedef struct tagSYSCTL_PPADCBITS {
  union {
    struct {
      unsigned SYSCTL_PPADC_P0 : 1;
      unsigned SYSCTL_PPADC_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PPADCBITS;
sfr volatile typeSYSCTL_PPADCBITS SYSCTL_PPADCbits absolute 0x400FE338;

 typedef struct tagSYSCTL_PPACMPBITS {
  union {
    struct {
      unsigned SYSCTL_PPACMP_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPACMPBITS;
sfr volatile typeSYSCTL_PPACMPBITS SYSCTL_PPACMPbits absolute 0x400FE33C;

 typedef struct tagSYSCTL_PPPWMBITS {
  union {
    struct {
      unsigned SYSCTL_PPPWM_P0 : 1;
      unsigned SYSCTL_PPPWM_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PPPWMBITS;
sfr volatile typeSYSCTL_PPPWMBITS SYSCTL_PPPWMbits absolute 0x400FE340;

 typedef struct tagSYSCTL_PPQEIBITS {
  union {
    struct {
      unsigned SYSCTL_PPQEI_P0 : 1;
      unsigned SYSCTL_PPQEI_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PPQEIBITS;
sfr volatile typeSYSCTL_PPQEIBITS SYSCTL_PPQEIbits absolute 0x400FE344;

 typedef struct tagSYSCTL_PPEEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_PPEEPROM_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PPEEPROMBITS;
sfr volatile typeSYSCTL_PPEEPROMBITS SYSCTL_PPEEPROMbits absolute 0x400FE358;

 typedef struct tagSYSCTL_PPWTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_PPWTIMER_P0 : 1;
      unsigned SYSCTL_PPWTIMER_P1 : 1;
      unsigned SYSCTL_PPWTIMER_P2 : 1;
      unsigned SYSCTL_PPWTIMER_P3 : 1;
      unsigned SYSCTL_PPWTIMER_P4 : 1;
      unsigned SYSCTL_PPWTIMER_P5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_PPWTIMERBITS;
sfr volatile typeSYSCTL_PPWTIMERBITS SYSCTL_PPWTIMERbits absolute 0x400FE35C;

 typedef struct tagSYSCTL_SRWDBITS {
  union {
    struct {
      unsigned SYSCTL_SRWD_R0 : 1;
      unsigned SYSCTL_SRWD_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SRWDBITS;
sfr volatile typeSYSCTL_SRWDBITS SYSCTL_SRWDbits absolute 0x400FE500;

 typedef struct tagSYSCTL_SRTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_SRTIMER_R0 : 1;
      unsigned SYSCTL_SRTIMER_R1 : 1;
      unsigned SYSCTL_SRTIMER_R2 : 1;
      unsigned SYSCTL_SRTIMER_R3 : 1;
      unsigned SYSCTL_SRTIMER_R4 : 1;
      unsigned SYSCTL_SRTIMER_R5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_SRTIMERBITS;
sfr volatile typeSYSCTL_SRTIMERBITS SYSCTL_SRTIMERbits absolute 0x400FE504;

 typedef struct tagSYSCTL_SRGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_SRGPIO_R0 : 1;
      unsigned SYSCTL_SRGPIO_R1 : 1;
      unsigned SYSCTL_SRGPIO_R2 : 1;
      unsigned SYSCTL_SRGPIO_R3 : 1;
      unsigned SYSCTL_SRGPIO_R4 : 1;
      unsigned SYSCTL_SRGPIO_R5 : 1;
      unsigned SYSCTL_SRGPIO_R6 : 1;
      unsigned SYSCTL_SRGPIO_R7 : 1;
      unsigned SYSCTL_SRGPIO_R8 : 1;
      unsigned SYSCTL_SRGPIO_R9 : 1;
      unsigned SYSCTL_SRGPIO_R10 : 1;
      unsigned SYSCTL_SRGPIO_R11 : 1;
      unsigned SYSCTL_SRGPIO_R12 : 1;
      unsigned SYSCTL_SRGPIO_R13 : 1;
      unsigned SYSCTL_SRGPIO_R14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_SRGPIOBITS;
sfr volatile typeSYSCTL_SRGPIOBITS SYSCTL_SRGPIObits absolute 0x400FE508;

 typedef struct tagSYSCTL_SRDMABITS {
  union {
    struct {
      unsigned SYSCTL_SRDMA_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SRDMABITS;
sfr volatile typeSYSCTL_SRDMABITS SYSCTL_SRDMAbits absolute 0x400FE50C;

 typedef struct tagSYSCTL_SRHIBBITS {
  union {
    struct {
      unsigned SYSCTL_SRHIB_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SRHIBBITS;
sfr volatile typeSYSCTL_SRHIBBITS SYSCTL_SRHIBbits absolute 0x400FE514;

 typedef struct tagSYSCTL_SRUARTBITS {
  union {
    struct {
      unsigned SYSCTL_SRUART_R0 : 1;
      unsigned SYSCTL_SRUART_R1 : 1;
      unsigned SYSCTL_SRUART_R2 : 1;
      unsigned SYSCTL_SRUART_R3 : 1;
      unsigned SYSCTL_SRUART_R4 : 1;
      unsigned SYSCTL_SRUART_R5 : 1;
      unsigned SYSCTL_SRUART_R6 : 1;
      unsigned SYSCTL_SRUART_R7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_SRUARTBITS;
sfr volatile typeSYSCTL_SRUARTBITS SYSCTL_SRUARTbits absolute 0x400FE518;

 typedef struct tagSYSCTL_SRSSIBITS {
  union {
    struct {
      unsigned SYSCTL_SRSSI_R0 : 1;
      unsigned SYSCTL_SRSSI_R1 : 1;
      unsigned SYSCTL_SRSSI_R2 : 1;
      unsigned SYSCTL_SRSSI_R3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_SRSSIBITS;
sfr volatile typeSYSCTL_SRSSIBITS SYSCTL_SRSSIbits absolute 0x400FE51C;

 typedef struct tagSYSCTL_SRI2CBITS {
  union {
    struct {
      unsigned SYSCTL_SRI2C_R0 : 1;
      unsigned SYSCTL_SRI2C_R1 : 1;
      unsigned SYSCTL_SRI2C_R2 : 1;
      unsigned SYSCTL_SRI2C_R3 : 1;
      unsigned SYSCTL_SRI2C_R4 : 1;
      unsigned SYSCTL_SRI2C_R5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_SRI2CBITS;
sfr volatile typeSYSCTL_SRI2CBITS SYSCTL_SRI2Cbits absolute 0x400FE520;

 typedef struct tagSYSCTL_SRCANBITS {
  union {
    struct {
      unsigned SYSCTL_SRCAN_R0 : 1;
      unsigned SYSCTL_SRCAN_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SRCANBITS;
sfr volatile typeSYSCTL_SRCANBITS SYSCTL_SRCANbits absolute 0x400FE534;

 typedef struct tagSYSCTL_SRADCBITS {
  union {
    struct {
      unsigned SYSCTL_SRADC_R0 : 1;
      unsigned SYSCTL_SRADC_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SRADCBITS;
sfr volatile typeSYSCTL_SRADCBITS SYSCTL_SRADCbits absolute 0x400FE538;

 typedef struct tagSYSCTL_SRACMPBITS {
  union {
    struct {
      unsigned SYSCTL_SRACMP_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SRACMPBITS;
sfr volatile typeSYSCTL_SRACMPBITS SYSCTL_SRACMPbits absolute 0x400FE53C;

 typedef struct tagSYSCTL_SRPWMBITS {
  union {
    struct {
      unsigned SYSCTL_SRPWM_R0 : 1;
      unsigned SYSCTL_SRPWM_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SRPWMBITS;
sfr volatile typeSYSCTL_SRPWMBITS SYSCTL_SRPWMbits absolute 0x400FE540;

 typedef struct tagSYSCTL_SRQEIBITS {
  union {
    struct {
      unsigned SYSCTL_SRQEI_R0 : 1;
      unsigned SYSCTL_SRQEI_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SRQEIBITS;
sfr volatile typeSYSCTL_SRQEIBITS SYSCTL_SRQEIbits absolute 0x400FE544;

 typedef struct tagSYSCTL_SREEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_SREEPROM_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SREEPROMBITS;
sfr volatile typeSYSCTL_SREEPROMBITS SYSCTL_SREEPROMbits absolute 0x400FE558;

 typedef struct tagSYSCTL_SRWTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_SRWTIMER_R0 : 1;
      unsigned SYSCTL_SRWTIMER_R1 : 1;
      unsigned SYSCTL_SRWTIMER_R2 : 1;
      unsigned SYSCTL_SRWTIMER_R3 : 1;
      unsigned SYSCTL_SRWTIMER_R4 : 1;
      unsigned SYSCTL_SRWTIMER_R5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_SRWTIMERBITS;
sfr volatile typeSYSCTL_SRWTIMERBITS SYSCTL_SRWTIMERbits absolute 0x400FE55C;

 typedef struct tagSYSCTL_RCGCWDBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCWD_R0 : 1;
      unsigned SYSCTL_RCGCWD_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_RCGCWDBITS;
sfr volatile typeSYSCTL_RCGCWDBITS SYSCTL_RCGCWDbits absolute 0x400FE600;

 typedef struct tagSYSCTL_RCGCTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCTIMER_R0 : 1;
      unsigned SYSCTL_RCGCTIMER_R1 : 1;
      unsigned SYSCTL_RCGCTIMER_R2 : 1;
      unsigned SYSCTL_RCGCTIMER_R3 : 1;
      unsigned SYSCTL_RCGCTIMER_R4 : 1;
      unsigned SYSCTL_RCGCTIMER_R5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_RCGCTIMERBITS;
sfr volatile typeSYSCTL_RCGCTIMERBITS SYSCTL_RCGCTIMERbits absolute 0x400FE604;

 typedef struct tagSYSCTL_RCGCGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCGPIO_R0 : 1;
      unsigned SYSCTL_RCGCGPIO_R1 : 1;
      unsigned SYSCTL_RCGCGPIO_R2 : 1;
      unsigned SYSCTL_RCGCGPIO_R3 : 1;
      unsigned SYSCTL_RCGCGPIO_R4 : 1;
      unsigned SYSCTL_RCGCGPIO_R5 : 1;
      unsigned SYSCTL_RCGCGPIO_R6 : 1;
      unsigned SYSCTL_RCGCGPIO_R7 : 1;
      unsigned SYSCTL_RCGCGPIO_R8 : 1;
      unsigned SYSCTL_RCGCGPIO_R9 : 1;
      unsigned SYSCTL_RCGCGPIO_R10 : 1;
      unsigned SYSCTL_RCGCGPIO_R11 : 1;
      unsigned SYSCTL_RCGCGPIO_R12 : 1;
      unsigned SYSCTL_RCGCGPIO_R13 : 1;
      unsigned SYSCTL_RCGCGPIO_R14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_RCGCGPIOBITS;
sfr volatile typeSYSCTL_RCGCGPIOBITS SYSCTL_RCGCGPIObits absolute 0x400FE608;

 typedef struct tagSYSCTL_RCGCDMABITS {
  union {
    struct {
      unsigned SYSCTL_RCGCDMA_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCDMABITS;
sfr volatile typeSYSCTL_RCGCDMABITS SYSCTL_RCGCDMAbits absolute 0x400FE60C;

 typedef struct tagSYSCTL_RCGCHIBBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCHIB_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCHIBBITS;
sfr volatile typeSYSCTL_RCGCHIBBITS SYSCTL_RCGCHIBbits absolute 0x400FE614;

 typedef struct tagSYSCTL_RCGCUARTBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCUART_R0 : 1;
      unsigned SYSCTL_RCGCUART_R1 : 1;
      unsigned SYSCTL_RCGCUART_R2 : 1;
      unsigned SYSCTL_RCGCUART_R3 : 1;
      unsigned SYSCTL_RCGCUART_R4 : 1;
      unsigned SYSCTL_RCGCUART_R5 : 1;
      unsigned SYSCTL_RCGCUART_R6 : 1;
      unsigned SYSCTL_RCGCUART_R7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_RCGCUARTBITS;
sfr volatile typeSYSCTL_RCGCUARTBITS SYSCTL_RCGCUARTbits absolute 0x400FE618;

 typedef struct tagSYSCTL_RCGCSSIBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCSSI_R0 : 1;
      unsigned SYSCTL_RCGCSSI_R1 : 1;
      unsigned SYSCTL_RCGCSSI_R2 : 1;
      unsigned SYSCTL_RCGCSSI_R3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_RCGCSSIBITS;
sfr volatile typeSYSCTL_RCGCSSIBITS SYSCTL_RCGCSSIbits absolute 0x400FE61C;

 typedef struct tagSYSCTL_RCGCI2CBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCI2C_R0 : 1;
      unsigned SYSCTL_RCGCI2C_R1 : 1;
      unsigned SYSCTL_RCGCI2C_R2 : 1;
      unsigned SYSCTL_RCGCI2C_R3 : 1;
      unsigned SYSCTL_RCGCI2C_R4 : 1;
      unsigned SYSCTL_RCGCI2C_R5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_RCGCI2CBITS;
sfr volatile typeSYSCTL_RCGCI2CBITS SYSCTL_RCGCI2Cbits absolute 0x400FE620;

 typedef struct tagSYSCTL_RCGCCANBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCCAN_R0 : 1;
      unsigned SYSCTL_RCGCCAN_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_RCGCCANBITS;
sfr volatile typeSYSCTL_RCGCCANBITS SYSCTL_RCGCCANbits absolute 0x400FE634;

 typedef struct tagSYSCTL_RCGCADCBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCADC_R0 : 1;
      unsigned SYSCTL_RCGCADC_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_RCGCADCBITS;
sfr volatile typeSYSCTL_RCGCADCBITS SYSCTL_RCGCADCbits absolute 0x400FE638;

 typedef struct tagSYSCTL_RCGCACMPBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCACMP_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCACMPBITS;
sfr volatile typeSYSCTL_RCGCACMPBITS SYSCTL_RCGCACMPbits absolute 0x400FE63C;

 typedef struct tagSYSCTL_RCGCPWMBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCPWM_R0 : 1;
      unsigned SYSCTL_RCGCPWM_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_RCGCPWMBITS;
sfr volatile typeSYSCTL_RCGCPWMBITS SYSCTL_RCGCPWMbits absolute 0x400FE640;

 typedef struct tagSYSCTL_RCGCQEIBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCQEI_R0 : 1;
      unsigned SYSCTL_RCGCQEI_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_RCGCQEIBITS;
sfr volatile typeSYSCTL_RCGCQEIBITS SYSCTL_RCGCQEIbits absolute 0x400FE644;

 typedef struct tagSYSCTL_RCGCEEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCEEPROM_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_RCGCEEPROMBITS;
sfr volatile typeSYSCTL_RCGCEEPROMBITS SYSCTL_RCGCEEPROMbits absolute 0x400FE658;

 typedef struct tagSYSCTL_RCGCWTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_RCGCWTIMER_R0 : 1;
      unsigned SYSCTL_RCGCWTIMER_R1 : 1;
      unsigned SYSCTL_RCGCWTIMER_R2 : 1;
      unsigned SYSCTL_RCGCWTIMER_R3 : 1;
      unsigned SYSCTL_RCGCWTIMER_R4 : 1;
      unsigned SYSCTL_RCGCWTIMER_R5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_RCGCWTIMERBITS;
sfr volatile typeSYSCTL_RCGCWTIMERBITS SYSCTL_RCGCWTIMERbits absolute 0x400FE65C;

 typedef struct tagSYSCTL_SCGCWDBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCWD_S0 : 1;
      unsigned SYSCTL_SCGCWD_S1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SCGCWDBITS;
sfr volatile typeSYSCTL_SCGCWDBITS SYSCTL_SCGCWDbits absolute 0x400FE700;

 typedef struct tagSYSCTL_SCGCTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCTIMER_S0 : 1;
      unsigned SYSCTL_SCGCTIMER_S1 : 1;
      unsigned SYSCTL_SCGCTIMER_S2 : 1;
      unsigned SYSCTL_SCGCTIMER_S3 : 1;
      unsigned SYSCTL_SCGCTIMER_S4 : 1;
      unsigned SYSCTL_SCGCTIMER_S5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_SCGCTIMERBITS;
sfr volatile typeSYSCTL_SCGCTIMERBITS SYSCTL_SCGCTIMERbits absolute 0x400FE704;

 typedef struct tagSYSCTL_SCGCGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCGPIO_S0 : 1;
      unsigned SYSCTL_SCGCGPIO_S1 : 1;
      unsigned SYSCTL_SCGCGPIO_S2 : 1;
      unsigned SYSCTL_SCGCGPIO_S3 : 1;
      unsigned SYSCTL_SCGCGPIO_S4 : 1;
      unsigned SYSCTL_SCGCGPIO_S5 : 1;
      unsigned SYSCTL_SCGCGPIO_S6 : 1;
      unsigned SYSCTL_SCGCGPIO_S7 : 1;
      unsigned SYSCTL_SCGCGPIO_S8 : 1;
      unsigned SYSCTL_SCGCGPIO_S9 : 1;
      unsigned SYSCTL_SCGCGPIO_S10 : 1;
      unsigned SYSCTL_SCGCGPIO_S11 : 1;
      unsigned SYSCTL_SCGCGPIO_S12 : 1;
      unsigned SYSCTL_SCGCGPIO_S13 : 1;
      unsigned SYSCTL_SCGCGPIO_S14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_SCGCGPIOBITS;
sfr volatile typeSYSCTL_SCGCGPIOBITS SYSCTL_SCGCGPIObits absolute 0x400FE708;

 typedef struct tagSYSCTL_SCGCDMABITS {
  union {
    struct {
      unsigned SYSCTL_SCGCDMA_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCDMABITS;
sfr volatile typeSYSCTL_SCGCDMABITS SYSCTL_SCGCDMAbits absolute 0x400FE70C;

 typedef struct tagSYSCTL_SCGCHIBBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCHIB_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCHIBBITS;
sfr volatile typeSYSCTL_SCGCHIBBITS SYSCTL_SCGCHIBbits absolute 0x400FE714;

 typedef struct tagSYSCTL_SCGCUARTBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCUART_S0 : 1;
      unsigned SYSCTL_SCGCUART_S1 : 1;
      unsigned SYSCTL_SCGCUART_S2 : 1;
      unsigned SYSCTL_SCGCUART_S3 : 1;
      unsigned SYSCTL_SCGCUART_S4 : 1;
      unsigned SYSCTL_SCGCUART_S5 : 1;
      unsigned SYSCTL_SCGCUART_S6 : 1;
      unsigned SYSCTL_SCGCUART_S7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_SCGCUARTBITS;
sfr volatile typeSYSCTL_SCGCUARTBITS SYSCTL_SCGCUARTbits absolute 0x400FE718;

 typedef struct tagSYSCTL_SCGCSSIBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCSSI_S0 : 1;
      unsigned SYSCTL_SCGCSSI_S1 : 1;
      unsigned SYSCTL_SCGCSSI_S2 : 1;
      unsigned SYSCTL_SCGCSSI_S3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_SCGCSSIBITS;
sfr volatile typeSYSCTL_SCGCSSIBITS SYSCTL_SCGCSSIbits absolute 0x400FE71C;

 typedef struct tagSYSCTL_SCGCI2CBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCI2C_S0 : 1;
      unsigned SYSCTL_SCGCI2C_S1 : 1;
      unsigned SYSCTL_SCGCI2C_S2 : 1;
      unsigned SYSCTL_SCGCI2C_S3 : 1;
      unsigned SYSCTL_SCGCI2C_S4 : 1;
      unsigned SYSCTL_SCGCI2C_S5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_SCGCI2CBITS;
sfr volatile typeSYSCTL_SCGCI2CBITS SYSCTL_SCGCI2Cbits absolute 0x400FE720;

 typedef struct tagSYSCTL_SCGCCANBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCCAN_S0 : 1;
      unsigned SYSCTL_SCGCCAN_S1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SCGCCANBITS;
sfr volatile typeSYSCTL_SCGCCANBITS SYSCTL_SCGCCANbits absolute 0x400FE734;

 typedef struct tagSYSCTL_SCGCADCBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCADC_S0 : 1;
      unsigned SYSCTL_SCGCADC_S1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SCGCADCBITS;
sfr volatile typeSYSCTL_SCGCADCBITS SYSCTL_SCGCADCbits absolute 0x400FE738;

 typedef struct tagSYSCTL_SCGCACMPBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCACMP_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCACMPBITS;
sfr volatile typeSYSCTL_SCGCACMPBITS SYSCTL_SCGCACMPbits absolute 0x400FE73C;

 typedef struct tagSYSCTL_SCGCPWMBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCPWM_S0 : 1;
      unsigned SYSCTL_SCGCPWM_S1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SCGCPWMBITS;
sfr volatile typeSYSCTL_SCGCPWMBITS SYSCTL_SCGCPWMbits absolute 0x400FE740;

 typedef struct tagSYSCTL_SCGCQEIBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCQEI_S0 : 1;
      unsigned SYSCTL_SCGCQEI_S1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_SCGCQEIBITS;
sfr volatile typeSYSCTL_SCGCQEIBITS SYSCTL_SCGCQEIbits absolute 0x400FE744;

 typedef struct tagSYSCTL_SCGCEEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCEEPROM_S0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_SCGCEEPROMBITS;
sfr volatile typeSYSCTL_SCGCEEPROMBITS SYSCTL_SCGCEEPROMbits absolute 0x400FE758;

 typedef struct tagSYSCTL_SCGCWTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_SCGCWTIMER_S0 : 1;
      unsigned SYSCTL_SCGCWTIMER_S1 : 1;
      unsigned SYSCTL_SCGCWTIMER_S2 : 1;
      unsigned SYSCTL_SCGCWTIMER_S3 : 1;
      unsigned SYSCTL_SCGCWTIMER_S4 : 1;
      unsigned SYSCTL_SCGCWTIMER_S5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_SCGCWTIMERBITS;
sfr volatile typeSYSCTL_SCGCWTIMERBITS SYSCTL_SCGCWTIMERbits absolute 0x400FE75C;

 typedef struct tagSYSCTL_DCGCWDBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCWD_D0 : 1;
      unsigned SYSCTL_DCGCWD_D1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_DCGCWDBITS;
sfr volatile typeSYSCTL_DCGCWDBITS SYSCTL_DCGCWDbits absolute 0x400FE800;

 typedef struct tagSYSCTL_DCGCTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCTIMER_D0 : 1;
      unsigned SYSCTL_DCGCTIMER_D1 : 1;
      unsigned SYSCTL_DCGCTIMER_D2 : 1;
      unsigned SYSCTL_DCGCTIMER_D3 : 1;
      unsigned SYSCTL_DCGCTIMER_D4 : 1;
      unsigned SYSCTL_DCGCTIMER_D5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_DCGCTIMERBITS;
sfr volatile typeSYSCTL_DCGCTIMERBITS SYSCTL_DCGCTIMERbits absolute 0x400FE804;

 typedef struct tagSYSCTL_DCGCGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCGPIO_D0 : 1;
      unsigned SYSCTL_DCGCGPIO_D1 : 1;
      unsigned SYSCTL_DCGCGPIO_D2 : 1;
      unsigned SYSCTL_DCGCGPIO_D3 : 1;
      unsigned SYSCTL_DCGCGPIO_D4 : 1;
      unsigned SYSCTL_DCGCGPIO_D5 : 1;
      unsigned SYSCTL_DCGCGPIO_D6 : 1;
      unsigned SYSCTL_DCGCGPIO_D7 : 1;
      unsigned SYSCTL_DCGCGPIO_D8 : 1;
      unsigned SYSCTL_DCGCGPIO_D9 : 1;
      unsigned SYSCTL_DCGCGPIO_D10 : 1;
      unsigned SYSCTL_DCGCGPIO_D11 : 1;
      unsigned SYSCTL_DCGCGPIO_D12 : 1;
      unsigned SYSCTL_DCGCGPIO_D13 : 1;
      unsigned SYSCTL_DCGCGPIO_D14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_DCGCGPIOBITS;
sfr volatile typeSYSCTL_DCGCGPIOBITS SYSCTL_DCGCGPIObits absolute 0x400FE808;

 typedef struct tagSYSCTL_DCGCDMABITS {
  union {
    struct {
      unsigned SYSCTL_DCGCDMA_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCDMABITS;
sfr volatile typeSYSCTL_DCGCDMABITS SYSCTL_DCGCDMAbits absolute 0x400FE80C;

 typedef struct tagSYSCTL_DCGCHIBBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCHIB_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCHIBBITS;
sfr volatile typeSYSCTL_DCGCHIBBITS SYSCTL_DCGCHIBbits absolute 0x400FE814;

 typedef struct tagSYSCTL_DCGCUARTBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCUART_D0 : 1;
      unsigned SYSCTL_DCGCUART_D1 : 1;
      unsigned SYSCTL_DCGCUART_D2 : 1;
      unsigned SYSCTL_DCGCUART_D3 : 1;
      unsigned SYSCTL_DCGCUART_D4 : 1;
      unsigned SYSCTL_DCGCUART_D5 : 1;
      unsigned SYSCTL_DCGCUART_D6 : 1;
      unsigned SYSCTL_DCGCUART_D7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_DCGCUARTBITS;
sfr volatile typeSYSCTL_DCGCUARTBITS SYSCTL_DCGCUARTbits absolute 0x400FE818;

 typedef struct tagSYSCTL_DCGCSSIBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCSSI_D0 : 1;
      unsigned SYSCTL_DCGCSSI_D1 : 1;
      unsigned SYSCTL_DCGCSSI_D2 : 1;
      unsigned SYSCTL_DCGCSSI_D3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_DCGCSSIBITS;
sfr volatile typeSYSCTL_DCGCSSIBITS SYSCTL_DCGCSSIbits absolute 0x400FE81C;

 typedef struct tagSYSCTL_DCGCI2CBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCI2C_D0 : 1;
      unsigned SYSCTL_DCGCI2C_D1 : 1;
      unsigned SYSCTL_DCGCI2C_D2 : 1;
      unsigned SYSCTL_DCGCI2C_D3 : 1;
      unsigned SYSCTL_DCGCI2C_D4 : 1;
      unsigned SYSCTL_DCGCI2C_D5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_DCGCI2CBITS;
sfr volatile typeSYSCTL_DCGCI2CBITS SYSCTL_DCGCI2Cbits absolute 0x400FE820;

 typedef struct tagSYSCTL_DCGCCANBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCCAN_D0 : 1;
      unsigned SYSCTL_DCGCCAN_D1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_DCGCCANBITS;
sfr volatile typeSYSCTL_DCGCCANBITS SYSCTL_DCGCCANbits absolute 0x400FE834;

 typedef struct tagSYSCTL_DCGCADCBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCADC_D0 : 1;
      unsigned SYSCTL_DCGCADC_D1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_DCGCADCBITS;
sfr volatile typeSYSCTL_DCGCADCBITS SYSCTL_DCGCADCbits absolute 0x400FE838;

 typedef struct tagSYSCTL_DCGCACMPBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCACMP_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCACMPBITS;
sfr volatile typeSYSCTL_DCGCACMPBITS SYSCTL_DCGCACMPbits absolute 0x400FE83C;

 typedef struct tagSYSCTL_DCGCPWMBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCPWM_D0 : 1;
      unsigned SYSCTL_DCGCPWM_D1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_DCGCPWMBITS;
sfr volatile typeSYSCTL_DCGCPWMBITS SYSCTL_DCGCPWMbits absolute 0x400FE840;

 typedef struct tagSYSCTL_DCGCQEIBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCQEI_D0 : 1;
      unsigned SYSCTL_DCGCQEI_D1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_DCGCQEIBITS;
sfr volatile typeSYSCTL_DCGCQEIBITS SYSCTL_DCGCQEIbits absolute 0x400FE844;

 typedef struct tagSYSCTL_DCGCEEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCEEPROM_D0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_DCGCEEPROMBITS;
sfr volatile typeSYSCTL_DCGCEEPROMBITS SYSCTL_DCGCEEPROMbits absolute 0x400FE858;

 typedef struct tagSYSCTL_DCGCWTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_DCGCWTIMER_D0 : 1;
      unsigned SYSCTL_DCGCWTIMER_D1 : 1;
      unsigned SYSCTL_DCGCWTIMER_D2 : 1;
      unsigned SYSCTL_DCGCWTIMER_D3 : 1;
      unsigned SYSCTL_DCGCWTIMER_D4 : 1;
      unsigned SYSCTL_DCGCWTIMER_D5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_DCGCWTIMERBITS;
sfr volatile typeSYSCTL_DCGCWTIMERBITS SYSCTL_DCGCWTIMERbits absolute 0x400FE85C;

 typedef struct tagSYSCTL_PCWDBITS {
  union {
    struct {
      unsigned SYSCTL_PCWD_P0 : 1;
      unsigned SYSCTL_PCWD_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PCWDBITS;
sfr volatile typeSYSCTL_PCWDBITS SYSCTL_PCWDbits absolute 0x400FE900;

 typedef struct tagSYSCTL_PCTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_PCTIMER_P0 : 1;
      unsigned SYSCTL_PCTIMER_P1 : 1;
      unsigned SYSCTL_PCTIMER_P2 : 1;
      unsigned SYSCTL_PCTIMER_P3 : 1;
      unsigned SYSCTL_PCTIMER_P4 : 1;
      unsigned SYSCTL_PCTIMER_P5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_PCTIMERBITS;
sfr volatile typeSYSCTL_PCTIMERBITS SYSCTL_PCTIMERbits absolute 0x400FE904;

 typedef struct tagSYSCTL_PCGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_PCGPIO_P0 : 1;
      unsigned SYSCTL_PCGPIO_P1 : 1;
      unsigned SYSCTL_PCGPIO_P2 : 1;
      unsigned SYSCTL_PCGPIO_P3 : 1;
      unsigned SYSCTL_PCGPIO_P4 : 1;
      unsigned SYSCTL_PCGPIO_P5 : 1;
      unsigned SYSCTL_PCGPIO_P6 : 1;
      unsigned SYSCTL_PCGPIO_P7 : 1;
      unsigned SYSCTL_PCGPIO_P8 : 1;
      unsigned SYSCTL_PCGPIO_P9 : 1;
      unsigned SYSCTL_PCGPIO_P10 : 1;
      unsigned SYSCTL_PCGPIO_P11 : 1;
      unsigned SYSCTL_PCGPIO_P12 : 1;
      unsigned SYSCTL_PCGPIO_P13 : 1;
      unsigned SYSCTL_PCGPIO_P14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_PCGPIOBITS;
sfr volatile typeSYSCTL_PCGPIOBITS SYSCTL_PCGPIObits absolute 0x400FE908;

 typedef struct tagSYSCTL_PCDMABITS {
  union {
    struct {
      unsigned SYSCTL_PCDMA_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCDMABITS;
sfr volatile typeSYSCTL_PCDMABITS SYSCTL_PCDMAbits absolute 0x400FE90C;

 typedef struct tagSYSCTL_PCHIBBITS {
  union {
    struct {
      unsigned SYSCTL_PCHIB_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCHIBBITS;
sfr volatile typeSYSCTL_PCHIBBITS SYSCTL_PCHIBbits absolute 0x400FE914;

 typedef struct tagSYSCTL_PCUARTBITS {
  union {
    struct {
      unsigned SYSCTL_PCUART_P0 : 1;
      unsigned SYSCTL_PCUART_P1 : 1;
      unsigned SYSCTL_PCUART_P2 : 1;
      unsigned SYSCTL_PCUART_P3 : 1;
      unsigned SYSCTL_PCUART_P4 : 1;
      unsigned SYSCTL_PCUART_P5 : 1;
      unsigned SYSCTL_PCUART_P6 : 1;
      unsigned SYSCTL_PCUART_P7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_PCUARTBITS;
sfr volatile typeSYSCTL_PCUARTBITS SYSCTL_PCUARTbits absolute 0x400FE918;

 typedef struct tagSYSCTL_PCSSIBITS {
  union {
    struct {
      unsigned SYSCTL_PCSSI_P0 : 1;
      unsigned SYSCTL_PCSSI_P1 : 1;
      unsigned SYSCTL_PCSSI_P2 : 1;
      unsigned SYSCTL_PCSSI_P3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_PCSSIBITS;
sfr volatile typeSYSCTL_PCSSIBITS SYSCTL_PCSSIbits absolute 0x400FE91C;

 typedef struct tagSYSCTL_PCI2CBITS {
  union {
    struct {
      unsigned SYSCTL_PCI2C_P0 : 1;
      unsigned SYSCTL_PCI2C_P1 : 1;
      unsigned SYSCTL_PCI2C_P2 : 1;
      unsigned SYSCTL_PCI2C_P3 : 1;
      unsigned SYSCTL_PCI2C_P4 : 1;
      unsigned SYSCTL_PCI2C_P5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_PCI2CBITS;
sfr volatile typeSYSCTL_PCI2CBITS SYSCTL_PCI2Cbits absolute 0x400FE920;

 typedef struct tagSYSCTL_PCCANBITS {
  union {
    struct {
      unsigned SYSCTL_PCCAN_P0 : 1;
      unsigned SYSCTL_PCCAN_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PCCANBITS;
sfr volatile typeSYSCTL_PCCANBITS SYSCTL_PCCANbits absolute 0x400FE934;

 typedef struct tagSYSCTL_PCADCBITS {
  union {
    struct {
      unsigned SYSCTL_PCADC_P0 : 1;
      unsigned SYSCTL_PCADC_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PCADCBITS;
sfr volatile typeSYSCTL_PCADCBITS SYSCTL_PCADCbits absolute 0x400FE938;

 typedef struct tagSYSCTL_PCACMPBITS {
  union {
    struct {
      unsigned SYSCTL_PCACMP_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCACMPBITS;
sfr volatile typeSYSCTL_PCACMPBITS SYSCTL_PCACMPbits absolute 0x400FE93C;

 typedef struct tagSYSCTL_PCPWMBITS {
  union {
    struct {
      unsigned SYSCTL_PCPWM_P0 : 1;
      unsigned SYSCTL_PCPWM_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PCPWMBITS;
sfr volatile typeSYSCTL_PCPWMBITS SYSCTL_PCPWMbits absolute 0x400FE940;

 typedef struct tagSYSCTL_PCQEIBITS {
  union {
    struct {
      unsigned SYSCTL_PCQEI_P0 : 1;
      unsigned SYSCTL_PCQEI_P1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PCQEIBITS;
sfr volatile typeSYSCTL_PCQEIBITS SYSCTL_PCQEIbits absolute 0x400FE944;

 typedef struct tagSYSCTL_PCEEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_PCEEPROM_P0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PCEEPROMBITS;
sfr volatile typeSYSCTL_PCEEPROMBITS SYSCTL_PCEEPROMbits absolute 0x400FE958;

 typedef struct tagSYSCTL_PCWTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_PCWTIMER_P0 : 1;
      unsigned SYSCTL_PCWTIMER_P1 : 1;
      unsigned SYSCTL_PCWTIMER_P2 : 1;
      unsigned SYSCTL_PCWTIMER_P3 : 1;
      unsigned SYSCTL_PCWTIMER_P4 : 1;
      unsigned SYSCTL_PCWTIMER_P5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_PCWTIMERBITS;
sfr volatile typeSYSCTL_PCWTIMERBITS SYSCTL_PCWTIMERbits absolute 0x400FE95C;

 typedef struct tagSYSCTL_PRWDBITS {
  union {
    struct {
      unsigned SYSCTL_PRWD_R0 : 1;
      unsigned SYSCTL_PRWD_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PRWDBITS;
sfr volatile typeSYSCTL_PRWDBITS SYSCTL_PRWDbits absolute 0x400FEA00;

 typedef struct tagSYSCTL_PRTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_PRTIMER_R0 : 1;
      unsigned SYSCTL_PRTIMER_R1 : 1;
      unsigned SYSCTL_PRTIMER_R2 : 1;
      unsigned SYSCTL_PRTIMER_R3 : 1;
      unsigned SYSCTL_PRTIMER_R4 : 1;
      unsigned SYSCTL_PRTIMER_R5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_PRTIMERBITS;
sfr volatile typeSYSCTL_PRTIMERBITS SYSCTL_PRTIMERbits absolute 0x400FEA04;

 typedef struct tagSYSCTL_PRGPIOBITS {
  union {
    struct {
      unsigned SYSCTL_PRGPIO_R0 : 1;
      unsigned SYSCTL_PRGPIO_R1 : 1;
      unsigned SYSCTL_PRGPIO_R2 : 1;
      unsigned SYSCTL_PRGPIO_R3 : 1;
      unsigned SYSCTL_PRGPIO_R4 : 1;
      unsigned SYSCTL_PRGPIO_R5 : 1;
      unsigned SYSCTL_PRGPIO_R6 : 1;
      unsigned SYSCTL_PRGPIO_R7 : 1;
      unsigned SYSCTL_PRGPIO_R8 : 1;
      unsigned SYSCTL_PRGPIO_R9 : 1;
      unsigned SYSCTL_PRGPIO_R10 : 1;
      unsigned SYSCTL_PRGPIO_R11 : 1;
      unsigned SYSCTL_PRGPIO_R12 : 1;
      unsigned SYSCTL_PRGPIO_R13 : 1;
      unsigned SYSCTL_PRGPIO_R14 : 1;
      unsigned : 17;
    };
  };
} typeSYSCTL_PRGPIOBITS;
sfr volatile typeSYSCTL_PRGPIOBITS SYSCTL_PRGPIObits absolute 0x400FEA08;

 typedef struct tagSYSCTL_PRDMABITS {
  union {
    struct {
      unsigned SYSCTL_PRDMA_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PRDMABITS;
sfr volatile typeSYSCTL_PRDMABITS SYSCTL_PRDMAbits absolute 0x400FEA0C;

 typedef struct tagSYSCTL_PRHIBBITS {
  union {
    struct {
      unsigned SYSCTL_PRHIB_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PRHIBBITS;
sfr volatile typeSYSCTL_PRHIBBITS SYSCTL_PRHIBbits absolute 0x400FEA14;

 typedef struct tagSYSCTL_PRUARTBITS {
  union {
    struct {
      unsigned SYSCTL_PRUART_R0 : 1;
      unsigned SYSCTL_PRUART_R1 : 1;
      unsigned SYSCTL_PRUART_R2 : 1;
      unsigned SYSCTL_PRUART_R3 : 1;
      unsigned SYSCTL_PRUART_R4 : 1;
      unsigned SYSCTL_PRUART_R5 : 1;
      unsigned SYSCTL_PRUART_R6 : 1;
      unsigned SYSCTL_PRUART_R7 : 1;
      unsigned : 24;
    };
  };
} typeSYSCTL_PRUARTBITS;
sfr volatile typeSYSCTL_PRUARTBITS SYSCTL_PRUARTbits absolute 0x400FEA18;

 typedef struct tagSYSCTL_PRSSIBITS {
  union {
    struct {
      unsigned SYSCTL_PRSSI_R0 : 1;
      unsigned SYSCTL_PRSSI_R1 : 1;
      unsigned SYSCTL_PRSSI_R2 : 1;
      unsigned SYSCTL_PRSSI_R3 : 1;
      unsigned : 28;
    };
  };
} typeSYSCTL_PRSSIBITS;
sfr volatile typeSYSCTL_PRSSIBITS SYSCTL_PRSSIbits absolute 0x400FEA1C;

 typedef struct tagSYSCTL_PRI2CBITS {
  union {
    struct {
      unsigned SYSCTL_PRI2C_R0 : 1;
      unsigned SYSCTL_PRI2C_R1 : 1;
      unsigned SYSCTL_PRI2C_R2 : 1;
      unsigned SYSCTL_PRI2C_R3 : 1;
      unsigned SYSCTL_PRI2C_R4 : 1;
      unsigned SYSCTL_PRI2C_R5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_PRI2CBITS;
sfr volatile typeSYSCTL_PRI2CBITS SYSCTL_PRI2Cbits absolute 0x400FEA20;

 typedef struct tagSYSCTL_PRCANBITS {
  union {
    struct {
      unsigned SYSCTL_PRCAN_R0 : 1;
      unsigned SYSCTL_PRCAN_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PRCANBITS;
sfr volatile typeSYSCTL_PRCANBITS SYSCTL_PRCANbits absolute 0x400FEA34;

 typedef struct tagSYSCTL_PRADCBITS {
  union {
    struct {
      unsigned SYSCTL_PRADC_R0 : 1;
      unsigned SYSCTL_PRADC_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PRADCBITS;
sfr volatile typeSYSCTL_PRADCBITS SYSCTL_PRADCbits absolute 0x400FEA38;

 typedef struct tagSYSCTL_PRACMPBITS {
  union {
    struct {
      unsigned SYSCTL_PRACMP_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PRACMPBITS;
sfr volatile typeSYSCTL_PRACMPBITS SYSCTL_PRACMPbits absolute 0x400FEA3C;

 typedef struct tagSYSCTL_PRPWMBITS {
  union {
    struct {
      unsigned SYSCTL_PRPWM_R0 : 1;
      unsigned SYSCTL_PRPWM_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PRPWMBITS;
sfr volatile typeSYSCTL_PRPWMBITS SYSCTL_PRPWMbits absolute 0x400FEA40;

 typedef struct tagSYSCTL_PRQEIBITS {
  union {
    struct {
      unsigned SYSCTL_PRQEI_R0 : 1;
      unsigned SYSCTL_PRQEI_R1 : 1;
      unsigned : 30;
    };
  };
} typeSYSCTL_PRQEIBITS;
sfr volatile typeSYSCTL_PRQEIBITS SYSCTL_PRQEIbits absolute 0x400FEA44;

 typedef struct tagSYSCTL_PREEPROMBITS {
  union {
    struct {
      unsigned SYSCTL_PREEPROM_R0 : 1;
      unsigned : 31;
    };
  };
} typeSYSCTL_PREEPROMBITS;
sfr volatile typeSYSCTL_PREEPROMBITS SYSCTL_PREEPROMbits absolute 0x400FEA58;

 typedef struct tagSYSCTL_PRWTIMERBITS {
  union {
    struct {
      unsigned SYSCTL_PRWTIMER_R0 : 1;
      unsigned SYSCTL_PRWTIMER_R1 : 1;
      unsigned SYSCTL_PRWTIMER_R2 : 1;
      unsigned SYSCTL_PRWTIMER_R3 : 1;
      unsigned SYSCTL_PRWTIMER_R4 : 1;
      unsigned SYSCTL_PRWTIMER_R5 : 1;
      unsigned : 26;
    };
  };
} typeSYSCTL_PRWTIMERBITS;
sfr volatile typeSYSCTL_PRWTIMERBITS SYSCTL_PRWTIMERbits absolute 0x400FEA5C;

 typedef struct tagUDMA_STATBITS {
  union {
    struct {
      unsigned UDMA_STAT_MASTEN : 1;
      unsigned : 3;
      unsigned UDMA_STAT_STATE : 4;
      unsigned : 8;
      unsigned UDMA_STAT_DMACHANS : 5;
      unsigned : 11;
    };
  };
} typeUDMA_STATBITS;
sfr volatile typeUDMA_STATBITS UDMA_STATbits absolute 0x400FF000;

 typedef struct tagUDMA_CFGBITS {
  union {
    struct {
      unsigned UDMA_CFG_MASTEN : 1;
      unsigned : 31;
    };
  };
} typeUDMA_CFGBITS;
sfr volatile typeUDMA_CFGBITS UDMA_CFGbits absolute 0x400FF004;

 typedef struct tagUDMA_CTLBASEBITS {
  union {
    struct {
      unsigned : 10;
      unsigned UDMA_CTLBASE_ADDR : 22;
    };
  };
} typeUDMA_CTLBASEBITS;
sfr volatile typeUDMA_CTLBASEBITS UDMA_CTLBASEbits absolute 0x400FF008;

 typedef struct tagUDMA_ALTBASEBITS {
  union {
    struct {
      unsigned UDMA_ALTBASE_ADDR : 32;
    };
  };
} typeUDMA_ALTBASEBITS;
sfr volatile typeUDMA_ALTBASEBITS UDMA_ALTBASEbits absolute 0x400FF00C;

 typedef struct tagUDMA_WAITSTATBITS {
  union {
    struct {
      unsigned UDMA_WAITSTAT_WAITREQ : 32;
    };
  };
} typeUDMA_WAITSTATBITS;
sfr volatile typeUDMA_WAITSTATBITS UDMA_WAITSTATbits absolute 0x400FF010;

 typedef struct tagUDMA_SWREQBITS {
  union {
    struct {
      unsigned UDMA_SWREQ : 32;
    };
  };
} typeUDMA_SWREQBITS;
sfr volatile typeUDMA_SWREQBITS UDMA_SWREQbits absolute 0x400FF014;

 typedef struct tagUDMA_USEBURSTSETBITS {
  union {
    struct {
      unsigned UDMA_USEBURSTSET_SET : 32;
    };
  };
} typeUDMA_USEBURSTSETBITS;
sfr volatile typeUDMA_USEBURSTSETBITS UDMA_USEBURSTSETbits absolute 0x400FF018;

 typedef struct tagUDMA_USEBURSTCLRBITS {
  union {
    struct {
      unsigned UDMA_USEBURSTCLR_CLR : 32;
    };
  };
} typeUDMA_USEBURSTCLRBITS;
sfr volatile typeUDMA_USEBURSTCLRBITS UDMA_USEBURSTCLRbits absolute 0x400FF01C;

 typedef struct tagUDMA_REQMASKSETBITS {
  union {
    struct {
      unsigned UDMA_REQMASKSET_SET : 32;
    };
  };
} typeUDMA_REQMASKSETBITS;
sfr volatile typeUDMA_REQMASKSETBITS UDMA_REQMASKSETbits absolute 0x400FF020;

 typedef struct tagUDMA_REQMASKCLRBITS {
  union {
    struct {
      unsigned UDMA_REQMASKCLR_CLR : 32;
    };
  };
} typeUDMA_REQMASKCLRBITS;
sfr volatile typeUDMA_REQMASKCLRBITS UDMA_REQMASKCLRbits absolute 0x400FF024;

 typedef struct tagUDMA_ENASETBITS {
  union {
    struct {
      unsigned UDMA_ENASET_SET : 32;
    };
  };
} typeUDMA_ENASETBITS;
sfr volatile typeUDMA_ENASETBITS UDMA_ENASETbits absolute 0x400FF028;

 typedef struct tagUDMA_ENACLRBITS {
  union {
    struct {
      unsigned UDMA_ENACLR_CLR : 32;
    };
  };
} typeUDMA_ENACLRBITS;
sfr volatile typeUDMA_ENACLRBITS UDMA_ENACLRbits absolute 0x400FF02C;

 typedef struct tagUDMA_ALTSETBITS {
  union {
    struct {
      unsigned UDMA_ALTSET_SET : 32;
    };
  };
} typeUDMA_ALTSETBITS;
sfr volatile typeUDMA_ALTSETBITS UDMA_ALTSETbits absolute 0x400FF030;

 typedef struct tagUDMA_ALTCLRBITS {
  union {
    struct {
      unsigned UDMA_ALTCLR_CLR : 32;
    };
  };
} typeUDMA_ALTCLRBITS;
sfr volatile typeUDMA_ALTCLRBITS UDMA_ALTCLRbits absolute 0x400FF034;

 typedef struct tagUDMA_PRIOSETBITS {
  union {
    struct {
      unsigned UDMA_PRIOSET_SET : 32;
    };
  };
} typeUDMA_PRIOSETBITS;
sfr volatile typeUDMA_PRIOSETBITS UDMA_PRIOSETbits absolute 0x400FF038;

 typedef struct tagUDMA_PRIOCLRBITS {
  union {
    struct {
      unsigned UDMA_PRIOCLR_CLR : 32;
    };
  };
} typeUDMA_PRIOCLRBITS;
sfr volatile typeUDMA_PRIOCLRBITS UDMA_PRIOCLRbits absolute 0x400FF03C;

 typedef struct tagUDMA_ERRCLRBITS {
  union {
    struct {
      unsigned UDMA_ERRCLR_ERRCLR : 1;
      unsigned : 31;
    };
  };
} typeUDMA_ERRCLRBITS;
sfr volatile typeUDMA_ERRCLRBITS UDMA_ERRCLRbits absolute 0x400FF04C;

 typedef struct tagUDMA_CHASGNBITS {
  union {
    struct {
      unsigned UDMA_CHASGN : 32;
    };
  };
} typeUDMA_CHASGNBITS;
sfr volatile typeUDMA_CHASGNBITS UDMA_CHASGNbits absolute 0x400FF500;

 typedef struct tagUDMA_CHISBITS {
  union {
    struct {
      unsigned UDMA_CHIS : 32;
    };
  };
} typeUDMA_CHISBITS;
sfr volatile typeUDMA_CHISBITS UDMA_CHISbits absolute 0x400FF504;

 typedef struct tagUDMA_CHMAP0BITS {
  union {
    struct {
      unsigned UDMA_CHMAP0_CH0SEL : 4;
      unsigned UDMA_CHMAP0_CH1SEL : 4;
      unsigned UDMA_CHMAP0_CH2SEL : 4;
      unsigned UDMA_CHMAP0_CH3SEL : 4;
      unsigned UDMA_CHMAP0_CH4SEL : 4;
      unsigned UDMA_CHMAP0_CH5SEL : 4;
      unsigned UDMA_CHMAP0_CH6SEL : 4;
      unsigned UDMA_CHMAP0_CH7SEL : 4;
    };
  };
} typeUDMA_CHMAP0BITS;
sfr volatile typeUDMA_CHMAP0BITS UDMA_CHMAP0bits absolute 0x400FF510;

 typedef struct tagUDMA_CHMAP1BITS {
  union {
    struct {
      unsigned UDMA_CHMAP1_CH8SEL : 4;
      unsigned UDMA_CHMAP1_CH9SEL : 4;
      unsigned UDMA_CHMAP1_CH10SEL : 4;
      unsigned UDMA_CHMAP1_CH11SEL : 4;
      unsigned UDMA_CHMAP1_CH12SEL : 4;
      unsigned UDMA_CHMAP1_CH13SEL : 4;
      unsigned UDMA_CHMAP1_CH14SEL : 4;
      unsigned UDMA_CHMAP1_CH15SEL : 4;
    };
  };
} typeUDMA_CHMAP1BITS;
sfr volatile typeUDMA_CHMAP1BITS UDMA_CHMAP1bits absolute 0x400FF514;

 typedef struct tagUDMA_CHMAP2BITS {
  union {
    struct {
      unsigned UDMA_CHMAP2_CH16SEL : 4;
      unsigned UDMA_CHMAP2_CH17SEL : 4;
      unsigned UDMA_CHMAP2_CH18SEL : 4;
      unsigned UDMA_CHMAP2_CH19SEL : 4;
      unsigned UDMA_CHMAP2_CH20SEL : 4;
      unsigned UDMA_CHMAP2_CH21SEL : 4;
      unsigned UDMA_CHMAP2_CH22SEL : 4;
      unsigned UDMA_CHMAP2_CH23SEL : 4;
    };
  };
} typeUDMA_CHMAP2BITS;
sfr volatile typeUDMA_CHMAP2BITS UDMA_CHMAP2bits absolute 0x400FF518;

 typedef struct tagUDMA_CHMAP3BITS {
  union {
    struct {
      unsigned UDMA_CHMAP3_CH24SEL : 4;
      unsigned UDMA_CHMAP3_CH25SEL : 4;
      unsigned UDMA_CHMAP3_CH26SEL : 4;
      unsigned UDMA_CHMAP3_CH27SEL : 4;
      unsigned UDMA_CHMAP3_CH28SEL : 4;
      unsigned UDMA_CHMAP3_CH29SEL : 4;
      unsigned UDMA_CHMAP3_CH30SEL : 4;
      unsigned UDMA_CHMAP3_CH31SEL : 4;
    };
  };
} typeUDMA_CHMAP3BITS;
sfr volatile typeUDMA_CHMAP3BITS UDMA_CHMAP3bits absolute 0x400FF51C;

 typedef struct tagNVIC_INT_TYPEBITS {
  union {
    struct {
      unsigned NVIC_INT_TYPE_LINES : 5;
      unsigned : 27;
    };
  };
} typeNVIC_INT_TYPEBITS;
sfr far volatile typeNVIC_INT_TYPEBITS NVIC_INT_TYPEbits absolute 0xE000E004;

 typedef struct tagNVIC_ACTLRBITS {
  union {
    struct {
      unsigned NVIC_ACTLR_DISMCYC : 1;
      unsigned NVIC_ACTLR_DISWBUF : 1;
      unsigned NVIC_ACTLR_DISFOLD : 1;
      unsigned : 5;
      unsigned NVIC_ACTLR_DISFPCA : 1;
      unsigned NVIC_ACTLR_DISOOFP : 1;
      unsigned : 22;
    };
  };
} typeNVIC_ACTLRBITS;
sfr far volatile typeNVIC_ACTLRBITS NVIC_ACTLRbits absolute 0xE000E008;

 typedef struct tagNVIC_ST_CTRLBITS {
  union {
    struct {
      unsigned NVIC_ST_CTRL_ENABLE : 1;
      unsigned NVIC_ST_CTRL_INTEN : 1;
      unsigned NVIC_ST_CTRL_CLK_SRC : 1;
      unsigned : 13;
      unsigned NVIC_ST_CTRL_COUNT : 1;
      unsigned : 15;
    };
  };
} typeNVIC_ST_CTRLBITS;
sfr far volatile typeNVIC_ST_CTRLBITS NVIC_ST_CTRLbits absolute 0xE000E010;

 typedef struct tagNVIC_ST_RELOADBITS {
  union {
    struct {
      unsigned NVIC_ST_RELOAD : 24;
      unsigned : 8;
    };
  };
} typeNVIC_ST_RELOADBITS;
sfr far volatile typeNVIC_ST_RELOADBITS NVIC_ST_RELOADbits absolute 0xE000E014;

 typedef struct tagNVIC_ST_CURRENTBITS {
  union {
    struct {
      unsigned NVIC_ST_CURRENT : 24;
      unsigned : 8;
    };
  };
} typeNVIC_ST_CURRENTBITS;
sfr far volatile typeNVIC_ST_CURRENTBITS NVIC_ST_CURRENTbits absolute 0xE000E018;

 typedef struct tagNVIC_ST_CALBITS {
  union {
    struct {
      unsigned NVIC_ST_CAL_ONEMS : 24;
      unsigned : 6;
      unsigned NVIC_ST_CAL_SKEW : 1;
      unsigned NVIC_ST_CAL_NOREF : 1;
    };
  };
} typeNVIC_ST_CALBITS;
sfr far volatile typeNVIC_ST_CALBITS NVIC_ST_CALbits absolute 0xE000E01C;

 typedef struct tagNVIC_EN0BITS {
  union {
    struct {
      unsigned NVIC_EN0_INT : 32;
    };
  };
} typeNVIC_EN0BITS;
sfr far volatile typeNVIC_EN0BITS NVIC_EN0bits absolute 0xE000E100;

 typedef struct tagNVIC_EN1BITS {
  union {
    struct {
      unsigned NVIC_EN1_INT : 32;
    };
  };
} typeNVIC_EN1BITS;
sfr far volatile typeNVIC_EN1BITS NVIC_EN1bits absolute 0xE000E104;

 typedef struct tagNVIC_EN2BITS {
  union {
    struct {
      unsigned NVIC_EN2_INT : 32;
    };
  };
} typeNVIC_EN2BITS;
sfr far volatile typeNVIC_EN2BITS NVIC_EN2bits absolute 0xE000E108;

 typedef struct tagNVIC_EN3BITS {
  union {
    struct {
      unsigned NVIC_EN3_INT : 32;
    };
  };
} typeNVIC_EN3BITS;
sfr far volatile typeNVIC_EN3BITS NVIC_EN3bits absolute 0xE000E10C;

 typedef struct tagNVIC_EN4BITS {
  union {
    struct {
      unsigned NVIC_EN4_INT : 4;
      unsigned : 28;
    };
  };
} typeNVIC_EN4BITS;
sfr far volatile typeNVIC_EN4BITS NVIC_EN4bits absolute 0xE000E110;

 typedef struct tagNVIC_DIS0BITS {
  union {
    struct {
      unsigned NVIC_DIS0_INT : 32;
    };
  };
} typeNVIC_DIS0BITS;
sfr far volatile typeNVIC_DIS0BITS NVIC_DIS0bits absolute 0xE000E180;

 typedef struct tagNVIC_DIS1BITS {
  union {
    struct {
      unsigned NVIC_DIS1_INT : 32;
    };
  };
} typeNVIC_DIS1BITS;
sfr far volatile typeNVIC_DIS1BITS NVIC_DIS1bits absolute 0xE000E184;

 typedef struct tagNVIC_DIS2BITS {
  union {
    struct {
      unsigned NVIC_DIS2_INT : 32;
    };
  };
} typeNVIC_DIS2BITS;
sfr far volatile typeNVIC_DIS2BITS NVIC_DIS2bits absolute 0xE000E188;

 typedef struct tagNVIC_DIS3BITS {
  union {
    struct {
      unsigned NVIC_DIS3_INT : 32;
    };
  };
} typeNVIC_DIS3BITS;
sfr far volatile typeNVIC_DIS3BITS NVIC_DIS3bits absolute 0xE000E18C;

 typedef struct tagNVIC_DIS4BITS {
  union {
    struct {
      unsigned NVIC_DIS4_INT : 4;
      unsigned : 28;
    };
  };
} typeNVIC_DIS4BITS;
sfr far volatile typeNVIC_DIS4BITS NVIC_DIS4bits absolute 0xE000E190;

 typedef struct tagNVIC_PEND0BITS {
  union {
    struct {
      unsigned NVIC_PEND0_INT : 32;
    };
  };
} typeNVIC_PEND0BITS;
sfr far volatile typeNVIC_PEND0BITS NVIC_PEND0bits absolute 0xE000E200;

 typedef struct tagNVIC_PEND1BITS {
  union {
    struct {
      unsigned NVIC_PEND1_INT : 32;
    };
  };
} typeNVIC_PEND1BITS;
sfr far volatile typeNVIC_PEND1BITS NVIC_PEND1bits absolute 0xE000E204;

 typedef struct tagNVIC_PEND2BITS {
  union {
    struct {
      unsigned NVIC_PEND2_INT : 32;
    };
  };
} typeNVIC_PEND2BITS;
sfr far volatile typeNVIC_PEND2BITS NVIC_PEND2bits absolute 0xE000E208;

 typedef struct tagNVIC_PEND3BITS {
  union {
    struct {
      unsigned NVIC_PEND3_INT : 32;
    };
  };
} typeNVIC_PEND3BITS;
sfr far volatile typeNVIC_PEND3BITS NVIC_PEND3bits absolute 0xE000E20C;

 typedef struct tagNVIC_PEND4BITS {
  union {
    struct {
      unsigned NVIC_PEND4_INT : 4;
      unsigned : 28;
    };
  };
} typeNVIC_PEND4BITS;
sfr far volatile typeNVIC_PEND4BITS NVIC_PEND4bits absolute 0xE000E210;

 typedef struct tagNVIC_UNPEND0BITS {
  union {
    struct {
      unsigned NVIC_UNPEND0_INT : 32;
    };
  };
} typeNVIC_UNPEND0BITS;
sfr far volatile typeNVIC_UNPEND0BITS NVIC_UNPEND0bits absolute 0xE000E280;

 typedef struct tagNVIC_UNPEND1BITS {
  union {
    struct {
      unsigned NVIC_UNPEND1_INT : 32;
    };
  };
} typeNVIC_UNPEND1BITS;
sfr far volatile typeNVIC_UNPEND1BITS NVIC_UNPEND1bits absolute 0xE000E284;

 typedef struct tagNVIC_UNPEND2BITS {
  union {
    struct {
      unsigned NVIC_UNPEND2_INT : 32;
    };
  };
} typeNVIC_UNPEND2BITS;
sfr far volatile typeNVIC_UNPEND2BITS NVIC_UNPEND2bits absolute 0xE000E288;

 typedef struct tagNVIC_UNPEND3BITS {
  union {
    struct {
      unsigned NVIC_UNPEND3_INT : 32;
    };
  };
} typeNVIC_UNPEND3BITS;
sfr far volatile typeNVIC_UNPEND3BITS NVIC_UNPEND3bits absolute 0xE000E28C;

 typedef struct tagNVIC_UNPEND4BITS {
  union {
    struct {
      unsigned NVIC_UNPEND4_INT : 4;
      unsigned : 28;
    };
  };
} typeNVIC_UNPEND4BITS;
sfr far volatile typeNVIC_UNPEND4BITS NVIC_UNPEND4bits absolute 0xE000E290;

 typedef struct tagNVIC_ACTIVE0BITS {
  union {
    struct {
      unsigned NVIC_ACTIVE0_INT : 32;
    };
  };
} typeNVIC_ACTIVE0BITS;
sfr far volatile typeNVIC_ACTIVE0BITS NVIC_ACTIVE0bits absolute 0xE000E300;

 typedef struct tagNVIC_ACTIVE1BITS {
  union {
    struct {
      unsigned NVIC_ACTIVE1_INT : 32;
    };
  };
} typeNVIC_ACTIVE1BITS;
sfr far volatile typeNVIC_ACTIVE1BITS NVIC_ACTIVE1bits absolute 0xE000E304;

 typedef struct tagNVIC_ACTIVE2BITS {
  union {
    struct {
      unsigned NVIC_ACTIVE2_INT : 32;
    };
  };
} typeNVIC_ACTIVE2BITS;
sfr far volatile typeNVIC_ACTIVE2BITS NVIC_ACTIVE2bits absolute 0xE000E308;

 typedef struct tagNVIC_ACTIVE3BITS {
  union {
    struct {
      unsigned NVIC_ACTIVE3_INT : 32;
    };
  };
} typeNVIC_ACTIVE3BITS;
sfr far volatile typeNVIC_ACTIVE3BITS NVIC_ACTIVE3bits absolute 0xE000E30C;

 typedef struct tagNVIC_ACTIVE4BITS {
  union {
    struct {
      unsigned NVIC_ACTIVE4_INT : 4;
      unsigned : 28;
    };
  };
} typeNVIC_ACTIVE4BITS;
sfr far volatile typeNVIC_ACTIVE4BITS NVIC_ACTIVE4bits absolute 0xE000E310;

 typedef struct tagNVIC_PRI0BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI0_INT0 : 3;
      unsigned : 5;
      unsigned NVIC_PRI0_INT1 : 3;
      unsigned : 5;
      unsigned NVIC_PRI0_INT2 : 3;
      unsigned : 5;
      unsigned NVIC_PRI0_INT3 : 3;
    };
  };
} typeNVIC_PRI0BITS;
sfr far volatile typeNVIC_PRI0BITS NVIC_PRI0bits absolute 0xE000E400;

 typedef struct tagNVIC_PRI1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI1_INT4 : 3;
      unsigned : 5;
      unsigned NVIC_PRI1_INT5 : 3;
      unsigned : 5;
      unsigned NVIC_PRI1_INT6 : 3;
      unsigned : 5;
      unsigned NVIC_PRI1_INT7 : 3;
    };
  };
} typeNVIC_PRI1BITS;
sfr far volatile typeNVIC_PRI1BITS NVIC_PRI1bits absolute 0xE000E404;

 typedef struct tagNVIC_PRI2BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI2_INT8 : 3;
      unsigned : 5;
      unsigned NVIC_PRI2_INT9 : 3;
      unsigned : 5;
      unsigned NVIC_PRI2_INT10 : 3;
      unsigned : 5;
      unsigned NVIC_PRI2_INT11 : 3;
    };
  };
} typeNVIC_PRI2BITS;
sfr far volatile typeNVIC_PRI2BITS NVIC_PRI2bits absolute 0xE000E408;

 typedef struct tagNVIC_PRI3BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI3_INT12 : 3;
      unsigned : 5;
      unsigned NVIC_PRI3_INT13 : 3;
      unsigned : 5;
      unsigned NVIC_PRI3_INT14 : 3;
      unsigned : 5;
      unsigned NVIC_PRI3_INT15 : 3;
    };
  };
} typeNVIC_PRI3BITS;
sfr far volatile typeNVIC_PRI3BITS NVIC_PRI3bits absolute 0xE000E40C;

 typedef struct tagNVIC_PRI4BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI4_INT16 : 3;
      unsigned : 5;
      unsigned NVIC_PRI4_INT17 : 3;
      unsigned : 5;
      unsigned NVIC_PRI4_INT18 : 3;
      unsigned : 5;
      unsigned NVIC_PRI4_INT19 : 3;
    };
  };
} typeNVIC_PRI4BITS;
sfr far volatile typeNVIC_PRI4BITS NVIC_PRI4bits absolute 0xE000E410;

 typedef struct tagNVIC_PRI5BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI5_INT20 : 3;
      unsigned : 5;
      unsigned NVIC_PRI5_INT21 : 3;
      unsigned : 5;
      unsigned NVIC_PRI5_INT22 : 3;
      unsigned : 5;
      unsigned NVIC_PRI5_INT23 : 3;
    };
  };
} typeNVIC_PRI5BITS;
sfr far volatile typeNVIC_PRI5BITS NVIC_PRI5bits absolute 0xE000E414;

 typedef struct tagNVIC_PRI6BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI6_INT24 : 3;
      unsigned : 5;
      unsigned NVIC_PRI6_INT25 : 3;
      unsigned : 5;
      unsigned NVIC_PRI6_INT26 : 3;
      unsigned : 5;
      unsigned NVIC_PRI6_INT27 : 3;
    };
  };
} typeNVIC_PRI6BITS;
sfr far volatile typeNVIC_PRI6BITS NVIC_PRI6bits absolute 0xE000E418;

 typedef struct tagNVIC_PRI7BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI7_INT28 : 3;
      unsigned : 5;
      unsigned NVIC_PRI7_INT29 : 3;
      unsigned : 5;
      unsigned NVIC_PRI7_INT30 : 3;
      unsigned : 5;
      unsigned NVIC_PRI7_INT31 : 3;
    };
  };
} typeNVIC_PRI7BITS;
sfr far volatile typeNVIC_PRI7BITS NVIC_PRI7bits absolute 0xE000E41C;

 typedef struct tagNVIC_PRI8BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI8_INT32 : 3;
      unsigned : 5;
      unsigned NVIC_PRI8_INT33 : 3;
      unsigned : 5;
      unsigned NVIC_PRI8_INT34 : 3;
      unsigned : 5;
      unsigned NVIC_PRI8_INT35 : 3;
    };
  };
} typeNVIC_PRI8BITS;
sfr far volatile typeNVIC_PRI8BITS NVIC_PRI8bits absolute 0xE000E420;

 typedef struct tagNVIC_PRI9BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI9_INT36 : 3;
      unsigned : 5;
      unsigned NVIC_PRI9_INT37 : 3;
      unsigned : 5;
      unsigned NVIC_PRI9_INT38 : 3;
      unsigned : 5;
      unsigned NVIC_PRI9_INT39 : 3;
    };
  };
} typeNVIC_PRI9BITS;
sfr far volatile typeNVIC_PRI9BITS NVIC_PRI9bits absolute 0xE000E424;

 typedef struct tagNVIC_PRI10BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI10_INT40 : 3;
      unsigned : 5;
      unsigned NVIC_PRI10_INT41 : 3;
      unsigned : 5;
      unsigned NVIC_PRI10_INT42 : 3;
      unsigned : 5;
      unsigned NVIC_PRI10_INT43 : 3;
    };
  };
} typeNVIC_PRI10BITS;
sfr far volatile typeNVIC_PRI10BITS NVIC_PRI10bits absolute 0xE000E428;

 typedef struct tagNVIC_PRI11BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI11_INT44 : 3;
      unsigned : 5;
      unsigned NVIC_PRI11_INT45 : 3;
      unsigned : 5;
      unsigned NVIC_PRI11_INT46 : 3;
      unsigned : 5;
      unsigned NVIC_PRI11_INT47 : 3;
    };
  };
} typeNVIC_PRI11BITS;
sfr far volatile typeNVIC_PRI11BITS NVIC_PRI11bits absolute 0xE000E42C;

 typedef struct tagNVIC_PRI12BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI12_INT48 : 3;
      unsigned : 5;
      unsigned NVIC_PRI12_INT49 : 3;
      unsigned : 5;
      unsigned NVIC_PRI12_INT50 : 3;
      unsigned : 5;
      unsigned NVIC_PRI12_INT51 : 3;
    };
  };
} typeNVIC_PRI12BITS;
sfr far volatile typeNVIC_PRI12BITS NVIC_PRI12bits absolute 0xE000E430;

 typedef struct tagNVIC_PRI13BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI13_INT52 : 3;
      unsigned : 5;
      unsigned NVIC_PRI13_INT53 : 3;
      unsigned : 5;
      unsigned NVIC_PRI13_INT54 : 3;
      unsigned : 5;
      unsigned NVIC_PRI13_INT55 : 3;
    };
  };
} typeNVIC_PRI13BITS;
sfr far volatile typeNVIC_PRI13BITS NVIC_PRI13bits absolute 0xE000E434;

 typedef struct tagNVIC_PRI14BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI14_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI14_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI14_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI14_INTD : 3;
    };
  };
} typeNVIC_PRI14BITS;
sfr far volatile typeNVIC_PRI14BITS NVIC_PRI14bits absolute 0xE000E438;

 typedef struct tagNVIC_PRI15BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI15_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI15_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI15_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI15_INTD : 3;
    };
  };
} typeNVIC_PRI15BITS;
sfr far volatile typeNVIC_PRI15BITS NVIC_PRI15bits absolute 0xE000E43C;

 typedef struct tagNVIC_PRI16BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI16_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI16_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI16_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI16_INTD : 3;
    };
  };
} typeNVIC_PRI16BITS;
sfr far volatile typeNVIC_PRI16BITS NVIC_PRI16bits absolute 0xE000E440;

 typedef struct tagNVIC_PRI17BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI17_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI17_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI17_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI17_INTD : 3;
    };
  };
} typeNVIC_PRI17BITS;
sfr far volatile typeNVIC_PRI17BITS NVIC_PRI17bits absolute 0xE000E444;

 typedef struct tagNVIC_PRI18BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI18_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI18_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI18_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI18_INTD : 3;
    };
  };
} typeNVIC_PRI18BITS;
sfr far volatile typeNVIC_PRI18BITS NVIC_PRI18bits absolute 0xE000E448;

 typedef struct tagNVIC_PRI19BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI19_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI19_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI19_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI19_INTD : 3;
    };
  };
} typeNVIC_PRI19BITS;
sfr far volatile typeNVIC_PRI19BITS NVIC_PRI19bits absolute 0xE000E44C;

 typedef struct tagNVIC_PRI20BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI20_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI20_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI20_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI20_INTD : 3;
    };
  };
} typeNVIC_PRI20BITS;
sfr far volatile typeNVIC_PRI20BITS NVIC_PRI20bits absolute 0xE000E450;

 typedef struct tagNVIC_PRI21BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI21_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI21_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI21_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI21_INTD : 3;
    };
  };
} typeNVIC_PRI21BITS;
sfr far volatile typeNVIC_PRI21BITS NVIC_PRI21bits absolute 0xE000E454;

 typedef struct tagNVIC_PRI22BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI22_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI22_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI22_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI22_INTD : 3;
    };
  };
} typeNVIC_PRI22BITS;
sfr far volatile typeNVIC_PRI22BITS NVIC_PRI22bits absolute 0xE000E458;

 typedef struct tagNVIC_PRI23BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI23_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI23_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI23_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI23_INTD : 3;
    };
  };
} typeNVIC_PRI23BITS;
sfr far volatile typeNVIC_PRI23BITS NVIC_PRI23bits absolute 0xE000E45C;

 typedef struct tagNVIC_PRI24BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI24_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI24_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI24_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI24_INTD : 3;
    };
  };
} typeNVIC_PRI24BITS;
sfr far volatile typeNVIC_PRI24BITS NVIC_PRI24bits absolute 0xE000E460;

 typedef struct tagNVIC_PRI25BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI25_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI25_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI25_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI25_INTD : 3;
    };
  };
} typeNVIC_PRI25BITS;
sfr far volatile typeNVIC_PRI25BITS NVIC_PRI25bits absolute 0xE000E464;

 typedef struct tagNVIC_PRI26BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI26_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI26_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI26_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI26_INTD : 3;
    };
  };
} typeNVIC_PRI26BITS;
sfr far volatile typeNVIC_PRI26BITS NVIC_PRI26bits absolute 0xE000E468;

 typedef struct tagNVIC_PRI27BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI27_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI27_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI27_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI27_INTD : 3;
    };
  };
} typeNVIC_PRI27BITS;
sfr far volatile typeNVIC_PRI27BITS NVIC_PRI27bits absolute 0xE000E46C;

 typedef struct tagNVIC_PRI28BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI28_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI28_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI28_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI28_INTD : 3;
    };
  };
} typeNVIC_PRI28BITS;
sfr far volatile typeNVIC_PRI28BITS NVIC_PRI28bits absolute 0xE000E470;

 typedef struct tagNVIC_PRI29BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI29_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI29_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI29_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI29_INTD : 3;
    };
  };
} typeNVIC_PRI29BITS;
sfr far volatile typeNVIC_PRI29BITS NVIC_PRI29bits absolute 0xE000E474;

 typedef struct tagNVIC_PRI30BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI30_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI30_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI30_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI30_INTD : 3;
    };
  };
} typeNVIC_PRI30BITS;
sfr far volatile typeNVIC_PRI30BITS NVIC_PRI30bits absolute 0xE000E478;

 typedef struct tagNVIC_PRI31BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI31_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI31_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI31_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI31_INTD : 3;
    };
  };
} typeNVIC_PRI31BITS;
sfr far volatile typeNVIC_PRI31BITS NVIC_PRI31bits absolute 0xE000E47C;

 typedef struct tagNVIC_PRI32BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_PRI32_INTA : 3;
      unsigned : 5;
      unsigned NVIC_PRI32_INTB : 3;
      unsigned : 5;
      unsigned NVIC_PRI32_INTC : 3;
      unsigned : 5;
      unsigned NVIC_PRI32_INTD : 3;
    };
  };
} typeNVIC_PRI32BITS;
sfr far volatile typeNVIC_PRI32BITS NVIC_PRI32bits absolute 0xE000E480;

 typedef struct tagNVIC_CPUIDBITS {
  union {
    struct {
      unsigned NVIC_CPUID_REV : 4;
      unsigned NVIC_CPUID_PARTNO : 12;
      unsigned NVIC_CPUID_CON : 4;
      unsigned NVIC_CPUID_VAR : 4;
      unsigned NVIC_CPUID_IMP : 8;
    };
  };
} typeNVIC_CPUIDBITS;
sfr far volatile typeNVIC_CPUIDBITS NVIC_CPUIDbits absolute 0xE000ED00;

 typedef struct tagNVIC_INT_CTRLBITS {
  union {
    struct {
      unsigned NVIC_INT_CTRL_VEC_ACT : 8;
      unsigned : 3;
      unsigned NVIC_INT_CTRL_RET_BASE : 1;
      unsigned NVIC_INT_CTRL_VEC_PEN : 8;
      unsigned : 2;
      unsigned NVIC_INT_CTRL_ISR_PEND : 1;
      unsigned NVIC_INT_CTRL_ISR_PRE : 1;
      unsigned : 1;
      unsigned NVIC_INT_CTRL_PENDSTCLR : 1;
      unsigned NVIC_INT_CTRL_PENDSTSET : 1;
      unsigned NVIC_INT_CTRL_UNPEND_SV : 1;
      unsigned NVIC_INT_CTRL_PEND_SV : 1;
      unsigned : 2;
      unsigned NVIC_INT_CTRL_NMI_SET : 1;
    };
  };
} typeNVIC_INT_CTRLBITS;
sfr far volatile typeNVIC_INT_CTRLBITS NVIC_INT_CTRLbits absolute 0xE000ED04;

 typedef struct tagNVIC_VTABLEBITS {
  union {
    struct {
      unsigned : 10;
      unsigned NVIC_VTABLE_OFFSET : 19;
      unsigned NVIC_VTABLE_BASE : 1;
      unsigned : 2;
    };
  };
} typeNVIC_VTABLEBITS;
sfr far volatile typeNVIC_VTABLEBITS NVIC_VTABLEbits absolute 0xE000ED08;

 typedef struct tagNVIC_APINTBITS {
  union {
    struct {
      unsigned NVIC_APINT_VECT_RESET : 1;
      unsigned NVIC_APINT_VECT_CLR_ACT : 1;
      unsigned NVIC_APINT_SYSRESETREQ : 1;
      unsigned : 5;
      unsigned NVIC_APINT_PRIGROUP : 3;
      unsigned : 4;
      unsigned NVIC_APINT_ENDIANESS : 1;
      unsigned NVIC_APINT_VECTKEY : 16;
    };
  };
} typeNVIC_APINTBITS;
sfr far volatile typeNVIC_APINTBITS NVIC_APINTbits absolute 0xE000ED0C;

 typedef struct tagNVIC_SYS_CTRLBITS {
  union {
    struct {
      unsigned : 1;
      unsigned NVIC_SYS_CTRL_SLEEPEXIT : 1;
      unsigned NVIC_SYS_CTRL_SLEEPDEEP : 1;
      unsigned : 1;
      unsigned NVIC_SYS_CTRL_SEVONPEND : 1;
      unsigned : 27;
    };
  };
} typeNVIC_SYS_CTRLBITS;
sfr far volatile typeNVIC_SYS_CTRLBITS NVIC_SYS_CTRLbits absolute 0xE000ED10;

 typedef struct tagNVIC_CFG_CTRLBITS {
  union {
    struct {
      unsigned NVIC_CFG_CTRL_BASE_THR : 1;
      unsigned NVIC_CFG_CTRL_MAIN_PEND : 1;
      unsigned : 1;
      unsigned NVIC_CFG_CTRL_UNALIGNED : 1;
      unsigned NVIC_CFG_CTRL_DIV0 : 1;
      unsigned : 3;
      unsigned NVIC_CFG_CTRL_BFHFNMIGN : 1;
      unsigned NVIC_CFG_CTRL_STKALIGN : 1;
      unsigned : 22;
    };
  };
} typeNVIC_CFG_CTRLBITS;
sfr far volatile typeNVIC_CFG_CTRLBITS NVIC_CFG_CTRLbits absolute 0xE000ED14;

 typedef struct tagNVIC_SYS_PRI1BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_SYS_PRI1_MEM : 3;
      unsigned : 5;
      unsigned NVIC_SYS_PRI1_BUS : 3;
      unsigned : 5;
      unsigned NVIC_SYS_PRI1_USAGE : 3;
      unsigned : 8;
    };
  };
} typeNVIC_SYS_PRI1BITS;
sfr far volatile typeNVIC_SYS_PRI1BITS NVIC_SYS_PRI1bits absolute 0xE000ED18;

 typedef struct tagNVIC_SYS_PRI2BITS {
  union {
    struct {
      unsigned : 29;
      unsigned NVIC_SYS_PRI2_SVC : 3;
    };
  };
} typeNVIC_SYS_PRI2BITS;
sfr far volatile typeNVIC_SYS_PRI2BITS NVIC_SYS_PRI2bits absolute 0xE000ED1C;

 typedef struct tagNVIC_SYS_PRI3BITS {
  union {
    struct {
      unsigned : 5;
      unsigned NVIC_SYS_PRI3_DEBUG : 3;
      unsigned : 13;
      unsigned NVIC_SYS_PRI3_PENDSV : 3;
      unsigned : 5;
      unsigned NVIC_SYS_PRI3_TICK : 3;
    };
  };
} typeNVIC_SYS_PRI3BITS;
sfr far volatile typeNVIC_SYS_PRI3BITS NVIC_SYS_PRI3bits absolute 0xE000ED20;

 typedef struct tagNVIC_SYS_HND_CTRLBITS {
  union {
    struct {
      unsigned NVIC_SYS_HND_CTRL_MEMA : 1;
      unsigned NVIC_SYS_HND_CTRL_BUSA : 1;
      unsigned : 1;
      unsigned NVIC_SYS_HND_CTRL_USGA : 1;
      unsigned : 3;
      unsigned NVIC_SYS_HND_CTRL_SVCA : 1;
      unsigned NVIC_SYS_HND_CTRL_MON : 1;
      unsigned : 1;
      unsigned NVIC_SYS_HND_CTRL_PNDSV : 1;
      unsigned NVIC_SYS_HND_CTRL_TICK : 1;
      unsigned NVIC_SYS_HND_CTRL_USAGEP : 1;
      unsigned NVIC_SYS_HND_CTRL_MEMP : 1;
      unsigned NVIC_SYS_HND_CTRL_BUSP : 1;
      unsigned NVIC_SYS_HND_CTRL_SVC : 1;
      unsigned NVIC_SYS_HND_CTRL_MEM : 1;
      unsigned NVIC_SYS_HND_CTRL_BUS : 1;
      unsigned NVIC_SYS_HND_CTRL_USAGE : 1;
      unsigned : 13;
    };
  };
} typeNVIC_SYS_HND_CTRLBITS;
sfr far volatile typeNVIC_SYS_HND_CTRLBITS NVIC_SYS_HND_CTRLbits absolute 0xE000ED24;

 typedef struct tagNVIC_FAULT_STATBITS {
  union {
    struct {
      unsigned NVIC_FAULT_STAT_IERR : 1;
      unsigned NVIC_FAULT_STAT_DERR : 1;
      unsigned : 1;
      unsigned NVIC_FAULT_STAT_MUSTKE : 1;
      unsigned NVIC_FAULT_STAT_MSTKE : 1;
      unsigned NVIC_FAULT_STAT_MLSPERR : 1;
      unsigned : 1;
      unsigned NVIC_FAULT_STAT_MMARV : 1;
      unsigned NVIC_FAULT_STAT_IBUS : 1;
      unsigned NVIC_FAULT_STAT_PRECISE : 1;
      unsigned NVIC_FAULT_STAT_IMPRE : 1;
      unsigned NVIC_FAULT_STAT_BUSTKE : 1;
      unsigned NVIC_FAULT_STAT_BSTKE : 1;
      unsigned NVIC_FAULT_STAT_BLSPERR : 1;
      unsigned : 1;
      unsigned NVIC_FAULT_STAT_BFARV : 1;
      unsigned NVIC_FAULT_STAT_UNDEF : 1;
      unsigned NVIC_FAULT_STAT_INVSTAT : 1;
      unsigned NVIC_FAULT_STAT_INVPC : 1;
      unsigned NVIC_FAULT_STAT_NOCP : 1;
      unsigned : 4;
      unsigned NVIC_FAULT_STAT_UNALIGN : 1;
      unsigned NVIC_FAULT_STAT_DIV0 : 1;
      unsigned : 6;
    };
  };
} typeNVIC_FAULT_STATBITS;
sfr far volatile typeNVIC_FAULT_STATBITS NVIC_FAULT_STATbits absolute 0xE000ED28;

 typedef struct tagNVIC_HFAULT_STATBITS {
  union {
    struct {
      unsigned : 1;
      unsigned NVIC_HFAULT_STAT_VECT : 1;
      unsigned : 28;
      unsigned NVIC_HFAULT_STAT_FORCED : 1;
      unsigned NVIC_HFAULT_STAT_DBG : 1;
    };
  };
} typeNVIC_HFAULT_STATBITS;
sfr far volatile typeNVIC_HFAULT_STATBITS NVIC_HFAULT_STATbits absolute 0xE000ED2C;

 typedef struct tagNVIC_DEBUG_STATBITS {
  union {
    struct {
      unsigned NVIC_DEBUG_STAT_HALTED : 1;
      unsigned NVIC_DEBUG_STAT_BKPT : 1;
      unsigned NVIC_DEBUG_STAT_DWTTRAP : 1;
      unsigned NVIC_DEBUG_STAT_VCATCH : 1;
      unsigned NVIC_DEBUG_STAT_EXTRNL : 1;
      unsigned : 27;
    };
  };
} typeNVIC_DEBUG_STATBITS;
sfr far volatile typeNVIC_DEBUG_STATBITS NVIC_DEBUG_STATbits absolute 0xE000ED30;

 typedef struct tagNVIC_MM_ADDRBITS {
  union {
    struct {
      unsigned NVIC_MM_ADDR : 32;
    };
  };
} typeNVIC_MM_ADDRBITS;
sfr far volatile typeNVIC_MM_ADDRBITS NVIC_MM_ADDRbits absolute 0xE000ED34;

 typedef struct tagNVIC_FAULT_ADDRBITS {
  union {
    struct {
      unsigned NVIC_FAULT_ADDR : 32;
    };
  };
} typeNVIC_FAULT_ADDRBITS;
sfr far volatile typeNVIC_FAULT_ADDRBITS NVIC_FAULT_ADDRbits absolute 0xE000ED38;

 typedef struct tagNVIC_CPACBITS {
  union {
    struct {
      unsigned : 20;
      unsigned NVIC_CPAC_CP10 : 2;
      unsigned NVIC_CPAC_CP11 : 2;
      unsigned : 8;
    };
  };
} typeNVIC_CPACBITS;
sfr far volatile typeNVIC_CPACBITS NVIC_CPACbits absolute 0xE000ED88;

 typedef struct tagNVIC_MPU_TYPEBITS {
  union {
    struct {
      unsigned NVIC_MPU_TYPE_SEPARATE : 1;
      unsigned : 7;
      unsigned NVIC_MPU_TYPE_DREGION : 8;
      unsigned NVIC_MPU_TYPE_IREGION : 8;
      unsigned : 8;
    };
  };
} typeNVIC_MPU_TYPEBITS;
sfr far volatile typeNVIC_MPU_TYPEBITS NVIC_MPU_TYPEbits absolute 0xE000ED90;

 typedef struct tagNVIC_MPU_CTRLBITS {
  union {
    struct {
      unsigned NVIC_MPU_CTRL_ENABLE : 1;
      unsigned NVIC_MPU_CTRL_HFNMIENA : 1;
      unsigned NVIC_MPU_CTRL_PRIVDEFEN : 1;
      unsigned : 29;
    };
  };
} typeNVIC_MPU_CTRLBITS;
sfr far volatile typeNVIC_MPU_CTRLBITS NVIC_MPU_CTRLbits absolute 0xE000ED94;

 typedef struct tagNVIC_MPU_NUMBERBITS {
  union {
    struct {
      unsigned NVIC_MPU_NUMBER : 3;
      unsigned : 29;
    };
  };
} typeNVIC_MPU_NUMBERBITS;
sfr far volatile typeNVIC_MPU_NUMBERBITS NVIC_MPU_NUMBERbits absolute 0xE000ED98;

 typedef struct tagNVIC_MPU_BASEBITS {
  union {
    struct {
      unsigned NVIC_MPU_BASE_REGION : 3;
      unsigned : 1;
      unsigned NVIC_MPU_BASE_VALID : 1;
      unsigned NVIC_MPU_BASE_ADDR : 27;
    };
  };
} typeNVIC_MPU_BASEBITS;
sfr far volatile typeNVIC_MPU_BASEBITS NVIC_MPU_BASEbits absolute 0xE000ED9C;

 typedef struct tagNVIC_MPU_ATTRBITS {
  union {
    struct {
      unsigned NVIC_MPU_ATTR_ENABLE : 1;
      unsigned NVIC_MPU_ATTR_SIZE : 5;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR_SRD : 8;
      unsigned NVIC_MPU_ATTR_BUFFRABLE : 1;
      unsigned NVIC_MPU_ATTR_CACHEABLE : 1;
      unsigned NVIC_MPU_ATTR_SHAREABLE : 1;
      unsigned NVIC_MPU_ATTR_TEX : 3;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR_AP : 3;
      unsigned : 1;
      unsigned NVIC_MPU_ATTR_XN : 1;
      unsigned : 3;
    };
  };
} typeNVIC_MPU_ATTRBITS;
sfr far volatile typeNVIC_MPU_ATTRBITS NVIC_MPU_ATTRbits absolute 0xE000EDA0;

 typedef struct tagNVIC_MPU_BASE1BITS {
  union {
    struct {
      unsigned NVIC_MPU_BASE1_REGION : 3;
      unsigned : 1;
      unsigned NVIC_MPU_BASE1_VALID : 1;
      unsigned NVIC_MPU_BASE1_ADDR : 27;
    };
  };
} typeNVIC_MPU_BASE1BITS;
sfr far volatile typeNVIC_MPU_BASE1BITS NVIC_MPU_BASE1bits absolute 0xE000EDA4;

 typedef struct tagNVIC_MPU_ATTR1BITS {
  union {
    struct {
      unsigned NVIC_MPU_ATTR1_ENABLE : 1;
      unsigned NVIC_MPU_ATTR1_SIZE : 5;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR1_SRD : 8;
      unsigned NVIC_MPU_ATTR1_BUFFRABLE : 1;
      unsigned NVIC_MPU_ATTR1_CACHEABLE : 1;
      unsigned NVIC_MPU_ATTR1_SHAREABLE : 1;
      unsigned NVIC_MPU_ATTR1_TEX : 3;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR1_AP : 3;
      unsigned : 1;
      unsigned NVIC_MPU_ATTR1_XN : 1;
      unsigned : 3;
    };
  };
} typeNVIC_MPU_ATTR1BITS;
sfr far volatile typeNVIC_MPU_ATTR1BITS NVIC_MPU_ATTR1bits absolute 0xE000EDA8;

 typedef struct tagNVIC_MPU_BASE2BITS {
  union {
    struct {
      unsigned NVIC_MPU_BASE2_REGION : 3;
      unsigned : 1;
      unsigned NVIC_MPU_BASE2_VALID : 1;
      unsigned NVIC_MPU_BASE2_ADDR : 27;
    };
  };
} typeNVIC_MPU_BASE2BITS;
sfr far volatile typeNVIC_MPU_BASE2BITS NVIC_MPU_BASE2bits absolute 0xE000EDAC;

 typedef struct tagNVIC_MPU_ATTR2BITS {
  union {
    struct {
      unsigned NVIC_MPU_ATTR2_ENABLE : 1;
      unsigned NVIC_MPU_ATTR2_SIZE : 5;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR2_SRD : 8;
      unsigned NVIC_MPU_ATTR2_BUFFRABLE : 1;
      unsigned NVIC_MPU_ATTR2_CACHEABLE : 1;
      unsigned NVIC_MPU_ATTR2_SHAREABLE : 1;
      unsigned NVIC_MPU_ATTR2_TEX : 3;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR2_AP : 3;
      unsigned : 1;
      unsigned NVIC_MPU_ATTR2_XN : 1;
      unsigned : 3;
    };
  };
} typeNVIC_MPU_ATTR2BITS;
sfr far volatile typeNVIC_MPU_ATTR2BITS NVIC_MPU_ATTR2bits absolute 0xE000EDB0;

 typedef struct tagNVIC_MPU_BASE3BITS {
  union {
    struct {
      unsigned NVIC_MPU_BASE3_REGION : 3;
      unsigned : 1;
      unsigned NVIC_MPU_BASE3_VALID : 1;
      unsigned NVIC_MPU_BASE3_ADDR : 27;
    };
  };
} typeNVIC_MPU_BASE3BITS;
sfr far volatile typeNVIC_MPU_BASE3BITS NVIC_MPU_BASE3bits absolute 0xE000EDB4;

 typedef struct tagNVIC_MPU_ATTR3BITS {
  union {
    struct {
      unsigned NVIC_MPU_ATTR3_ENABLE : 1;
      unsigned NVIC_MPU_ATTR3_SIZE : 5;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR3_SRD : 8;
      unsigned NVIC_MPU_ATTR3_BUFFRABLE : 1;
      unsigned NVIC_MPU_ATTR3_CACHEABLE : 1;
      unsigned NVIC_MPU_ATTR3_SHAREABLE : 1;
      unsigned NVIC_MPU_ATTR3_TEX : 3;
      unsigned : 2;
      unsigned NVIC_MPU_ATTR3_AP : 3;
      unsigned : 1;
      unsigned NVIC_MPU_ATTR3_XN : 1;
      unsigned : 3;
    };
  };
} typeNVIC_MPU_ATTR3BITS;
sfr far volatile typeNVIC_MPU_ATTR3BITS NVIC_MPU_ATTR3bits absolute 0xE000EDB8;

 typedef struct tagNVIC_DBG_CTRLBITS {
  union {
    struct {
      unsigned NVIC_DBG_CTRL_C_DEBUGEN : 1;
      unsigned NVIC_DBG_CTRL_C_HALT : 1;
      unsigned NVIC_DBG_CTRL_C_STEP : 1;
      unsigned NVIC_DBG_CTRL_C_MASKINT : 1;
      unsigned : 1;
      unsigned NVIC_DBG_CTRL_C_SNAPSTALL : 1;
      unsigned : 10;
      unsigned NVIC_DBG_CTRL_S_REGRDY : 1;
      unsigned NVIC_DBG_CTRL_S_HALT : 1;
      unsigned NVIC_DBG_CTRL_S_SLEEP : 1;
      unsigned NVIC_DBG_CTRL_S_LOCKUP : 1;
      unsigned : 4;
      unsigned NVIC_DBG_CTRL_S_RETIRE_ST : 1;
      unsigned NVIC_DBG_CTRL_S_RESET_ST : 1;
      unsigned : 6;
    };
  };
} typeNVIC_DBG_CTRLBITS;
sfr far volatile typeNVIC_DBG_CTRLBITS NVIC_DBG_CTRLbits absolute 0xE000EDF0;

 typedef struct tagNVIC_DBG_XFERBITS {
  union {
    struct {
      unsigned NVIC_DBG_XFER_REG_SEL : 5;
      unsigned : 11;
      unsigned NVIC_DBG_XFER_REG_WNR : 1;
      unsigned : 15;
    };
  };
} typeNVIC_DBG_XFERBITS;
sfr far volatile typeNVIC_DBG_XFERBITS NVIC_DBG_XFERbits absolute 0xE000EDF4;

 typedef struct tagNVIC_DBG_DATABITS {
  union {
    struct {
      unsigned NVIC_DBG_DATA : 32;
    };
  };
} typeNVIC_DBG_DATABITS;
sfr far volatile typeNVIC_DBG_DATABITS NVIC_DBG_DATAbits absolute 0xE000EDF8;

 typedef struct tagNVIC_DBG_INTBITS {
  union {
    struct {
      unsigned NVIC_DBG_INT_RSTVCATCH : 1;
      unsigned NVIC_DBG_INT_RSTPENDING : 1;
      unsigned NVIC_DBG_INT_RSTPENDCLR : 1;
      unsigned NVIC_DBG_INT_RESET : 1;
      unsigned NVIC_DBG_INT_MMERR : 1;
      unsigned NVIC_DBG_INT_NOCPERR : 1;
      unsigned NVIC_DBG_INT_CHKERR : 1;
      unsigned NVIC_DBG_INT_STATERR : 1;
      unsigned NVIC_DBG_INT_BUSERR : 1;
      unsigned NVIC_DBG_INT_INTERR : 1;
      unsigned NVIC_DBG_INT_HARDERR : 1;
      unsigned : 21;
    };
  };
} typeNVIC_DBG_INTBITS;
sfr far volatile typeNVIC_DBG_INTBITS NVIC_DBG_INTbits absolute 0xE000EDFC;

 typedef struct tagNVIC_SW_TRIGBITS {
  union {
    struct {
      unsigned NVIC_SW_TRIG_INTID : 8;
      unsigned : 24;
    };
  };
} typeNVIC_SW_TRIGBITS;
sfr far volatile typeNVIC_SW_TRIGBITS NVIC_SW_TRIGbits absolute 0xE000EF00;

 typedef struct tagNVIC_FPCCBITS {
  union {
    struct {
      unsigned NVIC_FPCC_LSPACT : 1;
      unsigned NVIC_FPCC_USER : 1;
      unsigned : 1;
      unsigned NVIC_FPCC_THREAD : 1;
      unsigned NVIC_FPCC_HFRDY : 1;
      unsigned NVIC_FPCC_MMRDY : 1;
      unsigned NVIC_FPCC_BFRDY : 1;
      unsigned : 1;
      unsigned NVIC_FPCC_MONRDY : 1;
      unsigned : 21;
      unsigned NVIC_FPCC_LSPEN : 1;
      unsigned NVIC_FPCC_ASPEN : 1;
    };
  };
} typeNVIC_FPCCBITS;
sfr far volatile typeNVIC_FPCCBITS NVIC_FPCCbits absolute 0xE000EF34;

 typedef struct tagNVIC_FPCABITS {
  union {
    struct {
      unsigned : 3;
      unsigned NVIC_FPCA_ADDRESS : 29;
    };
  };
} typeNVIC_FPCABITS;
sfr far volatile typeNVIC_FPCABITS NVIC_FPCAbits absolute 0xE000EF38;

 typedef struct tagNVIC_FPDSCBITS {
  union {
    struct {
      unsigned : 22;
      unsigned NVIC_FPDSC_RMODE : 2;
      unsigned NVIC_FPDSC_FZ : 1;
      unsigned NVIC_FPDSC_DN : 1;
      unsigned NVIC_FPDSC_AHP : 1;
      unsigned : 5;
    };
  };
} typeNVIC_FPDSCBITS;
sfr far volatile typeNVIC_FPDSCBITS NVIC_FPDSCbits absolute 0xE000EF3C;
