/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta8x32m1fw (user specify : ts6n16ffcllsvta8x32m1fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 13:10:29*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta8x32m1fw_ssgnp0p72v150c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 13:10:29" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 150.000000 ;
    nom_voltage         : 0.720000 ;

    voltage_map(VDD, 0.720000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p72v150c"){
        process     : 1 ;
        temperature : 150.000000 ;
        voltage     : 0.720000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p72v150c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA8X32M1FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 3 ;
        word_width      : 32 ;
    }
    functional_peak_current : 11925.120000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 835.030560 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007175;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.812827, 0.826100, 0.842363, 0.865095, 0.896408" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.812827, 0.826100, 0.842363, 0.865095, 0.896408" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.812827, 0.826100, 0.842363, 0.865095, 0.896408" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.812827, 0.826100, 0.842363, 0.865095, 0.896408" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004095") ;
            }
            fall_power("scalar") {
                values ("0.004095") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007104;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.812827, 0.826100, 0.842363, 0.865095, 0.896408" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.812827, 0.826100, 0.842363, 0.865095, 0.896408" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.812827, 0.826100, 0.842363, 0.865095, 0.896408" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.812827, 0.826100, 0.842363, 0.865095, 0.896408" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004095") ;
            }
            fall_power("scalar") {
                values ("0.004095") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001696;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.812827, 0.826100, 0.842363, 0.865095, 0.896408" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.812827, 0.826100, 0.842363, 0.865095, 0.896408" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.812827, 0.826100, 0.842363, 0.865095, 0.896408" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.812827, 0.826100, 0.842363, 0.865095, 0.896408" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004095") ;
            }
            fall_power("scalar") {
                values ("0.004095") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004046 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.139594, 0.154342, 0.172412, 0.197671, 0.232462" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.307706, 0.322455, 0.340524, 0.365783, 0.400575" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.903141, 0.917889, 0.935959, 0.961217, 0.996009" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.903141" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.542562") ;
            }
            fall_power("scalar") {
                values ("0.060285") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.485819") ;
            }
            fall_power("scalar") {
                values ("0.053980") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.514191") ;
            }
            fall_power("scalar") {
                values ("0.057132") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006160") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001856 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.253922, 0.267853, 0.285102, 0.316818, 0.369253",\
              "0.241210, 0.255140, 0.272390, 0.304105, 0.356540",\
              "0.227785, 0.241715, 0.258965, 0.290680, 0.343115",\
              "0.207605, 0.221536, 0.238785, 0.270501, 0.322936",\
              "0.187184, 0.201114, 0.218364, 0.250079, 0.302514"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.253922, 0.267853, 0.285102, 0.316818, 0.369253",\
              "0.241210, 0.255140, 0.272390, 0.304105, 0.356540",\
              "0.227785, 0.241715, 0.258965, 0.290680, 0.343115",\
              "0.207605, 0.221536, 0.238785, 0.270501, 0.322936",\
              "0.187184, 0.201114, 0.218364, 0.250079, 0.302514"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.135871, 0.129781, 0.121598, 0.109809, 0.093150",\
              "0.156012, 0.149921, 0.141739, 0.129950, 0.113291",\
              "0.180965, 0.174874, 0.166692, 0.154903, 0.138244",\
              "0.214964, 0.208874, 0.200691, 0.188902, 0.172243",\
              "0.262286, 0.256195, 0.248013, 0.236224, 0.219565"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.135871, 0.129781, 0.121598, 0.109809, 0.093150",\
              "0.156012, 0.149921, 0.141739, 0.129950, 0.113291",\
              "0.180965, 0.174874, 0.166692, 0.154903, 0.138244",\
              "0.214964, 0.208874, 0.200691, 0.188902, 0.172243",\
              "0.262286, 0.256195, 0.248013, 0.236224, 0.219565"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004095") ;
            }
            fall_power("scalar") {
                values ("0.004095") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001426 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.188948, 0.202413, 0.219595, 0.249257, 0.293644",\
              "0.174534, 0.187999, 0.205180, 0.234842, 0.279229",\
              "0.156996, 0.170460, 0.187642, 0.217304, 0.261691",\
              "0.132548, 0.146012, 0.163194, 0.192856, 0.237243",\
              "0.099108, 0.112573, 0.129754, 0.159416, 0.203803"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.188948, 0.202413, 0.219595, 0.249257, 0.293644",\
              "0.174534, 0.187999, 0.205180, 0.234842, 0.279229",\
              "0.156996, 0.170460, 0.187642, 0.217304, 0.261691",\
              "0.132548, 0.146012, 0.163194, 0.192856, 0.237243",\
              "0.099108, 0.112573, 0.129754, 0.159416, 0.203803"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.246780, 0.241020, 0.232514, 0.219991, 0.200922",\
              "0.266921, 0.261160, 0.252654, 0.240131, 0.221063",\
              "0.291873, 0.286113, 0.277607, 0.265084, 0.246016",\
              "0.325873, 0.320113, 0.311607, 0.299084, 0.280015",\
              "0.373194, 0.367434, 0.358928, 0.346405, 0.327337"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.246780, 0.241020, 0.232514, 0.219991, 0.200922",\
              "0.266921, 0.261160, 0.252654, 0.240131, 0.221063",\
              "0.291873, 0.286113, 0.277607, 0.265084, 0.246016",\
              "0.325873, 0.320113, 0.311607, 0.299084, 0.280015",\
              "0.373194, 0.367434, 0.358928, 0.346405, 0.327337"\
               ) ;
            }
        }

        
        pin(AA[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.029224") ;
            }
            fall_power("scalar") {
                values ("0.029224") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001372 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.125828, 0.141171, 0.160545, 0.192125, 0.239537",\
              "0.111413, 0.126757, 0.146130, 0.177710, 0.225122",\
              "0.093875, 0.109219, 0.128592, 0.160172, 0.207584",\
              "0.069427, 0.084771, 0.104144, 0.135724, 0.183136",\
              "0.035987, 0.051330, 0.070704, 0.102284, 0.149695"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.125828, 0.141171, 0.160545, 0.192125, 0.239537",\
              "0.111413, 0.126757, 0.146130, 0.177710, 0.225122",\
              "0.093875, 0.109219, 0.128592, 0.160172, 0.207584",\
              "0.069427, 0.084771, 0.104144, 0.135724, 0.183136",\
              "0.035987, 0.051330, 0.070704, 0.102284, 0.149695"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.359789, 0.344198, 0.324857, 0.296011, 0.258348",\
              "0.374176, 0.358584, 0.339243, 0.310397, 0.272734",\
              "0.391999, 0.376407, 0.357067, 0.328220, 0.290557",\
              "0.416284, 0.400693, 0.381352, 0.352506, 0.314843",\
              "0.450086, 0.434494, 0.415153, 0.386307, 0.348644"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.359789, 0.344198, 0.324857, 0.296011, 0.258348",\
              "0.374176, 0.358584, 0.339243, 0.310397, 0.272734",\
              "0.391999, 0.376407, 0.357067, 0.328220, 0.290557",\
              "0.416284, 0.400693, 0.381352, 0.352506, 0.314843",\
              "0.450086, 0.434494, 0.415153, 0.386307, 0.348644"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007654") ;
            }
            fall_power("scalar") {
                values ("0.007654") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001365 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.158600, 0.173944, 0.193317, 0.224900, 0.272691",\
              "0.145888, 0.161231, 0.180605, 0.212188, 0.259979",\
              "0.132463, 0.147806, 0.167180, 0.198763, 0.246554",\
              "0.112282, 0.127627, 0.147000, 0.178583, 0.226374",\
              "0.091862, 0.107204, 0.126579, 0.158162, 0.205952"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.158600, 0.173944, 0.193317, 0.224900, 0.272691",\
              "0.145888, 0.161231, 0.180605, 0.212188, 0.259979",\
              "0.132463, 0.147806, 0.167180, 0.198763, 0.246554",\
              "0.112282, 0.127627, 0.147000, 0.178583, 0.226374",\
              "0.091862, 0.107204, 0.126579, 0.158162, 0.205952"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.287354, 0.272376, 0.255360, 0.229157, 0.193567",\
              "0.301741, 0.286762, 0.269746, 0.243543, 0.207954",\
              "0.319564, 0.304585, 0.287570, 0.261367, 0.225777",\
              "0.343849, 0.328871, 0.311855, 0.285652, 0.250062",\
              "0.377650, 0.362672, 0.345656, 0.319453, 0.283864"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.287354, 0.272376, 0.255360, 0.229157, 0.193567",\
              "0.301741, 0.286762, 0.269746, 0.243543, 0.207954",\
              "0.319564, 0.304585, 0.287570, 0.261367, 0.225777",\
              "0.343849, 0.328871, 0.311855, 0.285652, 0.250062",\
              "0.377650, 0.362672, 0.345656, 0.319453, 0.283864"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005743") ;
            }
            fall_power("scalar") {
                values ("0.005743") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004075 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.300315, 0.307959, 0.314002, 0.322413, 0.332088" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.669115, 0.676759, 0.682802, 0.691213, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.669115, 0.676759, 0.682802, 0.691213, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.669115" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.257823") ;
            }
            fall_power("scalar") {
                values ("0.386735") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.007058") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001848 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.279878, 0.294017, 0.311372, 0.342921, 0.395493",\
              "0.264763, 0.278902, 0.296258, 0.327807, 0.380377",\
              "0.248280, 0.262420, 0.279775, 0.311324, 0.363895",\
              "0.228600, 0.242739, 0.260095, 0.291643, 0.344214",\
              "0.204263, 0.218402, 0.235758, 0.267307, 0.319878"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.279878, 0.294017, 0.311372, 0.342921, 0.395493",\
              "0.264763, 0.278902, 0.296258, 0.327807, 0.380377",\
              "0.248280, 0.262420, 0.279775, 0.311324, 0.363895",\
              "0.228600, 0.242739, 0.260095, 0.291643, 0.344214",\
              "0.204263, 0.218402, 0.235758, 0.267307, 0.319878"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.134077, 0.128082, 0.119776, 0.107763, 0.091002",\
              "0.144910, 0.138915, 0.130610, 0.118597, 0.101835",\
              "0.153374, 0.147379, 0.139073, 0.127061, 0.110299",\
              "0.165435, 0.159440, 0.151134, 0.139122, 0.122360",\
              "0.179601, 0.173606, 0.165301, 0.153288, 0.136526"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.134077, 0.128082, 0.119776, 0.107763, 0.091002",\
              "0.144910, 0.138915, 0.130610, 0.118597, 0.101835",\
              "0.153374, 0.147379, 0.139073, 0.127061, 0.110299",\
              "0.165435, 0.159440, 0.151134, 0.139122, 0.122360",\
              "0.179601, 0.173606, 0.165301, 0.153288, 0.136526"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004621") ;
            }
            fall_power("scalar") {
                values ("0.004621") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001420 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.187638, 0.197764, 0.208957, 0.224737, 0.246825",\
              "0.180031, 0.190157, 0.201350, 0.217130, 0.239218",\
              "0.173974, 0.184100, 0.195293, 0.211073, 0.233161",\
              "0.165335, 0.175461, 0.186654, 0.202434, 0.224522",\
              "0.155386, 0.165512, 0.176705, 0.192485, 0.214573"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.187638, 0.197764, 0.208957, 0.224737, 0.246825",\
              "0.180031, 0.190157, 0.201350, 0.217130, 0.239218",\
              "0.173974, 0.184100, 0.195293, 0.211073, 0.233161",\
              "0.165335, 0.175461, 0.186654, 0.202434, 0.224522",\
              "0.155386, 0.165512, 0.176705, 0.192485, 0.214573"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.172100, 0.166854, 0.161044, 0.152765, 0.140248",\
              "0.182933, 0.177687, 0.171877, 0.163598, 0.151081",\
              "0.191397, 0.186151, 0.180341, 0.172062, 0.159545",\
              "0.203458, 0.198212, 0.192402, 0.184123, 0.171606",\
              "0.217625, 0.212378, 0.206568, 0.198290, 0.185772"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.172100, 0.166854, 0.161044, 0.152765, 0.140248",\
              "0.182933, 0.177687, 0.171877, 0.163598, 0.151081",\
              "0.191397, 0.186151, 0.180341, 0.172062, 0.159545",\
              "0.203458, 0.198212, 0.192402, 0.184123, 0.171606",\
              "0.217625, 0.212378, 0.206568, 0.198290, 0.185772"\
               ) ;
            }
        }

        
        pin(AB[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.029224") ;
            }
            fall_power("scalar") {
                values ("0.029224") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.301895, 0.341014, 0.378626, 0.446340, 0.577561",\
              "0.309539, 0.348658, 0.386270, 0.453985, 0.585206",\
              "0.315582, 0.354701, 0.392313, 0.460027, 0.591249",\
              "0.323993, 0.363112, 0.400724, 0.468438, 0.599660",\
              "0.333667, 0.372786, 0.410398, 0.478113, 0.609334"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.301895, 0.341014, 0.378626, 0.446340, 0.577561",\
              "0.309539, 0.348658, 0.386270, 0.453985, 0.585206",\
              "0.315582, 0.354701, 0.392313, 0.460027, 0.591249",\
              "0.323993, 0.363112, 0.400724, 0.468438, 0.599660",\
              "0.333667, 0.372786, 0.410398, 0.478113, 0.609334"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.150768, 0.180756, 0.209248, 0.262978, 0.365193",\
              "0.158048, 0.188036, 0.216528, 0.270258, 0.372473",\
              "0.163804, 0.193791, 0.222283, 0.276013, 0.378228",\
              "0.171814, 0.201802, 0.230294, 0.284024, 0.386238",\
              "0.181028, 0.211015, 0.239508, 0.293238, 0.395452"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.150768, 0.180756, 0.209248, 0.262978, 0.365193",\
              "0.158048, 0.188036, 0.216528, 0.270258, 0.372473",\
              "0.163804, 0.193791, 0.222283, 0.276013, 0.378228",\
              "0.171814, 0.201802, 0.230294, 0.284024, 0.386238",\
              "0.181028, 0.211015, 0.239508, 0.293238, 0.395452"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.031572, 0.090902, 0.154920, 0.289948, 0.570357" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.031572, 0.090902, 0.154920, 0.289948, 0.570357" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.025294, 0.072829, 0.126510, 0.233674, 0.452251" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.025294, 0.072829, 0.126510, 0.233674, 0.452251" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.001699, 0.001699, 0.001699, 0.001699, 0.001699") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 29.639376;
  }
  


}   /* cell() */

}   /* library() */

