m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/simulation/questa
v_NCO
2/home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl/_NCO.v
Z2 !s110 1745642940
!i10b 1
!s100 Z0ZGlE4XFTQ7FR:O88UDP0
IWgMG1o@=^2Z8jL]@9FJ0F0
R1
w1745584426
8/home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl/_NCO.v
F/home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl/_NCO.v
!i122 0
L0 1 56
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2024.3;79
r1
!s85 0
31
Z5 !s108 1745642940.000000
!s107 /home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl/_NCO.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl|/home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl/_NCO.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 tCvgOpt 0
n@_@n@c@o
T_opt
Z9 !s110 1745642941
VZ2maoKA:3mmeM5>d1i^OI1
04 6 4 work NCO_tb fast 0
=1-000ae431a4f1-680c65bd-2d698-4277
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U5 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
R8
n@_opt
OL;O;2024.3;79
vNCO
2/home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl/NCO.v
R2
!i10b 1
!s100 AX`2<zRa2zC^]jToGK<::0
Il8nl_fJReac;KgiG51oTM3
R1
w1745642928
8/home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl/NCO.v
F/home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl/NCO.v
!i122 1
L0 1 47
R3
R4
r1
!s85 0
31
R5
!s107 /home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl/NCO.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl|/home/visier/FPGA_Porject/VisierCustom/14.NCO/rtl/NCO.v|
!i113 0
R6
R7
R8
n@n@c@o
vNCO_tb
2/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/../sim/NCO_tb.v
R9
!i10b 1
!s100 ?2La`81jk:Z>XnHI2_nR41
IIc7Zge4@go1_83=@;^PY03
R1
w1745582568
8/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/../sim/NCO_tb.v
F/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/../sim/NCO_tb.v
!i122 5
L0 2 44
R3
R4
r1
!s85 0
31
Z10 !s108 1745642941.000000
!s107 /home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/../sim/NCO_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/../sim|/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/../sim/NCO_tb.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
n@n@c@o_tb
vpll
2/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/pll/pll.v
R2
!i10b 1
!s100 CNDQ2ia>CBL47k?glZOhP0
ILR9f90U`[0BIm331W0eK:2
R1
w1745642909
8/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/pll/pll.v
F/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/pll/pll.v
!i122 2
L0 40 132
R3
R4
r1
!s85 0
31
R5
!s107 /home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/pll/pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/pll|/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/pll/pll.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/pll -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
vpll_altpll
2/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/db/pll_altpll.v
R9
!i10b 1
!s100 8:Vj9]8SOJVa]EU;?X<c_3
IDMiXZVJcL8TRMFg3`eZM22
R1
w1745582191
8/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/db/pll_altpll.v
F/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/db/pll_altpll.v
!i122 4
L0 31 79
R3
R4
r1
!s85 0
31
R10
!s107 /home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/db/pll_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/db|/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/db/pll_altpll.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
vrom_256x8b
2/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/rom/rom_256x8b.v
R2
!i10b 1
!s100 dX;XO^IG>z]OoPJT4_oPW1
Iac1VVI>TNU9Mi9VPjQEU50
R1
w1745581287
8/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/rom/rom_256x8b.v
F/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/rom/rom_256x8b.v
!i122 3
L0 40 61
R3
R4
r1
!s85 0
31
R5
!s107 /home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/rom/rom_256x8b.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/rom|/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/rom/rom_256x8b.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+/home/visier/FPGA_Porject/VisierCustom/14.NCO/prj/ipcore/rom -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R8
