[N
38
33
8 iInstExt
10
20 butter_extender_nt32
5
10 ADDR_WIDTH
22
4 in10
24
4 in11
23
4 in12
25
4 in13
26
4 in14
27
4 in15
6
8 mux2t1_n
8
1 N
36
5 mixed
3
3 rtl
14
5 WIDTH
29
11 ones_comp_n
32
9 structure
30
15 addsub_overflow
13
10 behavioral
11
13 generatebased
38
12 OUTPUT_TRACE
35
2 tb
18
3 in2
16
3 in4
15
3 in5
17
3 in6
19
3 in7
20
3 in8
21
3 in9
31
15 riscv_processor
4
10 DATA_WIDTH
9
13 carry_adder_n
1
85 /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/containers/sim_container_0/work
12
8 mux_16t1
7
10 structural
2
3 mem
28
18 carry_adder_n_over
37
9 gCLK_HPER
34
9 iInstAddr
]
[G
1
30
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
13
1
14
1
0
32
0
0 0
0
0
]
[G
1
35
36
1
38
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
28
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
10
11
1
8
1
0
32
0
0 0
0
0
]
[G
1
35
36
1
37
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
35
36
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
31
32
1
8
1
0
32
0
0 0
0
0
]
[G
1
29
7
1
8
1
0
32
0
0 0
0
0
]
[P
1
31
32
33
34
1
0
0
]
[P
1
12
13
22
16
1
0
0
]
[P
1
12
13
23
24
1
0
0
]
[P
1
12
13
25
24
1
0
0
]
[P
1
12
13
26
24
1
0
0
]
[P
1
12
13
27
24
1
0
0
]
[P
1
12
13
15
16
1
0
0
]
[P
1
12
13
17
18
1
0
0
]
[P
1
12
13
19
16
1
0
0
]
[P
1
12
13
20
16
1
0
0
]
[P
1
12
13
21
16
1
0
0
]
