Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:27:26 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/trigonometric_functions_in_double_fpu_submodules/dividor/post_route_timing.rpt
| Design       : dividor
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
inp[9]                         out_reg[5]/D                   inf           
inp[9]                         out_reg[3]/D                   inf           
inp[9]                         out_reg[4]/D                   inf           
inp[9]                         out_reg[8]/D                   inf           
inp[9]                         out_reg[7]/D                   inf           
inp[9]                         out_reg[6]/D                   inf           
inp[1]                         out_reg[2]/D                   inf           
inp[0]                         out_reg[1]/D                   inf           
inp[0]                         out_reg[0]/D                   inf           
rst                            out_reg[0]/R                   inf           
rst                            out_reg[1]/R                   inf           
rst                            out_reg[2]/R                   inf           
rst                            out_reg[3]/R                   inf           
rst                            out_reg[4]/R                   inf           
rst                            out_reg[5]/R                   inf           
rst                            out_reg[6]/R                   inf           
rst                            out_reg[7]/R                   inf           
rst                            out_reg[8]/R                   inf           
out_reg[0]/C                   out[0]                         inf           
out_reg[1]/C                   out[1]                         inf           
out_reg[2]/C                   out[2]                         inf           
out_reg[3]/C                   out[3]                         inf           
out_reg[5]/C                   out[5]                         inf           
out_reg[6]/C                   out[6]                         inf           
out_reg[7]/C                   out[7]                         inf           
out_reg[4]/C                   out[4]                         inf           
out_reg[8]/C                   out[8]                         inf           



