#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Sep 13 09:42:23 2022
# Process ID: 3778
# Current directory: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1
# Command line: vivado -log z920_nvdla_ps_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source z920_nvdla_ps_wrapper.tcl -notrace
# Log file: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/z920_nvdla_ps_wrapper.vdi
# Journal file: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source z920_nvdla_ps_wrapper.tcl -notrace
Command: open_checkpoint /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/z920_nvdla_ps_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1176.957 ; gain = 0.000 ; free physical = 56513 ; free virtual = 369167
INFO: [Netlist 29-17] Analyzing 9806 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3713.336 ; gain = 0.000 ; free physical = 54010 ; free virtual = 366665
Restored from archive | CPU: 0.370000 secs | Memory: 2.267647 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3713.336 ; gain = 0.000 ; free physical = 54010 ; free virtual = 366665
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 366 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 114 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 47 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 19 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:01:06 ; elapsed = 00:01:55 . Memory (MB): peak = 3713.336 ; gain = 2536.379 ; free physical = 54046 ; free virtual = 366701
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3785.371 ; gain = 64.031 ; free physical = 54038 ; free virtual = 366693
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
get_clocks: Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 4208.391 ; gain = 10.000 ; free physical = 53604 ; free virtual = 366292
read_xdc: Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 4212.391 ; gain = 14.000 ; free physical = 53597 ; free virtual = 366284
Netlist sorting complete. Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4212.391 ; gain = 0.000 ; free physical = 53621 ; free virtual = 366279
Phase 1 Generate And Synthesize MIG Cores | Checksum: 15321d2d1

Time (s): cpu = 00:02:44 ; elapsed = 00:03:04 . Memory (MB): peak = 4212.391 ; gain = 181.020 ; free physical = 53620 ; free virtual = 366278

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 4243.430 ; gain = 23.000 ; free physical = 53583 ; free virtual = 366246
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.47 . Memory (MB): peak = 4243.430 ; gain = 0.000 ; free physical = 53580 ; free virtual = 366243
Phase 2 Generate And Synthesize Debug Cores | Checksum: 21c7710a3

Time (s): cpu = 00:05:22 ; elapsed = 00:06:55 . Memory (MB): peak = 4243.430 ; gain = 212.059 ; free physical = 53581 ; free virtual = 366243

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 46 inverter(s) to 43384 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 228d4219e

Time (s): cpu = 00:05:52 ; elapsed = 00:07:15 . Memory (MB): peak = 4243.430 ; gain = 212.059 ; free physical = 53842 ; free virtual = 366504
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 35 inverter(s) to 53 load pin(s).
Phase 4 Constant propagation | Checksum: 1a8146eac

Time (s): cpu = 00:05:59 ; elapsed = 00:07:22 . Memory (MB): peak = 4243.430 ; gain = 212.059 ; free physical = 53841 ; free virtual = 366504
INFO: [Opt 31-389] Phase Constant propagation created 1612 cells and removed 5550 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 15d85d009

Time (s): cpu = 00:06:10 ; elapsed = 00:07:33 . Memory (MB): peak = 4243.430 ; gain = 212.059 ; free physical = 53839 ; free virtual = 366501
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 3674 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 15d85d009

Time (s): cpu = 00:06:15 ; elapsed = 00:07:39 . Memory (MB): peak = 4243.430 ; gain = 212.059 ; free physical = 53841 ; free virtual = 366503
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: 1697cfc89

Time (s): cpu = 00:06:19 ; elapsed = 00:07:43 . Memory (MB): peak = 4243.430 ; gain = 212.059 ; free physical = 53841 ; free virtual = 366504
INFO: [Opt 31-389] Phase Shift Register Optimization created 3 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 18145f89f

Time (s): cpu = 00:06:22 ; elapsed = 00:07:45 . Memory (MB): peak = 4243.430 ; gain = 212.059 ; free physical = 53841 ; free virtual = 366504
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 7 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4243.430 ; gain = 0.000 ; free physical = 53842 ; free virtual = 366504
Ending Logic Optimization Task | Checksum: 18145f89f

Time (s): cpu = 00:06:23 ; elapsed = 00:07:47 . Memory (MB): peak = 4243.430 ; gain = 212.059 ; free physical = 53842 ; free virtual = 366505

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.677 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 391 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 104 Total Ports: 782
Ending PowerOpt Patch Enables Task | Checksum: 23746e174

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 6464.957 ; gain = 0.000 ; free physical = 52820 ; free virtual = 365482
Ending Power Optimization Task | Checksum: 23746e174

Time (s): cpu = 00:03:56 ; elapsed = 00:01:54 . Memory (MB): peak = 6464.957 ; gain = 2221.527 ; free physical = 53024 ; free virtual = 365687
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:10:57 ; elapsed = 00:09:59 . Memory (MB): peak = 6464.957 ; gain = 2751.621 ; free physical = 53025 ; free virtual = 365687
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.21 . Memory (MB): peak = 6464.957 ; gain = 0.000 ; free physical = 52995 ; free virtual = 365668
INFO: [Common 17-1381] The checkpoint '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/z920_nvdla_ps_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 6464.957 ; gain = 0.000 ; free physical = 52973 ; free virtual = 365678
INFO: [runtcl-4] Executing : report_drc -file z920_nvdla_ps_wrapper_drc_opted.rpt -pb z920_nvdla_ps_wrapper_drc_opted.pb -rpx z920_nvdla_ps_wrapper_drc_opted.rpx
Command: report_drc -file z920_nvdla_ps_wrapper_drc_opted.rpt -pb z920_nvdla_ps_wrapper_drc_opted.pb -rpx z920_nvdla_ps_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/z920_nvdla_ps_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 6464.957 ; gain = 0.000 ; free physical = 52975 ; free virtual = 365680
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.34 . Memory (MB): peak = 6464.957 ; gain = 0.000 ; free physical = 52973 ; free virtual = 365677
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16bf4a7c5

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.52 . Memory (MB): peak = 6464.957 ; gain = 0.000 ; free physical = 52973 ; free virtual = 365677
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 6464.957 ; gain = 0.000 ; free physical = 52973 ; free virtual = 365678

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
PBlocks: pblock_ddr4_0 & z920_nvdla_ps_i_NVDLA_system_NV_nvdla_wrapper_1_inst_pblock_ddr4_0
overlap for the following site types:
    SLICE
    RAMB18
    RAMB36
Site Ranges for PBlock: pblock_ddr4_0
RAMB36_X2Y0:RAMB36_X7Y131
RAMB18_X2Y0:RAMB18_X7Y263
SLICE_X22Y0:SLICE_X104Y659
Site Ranges for PBlock: z920_nvdla_ps_i_NVDLA_system_NV_nvdla_wrapper_1_inst_pblock_ddr4_0
RAMB36_X2Y0:RAMB36_X7Y131
RAMB18_X2Y0:RAMB18_X7Y263
SLICE_X22Y0:SLICE_X104Y659


Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12b3ec4e4

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 6464.957 ; gain = 0.000 ; free physical = 52690 ; free virtual = 365395

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 194df2289

Time (s): cpu = 00:02:54 ; elapsed = 00:01:32 . Memory (MB): peak = 6464.957 ; gain = 0.000 ; free physical = 52246 ; free virtual = 364951

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 194df2289

Time (s): cpu = 00:02:55 ; elapsed = 00:01:33 . Memory (MB): peak = 6464.957 ; gain = 0.000 ; free physical = 52241 ; free virtual = 364946
Phase 1 Placer Initialization | Checksum: 194df2289

Time (s): cpu = 00:02:56 ; elapsed = 00:01:35 . Memory (MB): peak = 6464.957 ; gain = 0.000 ; free physical = 52239 ; free virtual = 364944

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 239a71196

Time (s): cpu = 00:09:50 ; elapsed = 00:04:57 . Memory (MB): peak = 6528.988 ; gain = 64.031 ; free physical = 52004 ; free virtual = 364709

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 239a71196

Time (s): cpu = 00:09:53 ; elapsed = 00:04:58 . Memory (MB): peak = 6528.988 ; gain = 64.031 ; free physical = 51807 ; free virtual = 364512

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 207ac1cab

Time (s): cpu = 00:10:57 ; elapsed = 00:05:13 . Memory (MB): peak = 6528.988 ; gain = 64.031 ; free physical = 51312 ; free virtual = 364017

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 178867fdf

Time (s): cpu = 00:11:06 ; elapsed = 00:05:16 . Memory (MB): peak = 6528.988 ; gain = 64.031 ; free physical = 51313 ; free virtual = 364018

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 187710018

Time (s): cpu = 00:11:07 ; elapsed = 00:05:16 . Memory (MB): peak = 6528.988 ; gain = 64.031 ; free physical = 51336 ; free virtual = 364041

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 25a8726e9

Time (s): cpu = 00:12:00 ; elapsed = 00:05:41 . Memory (MB): peak = 6557.523 ; gain = 92.566 ; free physical = 51034 ; free virtual = 363739

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 19270527f

Time (s): cpu = 00:13:29 ; elapsed = 00:06:11 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51292 ; free virtual = 363997

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1f44aa6c6

Time (s): cpu = 00:13:33 ; elapsed = 00:06:14 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51308 ; free virtual = 364013

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1b38178bb

Time (s): cpu = 00:13:50 ; elapsed = 00:06:26 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51198 ; free virtual = 363903

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 2a878ee01

Time (s): cpu = 00:15:03 ; elapsed = 00:06:49 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51172 ; free virtual = 363877

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 23bfee3e4

Time (s): cpu = 00:15:14 ; elapsed = 00:06:59 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51183 ; free virtual = 363887

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 21aa7b60f

Time (s): cpu = 00:15:18 ; elapsed = 00:07:03 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51239 ; free virtual = 363944
Phase 3 Detail Placement | Checksum: 21aa7b60f

Time (s): cpu = 00:15:19 ; elapsed = 00:07:04 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51240 ; free virtual = 363944

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12140c32d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-35] Processed net z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O119, inserted BUFG to drive 18658 loads.
INFO: [Place 46-35] Processed net z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn, inserted BUFG to drive 15993 loads.
INFO: [Place 46-35] Processed net z920_nvdla_ps_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 2568 loads.
INFO: [Place 46-35] Processed net z920_nvdla_ps_i/ddr4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/ARESET, inserted BUFG to drive 1953 loads.
INFO: [Place 46-31] BUFG insertion identified 4 candidate nets, 4 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: eb24fa22

Time (s): cpu = 00:17:20 ; elapsed = 00:07:49 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51380 ; free virtual = 364085
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.608. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17c4a422d

Time (s): cpu = 00:17:22 ; elapsed = 00:07:50 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51382 ; free virtual = 364087
Phase 4.1 Post Commit Optimization | Checksum: 17c4a422d

Time (s): cpu = 00:17:24 ; elapsed = 00:07:52 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51383 ; free virtual = 364088

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17c4a422d

Time (s): cpu = 00:17:28 ; elapsed = 00:07:54 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51406 ; free virtual = 364111

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a0ff2016

Time (s): cpu = 00:17:48 ; elapsed = 00:08:14 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51382 ; free virtual = 364086

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f1fa4408

Time (s): cpu = 00:17:50 ; elapsed = 00:08:16 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51382 ; free virtual = 364087
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f1fa4408

Time (s): cpu = 00:17:51 ; elapsed = 00:08:17 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51382 ; free virtual = 364087
Ending Placer Task | Checksum: 12b077828

Time (s): cpu = 00:17:51 ; elapsed = 00:08:17 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51775 ; free virtual = 364480
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:18:14 ; elapsed = 00:08:42 . Memory (MB): peak = 6836.652 ; gain = 371.695 ; free physical = 51774 ; free virtual = 364479
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 6853.324 ; gain = 0.000 ; free physical = 51329 ; free virtual = 364360
INFO: [Common 17-1381] The checkpoint '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/z920_nvdla_ps_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 6853.324 ; gain = 16.672 ; free physical = 51651 ; free virtual = 364439
INFO: [runtcl-4] Executing : report_io -file z920_nvdla_ps_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.89 . Memory (MB): peak = 6853.324 ; gain = 0.000 ; free physical = 51609 ; free virtual = 364397
INFO: [runtcl-4] Executing : report_utilization -file z920_nvdla_ps_wrapper_utilization_placed.rpt -pb z920_nvdla_ps_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6853.324 ; gain = 0.000 ; free physical = 51649 ; free virtual = 364437
INFO: [runtcl-4] Executing : report_control_sets -verbose -file z920_nvdla_ps_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:01 . Memory (MB): peak = 6853.324 ; gain = 0.000 ; free physical = 51645 ; free virtual = 364437
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8bbd4581 ConstDB: 0 ShapeSum: 7a9554be RouteDB: 24b4dde9

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ca491a72

Time (s): cpu = 00:01:43 ; elapsed = 00:00:41 . Memory (MB): peak = 6885.340 ; gain = 0.000 ; free physical = 51505 ; free virtual = 364297
Post Restoration Checksum: NetGraph: 8fa12c15 NumContArr: ebd3d899 Constraints: 9110a1d8 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20c85a686

Time (s): cpu = 00:01:50 ; elapsed = 00:00:48 . Memory (MB): peak = 6885.340 ; gain = 0.000 ; free physical = 51406 ; free virtual = 364199

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20c85a686

Time (s): cpu = 00:01:50 ; elapsed = 00:00:49 . Memory (MB): peak = 6885.340 ; gain = 0.000 ; free physical = 51407 ; free virtual = 364199

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1b1033c95

Time (s): cpu = 00:01:59 ; elapsed = 00:00:57 . Memory (MB): peak = 6885.340 ; gain = 0.000 ; free physical = 51373 ; free virtual = 364166

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ec1d42b9

Time (s): cpu = 00:03:20 ; elapsed = 00:01:28 . Memory (MB): peak = 6885.340 ; gain = 0.000 ; free physical = 51215 ; free virtual = 364007
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.779  | TNS=0.000  | WHS=-0.128 | THS=-54.061|

Phase 2 Router Initialization | Checksum: 27bdbef66

Time (s): cpu = 00:05:12 ; elapsed = 00:02:04 . Memory (MB): peak = 6885.340 ; gain = 0.000 ; free physical = 51214 ; free virtual = 364006

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1909ed5f6

Time (s): cpu = 00:09:04 ; elapsed = 00:02:57 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51127 ; free virtual = 363919

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 45419
 Number of Nodes with overlaps = 3398
 Number of Nodes with overlaps = 267
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.573  | TNS=0.000  | WHS=-0.018 | THS=-0.451 |

Phase 4.1 Global Iteration 0 | Checksum: 192a3aa12

Time (s): cpu = 00:28:25 ; elapsed = 00:08:16 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51087 ; free virtual = 363879

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.573  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 314afce57

Time (s): cpu = 00:29:09 ; elapsed = 00:08:36 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51099 ; free virtual = 363892

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.573  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 187c7d84a

Time (s): cpu = 00:29:52 ; elapsed = 00:08:59 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51085 ; free virtual = 363877
Phase 4 Rip-up And Reroute | Checksum: 187c7d84a

Time (s): cpu = 00:29:52 ; elapsed = 00:09:00 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51087 ; free virtual = 363879

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 225493d34

Time (s): cpu = 00:31:15 ; elapsed = 00:09:29 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51057 ; free virtual = 363849
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.573  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 225493d34

Time (s): cpu = 00:31:16 ; elapsed = 00:09:30 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51082 ; free virtual = 363874

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 225493d34

Time (s): cpu = 00:31:16 ; elapsed = 00:09:30 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51083 ; free virtual = 363875
Phase 5 Delay and Skew Optimization | Checksum: 225493d34

Time (s): cpu = 00:31:17 ; elapsed = 00:09:31 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51082 ; free virtual = 363874

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bd3f1b76

Time (s): cpu = 00:32:20 ; elapsed = 00:09:58 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51082 ; free virtual = 363874
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.573  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 223015277

Time (s): cpu = 00:32:22 ; elapsed = 00:09:59 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51081 ; free virtual = 363874
Phase 6 Post Hold Fix | Checksum: 223015277

Time (s): cpu = 00:32:22 ; elapsed = 00:09:59 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51079 ; free virtual = 363871

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.98975 %
  Global Horizontal Routing Utilization  = 7.29405 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 196457522

Time (s): cpu = 00:32:30 ; elapsed = 00:10:01 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51073 ; free virtual = 363865

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 196457522

Time (s): cpu = 00:32:31 ; elapsed = 00:10:02 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51073 ; free virtual = 363865

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 196457522

Time (s): cpu = 00:32:46 ; elapsed = 00:10:18 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51037 ; free virtual = 363830

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.573  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 196457522

Time (s): cpu = 00:32:51 ; elapsed = 00:10:20 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51054 ; free virtual = 363846
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:32:51 ; elapsed = 00:10:20 . Memory (MB): peak = 7136.309 ; gain = 250.969 ; free physical = 51237 ; free virtual = 364029

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:33:28 ; elapsed = 00:10:52 . Memory (MB): peak = 7136.309 ; gain = 282.984 ; free physical = 51238 ; free virtual = 364030
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 7168.324 ; gain = 0.000 ; free physical = 50719 ; free virtual = 363939
INFO: [Common 17-1381] The checkpoint '/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/z920_nvdla_ps_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 7168.324 ; gain = 32.016 ; free physical = 51110 ; free virtual = 364008
INFO: [runtcl-4] Executing : report_drc -file z920_nvdla_ps_wrapper_drc_routed.rpt -pb z920_nvdla_ps_wrapper_drc_routed.pb -rpx z920_nvdla_ps_wrapper_drc_routed.rpx
Command: report_drc -file z920_nvdla_ps_wrapper_drc_routed.rpt -pb z920_nvdla_ps_wrapper_drc_routed.pb -rpx z920_nvdla_ps_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/z920_nvdla_ps_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 7264.367 ; gain = 96.043 ; free physical = 50958 ; free virtual = 363856
INFO: [runtcl-4] Executing : report_methodology -file z920_nvdla_ps_wrapper_methodology_drc_routed.rpt -pb z920_nvdla_ps_wrapper_methodology_drc_routed.pb -rpx z920_nvdla_ps_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file z920_nvdla_ps_wrapper_methodology_drc_routed.rpt -pb z920_nvdla_ps_wrapper_methodology_drc_routed.pb -rpx z920_nvdla_ps_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/z920_nvdla_ps_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:03:38 ; elapsed = 00:01:05 . Memory (MB): peak = 7382.121 ; gain = 117.754 ; free physical = 49939 ; free virtual = 362839
INFO: [runtcl-4] Executing : report_power -file z920_nvdla_ps_wrapper_power_routed.rpt -pb z920_nvdla_ps_wrapper_power_summary_routed.pb -rpx z920_nvdla_ps_wrapper_power_routed.rpx
Command: report_power -file z920_nvdla_ps_wrapper_power_routed.rpt -pb z920_nvdla_ps_wrapper_power_summary_routed.pb -rpx z920_nvdla_ps_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
115 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:38 ; elapsed = 00:01:26 . Memory (MB): peak = 7648.289 ; gain = 266.168 ; free physical = 49727 ; free virtual = 362642
INFO: [runtcl-4] Executing : report_route_status -file z920_nvdla_ps_wrapper_route_status.rpt -pb z920_nvdla_ps_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file z920_nvdla_ps_wrapper_timing_summary_routed.rpt -pb z920_nvdla_ps_wrapper_timing_summary_routed.pb -rpx z920_nvdla_ps_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:45 ; elapsed = 00:00:14 . Memory (MB): peak = 7763.957 ; gain = 115.668 ; free physical = 49650 ; free virtual = 362570
INFO: [runtcl-4] Executing : report_incremental_reuse -file z920_nvdla_ps_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file z920_nvdla_ps_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:02:31 ; elapsed = 00:02:32 . Memory (MB): peak = 7763.957 ; gain = 0.000 ; free physical = 49656 ; free virtual = 362576
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Sep 13 10:23:01 2022...
#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Sep 13 10:56:10 2022
# Process ID: 26741
# Current directory: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1
# Command line: vivado -log z920_nvdla_ps_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source z920_nvdla_ps_wrapper.tcl -notrace
# Log file: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/z920_nvdla_ps_wrapper.vdi
# Journal file: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source z920_nvdla_ps_wrapper.tcl -notrace
Command: open_checkpoint z920_nvdla_ps_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1176.949 ; gain = 0.000 ; free physical = 52150 ; free virtual = 365068
INFO: [Netlist 29-17] Analyzing 9675 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/.Xil/Vivado-3778-sunny/3778/out/z920_nvdla_ps_ddr4_0_0_phy.0/dcp/z920_nvdla_ps_ddr4_0_0_phy_15898.edf:423894]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/.Xil/Vivado-3778-sunny/3778/out/z920_nvdla_ps_ddr4_0_0_phy.0/dcp/z920_nvdla_ps_ddr4_0_0_phy_15898.edf:423895]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.runs/impl_1/.Xil/Vivado-3778-sunny/3778/out/z920_nvdla_ps_ddr4_0_0_phy.0/dcp/z920_nvdla_ps_ddr4_0_0_phy_15898.edf:423810]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4302.320 ; gain = 255.016 ; free physical = 49102 ; free virtual = 362020
Restored from archive | CPU: 13.190000 secs | Memory: 231.787865 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4302.320 ; gain = 255.016 ; free physical = 49101 ; free virtual = 362018
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 347 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 114 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 51 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 19 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 4 instances
  SRLC32E => SRL16E: 9 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:01:29 ; elapsed = 00:02:17 . Memory (MB): peak = 4314.320 ; gain = 3137.371 ; free physical = 49131 ; free virtual = 362049
INFO: [Memdata 28-208] The XPM instance: <z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <z920_nvdla_ps_i/axi_cdma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force z920_nvdla_ps_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0 input z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0 output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0 output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0 output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0 output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0 output z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_per_batch0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/grain_addr_w/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_cur_atomic0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_stride_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_0_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_stride_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtin/u_HLS_cdp_icvt_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_cvtout/u_HLS_cdp_ocvt_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_hmult_8bit_0_ext_ff/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/data_vmult_8bit_0_ext_ff/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/pad_value0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bn/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_bs/u_sdp_x_mul_0/x_mul_prelu/data_out0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0 multiplier stage z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/u_c/c_int_0/mul_dout0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[0], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[0], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[0], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[10], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[10], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[10], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[11], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[11], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[11], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[12], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[12], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[12], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[13], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[13], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[13], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[14], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[14], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[14], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[1], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[1], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[1], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[2], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[2], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[2], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[3], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[3], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[3], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[4], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[4], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[4], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[5], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[5], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[5], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[6], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[6], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[6], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[7], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[7], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[7], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[8], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[8], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[8], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_0_d3_reg[9], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/req_entry_1_d3_reg[9], z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[9], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/entry_required0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_init_reg[15], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/rsp_entry_last_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[0], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[10], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[11], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[12], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[13], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[14], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[1], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[2], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[3], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[4], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[5], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[6], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[7], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[8], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/slice_entries_w0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/last_entries_reg[9], and z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/rls_entries_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-2] Asynchronous load check: DSP z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul0 output is connected to registers with an asynchronous reset (z920_nvdla_ps_i/NVDLA_system/NV_nvdla_wrapper_1/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_intp/u_interp_X0/int_mul_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC RTSTAT-10] No routable loads: 179 net(s) have no routable loads. The problem bus(es) and/or net(s) are z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1], z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], z920_nvdla_ps_i/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[2].sync_reg[1]... and (the first 15 of 177 listed).
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (z920_nvdla_ps_i/axi_cdma_1/U0/GEN_SG_MODE.I_SG_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 144 Warnings, 9 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 132769024 bits.
Writing bitstream ./z920_nvdla_ps_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:03:52 ; elapsed = 00:02:12 . Memory (MB): peak = 5473.781 ; gain = 1151.457 ; free physical = 48744 ; free virtual = 361681
INFO: [Common 17-206] Exiting Vivado at Tue Sep 13 11:00:47 2022...
