---
title: Purification and processing of silicon for semiconductors and solar cells
videoId: sIRfWyyOFPg
---

From: [[asianometry]] <br/> 

Silicon is considered the most studied element on Earth over the past 70 years, with extensive research into ways to cut, etch, grind, clean, crystallize, and polish it <a class="yt-timestamp" data-t="00:00:00">[00:00:00]</a>. Engineers have transformed this abundant, shiny rock into a highly impactful piece of technology, with significant achievements in the wafer industry <a class="yt-timestamp" data-t="00:00:11">[00:00:11]</a>.

## Silicon Wafer Fundamentals

The [[Impact and applications of silicon wafers in technology | silicon wafer]] serves as the fundamental building block for semiconductors, microelectromechanical systems (MEMS), and solar cells <a class="yt-timestamp" data-t="00:00:51">[00:00:51]</a>. It functions as a substrate for microelectronic devices built upon its surface <a class="yt-timestamp" data-t="00:00:57">[00:00:57]</a>.

There are two primary types of silicon wafers:
*   **Solar Cell Grade**: Used for producing solar cells, requiring six nines (99.999%) purity <a class="yt-timestamp" data-t="00:01:03">[00:01:03]</a>.
*   **Integrated Circuit Grade**: Requires a higher purity of eleven nines (99.999999999%) <a class="yt-timestamp" data-t="00:01:07">[00:01:07]</a>.

Wafers are typically produced in three sizes: 150 mm, 200 mm, and 300 mm <a class="yt-timestamp" data-t="00:01:20">[00:01:20]</a>. Larger wafers are more challenging to produce, but if manufactured with a good yield, they are significantly more economical <a class="yt-timestamp" data-t="00:01:27">[00:01:27]</a>.

## From Sand to Metallurgical Grade Silicon

[[Engineering and manufacturing of silicon wafers | Wafer manufacturing]] begins with the creation of a single, perfect silicon crystal, or ingot <a class="yt-timestamp" data-t="00:01:38">[00:01:38]</a>. This process starts with highly pristine sand <a class="yt-timestamp" data-t="00:01:44">[00:01:44]</a>.

Modern wafers are made from silicon, the second most abundant element on Earth <a class="yt-timestamp" data-t="00:01:50">[00:01:50]</a>. Silicon is a blue-gray, brittle element in the same periodic table group as germanium and carbon <a class="yt-timestamp" data-t="00:01:54">[00:01:54]</a>. Silica, a major component of sand, is the starting material for almost all silicon wafers <a class="yt-timestamp" data-t="00:02:01">[00:02:01]</a>. Sourcing the purest natural sand helps minimize purification work later on <a class="yt-timestamp" data-t="00:02:06">[00:02:06]</a>. Impurities like trace elements, minerals, water, or gas bubbles can enter quartz as it grows <a class="yt-timestamp" data-t="00:02:20">[00:02:20]</a>.

The primary source of high-purity quartz in the United States is Unimin Corporation (now Kovia), which mines pegmatite deposits near Spruce Pine, North Carolina <a class="yt-timestamp" data-t="00:02:29">[00:02:29]</a>. Another significant supplier is Norwegian Crystallites, which mines high-quality quartz from Drag in northern Norway <a class="yt-timestamp" data-t="00:02:46">[00:02:46]</a>. The purest wafer sand available has a purity of 99.9992% with trace elements like boron at 40 parts per billion <a class="yt-timestamp" data-t="00:02:54">[00:02:54]</a>. However, even this level of purity is insufficient for semiconductors, requiring further purification <a class="yt-timestamp" data-t="00:03:07">[00:03:07]</a>.

To produce metallurgical grade silicon (MG-Si):
1.  Wafer sand (often below 99.9992% purity) is mixed with a carbon source such as coke, coal, or wood chips <a class="yt-timestamp" data-t="00:03:15">[00:03:15]</a>.
2.  This mixture is heated in a submerged electrode arc furnace to temperatures between 1500 and 2000 degrees Celsius <a class="yt-timestamp" data-t="00:03:25">[00:03:25]</a>.
3.  At these temperatures, oxygen leaves the silicon and attaches to the carbon <a class="yt-timestamp" data-t="00:03:32">[00:03:32]</a>.
The result is metallurgical grade silicon, with a purity of 98% to 99% <a class="yt-timestamp" data-t="00:03:41">[00:03:41]</a>.

## From Metallurgical Grade to Polysilicon

Metallurgical grade silicon's purity (98-99%) is still far too low for semiconductor applications <a class="yt-timestamp" data-t="00:03:50">[00:03:50]</a>. Further purification is needed to create semiconductor-grade polysilicon.

1.  Powdered MG-Si is combined with hydrochloric acid in a reactor heated to 300 degrees Celsius <a class="yt-timestamp" data-t="00:04:00">[00:04:00]</a>.
2.  This reaction produces intermediate chemicals, primarily trichlorosilane, which helps remove traces of iron and aluminum <a class="yt-timestamp" data-t="00:04:08">[00:04:08]</a>.
3.  The pure trichlorosilane is then vaporized and introduced along with pure hydrogen into a chemical vapor deposition (CVD) reactor <a class="yt-timestamp" data-t="00:04:30">[00:04:30]</a>.
4.  Inside the reactor, the gas decomposes, depositing silicon onto thin silicon rods called slim rods <a class="yt-timestamp" data-t="00:04:38">[00:04:38]</a>.
5.  After 200 to 300 hours of slow growth at 1100 degrees Celsius, a larger rod of semiconductor-grade polysilicon is formed <a class="yt-timestamp" data-t="00:04:44">[00:04:44]</a>.

This method, known as the Siemens method, was patented by Siemens in the 1950s <a class="yt-timestamp" data-t="00:04:56">[00:04:56]</a>. While it achieves the desired purity, it only yields about 30% of the initial silicon and consumes a significant amount of power <a class="yt-timestamp" data-t="00:05:22">[00:05:22]</a>.

### Polysilicon for Solar Cells

For the solar industry, the high purity and strict processes of the Siemens method are not financially viable <a class="yt-timestamp" data-t="00:05:30">[00:05:30]</a>. Solar-grade polysilicon does not need to be as pure as semiconductor-grade polysilicon, and the solar cell industry is more competitive and cost-sensitive <a class="yt-timestamp" data-t="00:05:36">[00:05:36]</a>. Companies are exploring alternative ways to process metallurgical silicon (98-99% pure) into something suitable for solar cells, including leaching acids onto the silicon to remove some impurities, though further development is needed <a class="yt-timestamp" data-t="00:06:02">[00:06:02]</a>.

## Growing Silicon Crystals (Ingots)

The next [[Engineering and manufacturing of silicon wafers | step in semiconductor wafer manufacturing]] is to create pure, defect-free crystals <a class="yt-timestamp" data-t="00:06:27">[00:06:27]</a>.

### The Czochralski (Cz) Method
Ninety-five percent of the industry's crystals are grown using the Czochralski (Cz) method <a class="yt-timestamp" data-t="00:06:38">[00:06:38]</a>.
*   **Origin**: Developed by Polish metallurgist Jan Czochralski in 1916, who accidentally discovered it by dipping his pen into molten tin, pulling out a single, solidified crystal <a class="yt-timestamp" data-t="00:06:49">[00:06:49]</a>.
*   **Adaptation**: The first transistors were made of germanium <a class="yt-timestamp" data-t="00:07:44">[00:07:44]</a>. Scientists G.K. Teal and J.B. Little modified the original Cz method to grow germanium crystals and later applied it to silicon when the industry switched materials <a class="yt-timestamp" data-t="00:07:47">[00:07:47]</a>. Teal and Buehler began growing Cz silicon crystals in 1951 <a class="yt-timestamp" data-t="00:08:01">[00:08:01]</a>.

The Cz method involves growing a single crystal in stages, each with specific conditions <a class="yt-timestamp" data-t="00:08:09">[00:08:09]</a>:
1.  **Melt Preparation**: Polysilicon chunks are melted in a quartz crucible at 1420 degrees Celsius, maintained at a high temperature to prevent air bubbles <a class="yt-timestamp" data-t="00:08:15">[00:08:15]</a>.
2.  **Seed Crystal Introduction**: A small seed crystal (a few millimeters, matching the final crystal's shape) is slowly introduced into the melt <a class="yt-timestamp" data-t="00:08:32">[00:08:32]</a>.
3.  **Growth**: A small portion of the seed crystal is allowed to melt, then it is slowly pulled and twisted out of the melt <a class="yt-timestamp" data-t="00:08:41">[00:08:41]</a>. If done correctly, the melt crystallizes under the seed <a class="yt-timestamp" data-t="00:08:50">[00:08:50]</a>.
4.  **Crystal Shaping**: By controlling the pulling rate and heat temperature, the rest of the crystal, including its conical and cylindrical parts, is grown <a class="yt-timestamp" data-t="00:08:57">[00:08:57]</a>. A tapering cone shape is created at the end to prevent imperfections from temperature differences or pulling inconsistencies <a class="yt-timestamp" data-t="00:09:05">[00:09:05]</a>.

Initially, silicon crystals were small (about 8 inches long and 0.75 inches in diameter) and could be handled by hand <a class="yt-timestamp" data-t="00:09:29">[00:09:29]</a>. Over time, they grew larger, requiring special equipment for handling <a class="yt-timestamp" data-t="00:09:36">[00:09:36]</a>. In the 1970s, Cz machines were around 14 feet high and weighed 30 to 40 kg; modern machines have more than doubled in height and weigh over 400 kg <a class="yt-timestamp" data-t="00:09:42">[00:09:42]</a>. Contemporary machines feature heat shields, cameras, and magnetic fields for quality control <a class="yt-timestamp" data-t="00:09:54">[00:09:54]</a>. Decades of research have refined the Cz method to produce crystals as free as possible from impurities and dislocations <a class="yt-timestamp" data-t="00:10:01">[00:10:01]</a>.

## Cutting Wafers from Ingots

Once crystals are grown, they must be cut into wafers <a class="yt-timestamp" data-t="00:10:09">[00:10:09]</a>.
1.  **Preparation**: The crown and tail cones of the crystal are cut off <a class="yt-timestamp" data-t="00:10:14">[00:10:14]</a>. The main body is sawed into sections and ground into ingots, with excess material ground down to specific dimensions <a class="yt-timestamp" data-t="00:10:18">[00:10:18]</a>. Notches are placed to guide the saw <a class="yt-timestamp" data-t="00:10:28">[00:10:28]</a>.
2.  **Sawing Methods**:
    *   **Diamond Inner Diameter Saw**: This conventional saw has cutting edges on its inner diameter. It cuts one wafer at a time, taking several minutes per cut <a class="yt-timestamp" data-t="00:10:34">[00:10:34]</a>. Blade flex or imperfections can cause wafer defects requiring later correction <a class="yt-timestamp" data-t="00:10:55">[00:10:55]</a>.
    *   **Wire Saws**: Early wire saws transported a slurry of silicon carbide grit and oil to perform the cutting <a class="yt-timestamp" data-t="00:11:02">[00:11:02]</a>. More recently, diamond abrasive wire saws (steel wire coated with diamonds) have been adopted, cutting faster and causing less damage to the wafer's structural integrity <a class="yt-timestamp" data-t="00:11:16">[00:11:16]</a>. While slower for a single ingot, wire saws can make all cuts at once, making them preferred for wafers larger than 150 mm due to better yields <a class="yt-timestamp" data-t="00:11:29">[00:11:29]</a>.

The focus in cutting, as with other [[Challenges in semiconductor manufacturing | semiconductor manufacturing]] steps, is on yield, speed, and product quality. Financial viability is key for adopting new methods <a class="yt-timestamp" data-t="00:11:47">[00:11:47]</a>.

## Wafer Finishing

After cutting, wafers typically have imperfections like warps, rectangular edges prone to chipping, and surface contamination <a class="yt-timestamp" data-t="00:12:03">[00:12:03]</a>. Further processing is required:
1.  **Lapping and Etching**: This stage removes surface silicon cracked or traumatized by cutting while maintaining the required flatness <a class="yt-timestamp" data-t="00:12:24">[00:12:24]</a>.
2.  **Polishing**: The wafer surface is polished for optical photolithography readiness using a chemical mechanical polish (CMP) method. This process utilizes silica slurry and acids to create a damage-free, smooth surface <a class="yt-timestamp" data-t="00:12:33">[00:12:33]</a>.
3.  **Cleaning and Inspection**: Finally, the wafer is washed with more acids and inspected for any issues <a class="yt-timestamp" data-t="00:12:50">[00:12:50]</a>. Once it passes inspection, it is ready for fabrication at facilities like TSMC, Intel, or Samsung <a class="yt-timestamp" data-t="00:12:55">[00:12:55]</a>.

## Leading Silicon Wafer Suppliers

The leading global [[Engineering and manufacturing of silicon wafers | silicon wafer suppliers]] are Japanese companies Shin-Etsu Chemical and Sumco, together holding about 60% of the market share, with Shin-Etsu being the market leader <a class="yt-timestamp" data-t="00:13:00">[00:13:00]</a>. Most of their work is done in Japan, partly due to political reasons and the legacy of the country's once-thriving semiconductor industry <a class="yt-timestamp" data-t="00:13:13">[00:13:13]</a>. These companies survived the collapse of many domestic firms by focusing on technically difficult products and exporting them globally <a class="yt-timestamp" data-t="00:13:33">[00:13:33]</a>.

Concerns exist about the concentration of silicon wafer production in Japan, as events like fires or earthquakes can disrupt supply chains globally <a class="yt-timestamp" data-t="00:13:48">[00:13:48]</a>.

## Why Silicon? Alternatives and Future Developments

### Advantages of Silicon
The first [[Development of Silicon Transistors for TVs | semiconductor wafers]] were made from germanium <a class="yt-timestamp" data-t="00:14:08">[00:14:08]</a>. However, germanium proved impractical for several reasons compared to silicon <a class="yt-timestamp" data-t="00:14:12">[00:14:12]</a>:
*   **Heat Tolerance**: Germanium wafers stopped working at 90 degrees Celsius, indicating a narrow band gap <a class="yt-timestamp" data-t="00:14:16">[00:14:16]</a>. Silicon, in contrast, has a much wider band gap <a class="yt-timestamp" data-t="00:14:26">[00:14:26]</a>.
*   **Oxidation**: When heated in an oxygen-rich environment, silicon reacts to create a stable, non-water-soluble silicon dioxide insulating layer, which protects underlying electronics and can be easily etched <a class="yt-timestamp" data-t="00:14:28">[00:14:28]</a>. This property is ideal for photolithography and wet chemical fabrication steps <a class="yt-timestamp" data-t="00:14:46">[00:14:46]</a>.
*   **Cost and Toxicity**: Silicon is non-toxic and 10 times cheaper than germanium <a class="yt-timestamp" data-t="00:14:50">[00:14:50]</a>.

### Future Wafer Sizes and Materials
The current industry standard for wafers is 300 mm, a size achieved through a decade of unprecedented industry coordination <a class="yt-timestamp" data-t="00:14:59">[00:14:59]</a>. The next proposed step is migrating to 450 mm wafers, a concept that has circulated for some time <a class="yt-timestamp" data-t="00:15:10">[00:15:10]</a>. While companies like Intel, TSMC, and Samsung support this transition (as 450 mm wafers offer double the surface area of 300 mm wafers with only a 30% increase in processing equipment cost), equipment and wafer suppliers like Shin-Etsu, Lam Research, and Applied Materials are hesitant <a class="yt-timestamp" data-t="00:15:19">[00:15:19]</a>. For suppliers, it means slower throughputs, higher silicon costs, lower yields, and the need for new equipment retooling <a class="yt-timestamp" data-t="00:15:48">[00:15:48]</a>. Although there are no technical barriers to 450 mm wafers (400 mm crystals were grown in 1995), there are substantial economic and engineering challenges, leading to repeated delays in the timeline <a class="yt-timestamp" data-t="00:15:57">[00:15:57]</a>.

Despite discussions about moving away from silicon for future generations of semiconductors, silicon is expected to remain dominant for a long time <a class="yt-timestamp" data-t="00:16:18">[00:16:18]</a>. It is a sector valued over $10 billion and forms the literal foundation of the $400 billion semiconductor world <a class="yt-timestamp" data-t="00:16:30">[00:16:30]</a>. The industry's intense competitiveness drives continuous experimentation to find new ways to grow, cut, saw, polish, or process silicon <a class="yt-timestamp" data-t="00:16:39">[00:16:39]</a>.

However, silicon may not be the ultimate answer for all future needs <a class="yt-timestamp" data-t="00:16:50">[00:16:50]</a>. As Moore's Law stalled, the industry adapted by focusing on better end-user performance through other methods, such as the system on chip (SoC) approach, which combines different components optimized for specific uses <a class="yt-timestamp" data-t="00:16:57">[00:16:57]</a>. A similar trend may apply to silicon parts of chips, where certain components can be replaced or blended with new materials better suited for specific functions <a class="yt-timestamp" data-t="00:17:21">[00:17:21]</a>. For instance, high-power, high-voltage devices with band gap requirements that even silicon cannot fulfill might be fabricated with gallium nitride (GaN) <a class="yt-timestamp" data-t="00:17:27">[00:17:27]</a>. These GaN parts can integrate with traditional silicon to deliver enhanced performance without requiring further transistor scaling <a class="yt-timestamp" data-t="00:17:38">[00:17:38]</a>. [[Engineering and manufacturing of silicon wafers | Wafer technologies]] will need to adapt to accommodate these new developments, adding further engineering sophistication to the already complex process <a class="yt-timestamp" data-t="00:17:48">[00:17:48]</a>.